
---------- Begin Simulation Statistics ----------
final_tick                               47145182897760992                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1214441                       # Simulator instruction rate (inst/s)
host_mem_usage                                1611008                       # Number of bytes of host memory used
host_op_rate                                  1471566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.11                       # Real time elapsed on the host
host_tick_rate                              500343908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20776682                       # Number of instructions simulated
sim_ops                                      25175683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008560                       # Number of seconds simulated
sim_ticks                                  8559933942                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            20.208283                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   5802                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               28711                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect               989                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             6011                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            16752                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits               514                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            740                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             226                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  39315                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  10407                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     104851                       # Number of instructions committed
system.cpu0.committedOps                       137587                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.722635                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued           77                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified           77                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           27                       # number of prefetches that crossed the page
system.cpu0.discardedOps                        19247                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                        51432                       # DTB accesses
system.cpu0.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                            51208                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                            224                       # DTB misses
system.cpu0.dtb.perms_faults                        2                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                   28266                       # DTB read accesses
system.cpu0.dtb.read_hits                       28092                       # DTB read hits
system.cpu0.dtb.read_misses                       174                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        24276                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 24276.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::22528-24575            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data          224                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total          224                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total          225                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples          224                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0            224    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total          224                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                      224                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                  224                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                  23166                       # DTB write accesses
system.cpu0.dtb.write_hits                      23116                       # DTB write hits
system.cpu0.dtb.write_misses                       50                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            102857                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions            27375                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions            7416                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         176773                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.268627                       # IPC: instructions per cycle
system.cpu0.itb.accesses                        58050                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                            58050                       # DTB hits
system.cpu0.itb.inst_accesses                   58050                       # ITB inst accesses
system.cpu0.itb.inst_hits                       58050                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu0.numCycles                          390322                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                       23                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                  89299     64.90%     64.90% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    89      0.06%     64.97% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     15      0.01%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.98% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 25339     18.42%     83.40% # Class of committed instruction
system.cpu0.op_class_0::MemWrite                22845     16.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  137587                       # Class of committed instruction
system.cpu0.quiesceCycles                    10802631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                         213549                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            30.515349                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  37316                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              122286                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect               979                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            16779                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            94047                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               932                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1660                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             728                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 151057                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  22630                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          462                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     449332                       # Number of instructions committed
system.cpu1.committedOps                       538847                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              3.177526                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         1550                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         1494                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified         4656                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          215                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          316                       # number of prefetches that crossed the page
system.cpu1.discardedOps                        55057                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                       186763                       # DTB accesses
system.cpu1.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                           185923                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                            840                       # DTB misses
system.cpu1.dtb.perms_faults                      105                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    28                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                  109282                       # DTB read accesses
system.cpu1.dtb.read_hits                      108578                       # DTB read hits
system.cpu1.dtb.read_misses                       704                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples          114                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 29931.631579                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 20687.705163                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 37753.752228                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383           56     49.12%     49.12% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767           42     36.84%     85.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-49151            2      1.75%     87.72% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-114687            6      5.26%     92.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::114688-131071            6      5.26%     98.25% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.88%     99.12% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::245760-262143            1      0.88%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total          114                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K          112     98.25%     98.25% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M            2      1.75%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total          114                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data          840                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total          840                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data          114                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total          114                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total          954                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples          840                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0            840    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total          840                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                      840                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                  840                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3          112                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                  77481                       # DTB write accesses
system.cpu1.dtb.write_hits                      77345                       # DTB write hits
system.cpu1.dtb.write_misses                      136                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            390265                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           105986                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           32293                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                17                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                         673146                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.314710                       # IPC: instructions per cycle
system.cpu1.itb.accesses                       208368                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                           208217                       # DTB hits
system.cpu1.itb.inst_accesses                  208368                       # ITB inst accesses
system.cpu1.itb.inst_hits                      208217                       # ITB inst hits
system.cpu1.itb.inst_misses                       151                       # ITB inst misses
system.cpu1.itb.misses                            151                       # DTB misses
system.cpu1.itb.perms_faults                      155                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples          127                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 31562.173228                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 19235.645388                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 49752.681896                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-32767          111     87.40%     87.40% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-65535            1      0.79%     88.19% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-98303            1      0.79%     88.98% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-131071            9      7.09%     96.06% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::131072-163839            2      1.57%     97.64% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::196608-229375            1      0.79%     98.43% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::229376-262143            1      0.79%     99.21% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::360448-393215            1      0.79%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total          127                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K          127    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total          127                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst          151                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total          151                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          127                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total          127                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total          278                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples          151                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0            151    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total          151                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                      151                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                  151                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3          127                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.numCycles                         1427764                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        7                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  1      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 361079     67.01%     67.01% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   211      0.04%     67.05% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                     41      0.01%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     5      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     4      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     4      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    4      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::MemRead                100752     18.70%     85.76% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                76746     14.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                  538847                       # Class of committed instruction
system.cpu1.quiesceCycles                    12628673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                         754618                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            35.575076                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 326338                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              917322                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect             10939                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           145809                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           633768                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8414                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11637                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3223                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1244606                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 276847                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1233                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    4363533                       # Number of instructions committed
system.cpu2.committedOps                      5275658                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              2.154530                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         2579                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         2145                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         7016                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          341                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          520                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       560136                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      1897860                       # DTB accesses
system.cpu2.dtb.align_faults                        4                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                      11                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          1894010                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           3850                       # DTB misses
system.cpu2.dtb.perms_faults                      135                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    80                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1056582                       # DTB read accesses
system.cpu2.dtb.read_hits                     1053273                       # DTB read hits
system.cpu2.dtb.read_misses                      3309                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          189                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 36319.555556                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 22396.352809                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 47158.677154                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-32767          154     81.48%     81.48% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-65535            3      1.59%     83.07% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-131071           24     12.70%     95.77% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-163839            3      1.59%     97.35% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::163840-196607            2      1.06%     98.41% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-229375            2      1.06%     99.47% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-294911            1      0.53%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          189                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          185     97.88%     97.88% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            4      2.12%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          189                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         3850                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         3850                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          189                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          189                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         4039                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         3850                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           3850    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         3850                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     3850                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 3850                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          185                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 841278                       # DTB write accesses
system.cpu2.dtb.write_hits                     840737                       # DTB write hits
system.cpu2.dtb.write_misses                      541                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           3917192                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           985858                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          432974                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                        2376262                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.464138                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      2082447                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          2079612                       # DTB hits
system.cpu2.itb.inst_accesses                 2082447                       # ITB inst accesses
system.cpu2.itb.inst_hits                     2079612                       # ITB inst hits
system.cpu2.itb.inst_misses                      2835                       # ITB inst misses
system.cpu2.itb.misses                           2835                       # DTB misses
system.cpu2.itb.perms_faults                      195                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          261                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 37390.620690                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 22856.238897                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 44678.565956                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767          206     78.93%     78.93% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535            3      1.15%     80.08% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::65536-98303            3      1.15%     81.23% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071           40     15.33%     96.55% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839            5      1.92%     98.47% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607            1      0.38%     98.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375            2      0.77%     99.62% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911            1      0.38%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          261                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          261    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          261                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         2835                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         2835                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          261                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          261                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         3096                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         2835                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           2835    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         2835                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     2835                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 2835                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          261                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu2.numCycles                         9401364                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       63                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                3439571     65.20%     65.20% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 16757      0.32%     65.51% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    217      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::MemRead                983654     18.65%     84.16% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               835459     15.84%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 5275658                       # Class of committed instruction
system.cpu2.quiesceCycles                      902439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                        7025102                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            29.028381                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  32843                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              113141                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect              1079                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            19424                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            82247                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              1447                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           2441                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             994                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 137789                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  21679                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          420                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                     355878                       # Number of instructions committed
system.cpu3.committedOps                       448181                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              5.236809                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued         1778                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit         1406                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified         4643                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            7                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage          313                       # number of prefetches that crossed the page
system.cpu3.discardedOps                        67151                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                       167864                       # DTB accesses
system.cpu3.dtb.align_faults                        2                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                     191                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                           166998                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                            866                       # DTB misses
system.cpu3.dtb.perms_faults                      138                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                    30                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                   85819                       # DTB read accesses
system.cpu3.dtb.read_hits                       85100                       # DTB read hits
system.cpu3.dtb.read_misses                       719                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples          193                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 52070.207254                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 30983.500764                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 63166.367972                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767          130     67.36%     67.36% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535            5      2.59%     69.95% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303            9      4.66%     74.61% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::98304-131071           39     20.21%     94.82% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839            3      1.55%     96.37% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::163840-196607            1      0.52%     96.89% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::196608-229375            3      1.55%     98.45% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::262144-294911            1      0.52%     98.96% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::360448-393215            1      0.52%     99.48% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::458752-491519            1      0.52%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total          193                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K          187     96.89%     96.89% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M            6      3.11%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total          193                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data          866                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total          866                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data          193                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total          193                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total         1059                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples          866                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0            866    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total          866                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                      866                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                  866                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3          187                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                  82045                       # DTB write accesses
system.cpu3.dtb.write_hits                      81898                       # DTB write hits
system.cpu3.dtb.write_misses                      147                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions            342983                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions            83639                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions           36634                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                        1140535                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.190956                       # IPC: instructions per cycle
system.cpu3.itb.accesses                       191346                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                     319                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                136                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                           191026                       # DTB hits
system.cpu3.itb.inst_accesses                  191346                       # ITB inst accesses
system.cpu3.itb.inst_hits                      191026                       # ITB inst hits
system.cpu3.itb.inst_misses                       320                       # ITB inst misses
system.cpu3.itb.misses                            320                       # DTB misses
system.cpu3.itb.perms_faults                      154                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples          320                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 39560.062500                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 23261.018718                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 52189.229495                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-32767          255     79.69%     79.69% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::32768-65535            5      1.56%     81.25% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::65536-98303            1      0.31%     81.56% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::98304-131071           46     14.37%     95.94% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::131072-163839            5      1.56%     97.50% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::196608-229375            3      0.94%     98.44% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::229376-262143            1      0.31%     98.75% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::262144-294911            2      0.62%     99.38% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::327680-360447            2      0.62%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total          320                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K          318     99.38%     99.38% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M            2      0.62%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total          320                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst          320                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total          320                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst          320                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total          320                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total          640                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples          320                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0            320    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total          320                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                      320                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                  320                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksLongTerminationLevel::Level3          318                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu3.numCycles                         1863665                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                       14                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                 290599     64.84%     64.84% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   340      0.08%     64.92% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                     86      0.02%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.93% # Class of committed instruction
system.cpu3.op_class_0::MemRead                 76106     16.98%     81.92% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                81050     18.08%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                  448181                       # Class of committed instruction
system.cpu3.quiesceCycles                    10132535                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                         723130                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        70588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        120076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes         1372160                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          335                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               335                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests        54652                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          353                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       200576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       447374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2030                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                383                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            202263                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37760                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            3161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          203211                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             859                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10065                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10065                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       202109                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        20416                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1890                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        23626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       373031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       103122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        55479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        35445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                663712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       409024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       112532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       988672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       760944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         5440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7958016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2891553                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        11072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1183552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1069496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         9856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15435037                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31719                       # Total snoops (count)
system.tol2bus.snoopTraffic                    754560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           264770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.254432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.679224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 223397     84.37%     84.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24853      9.39%     93.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7265      2.74%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   9184      3.47%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     12      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      7      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     23      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     22      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             264770                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy            218484                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          370062458                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         266647836                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           716141                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           452675                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         22295978                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         39708242                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3716332                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13789324                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy           419116                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          16111350                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           190459                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          33205797                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          59241852                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            336294                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           416261                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  577                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 577                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21713                       # Transaction distribution
system.iobus.trans_dist::WriteResp              21713                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        43488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        43488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio          609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1374592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1374592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1375201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy            15742272                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              968058                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy              584766                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            81496063                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               1.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          21744                       # number of demand (read+write) misses
system.iocache.demand_misses::total             21744                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         21744                       # number of overall misses
system.iocache.overall_misses::total            21744                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2060694067                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2060694067                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2060694067                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2060694067                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        21744                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           21744                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        21744                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          21744                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 94770.698446                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 94770.698446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 94770.698446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 94770.698446                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          21424                       # number of writebacks
system.iocache.writebacks::total                21424                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        21744                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        21744                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        21744                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        21744                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1283451869                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1283451869                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1283451869                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1283451869                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 59025.564248                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 59025.564248                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 59025.564248                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 59025.564248                       # average overall mshr miss latency
system.iocache.replacements                     21744                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           304                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              304                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     29523642                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     29523642                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          304                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            304                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 97117.243421                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 97117.243421                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          304                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     18670842                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18670842                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 61417.243421                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61417.243421                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        21440                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21440                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2031170425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031170425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        21440                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21440                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 94737.426539                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 94737.426539                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        21440                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        21440                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1264781027                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1264781027                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 58991.652379                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 58991.652379                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  21744                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21744                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               195696                       # Number of tag accesses
system.iocache.tags.data_accesses              195696                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 383                       # Transaction distribution
system.membus.trans_dist::ReadResp              24008                       # Transaction distribution
system.membus.trans_dist::WriteReq                354                       # Transaction distribution
system.membus.trans_dist::WriteResp               354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31135                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18191                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              544                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3951                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23625                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22542                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        85227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 128715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2365440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2366813                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3737949                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              855                       # Total snoops (count)
system.membus.snoopTraffic                      20480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51403                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.012295                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.110200                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50771     98.77%     98.77% # Request fanout histogram
system.membus.snoop_fanout::1                     632      1.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               51403                       # Request fanout histogram
system.membus.reqLayer7.occupancy           182035634                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              584766                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              194208                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          116067040                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1265461                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                125                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    29323902.317460                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   154953308.202268                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           48     76.19%     76.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           15     23.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1205230572                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             63                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     6965314083                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1847405846                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1955065                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1955065                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1955065                       # number of overall hits
system.cpu2.icache.overall_hits::total        1955065                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       124343                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        124343                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       124343                       # number of overall misses
system.cpu2.icache.overall_misses::total       124343                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2138504970                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2138504970                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2138504970                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2138504970                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2079408                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2079408                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2079408                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2079408                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.059797                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.059797                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.059797                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.059797                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17198.434733                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17198.434733                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17198.434733                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17198.434733                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       124343                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       124343                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       124343                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       124343                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2049723354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2049723354                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2049723354                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2049723354                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.059797                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.059797                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.059797                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.059797                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16484.428991                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16484.428991                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16484.428991                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16484.428991                       # average overall mshr miss latency
system.cpu2.icache.replacements                124344                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1955065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1955065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       124343                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       124343                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2138504970                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2138504970                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2079408                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2079408                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.059797                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.059797                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17198.434733                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17198.434733                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       124343                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       124343                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2049723354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2049723354                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.059797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.059797                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16484.428991                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16484.428991                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2078731                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           124344                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            16.717582                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4283160                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4283160                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         8291                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8291                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         8291                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8291                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          211                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          211                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          211                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          211                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      8687952                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      8687952                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      8687952                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      8687952                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         8502                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         8502                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         8502                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         8502                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.024818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.024818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::.writebacks           16                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           16                       # number of writebacks
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          211                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          211                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          211                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          211                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      8085336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      8085336                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.024818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.024818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          156                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         8291                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8291                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          211                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      8687952                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      8687952                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         8502                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         8502                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.024818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 41175.127962                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          211                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          211                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      8085336                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.024818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 38319.127962                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.820839                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8493                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          211                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    40.251185                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.820839                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.988802                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.988802                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        68227                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        68227                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         9060                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         9060                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         9060                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         9060                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          334                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          334                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          334                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          334                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      9718968                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      9718968                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      9718968                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      9718968                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         9394                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         9394                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         9394                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         9394                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.035555                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.035555                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.035555                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.035555                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 29098.706587                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 29098.706587                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 29098.706587                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 29098.706587                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::.writebacks           44                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           44                       # number of writebacks
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          334                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          334                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          334                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          334                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      8765064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      8765064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      8765064                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      8765064                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.035555                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.035555                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.035555                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.035555                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 26242.706587                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 26242.706587                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 26242.706587                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 26242.706587                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          245                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         9060                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         9060                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          334                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          334                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      9718968                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      9718968                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         9394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         9394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.035555                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.035555                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 29098.706587                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 29098.706587                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          334                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      8765064                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      8765064                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.035555                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.035555                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker 26242.706587                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 26242.706587                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.597213                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         7614                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          334                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    22.796407                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.597213                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.974826                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.974826                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        75486                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        75486                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1714877                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1714877                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1728834                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1728834                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        28695                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28695                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        29993                       # number of overall misses
system.cpu2.dcache.overall_misses::total        29993                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    732104184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    732104184                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    732104184                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    732104184                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1743572                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1743572                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1758827                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1758827                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.016458                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016458                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.017053                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017053                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 25513.301411                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25513.301411                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 24409.168273                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24409.168273                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches             1160                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.writebacks::.writebacks        17837                       # number of writebacks
system.cpu2.dcache.writebacks::total            17837                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4114                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4114                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        24581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        24581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        25815                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher         2227                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        28042                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data          452                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          452                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    573051402                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    573051402                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    598836798                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    127088149                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    725924947                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data     25030698                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     25030698                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.014098                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014098                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.014677                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015944                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 23312.778243                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23312.778243                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 23197.241836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 57066.973058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25887.060374                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 55377.650442                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 55377.650442                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 27567                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       922979                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         922979                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data        19533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    446524890                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    446524890                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       942512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       942512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.020724                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020724                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 22860.026110                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22860.026110                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          454                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          454                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        19079                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        19079                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data          195                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          195                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    420868728                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    420868728                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data     25030698                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     25030698                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.020243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.020243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 22059.265580                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22059.265580                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 128362.553846                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 128362.553846                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       791652                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        791652                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         7564                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7564                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    222964350                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    222964350                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       799216                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       799216                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.009464                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009464                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 29477.042570                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29477.042570                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         2826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         4738                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4738                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data          257                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          257                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    138897990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    138897990                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005928                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005928                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 29315.742930                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29315.742930                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data           17                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data          123                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          123                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.878571                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.878571                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data      4772376                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4772376                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.878571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.878571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 38799.804878                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 38799.804878                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data        13940                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        13940                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data         1175                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         1175                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data        15115                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        15115                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.077737                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.077737                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data         1111                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         1111                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data     21013020                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total     21013020                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.073503                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.073503                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data 18913.609361                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 18913.609361                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher         2227                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total         2227                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher    127088149                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total    127088149                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 57066.973058                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 57066.973058                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data          246                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total          246                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data         1598                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         1598                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     62614944                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     62614944                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         1844                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         1844                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.866594                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.866594                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 39183.319149                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 39183.319149                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          834                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          834                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          764                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          764                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data     13284684                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total     13284684                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.414317                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.414317                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 17388.329843                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 17388.329843                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        14833                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14833                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          936                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          936                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     17238102                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     17238102                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        15769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.059357                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.059357                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18416.775641                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18416.775641                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          789                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          789                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2442594                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2442594                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.009322                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.009322                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16616.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16616.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        15761                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15761                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8568                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8568                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        15763                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15763                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000127                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000127                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         7140                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7140                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3570                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3570                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data      3133746                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total      3133746                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data        18112                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total        18112                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data     26397504                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total     26397504                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1457.459364                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1457.459364                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          252.217843                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1790106                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            27758                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.489733                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   235.457824                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher    16.760019                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919757                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.065469                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985226                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3644676                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3644676                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    522455127.066667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1114276447.004845                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows           10     66.67%     66.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            5     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   3959691068                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     1330646066                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7836826906                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       172360                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          172360                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       172360                       # number of overall hits
system.cpu3.icache.overall_hits::total         172360                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18493                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18493                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18493                       # number of overall misses
system.cpu3.icache.overall_misses::total        18493                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    529317474                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    529317474                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    529317474                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    529317474                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       190853                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       190853                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       190853                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       190853                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.096897                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.096897                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.096897                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.096897                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28622.585519                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28622.585519                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28622.585519                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28622.585519                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        18493                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        18493                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        18493                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        18493                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    516113472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    516113472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    516113472                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    516113472                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.096897                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.096897                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.096897                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.096897                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27908.585519                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27908.585519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27908.585519                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27908.585519                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18493                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       172360                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         172360                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18493                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    529317474                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    529317474                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       190853                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       190853                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.096897                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.096897                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28622.585519                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28622.585519                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        18493                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        18493                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    516113472                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    516113472                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.096897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.096897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27908.585519                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27908.585519                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             190869                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            18493                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.321149                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           400199                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          400199                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker          763                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total          763                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker          763                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total          763                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker          195                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total          195                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker          195                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total          195                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker      9796080                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total      9796080                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker      9796080                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total      9796080                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker          958                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total          958                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker          958                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total          958                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.203549                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.203549                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.203549                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.203549                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker 50236.307692                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 50236.307692                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker 50236.307692                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 50236.307692                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker          195                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker          195                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker      9239160                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total      9239160                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker      9239160                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total      9239160                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.203549                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.203549                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.203549                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.203549                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker 47380.307692                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 47380.307692                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker 47380.307692                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 47380.307692                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements          195                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker          763                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total          763                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker          195                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total          195                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker      9796080                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total      9796080                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker          958                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total          958                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.203549                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.203549                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker 50236.307692                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 50236.307692                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker          195                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total          195                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker      9239160                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total      9239160                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.203549                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.203549                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker 47380.307692                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47380.307692                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          958                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          195                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     4.912821                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses         7859                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses         7859                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker         1701                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total         1701                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker         1701                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total         1701                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker          194                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          194                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker          194                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          194                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker      9595446                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      9595446                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker      9595446                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      9595446                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker         1895                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         1895                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker         1895                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         1895                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.102375                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.102375                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.102375                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.102375                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 49461.061856                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 49461.061856                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 49461.061856                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 49461.061856                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker          194                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker          194                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker      9041382                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      9041382                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker      9041382                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      9041382                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.102375                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.102375                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.102375                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.102375                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 46605.061856                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 46605.061856                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 46605.061856                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 46605.061856                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements          153                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker         1701                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total         1701                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker          194                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          194                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker      9595446                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      9595446                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker         1895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         1895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.102375                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.102375                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 49461.061856                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 49461.061856                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker          194                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker      9041382                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      9041382                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.102375                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.102375                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 46605.061856                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46605.061856                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.967967                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         2218                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          194                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    11.432990                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.967967                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.997998                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.997998                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses        15354                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses        15354                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       144275                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          144275                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       146139                       # number of overall hits
system.cpu3.dcache.overall_hits::total         146139                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        12079                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12079                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        12454                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12454                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data    746280654                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    746280654                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data    746280654                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    746280654                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       156354                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       156354                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       158593                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       158593                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.077254                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.077254                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.078528                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.078528                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 61783.314347                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61783.314347                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 59922.968845                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59922.968845                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          443                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    16.407407                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches              655                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.writebacks::.writebacks         4851                       # number of writebacks
system.cpu3.dcache.writebacks::total             4851                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         3401                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3401                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         3401                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3401                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data         8678                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8678                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data         9038                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.dcache.prefetcher         1657                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        10695                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           14                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data    468157662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    468157662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data    483235914                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    141191062                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    624426976                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055502                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055502                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.056989                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067437                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 53947.644849                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 53947.644849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 53467.129232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85208.848521                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58384.943993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data        19176                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total        19176                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                 10423                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        73969                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          73969                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         5209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    227663184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    227663184                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        79178                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        79178                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.065788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.065788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 43705.736994                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43705.736994                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           90                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         5119                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5119                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data    221388552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    221388552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.064652                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.064652                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 43248.398515                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43248.398515                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        70298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         5938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5938                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    462936180                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    462936180                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        76236                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        76236                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.077890                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077890                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77961.633547                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77961.633547                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         2719                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2719                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         3219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    239501304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    239501304                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042224                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042224                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 74402.393290                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74402.393290                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data          107                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          107                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.963964                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.963964                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.cpu3.data          107                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.cpu3.data      9111354                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      9111354                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.cpu3.data     0.963964                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.963964                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu3.data 85152.841121                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 85152.841121                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data         1860                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total         1860                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data          268                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total          268                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data         2128                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total         2128                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.125940                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.125940                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data          253                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total          253                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data      5966898                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total      5966898                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.118891                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.118891                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data 23584.577075                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total 23584.577075                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.HardPFReq_mshr_misses::.cpu3.dcache.prefetcher         1657                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_misses::total         1657                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_miss_latency::.cpu3.dcache.prefetcher    141191062                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_latency::total    141191062                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85208.848521                       # average HardPFReq mshr miss latency
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::total 85208.848521                       # average HardPFReq mshr miss latency
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data            8                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total            8                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data          932                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total          932                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_miss_latency::.cpu3.data     55681290                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_miss_latency::total     55681290                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data          940                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total          940                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.991489                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.991489                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_miss_latency::.cpu3.data 59743.873391                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_avg_miss_latency::total 59743.873391                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_mshr_hits::.cpu3.data          592                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_hits::total          592                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_misses::.cpu3.data          340                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_misses::total          340                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::.cpu3.data      7267806                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::total      7267806                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::.cpu3.data     0.361702                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::total     0.361702                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu3.data 21375.900000                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::total 21375.900000                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         1698                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1698                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5347860                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5347860                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.110529                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.110529                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25345.308057                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25345.308057                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1212372                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1212372                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.018858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.018858                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        33677                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        33677                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1905                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1905                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         7854                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         7854                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         1907                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1907                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         3927                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3927                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6426                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6426                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3213                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_miss_latency::.cpu3.data      8460900                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_miss_latency::total      8460900                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::.cpu3.data          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_mshr_misses::.cpu3.data         1920                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_misses::total         1920                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::.cpu3.data      5888082                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::total      5888082                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::.cpu3.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu3.data  3066.709375                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3066.709375                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          239.443666                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             163035                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            10552                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.450625                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   226.252908                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher    13.190758                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.883800                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.051526                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935327                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.050781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           339192                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          339192                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    464969725.416667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   972214442.281108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      5557214                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3741787690                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      278673152                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  11159273410                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        51659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           51659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        51659                       # number of overall hits
system.cpu0.icache.overall_hits::total          51659                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6391                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6391                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6391                       # number of overall misses
system.cpu0.icache.overall_misses::total         6391                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    133735770                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    133735770                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    133735770                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    133735770                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        58050                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        58050                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        58050                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        58050                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.110095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.110095                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.110095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.110095                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20925.640745                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20925.640745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20925.640745                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20925.640745                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6391                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6391                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6391                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6391                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    129172596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    129172596                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    129172596                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    129172596                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110095                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110095                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110095                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110095                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20211.640745                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20211.640745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20211.640745                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20211.640745                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        51659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          51659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6391                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6391                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    133735770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    133735770                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        58050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        58050                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.110095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.110095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20925.640745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20925.640745                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6391                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6391                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    129172596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    129172596                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110095                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20211.640745                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20211.640745                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              50454                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6391                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.894539                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           122491                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          122491                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker          457                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          457                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker          457                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          457                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker        16422                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total        16422                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker        16422                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total        16422                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker          458                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          458                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker          458                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          458                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.002183                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.002183                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.002183                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.002183                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total        13566                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.002183                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.002183                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            1                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker          457                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          457                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker        16422                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total        16422                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker          458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.002183                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.002183                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        16422                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        16422                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13566                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            1                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           15                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         3665                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         3665                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        47942                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           47942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        48276                       # number of overall hits
system.cpu0.dcache.overall_hits::total          48276                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         1630                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1630                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         1664                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1664                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     28267260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     28267260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     28267260                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     28267260                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data        49572                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        49572                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data        49940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        49940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.032881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.033320                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033320                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17341.877301                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17341.877301                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 16987.536058                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16987.536058                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches                8                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks          545                       # number of writebacks
system.cpu0.dcache.writebacks::total              545                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          105                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1557                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher           70                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data          259                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          259                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     25047120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     25047120                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     25614036                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      1090206                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     26704242                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data     21607068                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     21607068                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.030763                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.030763                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.031177                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032579                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16424.340984                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16424.340984                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16450.890173                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 15574.371429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16413.178857                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 83424.972973                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 83424.972973                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                  1129                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        25650                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          25650                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         1361                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1361                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     24871476                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     24871476                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        27011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        27011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.050387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050387                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18274.412932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18274.412932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data           28                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         1333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data          172                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          172                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     23042922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     23042922                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data     21607068                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     21607068                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17286.513128                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17286.513128                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 125622.488372                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 125622.488372                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        22292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         22292                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      3395784                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3395784                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        22561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011923                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011923                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 12623.732342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12623.732342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           77                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          192                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data           87                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           87                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      2004198                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2004198                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.008510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 10438.531250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10438.531250                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data          334                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total          334                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data           34                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total           34                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data          368                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total          368                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.092391                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.092391                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data           32                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total           32                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data       566916                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total       566916                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.086957                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data 17716.125000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 17716.125000                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher           70                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total           70                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher      1090206                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total      1090206                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 15574.371429                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 15574.371429                       # average HardPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          193                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       313446                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       313446                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.114679                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.114679                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12537.840000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12537.840000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          218                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          218                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          217.417411                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              40862                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1572                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.993639                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   205.432332                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher    11.985079                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.802470                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.046817                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.849287                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           102303                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          102303                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher           46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12735                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                3614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher          584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker            59                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker            54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst              116827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               20712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher          939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                4009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dcache.prefetcher          254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker            80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker           133                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5826                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1054                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher           46                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12735                       # number of overall hits
system.l2.overall_hits::.cpu1.data               3614                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher          584                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker           59                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker           54                       # number of overall hits
system.l2.overall_hits::.cpu2.inst             116827                       # number of overall hits
system.l2.overall_hits::.cpu2.data              20712                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher          939                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          178                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           99                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14876                       # number of overall hits
system.l2.overall_hits::.cpu3.data               4009                       # number of overall hits
system.l2.overall_hits::.cpu3.dcache.prefetcher          254                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker           80                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker          133                       # number of overall hits
system.l2.overall_hits::total                  182080                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              1741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher          834                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              3454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher         1228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker           53                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              4340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dcache.prefetcher         1390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27786                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              565                       # number of overall misses
system.l2.overall_misses::.cpu0.data              101                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher            4                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2714                       # number of overall misses
system.l2.overall_misses::.cpu1.data             1741                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher          834                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker           20                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker           17                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7516                       # number of overall misses
system.l2.overall_misses::.cpu2.data             3454                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher         1228                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker           53                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker           58                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3617                       # number of overall misses
system.l2.overall_misses::.cpu3.data             4340                       # number of overall misses
system.l2.overall_misses::.cpu3.dcache.prefetcher         1390                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker           72                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker           62                       # number of overall misses
system.l2.overall_misses::total                 27786                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     58687219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     11306187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    249121020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    173177126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher     79724508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker      2040612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.itb.walker      2029188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    687150734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    334798878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker      5341434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.itb.walker      6115410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    336851628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data    420216118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dcache.prefetcher    136631982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dtb.walker      7156421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.itb.walker      6844403                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2631634585                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     58687219                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     11306187                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    249121020                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    173177126                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher     79724508                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker      2040612                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.itb.walker      2029188                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    687150734                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    334798878                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker      5341434                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.itb.walker      6115410                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    336851628                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data    420216118                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dcache.prefetcher    136631982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dtb.walker      7156421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.itb.walker      6844403                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2631634585                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            5355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         1418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker           71                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst          124343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           24166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher         2167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           18493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data            8349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dcache.prefetcher         1644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker          152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker          195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               209866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           5355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         1418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker           71                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         124343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          24166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher         2167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          18493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data           8349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dcache.prefetcher         1644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker          152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker          195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              209866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.088406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.087446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.175675                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.325117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.588152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.253165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.239437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.060446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.142928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.229437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.195588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.519823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.473684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.317949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132399                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.088406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.087446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.175675                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.325117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.588152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.253165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.239437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.060446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.142928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.229437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.195588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.519823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.473684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.317949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132399                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 103871.184071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111942.445545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91791.090641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99469.917289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 95592.935252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker 102030.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.itb.walker       119364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91425.057743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 96930.769543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker 100781.773585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93130.115565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 96823.990323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dcache.prefetcher 98296.389928                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dtb.walker 99394.736111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.itb.walker 110393.596774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94710.810660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 103871.184071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111942.445545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91791.090641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99469.917289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 95592.935252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker 102030.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.itb.walker       119364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91425.057743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 96930.769543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker 100781.773585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93130.115565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 96823.990323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dcache.prefetcher 98296.389928                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dtb.walker 99394.736111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.itb.walker 110393.596774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94710.810660                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              19536                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       466                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.922747                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9711                       # number of writebacks
system.l2.writebacks::total                      9711                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 454                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                454                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         1729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher          832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.itb.walker           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         3416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.itb.walker           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data         4339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dcache.prefetcher         1390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dtb.walker           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.itb.walker           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27332                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         1729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.itb.walker           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         3416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.itb.walker           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data         4339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dcache.prefetcher         1390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dtb.walker           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.itb.walker           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27332                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data          259                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data          452                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           14                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          737                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     49185311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     10400121                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    227793129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    166233476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     76652176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker      1969212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.itb.walker      1968498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    650128415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    319779888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker      5152224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    319791314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data    404675908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dcache.prefetcher    131662552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dtb.walker      6899381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.itb.walker      6623063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2494858652                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     49185311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     10400121                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    227793129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    166233476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     76652176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker      1969212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.itb.walker      1968498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    650128415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    319779888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker      5152224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    319791314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data    404675908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    131662552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dtb.walker      6899381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.itb.walker      6623063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2494858652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data     20623176                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data     23905434                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     44974146                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.075731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.167131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.322876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.586742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.253165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.itb.walker     0.239437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.059424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.141356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.229437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.192559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.519703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dtb.walker     0.473684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.itb.walker     0.317949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.075731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.167131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.322876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.586742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.253165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.itb.walker     0.239437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.059424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.141356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.229437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.192559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.519703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dtb.walker     0.473684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.itb.walker     0.317949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 101622.543388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108334.593750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88223.520139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96144.289184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92130.019231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 98460.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.itb.walker       115794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87985.981188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93612.379391                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 97211.773585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89803.795001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93264.786356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 94721.260432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 95824.736111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.itb.walker 106823.596774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91279.769208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 101622.543388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108334.593750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88223.520139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96144.289184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92130.019231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 98460.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.itb.walker       115794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87985.981188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93612.379391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 97211.773585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89803.795001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93264.786356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 94721.260432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 95824.736111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.itb.walker 106823.596774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91279.769208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 79626.162162                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 52888.128319                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data        15912                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 61023.264586                       # average overall mshr uncacheable latency
system.l2.replacements                          28591                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data          172                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data          195                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          383                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data     20623176                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data     23905434                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     44974146                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 119902.186047                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 122591.969231                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117425.968668                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data           87                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data          257                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          354                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        28049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28049                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks           3161                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 3161                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         3161                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             3161                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          673                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           673                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  382                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        39270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       197778                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       704004                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       159222                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1100274                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          129                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              476                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.375000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.216216                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.210117                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.139535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.197479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 12361.125000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 13037.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8845.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11705.042553                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        97104                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       261324                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       875364                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       294882                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1528674                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.375000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.216216                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.210117                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.139535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.197479                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        16184                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16332.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16210.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 16382.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16262.489362                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              829                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5897                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           1121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           2425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4011                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data       803964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     46754148                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    105156492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    230035083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     382749687                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         5310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         3254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.068376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.372453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.211111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.745237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100495.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102306.669584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 93805.969670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94859.828041                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95425.002992                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         2425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       775404                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     45122658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    101154522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    221377833                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    368430417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.068376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.372453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.211111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.745237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.404824                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96925.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98736.669584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 90235.969670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91289.828041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91855.002992                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst         5826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data          945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher           46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst        12735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         2844                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher          584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst       116827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        16523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher          939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst        14876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         3180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dcache.prefetcher          254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker           80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker          133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            176183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst          565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst         2714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         1284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher          834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.itb.walker           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst         7516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         2333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher         1228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.itb.walker           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst         3617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data         1915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dcache.prefetcher         1390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dtb.walker           72                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.itb.walker           62                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst     58687219                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data     10502223                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst    249121020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    126422978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     79724508                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker      2040612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.itb.walker      2029188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst    687150734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    229642386                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker      5341434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.itb.walker      6115410                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst    336851628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data    190181035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dcache.prefetcher    136631982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dtb.walker      7156421                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.itb.walker      6844403                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2248884898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst         6391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data         1038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst        15449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         4128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         1418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker           79                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst       124343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        18856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher         2167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst        18493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         5095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dcache.prefetcher         1644                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker          152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker          195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        199958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.088406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.089595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.175675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.311047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.588152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.253165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.itb.walker     0.239437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.060446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.123727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.229437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.195588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.375859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dtb.walker     0.473684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.itb.walker     0.317949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.118900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst 103871.184071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112927.129032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 91791.090641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98460.263240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 95592.935252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker 102030.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.itb.walker       119364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 91425.057743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98432.227175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker 100781.773585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 93130.115565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99311.245431                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dcache.prefetcher 98296.389928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dtb.walker 99394.736111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.itb.walker 110393.596774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94590.321682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.inst           81                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst          132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst          127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.inst           56                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst         2582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker           20                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.itb.walker           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst         7389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         2295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.itb.walker           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst         3561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data         1914                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dcache.prefetcher         1390                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dtb.walker           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.itb.walker           62                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst     49185311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data      9624717                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst    227793129                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    121110818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     76652176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker      1969212                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.itb.walker      1968498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst    650128415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    218625366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker      5152224                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst    319791314                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data    183298075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dcache.prefetcher    131662552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dtb.walker      6899381                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.itb.walker      6623063                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2126428235                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.075731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.084778                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.167131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.308140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.586742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.253165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.itb.walker     0.239437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.059424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.121712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.229437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.192559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.375662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.845499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dtb.walker     0.473684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.itb.walker     0.317949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.116629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 101622.543388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109371.784091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 88223.520139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95212.907233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 92130.019231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker 98460.600000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.itb.walker       115794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 87985.981188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95261.597386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker 97211.773585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 89803.795001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95767.019331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 94721.260432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dtb.walker 95824.736111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.itb.walker 106823.596774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91180.834227                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          290                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.dcache.prefetcher            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               451                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu1.data          283                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.dcache.prefetcher           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          438                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.dcache.prefetcher           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          333                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.dcache.prefetcher            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1085                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       121379                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       379134                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       500513                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data          433                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.dcache.prefetcher           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          728                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.dcache.prefetcher           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.dcache.prefetcher            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1536                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.653580                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.601648                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.979412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.706380                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   428.901060                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   865.602740                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   461.302304                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu1.data          283                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.dcache.prefetcher           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.dcache.prefetcher           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          333                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.dcache.prefetcher            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1085                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4491055                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.dcache.prefetcher       188496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      6927942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.dcache.prefetcher       157080                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      5260038                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.dcache.prefetcher       141372                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17165983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.653580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.601648                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.979412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.706380                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 15869.452297                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15817.219178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 15795.909910                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15821.182488                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.649334                       # Cycle average of tags in use
system.l2.tags.total_refs                      352584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.010628                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     480.317788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      251.490149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       37.584467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher     1.582667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      389.850758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      172.256510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher    45.878829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     1.575523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     2.693360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3365.357068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1346.035111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher   503.227840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    15.946311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker    17.077980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst      684.934154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      664.496634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher   161.769712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker    15.512848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker    12.061626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.004588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.047589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.005600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.410810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.164311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.061429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.001947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.002085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.083610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.081115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.019747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.001894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.001472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1020                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            88                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.124512                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.010742                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.862549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3158056                       # Number of tag accesses
system.l2.tags.data_accesses                  3158056                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        110208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher        53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        472960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        214400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        78080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker         3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        227904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        277568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dcache.prefetcher        88960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1743936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        30976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       472960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       227904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        897024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1992640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1992640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           1722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher          832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           3350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher         1220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker           53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           4337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dcache.prefetcher         1390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31135                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31135                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3618720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           717763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher        29907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19297345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         12874866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher      6220609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker       149534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker       127104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         55252763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         25046922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher      9121566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker       396265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker       433648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         26624505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         32426418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dcache.prefetcher     10392604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker       538322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker       463555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203732413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3618720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19297345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     55252763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     26624505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        104793332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232786843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232786843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232786843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3618720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          717763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher        29907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19297345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        12874866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher      6220609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker       149534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker       127104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        55252763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        25046922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher      9121566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker       396265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker       433648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        26624505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        32426418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dcache.prefetcher     10392604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker       538322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker       463555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            436519256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      3439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      1664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.itb.walker::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      6677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      2438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples       106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.itb.walker::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples      8666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dcache.prefetcher::samples      2780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dtb.walker::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.itb.walker::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003972742064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93274                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              60958                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31135                       # Number of write requests accepted
system.mem_ctrls.readBursts                     54498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1472864142                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  408427500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2698146642                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27046.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49546.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     20084                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 54498                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                62270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.095973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.194844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.413995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          1337      5.73%      5.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        12128     51.96%     57.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3380     14.48%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         1536      6.58%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          876      3.75%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          431      1.85%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          396      1.70%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          249      1.07%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         3007     12.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.880282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.199826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             367     23.50%     23.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             14      0.90%     24.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            98      6.27%     30.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           194     12.42%     43.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           229     14.66%     57.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           189     12.10%     69.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           150      9.60%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           123      7.87%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            68      4.35%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            46      2.94%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            35      2.24%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            15      0.96%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.90%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.38%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.26%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      39.870679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.589382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     51.348515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          1245     79.71%     79.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.32%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             5      0.32%     80.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             4      0.26%     80.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             5      0.32%     80.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             4      0.26%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.19%     81.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.26%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             2      0.13%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            2      0.13%     81.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            4      0.26%     82.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           13      0.83%     82.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          227     14.53%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            9      0.58%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.06%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.06%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.06%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           26      1.66%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-391            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1742624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1992896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1743936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1992640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       203.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8559851832                       # Total gap between requests
system.mem_ctrls.avgGap                     146612.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        30976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         6144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       110048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker         1280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.itb.walker         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       472928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       213664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        78016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.itb.walker         3648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       227904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data       277312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dcache.prefetcher        88960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dtb.walker         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.itb.walker         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1992896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3618719.514646460302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 717762.548359628534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 29906.772848317854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19297345.180377095938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 12856173.978170637041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 6220608.752450114116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 149533.864241589268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.itb.walker 127103.784605350884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 55249024.490661196411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 24960940.288527287543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 9114089.025524865836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 396264.740240211599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.itb.walker 426171.513088529406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 26624504.528214968741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 32396511.687940314412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dcache.prefetcher 10392603.564790453762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dtb.walker 538321.911269721342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.itb.walker 463554.979148926737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232816749.930942416191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         3444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         1664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker           40                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.itb.walker           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         6700                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         2440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker          106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.itb.walker          116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data         8674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dcache.prefetcher         2780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dtb.walker          144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.itb.walker          124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57799440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     12801696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher       520972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    240682342                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    189006986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher     82106994                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker      2249304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.itb.walker      2475056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    679507772                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    355381404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher    113425358                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker      5807184                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.itb.walker      6838506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    342758838                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data    447402564                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dcache.prefetcher    143789438                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dtb.walker      7576952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.itb.walker      8015836                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201756242412                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     59710.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66675.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     65121.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46625.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54880.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     49343.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     56232.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.itb.walker     72795.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45974.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53042.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     46485.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     54784.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.itb.walker     58952.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48126.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51579.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dcache.prefetcher     51722.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dtb.walker     52617.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.itb.walker     64643.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3240023.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         71016991.164000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         25011543.379200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        93617928.196801                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       96037160.016000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     61186518.539999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178191127.422008                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     164821283.827202                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       689882552.545187                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         80.594378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4110430917                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4165112943                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 15                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1127083066.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1612863351.576886                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            4     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            4     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3929829680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     1019418000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9016664532                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       192608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          192608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       192608                       # number of overall hits
system.cpu1.icache.overall_hits::total         192608                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15449                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15449                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15449                       # number of overall misses
system.cpu1.icache.overall_misses::total        15449                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    413588784                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    413588784                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    413588784                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    413588784                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       208057                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       208057                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       208057                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       208057                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.074254                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.074254                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.074254                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.074254                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26771.233348                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26771.233348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26771.233348                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26771.233348                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15449                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15449                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15449                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15449                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    402558912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    402558912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    402558912                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    402558912                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.074254                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.074254                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.074254                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.074254                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26057.279565                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26057.279565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26057.279565                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26057.279565                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15448                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       192608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         192608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15449                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15449                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    413588784                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    413588784                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       208057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       208057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.074254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.074254                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26771.233348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26771.233348                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15449                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15449                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    402558912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    402558912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.074254                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.074254                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26057.279565                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26057.279565                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             211326                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15448                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            13.679829                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           431562                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          431562                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker          346                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          346                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker          346                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          346                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker          102                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          102                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker          102                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          102                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker      3342234                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      3342234                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker      3342234                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      3342234                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker          448                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          448                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker          448                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          448                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.227679                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.227679                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.227679                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.227679                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker        32767                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total        32767                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker        32767                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total        32767                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks            3                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            3                       # number of writebacks
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker          102                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker          102                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker      3050922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      3050922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker      3050922                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      3050922                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.227679                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.227679                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.227679                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.227679                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker        29911                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total        29911                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker        29911                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total        29911                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements           80                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker          346                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          346                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker          102                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker      3342234                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      3342234                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker          448                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          448                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.227679                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.227679                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker        32767                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total        32767                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker          102                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker      3050922                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      3050922                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.227679                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.227679                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker        29911                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        29911                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    15.977594                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          400                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          102                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     3.921569                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    15.977594                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.998600                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.998600                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         3686                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         3686                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker         1478                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         1478                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker         1478                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         1478                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker          157                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker          157                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          157                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker      3830610                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      3830610                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker      3830610                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      3830610                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker         1635                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         1635                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker         1635                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         1635                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.096024                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.096024                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.096024                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.096024                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker 24398.789809                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 24398.789809                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker 24398.789809                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 24398.789809                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks            6                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total            6                       # number of writebacks
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker          157                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          157                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker          157                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker      3382218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      3382218                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker      3382218                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      3382218                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.096024                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.096024                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.096024                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.096024                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 21542.789809                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 21542.789809                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 21542.789809                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 21542.789809                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements           86                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker         1478                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         1478                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker          157                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker      3830610                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      3830610                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker         1635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         1635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.096024                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.096024                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker 24398.789809                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 24398.789809                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker          157                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker      3382218                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3382218                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.096024                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.096024                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker 21542.789809                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21542.789809                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.772874                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         1556                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          156                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     9.974359                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    15.772874                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.985805                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.985805                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        13237                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        13237                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       162813                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          162813                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       167124                       # number of overall hits
system.cpu1.dcache.overall_hits::total         167124                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         7739                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         7945                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7945                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    311456080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    311456080                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    311456080                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    311456080                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       170552                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       170552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       175069                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       175069                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.045376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.045382                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045382                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 40245.003230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40245.003230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 39201.520453                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39201.520453                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              659                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks         4745                       # number of writebacks
system.cpu1.dcache.writebacks::total             4745                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         1530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1530                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         1530                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1530                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         6209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         6412                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         1433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           12                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    223964662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    223964662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    229900144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     87991868                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    317892012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036405                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036405                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036626                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044811                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 36070.971493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36070.971493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35854.669994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 61403.955338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40521.607648                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data        22372                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                  7669                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        93824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          93824                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         4658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    167205948                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    167205948                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        98482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98482                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35896.510949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35896.510949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           69                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         4589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4589                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    161261184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    161261184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35140.811506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35140.811506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        68919                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68919                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2064                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2064                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     97909392                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     97909392                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        70983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.029077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.029077                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47436.720930                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47436.720930                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          867                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          867                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1197                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1197                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     53967690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     53967690                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.016863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016863                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 45085.789474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45085.789474                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            4                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.846154                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1942794                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1942794                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 88308.818182                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 88308.818182                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data         4307                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total         4307                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data          184                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total          184                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data         4491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total         4491                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.040971                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.040971                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data          181                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total          181                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data      3992688                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total      3992688                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.040303                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.040303                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data 22059.049724                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 22059.049724                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         1433                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         1433                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher     87991868                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total     87991868                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 61403.955338                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 61403.955338                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data           70                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total           70                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         1017                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         1017                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     46340740                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     46340740                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         1087                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         1087                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.935603                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.935603                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 45566.116028                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 45566.116028                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data          594                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total          594                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data          423                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total          423                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data      8735788                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total      8735788                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.389144                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.389144                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 20651.981087                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 20651.981087                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4125                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4125                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3809904                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3809904                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.036665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.036665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24266.904459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24266.904459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       764694                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       764694                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007006                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007006                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25489.800000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25489.800000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4278                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4278                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      1434426                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      1434426                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data          384                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total          384                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data       924287                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total       924287                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  2406.997396                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  2406.997396                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          245.583725                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             187681                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             7711                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.339385                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   240.256398                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     5.327327                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938502                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.020810                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.959311                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::1           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.156250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           375761                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          375761                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47145182897760992                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47145184350351152                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1085707                       # Simulator instruction rate (inst/s)
host_mem_usage                                1616128                       # Number of bytes of host memory used
host_op_rate                                  1315830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.81                       # Real time elapsed on the host
host_tick_rate                              505524989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21503603                       # Number of instructions simulated
sim_ops                                      26061564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010013                       # Number of seconds simulated
sim_ticks                                 10012524102                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            19.884963                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   6050                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               30425                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              1048                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             6420                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            17687                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits               538                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            780                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             242                       # Number of indirect misses.
system.cpu0.branchPred.lookups                  41625                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  10995                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     110904                       # Number of instructions committed
system.cpu0.committedOps                       145750                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.926711                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued           77                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified           77                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           27                       # number of prefetches that crossed the page
system.cpu0.discardedOps                        20539                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                        54615                       # DTB accesses
system.cpu0.dtb.align_faults                        1                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                            54372                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                            243                       # DTB misses
system.cpu0.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                   29962                       # DTB read accesses
system.cpu0.dtb.read_hits                       29773                       # DTB read hits
system.cpu0.dtb.read_misses                       189                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean        24276                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 24276.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::22528-24575            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data          243                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total          243                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total          244                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples          243                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0            243    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total          243                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                      243                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                  243                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                  24653                       # DTB write accesses
system.cpu0.dtb.write_hits                      24599                       # DTB write hits
system.cpu0.dtb.write_misses                       54                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            108953                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions            29001                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions            7879                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         208898                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.254666                       # IPC: instructions per cycle
system.cpu0.itb.accesses                        61309                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                            61309                       # DTB hits
system.cpu0.itb.inst_accesses                   61309                       # ITB inst accesses
system.cpu0.itb.inst_hits                       61309                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu0.numCycles                          435488                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                       24                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                  94506     64.84%     64.84% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   101      0.07%     64.91% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     15      0.01%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.92% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 26821     18.40%     83.32% # Class of committed instruction
system.cpu0.op_class_0::MemWrite                24307     16.68%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  145750                       # Class of committed instruction
system.cpu0.quiesceCycles                    16353916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                         226590                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            30.892829                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  78925                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              255480                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect              1937                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            34541                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           196788                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2091                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           3347                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1256                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 316110                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  47642                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          757                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     950021                       # Number of instructions committed
system.cpu1.committedOps                      1139414                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              3.148469                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         3061                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         3011                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified         9281                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          399                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          599                       # number of prefetches that crossed the page
system.cpu1.discardedOps                       112657                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                       394022                       # DTB accesses
system.cpu1.dtb.align_faults                        3                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      21                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                           392322                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                           1700                       # DTB misses
system.cpu1.dtb.perms_faults                      210                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    55                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                  231057                       # DTB read accesses
system.cpu1.dtb.read_hits                      229633                       # DTB read hits
system.cpu1.dtb.read_misses                      1424                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples          200                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 25072.110000                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 18768.641816                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 31635.822158                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383          106     53.00%     53.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767           75     37.50%     90.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-49151            4      2.00%     92.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-114687            6      3.00%     95.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::114688-131071            6      3.00%     98.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.50%     99.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::180224-196607            1      0.50%     99.50% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::245760-262143            1      0.50%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total          200                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K          198     99.00%     99.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M            2      1.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total          200                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         1700                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         1700                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data          200                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total          200                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total         1900                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples         1700                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0           1700    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total         1700                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                     1700                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                 1700                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3          198                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                 162965                       # DTB write accesses
system.cpu1.dtb.write_hits                     162689                       # DTB write hits
system.cpu1.dtb.write_misses                      276                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            820875                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           223562                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           67352                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                34                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        1410086                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.317615                       # IPC: instructions per cycle
system.cpu1.itb.accesses                       439194                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                           438880                       # DTB hits
system.cpu1.itb.inst_accesses                  439194                       # ITB inst accesses
system.cpu1.itb.inst_hits                      438880                       # ITB inst hits
system.cpu1.itb.inst_misses                       314                       # ITB inst misses
system.cpu1.itb.misses                            314                       # DTB misses
system.cpu1.itb.perms_faults                      314                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples          267                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 35245.393258                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 21132.314001                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 48442.925380                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-32767          220     82.40%     82.40% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-65535            3      1.12%     83.52% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-98303            2      0.75%     84.27% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-131071           33     12.36%     96.63% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::131072-163839            3      1.12%     97.75% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::163840-196607            1      0.37%     98.13% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::196608-229375            2      0.75%     98.88% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::229376-262143            2      0.75%     99.63% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::360448-393215            1      0.37%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total          267                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K          267    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total          267                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst          314                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total          314                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          267                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total          267                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total          581                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples          314                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0            314    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total          314                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                      314                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                  314                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3          267                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu1.numCycles                         2991112                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       12                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  3      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 764111     67.06%     67.06% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   457      0.04%     67.10% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                     88      0.01%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                    10      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     8      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     8      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    8      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     67.11% # Class of committed instruction
system.cpu1.op_class_0::MemRead                213260     18.72%     85.83% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               161461     14.17%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 1139414                       # Class of committed instruction
system.cpu1.quiesceCycles                    13100333                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                        1581026                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            35.518650                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 326735                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              919897                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect             11014                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           146421                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           635318                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8425                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11681                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3256                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1247990                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 277627                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1249                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    4372281                       # Number of instructions committed
system.cpu2.committedOps                      5287025                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              2.163842                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         2579                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         2145                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         7016                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          341                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          524                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       562039                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      1902280                       # DTB accesses
system.cpu2.dtb.align_faults                        5                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                      11                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          1898400                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           3880                       # DTB misses
system.cpu2.dtb.perms_faults                      136                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    82                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1059023                       # DTB read accesses
system.cpu2.dtb.read_hits                     1055689                       # DTB read hits
system.cpu2.dtb.read_misses                      3334                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          191                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 36690.628272                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 22615.473492                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 47264.237803                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-32767          155     81.15%     81.15% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-65535            3      1.57%     82.72% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-131071           25     13.09%     95.81% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-163839            3      1.57%     97.38% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::163840-196607            2      1.05%     98.43% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-229375            2      1.05%     99.48% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-294911            1      0.52%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          191                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          187     97.91%     97.91% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            4      2.09%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          191                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         3880                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         3880                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          191                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          191                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         4071                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         3880                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           3880    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         3880                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     3880                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 3880                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          187                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 843257                       # DTB write accesses
system.cpu2.dtb.write_hits                     842711                       # DTB write hits
system.cpu2.dtb.write_misses                      546                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           3926400                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           988530                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          433792                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                        2416944                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.462141                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      2087159                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          2084324                       # DTB hits
system.cpu2.itb.inst_accesses                 2087159                       # ITB inst accesses
system.cpu2.itb.inst_hits                     2084324                       # ITB inst hits
system.cpu2.itb.inst_misses                      2835                       # ITB inst misses
system.cpu2.itb.misses                           2835                       # DTB misses
system.cpu2.itb.perms_faults                      195                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          261                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 37390.620690                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 22856.238897                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 44678.565956                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767          206     78.93%     78.93% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535            3      1.15%     80.08% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::65536-98303            3      1.15%     81.23% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071           40     15.33%     96.55% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839            5      1.92%     98.47% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607            1      0.38%     98.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375            2      0.77%     99.62% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911            1      0.38%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          261                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          261    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          261                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         2835                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         2835                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          261                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          261                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         3096                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         2835                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           2835    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         2835                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     2835                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 2835                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          261                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu2.numCycles                         9460926                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       64                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                3446873     65.19%     65.19% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 16788      0.32%     65.51% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    233      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     65.52% # Class of committed instruction
system.cpu2.op_class_0::MemRead                985735     18.64%     84.16% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               837396     15.84%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 5287025                       # Class of committed instruction
system.cpu2.quiesceCycles                     3314686                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                        7043982                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            28.930663                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  51634                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              178475                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect              1771                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            30373                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           130029                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2347                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           4057                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1710                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 217229                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  33686                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          707                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                     567309                       # Number of instructions committed
system.cpu3.committedOps                       713965                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              5.142954                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued         2766                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit         2118                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified         7089                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull           14                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage          523                       # number of prefetches that crossed the page
system.cpu3.discardedOps                       105016                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                       267322                       # DTB accesses
system.cpu3.dtb.align_faults                        3                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                     289                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                           265972                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                           1350                       # DTB misses
system.cpu3.dtb.perms_faults                      207                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                    47                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                  136525                       # DTB read accesses
system.cpu3.dtb.read_hits                      135401                       # DTB read hits
system.cpu3.dtb.read_misses                      1124                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples          299                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 48735.872910                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 28872.222613                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 60556.004145                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767          210     70.23%     70.23% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535            9      3.01%     73.24% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303           13      4.35%     77.59% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::98304-131071           52     17.39%     94.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839            3      1.00%     95.99% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::163840-196607            1      0.33%     96.32% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::196608-229375            7      2.34%     98.66% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::262144-294911            1      0.33%     99.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::294912-327679            1      0.33%     99.33% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::360448-393215            1      0.33%     99.67% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::458752-491519            1      0.33%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total          299                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K          289     96.66%     96.66% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M           10      3.34%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total          299                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data         1350                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total         1350                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data          299                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total          299                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total         1649                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples         1350                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0           1350    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total         1350                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                     1350                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                 1350                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3          289                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                 130797                       # DTB write accesses
system.cpu3.dtb.write_hits                     130571                       # DTB write hits
system.cpu3.dtb.write_misses                      226                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions            543304                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions           132842                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions           58249                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                        1777928                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.194441                       # IPC: instructions per cycle
system.cpu3.itb.accesses                       301303                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                     495                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                205                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                           300788                       # DTB hits
system.cpu3.itb.inst_accesses                  301303                       # ITB inst accesses
system.cpu3.itb.inst_hits                      300788                       # ITB inst hits
system.cpu3.itb.inst_misses                       515                       # ITB inst misses
system.cpu3.itb.misses                            515                       # DTB misses
system.cpu3.itb.perms_faults                      293                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples          515                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 38908.147573                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 23220.600519                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 49044.318747                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-32767          407     79.03%     79.03% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::32768-65535            9      1.75%     80.78% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::65536-98303            1      0.19%     80.97% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::98304-131071           79     15.34%     96.31% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::131072-163839            9      1.75%     98.06% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::196608-229375            5      0.97%     99.03% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::229376-262143            1      0.19%     99.22% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::262144-294911            2      0.39%     99.61% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::327680-360447            2      0.39%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total          515                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K          512     99.42%     99.42% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M            3      0.58%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total          515                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst          515                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total          515                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst          515                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total          515                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total         1030                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples          515                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0            515    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total          515                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                      515                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                  515                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksLongTerminationLevel::Level3          512                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu3.numCycles                         2917644                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                       21                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                 462599     64.79%     64.79% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   550      0.08%     64.87% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                    130      0.02%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.89% # Class of committed instruction
system.cpu3.op_class_0::MemRead                121435     17.01%     81.90% # Class of committed instruction
system.cpu3.op_class_0::MemWrite               129251     18.10%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                  713965                       # Class of committed instruction
system.cpu3.quiesceCycles                    11155427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                        1139716                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          685                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        82245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        142837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes         1372160                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          335                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               335                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests        66289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          537                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       241296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       533374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2723                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                393                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            240837                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               360                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50277                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            4466                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          244213                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1143                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240673                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq        21760                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2500                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        20517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         4606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        48827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       375059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       103535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        86421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        54897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                792717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       437696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       115296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2020992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1620352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        10624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8001280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2904493                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        11072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        17856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1843648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1653008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        14848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18680605                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43964                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1057856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           320284                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.255270                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.674957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 269285     84.08%     84.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31303      9.77%     93.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   8933      2.79%     96.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  10666      3.33%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     15      0.00%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     10      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     32      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     30      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             320284                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy            466956                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          447563745                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         268169934                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           724709                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           452675                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         34591720                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         61857137                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3802012                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14807382                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy           668301                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          33260873                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           190459                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          67858148                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          59569567                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            620464                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy           624748                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  577                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 577                       # Transaction distribution
system.iobus.trans_dist::WriteReq               21713                       # Transaction distribution
system.iobus.trans_dist::WriteResp              21713                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side        43488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total        43488                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio          609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side      1374592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total      1374592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1375201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy            15742272                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              968058                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy              584766                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy            81496063                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.8                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide          21744                       # number of demand (read+write) misses
system.iocache.demand_misses::total             21744                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide         21744                       # number of overall misses
system.iocache.overall_misses::total            21744                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide   2060694067                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2060694067                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide   2060694067                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2060694067                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide        21744                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           21744                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide        21744                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          21744                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 94770.698446                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 94770.698446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 94770.698446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 94770.698446                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          21424                       # number of writebacks
system.iocache.writebacks::total                21424                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide        21744                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        21744                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide        21744                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        21744                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide   1283451869                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1283451869                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide   1283451869                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1283451869                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 59025.564248                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 59025.564248                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 59025.564248                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 59025.564248                       # average overall mshr miss latency
system.iocache.replacements                     21744                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           304                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              304                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     29523642                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     29523642                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          304                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            304                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 97117.243421                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 97117.243421                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          304                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     18670842                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18670842                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 61417.243421                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61417.243421                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide        21440                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21440                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide   2031170425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031170425                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide        21440                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21440                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 94737.426539                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 94737.426539                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide        21440                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        21440                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide   1264781027                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1264781027                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 58991.652379                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 58991.652379                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  21760                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21760                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               195696                       # Number of tag accesses
system.iocache.tags.data_accesses              195696                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 393                       # Transaction distribution
system.membus.trans_dist::ReadResp              33197                       # Transaction distribution
system.membus.trans_dist::WriteReq                360                       # Transaction distribution
system.membus.trans_dist::WriteResp               360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35305                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25246                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              685                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32804                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22990                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43488                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       117456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       118962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 162450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3332608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3334045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4705181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              967                       # Total snoops (count)
system.membus.snoopTraffic                      20480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62955                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010039                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.099691                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62323     99.00%     99.00% # Request fanout histogram
system.membus.snoop_fanout::1                     632      1.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               62955                       # Request fanout histogram
system.membus.reqLayer7.occupancy           210117865                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              584766                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              209916                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          162213210                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1265461                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                127                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    50114914.676923                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   195429957.790153                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           48     73.85%     73.85% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           17     26.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1205230572                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     7007840635                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   3257469454                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1959101                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1959101                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1959101                       # number of overall hits
system.cpu2.icache.overall_hits::total        1959101                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       125019                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        125019                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       125019                       # number of overall misses
system.cpu2.icache.overall_misses::total       125019                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2167955328                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2167955328                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2167955328                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2167955328                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2084120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2084120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2084120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2084120                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.059986                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.059986                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.059986                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.059986                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17341.006791                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17341.006791                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17341.006791                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17341.006791                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       125019                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       125019                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       125019                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       125019                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2078691048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2078691048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2078691048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2078691048                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.059986                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.059986                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.059986                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.059986                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16627.001080                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16627.001080                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16627.001080                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16627.001080                       # average overall mshr miss latency
system.cpu2.icache.replacements                125020                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1959101                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1959101                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       125019                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       125019                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2167955328                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2167955328                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2084120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2084120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.059986                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.059986                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17341.006791                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17341.006791                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       125019                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       125019                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2078691048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2078691048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.059986                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.059986                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16627.001080                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16627.001080                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2088320                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           125276                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            16.669753                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          244                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4293260                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4293260                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         8291                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         8291                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         8291                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         8291                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          211                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          211                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          211                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          211                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      8687952                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      8687952                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      8687952                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      8687952                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         8502                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         8502                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         8502                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         8502                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.024818                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.024818                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 41175.127962                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::.writebacks           16                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total           16                       # number of writebacks
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          211                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          211                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          211                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          211                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      8085336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      8085336                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.024818                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.024818                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 38319.127962                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          156                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         8291                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         8291                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          211                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      8687952                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      8687952                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         8502                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         8502                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.024818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.024818                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 41175.127962                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 41175.127962                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          211                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          211                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      8085336                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      8085336                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.024818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.024818                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 38319.127962                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 38319.127962                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.846831                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8573                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          227                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    37.766520                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.846831                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.990427                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.990427                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        68227                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        68227                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         9094                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         9094                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         9094                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         9094                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          338                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          338                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          338                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          338                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      9983862                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      9983862                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      9983862                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      9983862                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         9432                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         9432                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         9432                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         9432                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.035835                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.035835                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.035835                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.035835                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 29538.053254                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 29538.053254                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 29538.053254                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 29538.053254                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::.writebacks           44                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           44                       # number of writebacks
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          338                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          338                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      9018534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      9018534                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      9018534                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      9018534                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.035835                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.035835                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.035835                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.035835                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 26682.053254                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 26682.053254                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 26682.053254                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 26682.053254                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          249                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         9094                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         9094                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          338                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          338                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      9983862                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      9983862                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         9432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         9432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.035835                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.035835                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 29538.053254                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 29538.053254                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          338                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      9018534                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      9018534                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.035835                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.035835                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker 26682.053254                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 26682.053254                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.655648                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         9828                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          354                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    27.762712                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.655648                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.978478                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.978478                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        75794                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        75794                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1718955                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1718955                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1732935                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1732935                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        28868                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28868                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        30171                       # number of overall misses
system.cpu2.dcache.overall_misses::total        30171                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    741019902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    741019902                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    741019902                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    741019902                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1747823                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1747823                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1763106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1763106                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.016517                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016517                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.017112                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017112                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 25669.249758                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25669.249758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 24560.667595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24560.667595                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches             1162                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.writebacks::.writebacks        17917                       # number of writebacks
system.cpu2.dcache.writebacks::total            17917                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4140                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4140                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4140                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4140                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        24728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        24728                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        25967                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher         2227                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        28194                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data          455                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          455                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    580384896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    580384896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    606210990                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    127088149                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    733299139                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data     25097814                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     25097814                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.014148                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014148                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.014728                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015991                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 23470.757684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23470.757684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 23345.438056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 57066.973058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26009.049408                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 55160.030769                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 55160.030769                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 27695                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       925184                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         925184                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data        19658                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19658                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    453388572                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    453388572                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       944842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       944842                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.020806                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020806                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 23063.819921                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23063.819921                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          459                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        19199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        19199                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data          197                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          197                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    427139076                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    427139076                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data     25097814                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     25097814                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.020320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.020320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 22247.985624                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22247.985624                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 127400.071066                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 127400.071066                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       793525                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        793525                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         7612                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7612                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    225016386                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    225016386                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       801137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       801137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.009501                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009501                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 29560.744351                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29560.744351                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         2847                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2847                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         4765                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4765                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data          258                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          258                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    139961136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    139961136                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005948                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005948                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 29372.746275                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29372.746275                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data           17                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           17                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data          123                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          123                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          140                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.878571                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.878571                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data      4772376                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4772376                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.878571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.878571                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 38799.804878                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 38799.804878                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data        13963                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        13963                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data         1180                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total         1180                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data        15143                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        15143                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.077924                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.077924                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data         1116                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total         1116                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data     21053718                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total     21053718                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.073697                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.073697                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data 18865.338710                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 18865.338710                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher         2227                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total         2227                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher    127088149                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total    127088149                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 57066.973058                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 57066.973058                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data          246                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total          246                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data         1598                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         1598                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     62614944                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     62614944                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         1844                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         1844                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.866594                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.866594                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 39183.319149                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 39183.319149                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          834                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          834                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          764                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          764                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data     13284684                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total     13284684                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.414317                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.414317                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 17388.329843                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 17388.329843                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        14846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        14846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          938                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          938                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     17242386                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     17242386                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        15784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.059427                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.059427                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18382.074627                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18382.074627                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          791                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          791                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          147                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2442594                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2442594                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.009313                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.009313                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16616.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16616.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        15776                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15776                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8568                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8568                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        15778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15778                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000127                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000127                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4284                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         7140                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7140                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3570                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3570                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data      3133746                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total      3133746                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data        18112                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total        18112                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data     26397504                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total     26397504                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1457.459364                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1457.459364                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          249.421557                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1803163                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            28136                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            64.087397                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   234.841575                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher    14.579982                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.917350                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.056953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.974303                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.003906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3653440                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3653440                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    371168742.086957                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   920793458.808964                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows           16     69.57%     69.57% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            7     30.43%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   3959691068                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     2083182064                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8536881068                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       271658                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          271658                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       271658                       # number of overall hits
system.cpu3.icache.overall_hits::total         271658                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        28807                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         28807                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        28807                       # number of overall misses
system.cpu3.icache.overall_misses::total        28807                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    826257222                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    826257222                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    826257222                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    826257222                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       300465                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       300465                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       300465                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       300465                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.095875                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.095875                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.095875                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.095875                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 28682.515430                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28682.515430                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 28682.515430                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28682.515430                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        28807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28807                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        28807                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28807                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    805689024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    805689024                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    805689024                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    805689024                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.095875                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.095875                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.095875                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.095875                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27968.515430                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27968.515430                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27968.515430                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27968.515430                       # average overall mshr miss latency
system.cpu3.icache.replacements                 28807                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       271658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         271658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        28807                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        28807                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    826257222                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    826257222                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       300465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       300465                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.095875                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.095875                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 28682.515430                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28682.515430                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        28807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28807                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    805689024                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    805689024                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.095875                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.095875                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27968.515430                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27968.515430                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             303564                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            29063                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.445033                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           629737                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          629737                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker         1231                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total         1231                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker         1231                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total         1231                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker          311                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total          311                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker          311                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total          311                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker     15420972                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     15420972                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker     15420972                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     15420972                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker         1542                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total         1542                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker         1542                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total         1542                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.201686                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.201686                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.201686                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.201686                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker 49585.118971                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 49585.118971                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker 49585.118971                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 49585.118971                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker          311                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total          311                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker          311                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker     14532756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     14532756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker     14532756                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     14532756                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.201686                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.201686                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.201686                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.201686                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker 46729.118971                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 46729.118971                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker 46729.118971                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 46729.118971                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements          311                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker         1231                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total         1231                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker          311                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total          311                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker     15420972                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     15420972                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker         1542                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total         1542                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.201686                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.201686                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker 49585.118971                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 49585.118971                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker          311                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker     14532756                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     14532756                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.201686                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.201686                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker 46729.118971                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46729.118971                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs         1634                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          327                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     4.996942                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses        12647                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses        12647                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker         2658                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total         2658                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker         2658                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total         2658                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker          291                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total          291                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker          291                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total          291                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker     13745928                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total     13745928                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker     13745928                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total     13745928                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker         2949                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total         2949                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker         2949                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total         2949                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.098678                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.098678                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.098678                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.098678                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 47236.865979                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 47236.865979                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 47236.865979                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 47236.865979                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::.writebacks            5                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            5                       # number of writebacks
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker          291                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker          291                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total          291                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker     12914832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total     12914832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker     12914832                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total     12914832                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.098678                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.098678                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.098678                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.098678                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 44380.865979                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 44380.865979                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 44380.865979                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 44380.865979                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements          228                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker         2658                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total         2658                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker          291                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker     13745928                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total     13745928                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker         2949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total         2949                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.098678                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.098678                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 47236.865979                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 47236.865979                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker          291                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker     12914832                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total     12914832                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.098678                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.098678                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 44380.865979                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44380.865979                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.954027                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         4049                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs          307                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    13.188925                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.954027                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.997127                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.997127                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses        23883                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses        23883                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       230880                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          230880                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       233725                       # number of overall hits
system.cpu3.dcache.overall_hits::total         233725                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        18775                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18775                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        19349                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19349                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   1157372580                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1157372580                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   1157372580                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1157372580                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data       249655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       249655                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data       253074                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       253074                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.075204                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075204                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.076456                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076456                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 61644.345140                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 61644.345140                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 59815.627681                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59815.627681                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          580                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    17.575758                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches              986                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.writebacks::.writebacks         7468                       # number of writebacks
system.cpu3.dcache.writebacks::total             7468                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         5270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         5270                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5270                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        13505                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        13505                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        14053                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.dcache.prefetcher         2532                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16585                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           20                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           20                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data    725634630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    725634630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data    748127772                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    218769809                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    966897581                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       403410                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       403410                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054095                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054095                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055529                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065534                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 53730.813032                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 53730.813032                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 53236.161104                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 86401.978278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58299.522520                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 20170.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 20170.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                 16158                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       118160                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         118160                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         8181                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8181                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    355632690                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    355632690                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       126341                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       126341                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.064753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064753                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 43470.564723                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43470.564723                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         8022                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         8022                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data    345031218                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    345031218                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       403410                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       403410                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.063495                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.063495                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 43010.623037                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43010.623037                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33617.500000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       112708                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        112708                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         9196                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         9196                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    716908122                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    716908122                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       121904                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       121904                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.075436                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075436                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77958.690953                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77958.690953                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         4222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4222                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4974                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            8                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    369737760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    369737760                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.040803                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.040803                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 74334.089264                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74334.089264                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data          164                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          164                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.976190                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.976190                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.cpu3.data          164                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          164                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.cpu3.data     13678098                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     13678098                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.cpu3.data     0.976190                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.976190                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu3.data 83403.036585                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 83403.036585                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data         2841                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total         2841                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data          410                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total          410                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data         3251                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total         3251                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.126115                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.126115                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data          384                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total          384                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data      8815044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total      8815044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.118118                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.118118                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data 22955.843750                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total 22955.843750                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.HardPFReq_mshr_misses::.cpu3.dcache.prefetcher         2532                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_misses::total         2532                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_miss_latency::.cpu3.dcache.prefetcher    218769809                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_latency::total    218769809                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 86401.978278                       # average HardPFReq mshr miss latency
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::total 86401.978278                       # average HardPFReq mshr miss latency
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data           12                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data         1398                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         1398                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_miss_latency::.cpu3.data     84831768                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_miss_latency::total     84831768                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data         1410                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total         1410                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.991489                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.991489                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_miss_latency::.cpu3.data 60680.806867                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_avg_miss_latency::total 60680.806867                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_mshr_hits::.cpu3.data          889                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_hits::total          889                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_misses::.cpu3.data          509                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_misses::total          509                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::.cpu3.data     10865652                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::total     10865652                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::.cpu3.data     0.360993                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::total     0.360993                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu3.data 21347.056974                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::total 21347.056974                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2599                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2599                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          327                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          327                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      8465184                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      8465184                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         2926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.111757                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.111757                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25887.412844                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25887.412844                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          264                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          264                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2263380                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2263380                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.021531                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.021531                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35926.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35926.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2920                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2920                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        11424                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        11424                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2923                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2923                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001026                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001026                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         3808                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3808                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         9282                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         9282                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001026                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3094                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3094                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_miss_latency::.cpu3.data     13084050                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_miss_latency::total     13084050                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::.cpu3.data          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_mshr_misses::.cpu3.data         2944                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_misses::total         2944                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::.cpu3.data      9148484                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::total      9148484                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::.cpu3.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu3.data  3107.501359                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3107.501359                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          241.167884                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             264770                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16584                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.965388                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   226.984450                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher    14.183433                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.886658                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.055404                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.942062                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.050781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           540065                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          540065                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                 48                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    483831389.076923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   936480847.976573                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      5557214                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3741787690                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      310920606                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12579616116                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        54470                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           54470                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        54470                       # number of overall hits
system.cpu0.icache.overall_hits::total          54470                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6839                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6839                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6839                       # number of overall misses
system.cpu0.icache.overall_misses::total         6839                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    158591538                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    158591538                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    158591538                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    158591538                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        61309                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        61309                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        61309                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        61309                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111550                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.111550                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111550                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.111550                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23189.287615                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23189.287615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23189.287615                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23189.287615                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6839                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6839                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6839                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    153708492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    153708492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    153708492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    153708492                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111550                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111550                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111550                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111550                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22475.287615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22475.287615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22475.287615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22475.287615                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6839                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        54470                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          54470                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    158591538                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    158591538                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        61309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        61309                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.111550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23189.287615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23189.287615                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6839                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    153708492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    153708492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111550                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111550                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22475.287615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22475.287615                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              72326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7095                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.193939                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           129457                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          129457                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          139                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     8.687500                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker          486                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          486                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker          486                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          486                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker        16422                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total        16422                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker        16422                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total        16422                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker          487                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          487                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker          487                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          487                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.002053                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.002053                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.002053                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.002053                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        16422                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total        13566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total        13566                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.002053                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.002053                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.002053                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.002053                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        13566                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            1                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker          486                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          486                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker        16422                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total        16422                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker          487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          487                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.002053                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.002053                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        16422                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        16422                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total        13566                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.002053                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.002053                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        13566                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13566                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           15                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         2555                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs   159.687500                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           15                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker     0.937500                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         3897                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         3897                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data        50974                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           50974                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data        51325                       # number of overall hits
system.cpu0.dcache.overall_hits::total          51325                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         1673                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         1709                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1709                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     31384584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     31384584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     31384584                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     31384584                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data        52647                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        52647                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data        53034                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        53034                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.031778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.031778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.032225                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032225                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 18759.464435                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18759.464435                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 18364.297250                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18364.297250                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches               10                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu0.dcache.writebacks::total              556                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          109                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          109                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1598                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher           70                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data          262                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          262                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     27822438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     27822438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     28431480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      1090206                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29521686                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data     21674184                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     21674184                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.029707                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029707                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.030132                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031452                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17789.282609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17789.282609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17791.914894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 15574.371429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17698.852518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 82725.893130                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 82725.893130                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                  1157                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data        27240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          27240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         1395                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1395                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     27513990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27513990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data        28635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        28635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.048717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.048717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19723.290323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19723.290323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data           29                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         1366                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1366                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data          174                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          174                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     25493370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25493370                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data     21674184                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     21674184                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047704                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047704                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18662.789165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18662.789165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 124564.275862                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 124564.275862                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        23734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         23734                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      3870594                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3870594                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        24012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        24012                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011578                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data        13923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        13923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data           88                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           88                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      2329068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2329068                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.008246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 11762.969697                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11762.969697                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data          351                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total          351                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data           36                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total           36                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data          387                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total          387                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.093023                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.093023                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data           34                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total           34                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data       609042                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total       609042                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.087855                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.087855                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data        17913                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total        17913                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher           70                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total           70                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher      1090206                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total      1090206                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 15574.371429                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 15574.371429                       # average HardPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       313446                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       313446                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.109649                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.109649                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12537.840000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12537.840000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          228                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          228                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          216.558393                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              88641                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1824                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            48.597039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   204.756533                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher    11.801861                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.799830                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.046101                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.845931                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.039062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           108568                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          108568                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                1068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher           46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher         1189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker           108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker           107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst              117266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               20782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher          939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               23222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                6395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dcache.prefetcher          380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker           126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker           209                       # number of demand (read+write) hits
system.l2.demand_hits::total                   211877                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6074                       # number of overall hits
system.l2.overall_hits::.cpu0.data               1068                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher           46                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25797                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7889                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher         1189                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker          108                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker          107                       # number of overall hits
system.l2.overall_hits::.cpu2.inst             117266                       # number of overall hits
system.l2.overall_hits::.cpu2.data              20782                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher          939                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          180                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           99                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              23222                       # number of overall hits
system.l2.overall_hits::.cpu3.data               6395                       # number of overall hits
system.l2.overall_hits::.cpu3.dcache.prefetcher          380                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker          126                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker          209                       # number of overall hits
system.l2.overall_hits::total                  211877                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               765                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5782                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              3547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher         1639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              3506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher         1228                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker           58                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              5585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              6607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dcache.prefetcher         2119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker          101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker          102                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39049                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              765                       # number of overall misses
system.l2.overall_misses::.cpu0.data              119                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher            4                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5782                       # number of overall misses
system.l2.overall_misses::.cpu1.data             3547                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher         1639                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker           51                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7753                       # number of overall misses
system.l2.overall_misses::.cpu2.data             3506                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher         1228                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker           58                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             5585                       # number of overall misses
system.l2.overall_misses::.cpu3.data             6607                       # number of overall misses
system.l2.overall_misses::.cpu3.dcache.prefetcher         2119                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker          101                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker          102                       # number of overall misses
system.l2.overall_misses::total                 39049                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     79372506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     13784481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    533293018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    354934389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher    161888798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker      2935968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.itb.walker      5538498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    710071554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    340917143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker      5554206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.itb.walker      6115410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    525937391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data    649350136                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dcache.prefetcher    211707732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dtb.walker     10138799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.itb.walker     10837091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3736818837                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     79372506                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     13784481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    533293018                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    354934389                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher    161888798                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker      2935968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.itb.walker      5538498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    710071554                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    340917143                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker      5554206                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.itb.walker      6115410                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    525937391                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data    649350136                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dcache.prefetcher    211707732                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dtb.walker     10138799                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.itb.walker     10837091                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3736818837                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           11436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         2828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker          158                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst          125019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           24288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher         2167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           28807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data           13002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dcache.prefetcher         2499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker          227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker          311                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               250926                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          11436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         2828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker          158                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         125019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          24288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher         2167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          28807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data          13002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dcache.prefetcher         2499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker          227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker          311                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              250926                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.111858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.183096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.310161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.579562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.205882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.322785                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.062015                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.144351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.234043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.193876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.508153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.444934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.327974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155620                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.111858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.183096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.310161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.579562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.205882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.322785                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.062015                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.144351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.234043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.193876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.508153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.444934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.327974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155620                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 103754.909804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115835.974790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92233.313386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100066.080913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 98772.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker       104856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.itb.walker       108598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91586.683090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 97238.203936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker 100985.563636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94169.631334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 98282.145603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dcache.prefetcher 99909.264748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dtb.walker 100384.148515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.itb.walker 106245.990196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95695.634639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 103754.909804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115835.974790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92233.313386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100066.080913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 98772.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker       104856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.itb.walker       108598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91586.683090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 97238.203936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker 100985.563636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94169.631334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 98282.145603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dcache.prefetcher 99909.264748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dtb.walker 100384.148515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.itb.walker 106245.990196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95695.634639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              33290                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       775                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.954839                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13882                       # number of writebacks
system.l2.writebacks::total                     13882                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 765                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                765                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         3528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher         1637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.itb.walker           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         3463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.itb.walker           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data         6603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dcache.prefetcher         2119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dtb.walker          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.itb.walker          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38284                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         3528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher         1637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.itb.walker           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         3463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.itb.walker           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data         6603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dcache.prefetcher         2119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dtb.walker          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.itb.walker          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38284                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data          262                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           16                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data          455                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           20                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          753                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     62733459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     12814155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    493280462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    341021385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher    155936199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker      2836008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.itb.walker      5356428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    664624757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    325124891                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker      5357856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    499806421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data    625486114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dcache.prefetcher    204130068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dtb.walker      9778229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.itb.walker     10472951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3534703367                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     62733459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     12814155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    493280462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    341021385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    155936199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker      2836008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.itb.walker      5356428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    664624757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    325124891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker      5357856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    499806421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data    625486114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    204130068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dtb.walker      9778229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.itb.walker     10472951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3534703367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data     20678868                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       278460                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data     23961126                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       334866                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     45253320                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.090364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.175496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.308499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.578854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.205882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.itb.walker     0.322785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.060255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.142581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.234043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.190926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.507845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dtb.walker     0.444934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.itb.walker     0.327974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.152571                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.090364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.175496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.308499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.578854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.205882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.itb.walker     0.322785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.060255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.142581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.234043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.190926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.507845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dtb.walker     0.444934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.itb.walker     0.327974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.152571                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 101510.451456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112404.868421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89007.661855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96661.390306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 95257.299328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker       101286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.itb.walker       105028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88228.429178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 93885.328039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 97415.563636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90873.894727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94727.565349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 96333.208117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 96814.148515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.itb.walker 102675.990196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92328.475786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 101510.451456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112404.868421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89007.661855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96661.390306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 95257.299328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker       101286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.itb.walker       105028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88228.429178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 93885.328039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 97415.563636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90873.894727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94727.565349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 96333.208117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 96814.148515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.itb.walker 102675.990196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92328.475786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 78926.977099                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 17403.750000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 52661.815385                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 16743.300000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 60097.370518                       # average overall mshr uncacheable latency
system.l2.replacements                          40159                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data          174                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data          197                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          393                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data     20678868                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data     23961126                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       334866                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     45253320                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 118844.068966                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 121630.081218                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 27905.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 115148.396947                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data           88                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data          258                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          360                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        36395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks           4466                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 4466                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         4466                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             4466                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             136                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             186                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  535                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                118                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        39270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       317730                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       743988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       278460                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1379448                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              653                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.139241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.225191                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.126761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.180704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14442.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 12609.966102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 10313.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11690.237288                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       162078                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       359856                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       958188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       441966                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1922088                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.139241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.225191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.126761                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.180704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 16207.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16357.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16240.474576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 16369.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16288.881356                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1347                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7167                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            978                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           1128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           3668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1059576                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     99243857                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    105926898                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    353871952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     560102283                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         2482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         5333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         5015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.082645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.394037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.211513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.731406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105957.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101476.336401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 93906.824468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96475.450382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96836.494295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          978                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         1128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         3668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      1023876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     95752397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    101899938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    340777192                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    539453403                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.082645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.394037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.211513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.731406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.446606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102387.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97906.336401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 90336.824468                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92905.450382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93266.494295                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst         6074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data          957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher           46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst        25797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher         1189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker          108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker          107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst       117266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        16577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher          939                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst        23222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dcache.prefetcher          380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker          126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker          209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            204710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst          765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data          109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst         5782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher         1639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.itb.walker           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst         7753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         2378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher         1228                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.itb.walker           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst         5585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data         2939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dcache.prefetcher         2119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dtb.walker          101                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.itb.walker          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst     79372506                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data     12724905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher       443392                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst    533293018                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    255690532                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher    161888798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker      2935968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.itb.walker      5538498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst    710071554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    234990245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher    113998325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker      5554206                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.itb.walker      6115410                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst    525937391                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data    295478184                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dcache.prefetcher    211707732                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dtb.walker     10138799                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.itb.walker     10837091                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3176716554                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst         6839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data         1066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst        31579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         8954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         2828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker          136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker          158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst       125019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        18955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher         2167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst        28807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         7987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dcache.prefetcher         2499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        237975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.111858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.102251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.183096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.286911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.579562                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.205882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.itb.walker     0.322785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.062015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.125455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.234043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.itb.walker     0.369427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.193876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.367973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dtb.walker     0.444934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.itb.walker     0.327974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst 103754.909804                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116742.247706                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher       110848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 92233.313386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99529.206695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 98772.909091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker       104856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.itb.walker       108598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 91586.683090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98818.437763                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 92832.512215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker 100985.563636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.itb.walker 105438.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 94169.631334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100536.979925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dcache.prefetcher 99909.264748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dtb.walker 100384.148515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.itb.walker 106245.990196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95497.266015                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.inst          147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst          240                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.dcache.prefetcher            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst          220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.inst           85                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          765                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst          618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst         5542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2550                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher         1637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.itb.walker           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst         7533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         2335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher         1228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker           55                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.itb.walker           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst         5500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data         2935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dcache.prefetcher         2119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dtb.walker          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.itb.walker          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst     62733459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     11790279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher       429112                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst    493280462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    245268988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher    155936199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker      2836008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.itb.walker      5356428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst    664624757                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    223224953                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher    109606522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker      5357856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.itb.walker      5908350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst    499806421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data    284708922                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dcache.prefetcher    204130068                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dtb.walker      9778229                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.itb.walker     10472951                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2995249964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.090364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.097561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.080000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.175496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.284789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.578854                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.205882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.itb.walker     0.322785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.060255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.123186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.566682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.234043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.itb.walker     0.369427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.190926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.367472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.847939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dtb.walker     0.444934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.itb.walker     0.327974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 101510.451456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113368.067308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher       107278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 89007.661855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96183.916863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 95257.299328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker       101286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.itb.walker       105028                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 88228.429178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95599.551606                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 89256.125407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker 97415.563636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.itb.walker 101868.103448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 90873.894727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97004.743441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 96333.208117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dtb.walker 96814.148515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.itb.walker 102675.990196                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92161.537354                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data          307                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.dcache.prefetcher            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          290                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.dcache.prefetcher            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               613                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu1.data          545                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.dcache.prefetcher           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          438                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.dcache.prefetcher           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          499                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.dcache.prefetcher           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1533                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data       121379                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       379134                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       500513                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data          852                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.dcache.prefetcher           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          728                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.dcache.prefetcher           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          509                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.dcache.prefetcher           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.639671                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.dcache.prefetcher     0.916667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.601648                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.980354                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.714352                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   222.713761                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   865.602740                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   326.492498                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu1.data          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.dcache.prefetcher           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          438                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.dcache.prefetcher           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.dcache.prefetcher           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1533                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8635109                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.dcache.prefetcher       347718                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      6927942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.dcache.prefetcher       157080                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      7876848                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.dcache.prefetcher       298452                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24243149                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.639671                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.916667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.601648                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.980354                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.714352                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 15844.236697                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 15805.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15817.219178                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 15785.266533                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15814.187215                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.319348                       # Cycle average of tags in use
system.l2.tags.total_refs                      737376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.969366                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     478.479031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      230.647258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       33.790494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher     1.353058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      614.497247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      309.160046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher   106.580147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     2.572629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     4.812019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     2956.041633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1168.709537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher   432.240981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    13.999024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker    15.411749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst      792.066265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      786.868619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher   193.925500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker    17.093489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker    14.070623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.058408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.004125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.075012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.013010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.360845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.142665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.052764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.001709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.001881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.096688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.096053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.023673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.002087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.001718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997598                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           963                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.117554                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.005981                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.874146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3786649                       # Number of tag accesses
system.l2.tags.data_accesses                  3786649                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         39552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        354624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        224960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher       104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        482176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        217408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        78080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        352000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        422208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dcache.prefetcher       135616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2444224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       354624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       482176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       352000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1228352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2259520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2259520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           3515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher         1637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           3397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher         1220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           6597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dcache.prefetcher         2119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3950253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           728687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher        25568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         35418042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         22467861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher     10463695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker       178976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker       325992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         48157287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         21713606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher      7798233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker       351560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker       370736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         35155970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         42167988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dcache.prefetcher     13544637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker       645591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker       651983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244116666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3950253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     35418042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     48157287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     35155970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        122681552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225669369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225669369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225669369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3950253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          728687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher        25568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        35418042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        22467861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher     10463695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker       178976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker       325992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        48157287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        21713606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher      7798233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker       351560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker       370736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        35155970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        42167988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dcache.prefetcher     13544637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker       645591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker       651983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469786035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     70610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      3270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.itb.walker::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      6771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      2438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.itb.walker::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     13176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dcache.prefetcher::samples      4236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dtb.walker::samples       202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.itb.walker::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003972742064                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2074                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2074                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              129064                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68819                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35305                       # Number of write requests accepted
system.mem_ctrls.readBursts                     76382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2143005902                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  572362500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3860093402                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28081.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50581.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     20084                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    58103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56665                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 76382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                70610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   29056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10752                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        32164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.192762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.517624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.458981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          1865      5.80%      5.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        17511     54.44%     60.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         4819     14.98%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         2164      6.73%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         1223      3.80%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          609      1.89%     87.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          495      1.54%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          323      1.00%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         3155      9.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        32164                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.802797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.828134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             367     17.70%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             18      0.87%     18.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           143      6.89%     25.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           293     14.13%     39.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           340     16.39%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           285     13.74%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           205      9.88%     79.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           164      7.91%     87.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            93      4.48%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            54      2.60%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            47      2.27%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            20      0.96%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           18      0.87%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2074                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      34.049180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.202153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     45.708155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          1755     84.62%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             6      0.29%     84.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             6      0.29%     85.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             4      0.19%     85.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             5      0.24%     85.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             4      0.19%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.14%     85.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.19%     86.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             2      0.10%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            2      0.10%     86.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            4      0.19%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           13      0.63%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          227     10.95%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            9      0.43%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.05%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-215            1      0.05%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.05%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           26      1.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-391            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2074                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2442080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2259776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2444224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2259520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       243.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    244.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10012443420                       # Total gap between requests
system.mem_ctrls.avgGap                     136231.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        39552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         7296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       354624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       224480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher       104640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker         1792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.itb.walker         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       482144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       216672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        78016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker         3520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.itb.walker         3648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       352000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data       421632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dcache.prefetcher       135552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dtb.walker         6464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.itb.walker         6528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2259776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3950252.663271940779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 728687.384487057105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 25567.978403054633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 35418042.082831427455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 22419921.062178529799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 10450911.172248581424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 178975.848821382446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.itb.walker 325991.724638946587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 48154091.324853017926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 21640097.720885366201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 7791841.418330899440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 351559.703042001231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.itb.walker 364343.692243528552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 35155970.304200120270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 42110460.429830983281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dcache.prefetcher 13538244.564417427406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dtb.walker 645591.454677129514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.itb.walker 651983.449277893174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225694937.358364015818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         7030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         3274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.itb.walker          102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         6794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         2440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.itb.walker          116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        13194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dcache.prefetcher         4238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dtb.walker          202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.itb.walker          204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     73767430                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     16140176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher       520972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    524656594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    388523830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher    171943686                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker      3295080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.itb.walker      6316948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    696528056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    362158094                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher    113425358                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker      6046476                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.itb.walker      6838506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    540206662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data    700248888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dcache.prefetcher    226292560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dtb.walker     10884076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.itb.walker     12300010                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 237108443990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     59682.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70790.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     65121.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47343.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55266.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     52517.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     58840.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.itb.walker     61930.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46225.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53305.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     46485.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     54967.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.itb.walker     58952.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49109.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53073.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dcache.prefetcher     53396.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dtb.walker     53881.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.itb.walker     60294.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3358000.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         97865100.648000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         34467087.648000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        131162662.881601                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       108898040.496000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     71574061.860000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     232422020.460008                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     169318107.604804                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       845707081.598388                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         84.464923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4211712517                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    335010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5467801503                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 25                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    719463703.846154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1346470742.685459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            8     61.54%     61.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            5     38.46%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3929829680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2135644542                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9353028150                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       406976                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          406976                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       406976                       # number of overall hits
system.cpu1.icache.overall_hits::total         406976                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31579                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31579                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31579                       # number of overall misses
system.cpu1.icache.overall_misses::total        31579                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    866660340                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    866660340                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    866660340                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    866660340                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       438555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       438555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       438555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       438555                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.072007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.072007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.072007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.072007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27444.198360                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27444.198360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27444.198360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27444.198360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31579                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31579                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31579                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31579                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    844113648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    844113648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    844113648                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    844113648                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.072007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.072007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.072007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.072007                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26730.220970                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26730.220970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26730.220970                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26730.220970                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31578                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       406976                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         406976                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31579                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    866660340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    866660340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       438555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       438555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.072007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.072007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27444.198360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27444.198360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31579                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31579                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    844113648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    844113648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.072007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.072007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26730.220970                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26730.220970                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             446034                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31834                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.011246                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           908688                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          908688                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker          716                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          716                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker          716                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          716                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker          218                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          218                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker          218                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          218                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker      8269548                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      8269548                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker      8269548                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      8269548                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker          934                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          934                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker          934                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          934                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.233405                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.233405                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.233405                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.233405                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 37933.706422                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 37933.706422                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 37933.706422                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 37933.706422                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            8                       # number of writebacks
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker          218                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          218                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker          218                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker      7646940                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      7646940                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker      7646940                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      7646940                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.233405                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.233405                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.233405                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.233405                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker 35077.706422                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 35077.706422                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker 35077.706422                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 35077.706422                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements          163                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker          716                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          716                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker          218                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          218                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker      8269548                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      8269548                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker          934                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          934                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.233405                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.233405                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 37933.706422                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 37933.706422                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker          218                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker      7646940                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      7646940                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.233405                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.233405                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker 35077.706422                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 35077.706422                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    15.897007                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs         1013                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          234                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     4.329060                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    15.897007                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.993563                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.993563                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         7690                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         7690                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker         2941                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         2941                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker         2941                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         2941                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker          289                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          289                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker          289                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          289                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker      6238218                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      6238218                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker      6238218                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      6238218                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker         3230                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         3230                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker         3230                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         3230                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.089474                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.089474                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.089474                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.089474                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker 21585.529412                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 21585.529412                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker 21585.529412                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 21585.529412                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks           12                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker          289                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker          289                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker      5412834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      5412834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker      5412834                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      5412834                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.089474                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.089474                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.089474                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 18729.529412                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 18729.529412                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 18729.529412                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 18729.529412                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements          128                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker         2941                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         2941                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker          289                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          289                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker      6238218                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      6238218                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker         3230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         3230                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.089474                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.089474                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker 21585.529412                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 21585.529412                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker          289                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker      5412834                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      5412834                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.089474                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.089474                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker 18729.529412                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18729.529412                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.303565                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         3543                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          304                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    11.654605                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    15.303565                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.956473                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.956473                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        26129                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        26129                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       343945                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          343945                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       353026                       # number of overall hits
system.cpu1.dcache.overall_hits::total         353026                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        15972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        16427                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16427                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    644693444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    644693444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    644693444                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    644693444                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       359917                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       359917                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       369453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       369453                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.044377                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044377                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.044463                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044463                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 40363.977210                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40363.977210                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 39245.963597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39245.963597                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches             1353                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks        10369                       # number of writebacks
system.cpu1.dcache.writebacks::total            10369                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         3075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         3075                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3075                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        12897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        12897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        13343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         2859                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        16202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           16                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           16                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    462441374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    462441374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    474980642                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    178618416                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    653599058                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       335580                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       335580                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035833                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035833                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043854                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35856.507250                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35856.507250                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35597.739789                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 62475.836306                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40340.640538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 20973.750000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 20973.750000                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 15841                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       198453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         198453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9810                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    347267466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    347267466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       208263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       208263                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.047104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35399.333945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35399.333945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           10                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    333056010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    333056010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34499.275948                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34499.275948                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       145352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        145352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         4128                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4128                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    205480632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    205480632                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       149480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       149480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.027616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027616                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49777.284884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49777.284884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         1727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1727                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         2401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2401                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data            6                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    112527828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    112527828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.016062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46867.067055                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46867.067055                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            8                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            8                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           47                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.854545                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.854545                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           47                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      3692808                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3692808                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.854545                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.854545                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 78570.382979                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 78570.382979                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data         9073                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total         9073                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data          408                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total          408                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data         9481                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total         9481                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.043033                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.043033                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data          399                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total          399                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data      8846460                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total      8846460                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.042084                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.042084                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data 22171.578947                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 22171.578947                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         2859                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         2859                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher    178618416                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total    178618416                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 62475.836306                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 62475.836306                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data          140                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          140                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         2034                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         2034                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     91945346                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     91945346                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         2174                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         2174                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.935603                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.935603                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 45204.201573                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 45204.201573                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data         1192                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total         1192                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data          842                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total          842                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data     16857536                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total     16857536                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.387305                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.387305                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 20020.826603                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 20020.826603                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         8742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8742                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          343                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          343                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8425914                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8425914                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.037755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037755                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24565.346939                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24565.346939                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          291                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1683612                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1683612                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.005724                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005724                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32377.153846                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32377.153846                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         9075                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9075                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        17136                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        17136                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         9077                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9077                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000220                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         8568                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         8568                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        15708                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        15708                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7854                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      2886702                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      2886702                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data          704                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total          704                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data      1939908                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total      1939908                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  2755.551136                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  2755.551136                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          246.666900                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             402055                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            16192                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.830472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   237.264819                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     9.402081                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926816                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.036727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.963543                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.175781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           792598                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          792598                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47145184350351152                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
