Notice 0: Reading LEF file:  Nangate.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate.lef
Notice 0: 
Reading DEF file: rebuffer2.def
Notice 0: Design: reg1
Notice 0:     Created 1 pins.
Notice 0:     Created 5 components and 30 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 2 nets and 10 connections.
Notice 0: Finished DEF file: rebuffer2.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CK (DFF_X1)
5204.56   12.50   12.50 ^ r1/Q (DFF_X1)
           0.04   12.55 ^ r3/D (DFF_X1)
                  12.55   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CK (DFF_X1)
          -1.22   -0.22   library setup time
                  -0.22   data required time
----------------------------------------------------------------
                  -0.22   data required time
                 -12.55   data arrival time
----------------------------------------------------------------
                 -12.77   slack (VIOLATED)


Inserted 2 buffers.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

    Cap   Delay    Time   Description
----------------------------------------------------------------
           0.00    0.00   clock clk (rise edge)
           0.00    0.00   clock network delay (ideal)
           0.00    0.00 ^ r1/CK (DFF_X1)
   3.56    0.09    0.09 ^ r1/Q (DFF_X1)
           0.00    0.09 ^ rebuffer1/A (BUF_X2)
2602.28    3.12    3.21 ^ rebuffer1/Z (BUF_X2)
           0.04    3.25 ^ r3/D (DFF_X1)
                   3.25   data arrival time

           1.00    1.00   clock clk (rise edge)
           0.00    1.00   clock network delay (ideal)
           0.00    1.00   clock reconvergence pessimism
                   1.00 ^ r3/CK (DFF_X1)
          -0.33    0.67   library setup time
                   0.67   data required time
----------------------------------------------------------------
                   0.67   data required time
                  -3.25   data arrival time
----------------------------------------------------------------
                  -2.59   slack (VIOLATED)


No differences found.
