{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1423796507107 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1423796507142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423796507269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1423796507270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1423796509338 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1423796509469 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1423796510374 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1423796510374 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 364 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423796510517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 366 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423796510517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 368 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423796510517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 370 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423796510517 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 372 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1423796510517 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1423796510517 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1423796510559 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1423796515684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1423796515686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1423796515693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1423796515700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1423796515705 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1423796515723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423796515781 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:control_unit\|curr_state.A " "Destination node control:control_unit\|curr_state.A" {  } { { "Control.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Control.sv" 6 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control:control_unit|curr_state.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 96 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515781 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423796515781 ""}  } { { "Processor.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Processor.sv" 1 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423796515781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~49  " "Automatically promoted node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~0 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~0" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 167 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~2 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~2" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 169 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~7 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~7" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 174 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~12 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~12" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 179 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~17 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~17" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 184 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~22 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~22" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 189 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~27 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~27" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 194 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~32 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~32" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 199 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~37 " "Destination node register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~37" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[7]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 204 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515782 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423796515782 ""}  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_A|Data_Out[0]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 277 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423796515782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~49  " "Automatically promoted node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~0 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~0" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 208 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~2 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~2" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 210 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~7 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~7" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 215 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~12 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~12" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[2]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 220 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~17 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~17" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[3]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 225 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~22 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~22" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[4]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 230 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~27 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~27" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[5]~27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 235 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~32 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~32" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[6]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 240 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~37 " "Destination node register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~37" {  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[7]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 245 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1423796515785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1423796515785 ""}  } { { "Reg_8.sv" "" { Text "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/Reg_8.sv" 13 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { register_unit:reg_unit|reg_8:reg_B|Data_Out[0]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 0 { 0 ""} 0 279 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1423796515785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1423796516954 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423796516956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1423796516956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423796516959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1423796516961 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1423796516969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1423796516969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1423796516970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1423796516970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1423796516971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1423796516971 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423796517289 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1423796517576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1423796532066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423796532568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1423796532742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1423796544357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423796544358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1423796545162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 11 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1423796554307 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1423796554307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423796557956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1423796557957 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1423796557957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1423796558117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423796558331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423796559438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1423796559589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1423796560517 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1423796562187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/output_files/Processor.fit.smsg " "Generated suppressed messages file C:/Users/Ellie/Documents/GitHub/ECE385/Lab4/ECE385_LogicProcessor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1423796563352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423796564201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 21:02:44 2015 " "Processing ended: Thu Feb 12 21:02:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423796564201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423796564201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423796564201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1423796564201 ""}
