

Info: Logic utilisation before packing:
Info:     Total LUT4s:       142/43848     0%
Info:         logic LUTs:    116/43848     0%
Info:         carry LUTs:     26/43848     0%
Info:           RAM LUTs:      0/ 5481     0%
Info:          RAMW LUTs:      0/10962     0%

Info:      Total DFFs:        28/43848     0%

Info: Packing IOs..
Info: pin 'servo_pin$tr_io' constrained to Bel 'X0/Y44/PIOC'.
Info: pin 'led_verm$tr_io' constrained to Bel 'X90/Y44/PIOB'.
Info: pin 'led_verde$tr_io' constrained to Bel 'X0/Y59/PIOC'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y68/PIOC'.
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     7 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0xde7c446d

Info: Device utilisation:
Info: 	          TRELLIS_IO:     4/  245     1%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  108     0%
Info: 	          MULT18X18D:     0/   72     0%
Info: 	              ALU54B:     0/   36     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  160     0%
Info: 	            SIOLOGIC:     0/   85     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   10     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%
Info: 	          TRELLIS_FF:    28/43848     0%
Info: 	        TRELLIS_COMB:   148/43848     0%
Info: 	        TRELLIS_RAMW:     0/ 5481     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 58 cells, random placement wirelen = 6140.
Info:     at initial placer iter 0, wirelen = 188
Info:     at initial placer iter 1, wirelen = 193
Info:     at initial placer iter 2, wirelen = 202
Info:     at initial placer iter 3, wirelen = 197
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type ALL: wirelen solved = 202, spread = 407, legal = 437; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 183, spread = 376, legal = 407; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 192, spread = 326, legal = 361; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 190, spread = 369, legal = 389; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 207, spread = 392, legal = 428; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 192, spread = 384, legal = 410; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 192, spread = 385, legal = 418; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 206, spread = 376, legal = 398; time = 0.00s
Info: HeAP Placer Time: 0.06s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 76, wirelen = 361
Info:   at iteration #4: temp = 0.000000, timing cost = 71, wirelen = 338 
Info: SA placement time 0.01s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 155.40 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>: 12.28 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76898,  77182) |* 
Info: [ 77182,  77466) | 
Info: [ 77466,  77750) |* 
Info: [ 77750,  78034) |***** 
Info: [ 78034,  78318) |*********** 
Info: [ 78318,  78602) |********** 
Info: [ 78602,  78886) |** 
Info: [ 78886,  79170) |**** 
Info: [ 79170,  79454) |***** 
Info: [ 79454,  79738) |*** 
Info: [ 79738,  80022) |*** 
Info: [ 80022,  80306) |***** 
Info: [ 80306,  80590) |* 
Info: [ 80590,  80874) |** 
Info: [ 80874,  81158) | 
Info: [ 81158,  81442) | 
Info: [ 81442,  81726) | 
Info: [ 81726,  82010) | 
Info: [ 82010,  82294) | 
Info: [ 82294,  82578) |*** 
Info: Checksum: 0x0e51fa9e
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 433 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        633 |      166        398 |  166   398 |         0|       0.05       0.05|
Info: Routing complete.
Info: Router1 time 0.05s
Info: Checksum: 0xb553dffa

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_TRELLIS_FF_Q_12.Q
Info:  0.9  1.4    Net counter[12] (4,45) -> (4,43)
Info:                Sink counter_LUT4_A_2.B
Info:                Defined in:
Info:                  hdl/top_servo_test.sv:10.16-10.23
Info:  0.2  1.7  Source counter_LUT4_A_2.F
Info:  0.0  1.7    Net counter_LUT4_A_2_Z (4,43) -> (4,43)
Info:                Sink counter_PFUMX_C0_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32
Info:  0.2  1.8  Source counter_PFUMX_C0_BLUT_LUT4_Z.OFX
Info:  0.0  1.8    Net counter_PFUMX_C0_Z (4,43) -> (4,43)
Info:                Sink counter_LUT4_A_2.FXB
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:  0.2  2.1  Source counter_LUT4_A_2.OFX
Info:  1.1  3.2    Net counter_LUT4_B_Z[3] (4,43) -> (6,42)
Info:                Sink counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.D
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.4  Source counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  3.4    Net counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT (6,42) -> (6,42)
Info:                Sink counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32
Info:  0.2  3.6  Source counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.0  3.6    Net counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1 (6,42) -> (6,42)
Info:                Sink counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:  0.2  3.8  Source counter_TRELLIS_FF_Q_20_LSR_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.9  4.7    Net counter_TRELLIS_FF_Q_20_LSR (6,42) -> (3,40)
Info:                Sink counter_TRELLIS_FF_Q_20.LSR
Info:  0.4  5.1  Setup counter_TRELLIS_FF_Q_20.LSR
Info: 2.2 ns logic, 2.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source led_verm_TRELLIS_FF_Q.Q
Info:  5.1  5.6    Net led_verm$TRELLIS_IO_OUT (2,45) -> (90,44)
Info:                Sink led_verm$tr_io.I
Info:                Defined in:
Info:                  hdl/top_servo_test.sv:5.17-5.25
Info: 0.5 ns logic, 5.1 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 194.78 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>: 5.60 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 78199,  78390) |* 
Info: [ 78390,  78581) |* 
Info: [ 78581,  78772) |***** 
Info: [ 78772,  78963) |********* 
Info: [ 78963,  79154) |**************** 
Info: [ 79154,  79345) |*** 
Info: [ 79345,  79536) |*** 
Info: [ 79536,  79727) |* 
Info: [ 79727,  79918) |********* 
Info: [ 79918,  80109) | 
Info: [ 80109,  80300) |** 
Info: [ 80300,  80491) |* 
Info: [ 80491,  80682) |* 
Info: [ 80682,  80873) |* 
Info: [ 80873,  81064) | 
Info: [ 81064,  81255) | 
Info: [ 81255,  81446) | 
Info: [ 81446,  81637) | 
Info: [ 81637,  81828) | 
Info: [ 81828,  82019) |*** 

Info: Program finished normally.
