design_1_SineWave100s_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_SineWave100s_0_0/sim/design_1_SineWave100s_0_0.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_cargaModel_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cargaModel_0_0/sim/design_1_cargaModel_0_0.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_Contador_12Mhz_6khz_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Contador_12Mhz_6khz_0/sim/design_1_Contador_12Mhz_6khz_0.vhd,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../Load_Sim.srcs/sources_1/bd/design_1/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
