
13. Printing statistics.

=== adder ===

   Number of wires:                 68
   Number of wire bits:            110
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     AND2_X1                         3
     AOI21_X1                        3
     NAND2_X1                        4
     NOR2_X1                         3
     OAI21_X1                        3
     OR2_X1                          3
     XNOR2_X1                       10
     XOR2_X1                         5

   Chip area for module '\adder': 42.294000
     of which used for sequential elements: 0.000000 (0.00%)

=== alu ===

   Number of wires:                 75
   Number of wire bits:            180
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BUF_X1                          7

   Chip area for module '\alu': 5.586000
     of which used for sequential elements: 0.000000 (0.00%)

=== and_bitwise ===

   Number of wires:                 27
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2_X1                         8

   Chip area for module '\and_bitwise': 8.512000
     of which used for sequential elements: 0.000000 (0.00%)

=== mux_dead_ref ===

   Number of wires:                 35
   Number of wire bits:             77
   Number of public wires:           7
   Number of public wire bits:      42
   Number of ports:                  5
   Number of port bits:             26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     MUX2_X1                         8
     and_bitwise                     1
     or_bitwise                      1

   Area for cell type \and_bitwise is unknown!
   Area for cell type \or_bitwise is unknown!

   Chip area for module '\mux_dead_ref': 14.896000
     of which used for sequential elements: 0.000000 (0.00%)

=== or_bitwise ===

   Number of wires:                 27
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     OR2_X1                          8

   Chip area for module '\or_bitwise': 8.512000
     of which used for sequential elements: 0.000000 (0.00%)

=== subtractor ===

   Number of wires:                 76
   Number of wire bits:            125
   Number of public wires:           3
   Number of public wire bits:      24
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     AND2_X1                         3
     AND3_X1                         2
     AOI21_X1                        3
     INV_X1                          8
     NAND2_X1                        3
     NOR2_X1                         5
     OAI21_X1                        4
     OR3_X1                          3
     XNOR2_X1                        6
     XOR2_X1                         4

   Chip area for module '\subtractor': 43.890000
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   mux_dead_ref                      1
     and_bitwise                     1
     or_bitwise                      1

   Number of wires:                 89
   Number of wire bits:            173
   Number of public wires:          13
   Number of public wire bits:      90
   Number of ports:                 11
   Number of port bits:             74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     AND2_X1                         8
     MUX2_X1                         8
     OR2_X1                          8

   Chip area for top module '\mux_dead_ref': 31.920000
     of which used for sequential elements: 0.000000 (0.00%)

