STDOUT:
    swap_test
        1 2 swap => Expected: 2 1, Actual: 2 1
        2 1 swap => Expected: 1 2, Actual: 1 2
    drop_test
        1 2   drop => Expected: 1,   Actual: 1
        1 2 3 drop => Expected: 1 2, Actual: 1 2
    dup_test
        1 2 dup => Expected: 1 2 2, Actual: 1 2 2
        1   dup => Expected: 1 1,   Actual: 1 1
    dup2_test
        1 2   dup(2) => Expected: 1 2 1 2,   Actual: 1 2 1 2
        1 2 3 dup(2) => Expected: 1 2 3 2 3, Actual: 1 2 3 2 3
    not_test
        false ! => Expected: true  (1), Actual: 1
        true  ! => Expected: false (0), Actual: 0
    and_test
        (1 2 &) => Expected: 0, Actual: 0
        (1 1 &) => Expected: 1, Actual: 1
        (2 1 &) => Expected: 0, Actual: 0
        (2 3 &) => Expected: 2, Actual: 2
        (3 5 &) => Expected: 1, Actual: 1
    or_test
        (1 2 |) => Expected: 3, Actual: 3
        (1 1 |) => Expected: 1, Actual: 1
        (2 1 |) => Expected: 3, Actual: 3
        (2 3 |) => Expected: 3, Actual: 3
        (3 5 |) => Expected: 7, Actual: 7
    xor_test
        (1 2 ^) => Expected: 3, Actual: 3
        (1 1 ^) => Expected: 0, Actual: 0
        (2 1 ^) => Expected: 3, Actual: 3
        (2 3 ^) => Expected: 1, Actual: 1
        (3 5 ^) => Expected: 6, Actual: 6
    bitnot_test
        (0xfffffff0 ~) => Expected: 0x0000000f, Actual: 0x0000000f
        (0xffffff0f ~) => Expected: 0x000000f0, Actual: 0x000000f0
        (0xfffff0ff ~) => Expected: 0x00000f00, Actual: 0x00000f00
        (0xffff0fff ~) => Expected: 0x0000f000, Actual: 0x0000f000
        (0xfff0ffff ~) => Expected: 0x000f0000, Actual: 0x000f0000
        (0xff0fffff ~) => Expected: 0x00f00000, Actual: 0x00f00000
        (0xf0ffffff ~) => Expected: 0x0f000000, Actual: 0x0f000000
        (0x0fffffff ~) => Expected: 0xf0000000, Actual: 0xf0000000
        (0x00000000 ~) => Expected: 0xffffffff, Actual: 0xffffffff
        (0xffffffff ~) => Expected: 0x00000000, Actual: 0x00000000
        (0x55555555 ~) => Expected: 0xaaaaaaaa, Actual: 0xaaaaaaaa
        (0xaaaaaaaa ~) => Expected: 0x55555555, Actual: 0x55555555
    shl_test
        (1 1 <<) => Expected: 2,   Actual: 2
        (1 2 <<) => Expected: 4,   Actual: 4
        (2 2 <<) => Expected: 8,   Actual: 8
        (3 6 <<) => Expected: 192, Actual: 192
    shr_test
        (1   1 >>) => Expected: 0,   Actual: 0
        (2   1 >>) => Expected: 1,   Actual: 1
        (8   2 >>) => Expected: 2,   Actual: 2
        (264 1 >>) => Expected: 132, Actual: 132
    equal_test
        (1 2 =) => Expected: 0, Actual: 0
        (1 1 =) => Expected: 1, Actual: 1
    equal_test_float
        (1.0 2.0 =) => Expected: 0, Actual: 0
        (1.0 1.0 =) => Expected: 1, Actual: 1
    not_equal_test
        (1 2 !=) => Expected: 1, Actual: 1
        (1 1 !=) => Expected: 0, Actual: 0
    not_equal_test_float
        (1.0 2.0 !=) => Expected: 1, Actual: 1
        (1.0 1.0 !=) => Expected: 0, Actual: 0
    lt_test
        (1 2 <) => Expected: 1, Actual: 1
        (1 1 <) => Expected: 0, Actual: 0
        (2 1 <) => Expected: 0, Actual: 0
    lt_test_float
        (1.0 2.0 <) => Expected: 1, Actual: 1
        (1.0 1.0 <) => Expected: 0, Actual: 0
        (2.0 1.0 <) => Expected: 0, Actual: 0
    lte_test
        (1 2 <=) => Expected: 1, Actual: 1
        (1 1 <=) => Expected: 1, Actual: 1
        (2 1 <=) => Expected: 0, Actual: 0
    lte_test_float
        (1.0 2.0 <=) => Expected: 1, Actual: 1
        (1.0 1.0 <=) => Expected: 1, Actual: 1
        (2.0 1.0 <=) => Expected: 0, Actual: 0
    gt_test
        (1 2 >) => Expected: 0, Actual: 0
        (1 1 >) => Expected: 0, Actual: 0
        (2 1 >) => Expected: 1, Actual: 1
    gt_test_float
        (1.0 2.0 >) => Expected: 0, Actual: 0
        (1.0 1.0 >) => Expected: 0, Actual: 0
        (2.0 1.0 >) => Expected: 1, Actual: 1
    gte_test
        (1 2 >=) => Expected: 0, Actual: 0
        (1 1 >=) => Expected: 1, Actual: 1
        (2 1 >=) => Expected: 1, Actual: 1
    gte_test_float
        (1.0 2.0 >=) => Expected: 0, Actual: 0
        (1.0 1.0 >=) => Expected: 1, Actual: 1
        (2.0 1.0 >=) => Expected: 1, Actual: 1

STDERR:


STATUS: 0
