[
    {
        "dcterms:creator": [
            "B. Mitra",
            "P. P. Chaudhury"
        ],
        "dcterms:description": "A set of benchmark circuits used for evaluating the performance of synthesis methods for finite state machines.",
        "dcterms:title": "MCNC91 benchmark circuits",
        "dcterms:issued": "1991",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Benchmark circuits",
            "Finite State Machines",
            "Synthesis"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "A finite state machine used for area and delay minimization in circuit design.",
        "dcterms:title": "dk27",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Finite State Machine",
            "Area minimization",
            "Delay minimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "A finite state machine used for area and delay minimization in circuit design.",
        "dcterms:title": "Lion9",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Finite State Machine",
            "Area minimization",
            "Delay minimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "A finite state machine used for area and delay minimization in circuit design.",
        "dcterms:title": "S8",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Finite State Machine",
            "Area minimization",
            "Delay minimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "A finite state machine used for area and delay minimization in circuit design.",
        "dcterms:title": "beecount",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Finite State Machine",
            "Area minimization",
            "Delay minimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "A finite state machine used for area and delay minimization in circuit design.",
        "dcterms:title": "bbara",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Finite State Machine",
            "Area minimization",
            "Delay minimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "R. S. Shelar",
            "et. al."
        ],
        "dcterms:description": "Custom designed finite state machines for specific sequence detection tasks.",
        "dcterms:title": "Custom made Moore type sequence detectors",
        "dcterms:issued": "1999",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Digital Circuit Design",
            "Finite State Machines"
        ],
        "dcat:keyword": [
            "Moore machine",
            "Sequence detection",
            "Custom design"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    }
]