\newcommand\code[1]{\detokenize{#1}}

\newcommand\HWinTheLoop{hardware in-the-loop}

\newcommand\emitDummyInstr{\texttt{\Verb|emit_dummy(N)|} instruction}
\newcommand\haltInstr{\texttt{\Verb|halt()|} instruction}
\newcommand\resetSleepInstr{\texttt{\Verb|reset_sleep()|} instruction}

\newcommand\systime{systime}
\newcommand\traceArb{trace arbitration}

\newcommand\allocator{allocator}

\newcommand\rtt{round trip time}

\newcommand\testnode{\texttt{EpycHost1}}

\newcommand\xcelium{xcelium}
\newcommand\xceliumVer{21.03-s009}

\newcommand\HICANNX{HICANN-X}

\newcommand\JTAG{JTAG}
\newcommand\JTAGID{JTAGID}
\newcommand\taildesc{\texttt{taildesc}}
\newcommand\curdesc{\texttt{curdesc}}
\newcommand\RCF{RCF}
\newcommand\completed{completed}

\newcommand\pbexec{playback executor}
\newcommand\ASIC{ASIC}

\newcommand\ayo{ayo}
\newcommand\flangedram{flange-dram}
\newcommand\flange{flange}
\newcommand\hxcomm{\code{hxcomm}}

\newcommand\LVDS{LVDS}

\newcommand\DDR{DDR3}
\newcommand\MMToS{MM2S}
\newcommand\SToMM{S2MM}

\newcommand\descriptor{descriptor}
\newcommand\HostARQ{Host-ARQ}
\newcommand\systemverilog{SystemVerilog}

\newcommand\DRAM{DRAM}

\newcommand\MIG{MIG}

\newcommand\specialWord[1]{\textit{#1}}
\newcommand\ACLK{\specialWord{ACLK}}
\newcommand\ARESETn{\specialWord{ARESETn}}
\newcommand\TLAST{\specialWord{TLAST}}
\newcommand\TKEEP{\specialWord{TKEEP}}
\newcommand\TDATA{\specialWord{TDATA}}
\newcommand\LAST{\specialWord{LAST}}
\newcommand\TVALID{\specialWord{TVALID}}
\newcommand\TREADY{\specialWord{TREADY}}

\newcommand\NEXT{\specialWord{NEXT}}

\newcommand\R{\specialWord{R}}
\newcommand\B{\specialWord{B}}
\newcommand\W{\specialWord{W}}
\newcommand\AW{\specialWord{AW}}
\newcommand\AR{\specialWord{AR}}
\newcommand\VALID{\specialWord{VALID}}
\newcommand\READY{\specialWord{READY}}

\newcommand\ValidNextStream{ValidNext stream}
\newcommand\AXIStream{AXI-Stream}
\newcommand\AXILite{AXI-Lite}
\newcommand\AXI{AXI}

\newcommand\burstsize{burst size}


\newcommand\linear{\specialWord{linear}}
\newcommand\random{\specialWord{random}}
\newcommand\randomDense{\specialWord{random dense}}
\newcommand\interleaved{\specialWord{interleaved}}
\newcommand\interleavedDense{\specialWord{interleaved dense}}


\newcommand\XilinxMIG{XilinxMIG}
\newcommand\VFIFO{VFIFO}
\newcommand\Xilinx{Xilinx}
\newcommand\smartconnect{smartconnect}
\newcommand\FAXI{FAXI}
\newcommand\AXIBRAMController{AXIBRAMController}
\newcommand\AXIDMA{AXIDMA}


\newcommand\API{API}

\newcommand\waitCat{wait category}
\newcommand\readCat{read category}
\newcommand\writeCat{write category}


\newcommand\BSSTwo{BSS2}
\newcommand\bssTwoOS{\BSSTwo{} OS}

\newcommand\halfduplex{half-duplex}


\newcommand\Gigabitethernet{Gigabit Ethernet}

\newcommand\python{Python}
\newcommand\Kintex{Kintex}
\newcommand\UTEncoder{UTEncoder}
\newcommand\cocotb{cocotb}
\newcommand\DMA{DMA}
\newcommand\pbmem{playback control}
\newcommand\FPGA{FPGA}
\newcommand\construct{construct}

\newcommand\pbExecClock{\ensuremath{\SI{125}{\mega\hertz}}}
\newcommand\pbExecBandwidth{\ensuremath{\SI{8}{\giga\bit\per\second}}}
\newcommand\ASICBandwidth{\ensuremath{\SI{8}{\giga\bit\per\second}}}
\newcommand\SIMMEMSIZE{\ensuremath{\SI{32}{\mebi\byte}}}
\newcommand\PhyWordSize{\SI{64}{\bit}}
\newcommand\HostBandwidth{\SI{1}{\giga\bit\per\second}}

\newcommand\cocotbaxi{cocotb-axi}

\newcommand\FIFO{FIFO}

\newcommand\VHPI{VHPI}
\newcommand\VPI{VPI}
\newcommand\DPI{DPI}
\newcommand\uvmframework{UVM}

\newcommand\globalfence{globalfence}

\newcommand\hdl{HDL}
\newcommand\UDP{UDP}

\newcommand\PlaybackProgram{playback program}

\newcommand\cpp{c++}

\newcommand\UT{UT}

\newcommand\RAM{RAM}

\newcommand\AXIRAM{AXIRAM}

\newcommand\mmap{mmap}

\newcommand\DUT{DUT}
\newcommand\BSS{BrainScaleS}
\newcommand\SKIDBuffer{skid buffer}
\newcommand\AdEx{AdEx}
\newcommand\LUT{LUT}
\newcommand\FF{FF}
