<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_8_no_rel'" level="0">
<item name = "Date">Fri Dec 21 17:12:50 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">try_single_function</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.89, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">148321, 148321, 148321, 148321, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">148320, 148320, 3090, -, -, 48, no</column>
<column name=" + Loop 1.1">3088, 3088, 386, -, -, 8, no</column>
<column name="  ++ Loop 1.1.1">384, 384, 48, -, -, 8, no</column>
<column name="   +++ Loop 1.1.1.1">45, 45, 15, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 666, 324</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 137</column>
<column name="Register">-, -, 194, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_g8j_x_U449">ShuffleNetV2_mux_g8j, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ShuffleNetV2_mac_cud_x_U450">ShuffleNetV2_mac_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_2_fu_607_p2">+, 0, 23, 11, 6, 1</column>
<column name="h_2_fu_742_p2">+, 0, 17, 9, 4, 1</column>
<column name="m_2_fu_775_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_2_fu_855_p2">+, 0, 11, 8, 2, 1</column>
<column name="next_mul_fu_534_p2">+, 0, 44, 18, 13, 7</column>
<column name="output_V_d0">+, 0, 29, 13, 8, 8</column>
<column name="tmp1_fu_781_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp2_fu_861_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_2_fu_871_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_46_fu_595_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_48_fu_619_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_49_fu_671_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_50_fu_681_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_53_fu_710_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_54_fu_726_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_55_fu_752_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_58_fu_800_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_61_fu_829_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_62_fu_839_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_63_fu_881_p2">+, 0, 32, 14, 9, 9</column>
<column name="tmp_s_fu_791_p2">+, 0, 17, 9, 4, 4</column>
<column name="w_2_fu_973_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_43_fu_561_p2">-, 0, 32, 14, 9, 9</column>
<column name="tmp_57_fu_763_p2">-, 0, 35, 15, 10, 10</column>
<column name="exitcond5_fu_601_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond6_fu_716_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond7_fu_736_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond8_fu_769_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_849_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_47_fu_613_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="arrayNo_fu_625_p3">select, 0, 0, 6, 1, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="co_reg_442">9, 2, 6, 12</column>
<column name="h_reg_464">9, 2, 4, 8</column>
<column name="m_reg_500">9, 2, 2, 4</column>
<column name="n_reg_523">9, 2, 2, 4</column>
<column name="p_09_1_reg_511">9, 2, 8, 16</column>
<column name="p_s_reg_488">9, 2, 8, 16</column>
<column name="phi_mul_reg_453">9, 2, 13, 26</column>
<column name="w_reg_476">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="arrayNo_cast_reg_1013">6, 0, 32, 26</column>
<column name="bias_V_addr_reg_1008">6, 0, 6, 0</column>
<column name="co_2_reg_1003">6, 0, 6, 0</column>
<column name="co_reg_442">6, 0, 6, 0</column>
<column name="h_reg_464">4, 0, 4, 0</column>
<column name="m_2_reg_1052">2, 0, 2, 0</column>
<column name="m_reg_500">2, 0, 2, 0</column>
<column name="n_2_reg_1075">2, 0, 2, 0</column>
<column name="n_reg_523">2, 0, 2, 0</column>
<column name="next_mul_reg_985">13, 0, 13, 0</column>
<column name="output_V_addr_reg_1031">13, 0, 13, 0</column>
<column name="p_09_1_reg_511">8, 0, 8, 0</column>
<column name="p_s_reg_488">8, 0, 8, 0</column>
<column name="phi_mul_reg_453">13, 0, 13, 0</column>
<column name="tmp_46_reg_995">9, 0, 10, 1</column>
<column name="tmp_49_reg_1018">9, 0, 10, 1</column>
<column name="tmp_52_cast_reg_990">10, 0, 10, 0</column>
<column name="tmp_53_reg_1023">13, 0, 14, 1</column>
<column name="tmp_57_reg_1044">10, 0, 10, 0</column>
<column name="tmp_61_reg_1062">8, 0, 9, 1</column>
<column name="tmp_63_reg_1080">9, 0, 9, 0</column>
<column name="tmp_reg_1210">8, 0, 8, 0</column>
<column name="tmp_s_reg_1057">4, 0, 4, 0</column>
<column name="w_reg_476">4, 0, 4, 0</column>
<column name="weight_V_load_reg_1205">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="weight_V_address0">out, 9, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 6, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_48_8x8_p_V_24_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_1_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_2_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_3_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_4_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_5_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_6_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_7_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_8_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_9_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_10_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_11_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_12_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_13_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_14_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_15_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_16_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_17_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_18_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_19_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_20_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_21_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_22_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_23_address0">out, 8, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
</table>
</item>
</section>
</profile>
