{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "fpga"}, {"score": 0.0047493812836472875, "phrase": "ianus"}, {"score": 0.002790511479398411, "phrase": "performance_potential"}, {"score": 0.002693919110230191, "phrase": "fpga_devices"}, {"score": 0.002555247330102505, "phrase": "software_platform"}, {"score": 0.0024236964502593254, "phrase": "ianus_programming"}, {"score": 0.0021805201234139475, "phrase": "wide_class"}, {"score": 0.0021049977753042253, "phrase": "interesting_and_computationally_demanding_problems"}], "paper_keywords": [""], "paper_abstract": "With Ianus, a next-generation field-programmable gate array (FPGA)-based machine, the authors hope to build a system that can fully exploit the performance potential of FPGA devices. A software platform that simplifies Ianus programming will extend its intended application range to a wide class of interesting and computationally demanding problems.", "paper_title": "Ianus: An adaptive FPGA computer", "paper_id": "WOS:000234092400008"}