============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  11:18:51 pm
  Module:                 dsc_mul_es_imp
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g522/B                                                          +0     632   
g522/Y                         NAND2X1           1  1.5    2   +54     686 F 
drc_bufs645/A                                                   +0     686   
drc_bufs645/Y                  BUFX2             1  1.9    0   +31     717 F 
g491/C                                                          +0     717   
g491/Y                         OAI21X1           1  2.0   35   +14     731 R 
stoch2bin_out_out_reg[7]/D     DFFSR                            +0     731   
stoch2bin_out_out_reg[7]/CLK   setup                       0   +82     813 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4137ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[7]/D

path   2:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g2/A                                                            +0     632   
g2/Y                           XNOR2X1           1  2.0   37   +56     688 R 
stoch2bin_out_out_reg[0]/D     DFFSR                            +0     688   
stoch2bin_out_out_reg[0]/CLK   setup                       0   +83     771 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4179ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[0]/D

path   3:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g520/S                                                          +0     632   
g520/Y                         MUX2X1            1  1.5   18   +61     692 F 
g519/A                                                          +0     692   
g519/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[3]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[3]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[3]/D

path   4:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g518/S                                                          +0     632   
g518/Y                         MUX2X1            1  1.5   18   +61     692 F 
g517/A                                                          +0     692   
g517/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[2]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[2]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[2]/D

path   5:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g516/S                                                          +0     632   
g516/Y                         MUX2X1            1  1.5   18   +61     692 F 
g515/A                                                          +0     692   
g515/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[1]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[1]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[1]/D

path   6:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g503/S                                                          +0     632   
g503/Y                         MUX2X1            1  1.5   18   +61     692 F 
g502/A                                                          +0     692   
g502/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[4]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[4]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[4]/D

path   7:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g499/S                                                          +0     632   
g499/Y                         MUX2X1            1  1.5   18   +61     692 F 
g498/A                                                          +0     692   
g498/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[5]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[5]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[5]/D

path   8:

            Pin                  Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk_int)                launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                               0             0 R 
  prg_ab_ctr4_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
  drc_bufs164/A                                                 +0     109   
  drc_bufs164/Y                BUFX2             4 11.7   29   +47     156 R 
  g405/A                                                        +0     156   
  g405/Y                       INVX1             5 13.4   44   +44     200 F 
  g392/C                                                        +0     200   
  g392/Y                       NAND3X1           1  1.5   34   +36     236 R 
  drc_bufs415/A                                                 +0     236   
  drc_bufs415/Y                BUFX2             1  2.3    9   +35     271 R 
  g389/A                                                        +0     271   
  g389/Y                       AND2X1            1  3.1   35   +33     304 R 
  g384/B                                                        +0     304   
  g384/Y                       NOR3X1            2  5.5   34   +38     342 F 
  g382/C                                                        +0     342   
  g382/Y                       AOI21X1           1  1.5   24   +23     365 R 
  drc_bufs410/A                                                 +0     365   
  drc_bufs410/Y                BUFX2             1  2.8    9   +35     400 R 
  g379/A                                                        +0     400   
  g379/Y                       AOI22X1           1  1.5   34   +31     431 F 
  drc_bufs413/A                                                 +0     431   
  drc_bufs413/Y                BUFX2             1  2.3    7   +38     469 F 
  g378/A                                                        +0     469   
  g378/Y                       OR2X1             2  3.4   15   +42     511 F 
prg_b/sn_out 
g525/C                                                          +0     511   
g525/Y                         OAI21X1           9 34.3  193  +121     632 R 
g494/S                                                          +0     632   
g494/Y                         MUX2X1            1  1.5   18   +61     692 F 
g493/A                                                          +0     692   
g493/Y                         INVX1             1  2.0    0    +3     695 R 
stoch2bin_out_out_reg[6]/D     DFFSR                            +0     695   
stoch2bin_out_out_reg[6]/CLK   setup                       0   +70     766 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                    capture                                5000 R 
                               uncertainty                     -50    4950 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4184ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : stoch2bin_out_out_reg[6]/D

path   9:

              Pin                     Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk_int)                     launch                                    0 R 
prg_b
  prg_ab_ctr4_out_reg[1]/CLK                                    0             0 R 
  prg_ab_ctr4_out_reg[1]/Q          DFFSR             1  1.5   10  +115     115 F 
  drc_bufs164/A                                                      +0     115   
  drc_bufs164/Y                     BUFX2             4 10.7   14   +42     156 F 
  g405/A                                                             +0     156   
  g405/Y                            INVX1             5 14.0   37   +40     197 R 
  g392/C                                                             +0     197   
  g392/Y                            NAND3X1           1  1.5   15   +15     212 F 
  drc_bufs415/A                                                      +0     212   
  drc_bufs415/Y                     BUFX2             1  1.9    2   +34     246 F 
  g389/A                                                             +0     246   
  g389/Y                            AND2X1            1  3.1   19   +33     278 F 
  g384/B                                                             +0     278   
  g384/Y                            NOR3X1            2  5.7   68   +52     330 R 
  g382/C                                                             +0     330   
  g382/Y                            AOI21X1           1  1.5   15   +27     357 F 
  drc_bufs410/A                                                      +0     357   
  drc_bufs410/Y                     BUFX2             1  2.7    3   +34     391 F 
  g379/A                                                             +0     391   
  g379/Y                            AOI22X1           1  1.5   44   +43     434 R 
  drc_bufs413/A                                                      +0     434   
  drc_bufs413/Y                     BUFX2             1  2.5   11   +36     470 R 
  g378/A                                                             +0     470   
  g378/Y                            OR2X1             2  3.6   29   +43     513 R 
prg_b/sn_out 
g62/A                                                                +0     513   
g62/Y                               INVX1             1  2.3   11   +21     534 F 
g61/A                                                                +0     534   
g61/Y                               OR2X1             1 10.0   35   +56     590 F 
ov                                  out port                         +0     590 F 
(dsc_mul_es_imp.sdc_line_15_28_1)   ext delay                      +100     690 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                         capture                                5000 R 
                                    uncertainty                     -50    4950 R 
----------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4260ps 
Start-point  : prg_b/prg_ab_ctr4_out_reg[1]/CLK
End-point    : ov

path  10:

              Pin                    Type       Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock clk)                        launch                                    0 R 
prg_a_prg_ab_ctr4_out_reg[0]/CLK                               0             0 R 
prg_a_prg_ab_ctr4_out_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
drc_bufs654/A                                                       +0     115   
drc_bufs654/Y                      BUFX2             4 12.9   17   +44     159 F 
g553/B                                                              +0     159   
g553/YC                            HAX1              1  3.4   20   +50     208 F 
g536/B                                                              +0     208   
g536/YC                            HAX1              1  3.4   20   +50     259 F 
g527/B                                                              +0     259   
g527/YS                            HAX1              1  2.8   18   +51     310 R 
g514/A                                                              +0     310   
g514/Y                             MUX2X1            1  1.5    9   +22     332 F 
g513/A                                                              +0     332   
g513/Y                             INVX1             1  2.0    0    -0     332 R 
prg_a_prg_ab_ctr4_out_reg[3]/D     DFFSR                            +0     332   
prg_a_prg_ab_ctr4_out_reg[3]/CLK   setup                       0   +70     402 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                        capture                                5000 R 
                                   uncertainty                     -50    4950 R 
---------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4548ps 
Start-point  : prg_a_prg_ab_ctr4_out_reg[0]/CLK
End-point    : prg_a_prg_ab_ctr4_out_reg[3]/D
