[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<112> s<111> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<109> s<3> l<1:1> el<1:8>
n<pkg> u<3> t<StringConst> p<109> s<22> l<1:9> el<1:12>
n<uvm_tlm_fifo> u<4> t<StringConst> p<20> s<17> l<3:7> el<3:19>
n<> u<5> t<IntVec_TypeBit> p<6> l<5:2> el<5:5>
n<> u<6> t<Data_type> p<14> c<5> s<13> l<5:2> el<5:5>
n<print_enabled> u<7> t<StringConst> p<12> s<11> l<5:6> el<5:19>
n<1> u<8> t<IntConst> p<9> l<5:22> el<5:23>
n<> u<9> t<Primary_literal> p<10> c<8> l<5:22> el<5:23>
n<> u<10> t<Primary> p<11> c<9> l<5:22> el<5:23>
n<> u<11> t<Expression> p<12> c<10> l<5:22> el<5:23>
n<> u<12> t<Variable_decl_assignment> p<13> c<7> l<5:6> el<5:23>
n<> u<13> t<List_of_variable_decl_assignments> p<14> c<12> l<5:6> el<5:23>
n<> u<14> t<Variable_declaration> p<15> c<6> l<5:2> el<5:24>
n<> u<15> t<Data_declaration> p<16> c<14> l<5:2> el<5:24>
n<> u<16> t<Class_property> p<17> c<15> l<5:2> el<5:24>
n<> u<17> t<Class_item> p<20> c<16> s<19> l<5:2> el<5:24>
n<> u<18> t<CLASS> p<20> s<4> l<3:1> el<3:6>
n<> u<19> t<ENDCLASS> p<20> l<7:1> el<7:9>
n<> u<20> t<Class_declaration> p<21> c<18> l<3:1> el<7:9>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<3:1> el<7:9>
n<> u<22> t<Package_item> p<109> c<21> s<46> l<3:1> el<7:9>
n<uvm_sequencer_analysis_fifo> u<23> t<StringConst> p<44> s<29> l<9:7> el<9:34>
n<RSP> u<24> t<StringConst> p<27> s<26> l<9:42> el<9:45>
n<uvm_sequence_item> u<25> t<StringConst> p<26> l<9:48> el<9:65>
n<> u<26> t<Data_type> p<27> c<25> l<9:48> el<9:65>
n<> u<27> t<List_of_type_assignments> p<28> c<24> l<9:42> el<9:65>
n<> u<28> t<Parameter_port_declaration> p<29> c<27> l<9:37> el<9:65>
n<> u<29> t<Parameter_port_list> p<44> c<28> s<42> l<9:35> el<9:66>
n<RSP> u<30> t<StringConst> p<31> l<9:90> el<9:93>
n<> u<31> t<Primary_literal> p<32> c<30> l<9:90> el<9:93>
n<> u<32> t<Primary> p<33> c<31> l<9:90> el<9:93>
n<> u<33> t<Expression> p<34> c<32> l<9:90> el<9:93>
n<> u<34> t<Mintypmax_expression> p<35> c<33> l<9:90> el<9:93>
n<> u<35> t<Param_expression> p<36> c<34> l<9:90> el<9:93>
n<> u<36> t<Ordered_parameter_assignment> p<37> c<35> l<9:90> el<9:93>
n<> u<37> t<List_of_parameter_assignments> p<38> c<36> l<9:90> el<9:93>
n<> u<38> t<Parameter_value_assignment> p<40> c<37> l<9:88> el<9:94>
n<uvm_tlm_fifo> u<39> t<StringConst> p<40> s<38> l<9:75> el<9:87>
n<> u<40> t<Class_type> p<44> c<39> s<43> l<9:75> el<9:94>
n<> u<41> t<CLASS> p<44> s<23> l<9:1> el<9:6>
n<> u<42> t<EXTENDS> p<44> s<40> l<9:67> el<9:74>
n<> u<43> t<ENDCLASS> p<44> l<10:1> el<10:9>
n<> u<44> t<Class_declaration> p<45> c<41> l<9:1> el<10:9>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<9:1> el<10:9>
n<> u<46> t<Package_item> p<109> c<45> s<84> l<9:1> el<10:9>
n<uvm_sequencer_param_base> u<47> t<StringConst> p<82> s<58> l<12:7> el<12:31>
n<REQ> u<48> t<StringConst> p<51> s<50> l<12:39> el<12:42>
n<uvm_sequence_item> u<49> t<StringConst> p<50> l<12:45> el<12:62>
n<> u<50> t<Data_type> p<51> c<49> l<12:45> el<12:62>
n<> u<51> t<List_of_type_assignments> p<52> c<48> l<12:39> el<12:62>
n<> u<52> t<Parameter_port_declaration> p<58> c<51> s<57> l<12:34> el<12:62>
n<RSP> u<53> t<StringConst> p<56> s<55> l<13:39> el<13:42>
n<REQ> u<54> t<StringConst> p<55> l<13:45> el<13:48>
n<> u<55> t<Data_type> p<56> c<54> l<13:45> el<13:48>
n<> u<56> t<List_of_type_assignments> p<57> c<53> l<13:39> el<13:48>
n<> u<57> t<Parameter_port_declaration> p<58> c<56> l<13:34> el<13:48>
n<> u<58> t<Parameter_port_list> p<82> c<52> s<80> l<12:32> el<13:49>
n<uvm_sequencer_base> u<59> t<StringConst> p<60> l<13:58> el<13:76>
n<> u<60> t<Class_type> p<82> c<59> s<78> l<13:58> el<13:76>
n<uvm_sequencer_analysis_fifo> u<61> t<StringConst> p<71> s<70> l<15:3> el<15:30>
n<RSP> u<62> t<StringConst> p<63> l<15:33> el<15:36>
n<> u<63> t<Primary_literal> p<64> c<62> l<15:33> el<15:36>
n<> u<64> t<Primary> p<65> c<63> l<15:33> el<15:36>
n<> u<65> t<Expression> p<66> c<64> l<15:33> el<15:36>
n<> u<66> t<Mintypmax_expression> p<67> c<65> l<15:33> el<15:36>
n<> u<67> t<Param_expression> p<68> c<66> l<15:33> el<15:36>
n<> u<68> t<Ordered_parameter_assignment> p<69> c<67> l<15:33> el<15:36>
n<> u<69> t<List_of_parameter_assignments> p<70> c<68> l<15:33> el<15:36>
n<> u<70> t<Parameter_value_assignment> p<71> c<69> l<15:31> el<15:37>
n<> u<71> t<Data_type> p<75> c<61> s<74> l<15:3> el<15:37>
n<sqr_rsp_analysis_fifo> u<72> t<StringConst> p<73> l<15:38> el<15:59>
n<> u<73> t<Variable_decl_assignment> p<74> c<72> l<15:38> el<15:59>
n<> u<74> t<List_of_variable_decl_assignments> p<75> c<73> l<15:38> el<15:59>
n<> u<75> t<Variable_declaration> p<76> c<71> l<15:3> el<15:60>
n<> u<76> t<Data_declaration> p<77> c<75> l<15:3> el<15:60>
n<> u<77> t<Class_property> p<78> c<76> l<15:3> el<15:60>
n<> u<78> t<Class_item> p<82> c<77> s<81> l<15:3> el<15:60>
n<> u<79> t<CLASS> p<82> s<47> l<12:1> el<12:6>
n<> u<80> t<EXTENDS> p<82> s<60> l<13:50> el<13:57>
n<> u<81> t<ENDCLASS> p<82> l<16:1> el<16:9>
n<> u<82> t<Class_declaration> p<83> c<79> l<12:1> el<16:9>
n<> u<83> t<Package_or_generate_item_declaration> p<84> c<82> l<12:1> el<16:9>
n<> u<84> t<Package_item> p<109> c<83> s<107> l<12:1> el<16:9>
n<uvm_sequencer_param_base> u<85> t<StringConst> p<86> l<19:10> el<19:34>
n<> u<86> t<Class_type> p<87> c<85> l<19:10> el<19:34>
n<> u<87> t<Class_scope> p<105> c<86> s<103> l<19:10> el<19:36>
n<sqr_rsp_analysis_fifo> u<88> t<StringConst> p<89> l<21:3> el<21:24>
n<> u<89> t<Ps_or_hierarchical_identifier> p<93> c<88> s<92> l<21:3> el<21:24>
n<print_enabled> u<90> t<StringConst> p<92> s<91> l<21:25> el<21:38>
n<> u<91> t<Bit_select> p<92> l<21:39> el<21:39>
n<> u<92> t<Select> p<93> c<90> l<21:24> el<21:38>
n<> u<93> t<Variable_lvalue> p<99> c<89> s<94> l<21:3> el<21:38>
n<> u<94> t<AssignOp_Assign> p<99> s<98> l<21:39> el<21:40>
n<0> u<95> t<IntConst> p<96> l<21:41> el<21:42>
n<> u<96> t<Primary_literal> p<97> c<95> l<21:41> el<21:42>
n<> u<97> t<Primary> p<98> c<96> l<21:41> el<21:42>
n<> u<98> t<Expression> p<99> c<97> l<21:41> el<21:42>
n<> u<99> t<Operator_assignment> p<100> c<93> l<21:3> el<21:42>
n<> u<100> t<Blocking_assignment> p<101> c<99> l<21:3> el<21:42>
n<> u<101> t<Statement_item> p<102> c<100> l<21:3> el<21:43>
n<> u<102> t<Statement> p<103> c<101> l<21:3> el<21:43>
n<> u<103> t<Function_statement_or_null> p<105> c<102> s<104> l<21:3> el<21:43>
n<> u<104> t<ENDFUNCTION> p<105> l<23:1> el<23:12>
n<> u<105> t<Class_constructor_declaration> p<106> c<87> l<19:1> el<23:12>
n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<19:1> el<23:12>
n<> u<107> t<Package_item> p<109> c<106> s<108> l<19:1> el<23:12>
n<> u<108> t<ENDPACKAGE> p<109> l<26:1> el<26:11>
n<> u<109> t<Package_declaration> p<110> c<2> l<1:1> el<26:11>
n<> u<110> t<Description> p<111> c<109> l<1:1> el<26:11>
n<> u<111> t<Source_text> p<112> c<110> l<1:1> el<26:11>
n<> u<112> t<Top_level_rule> c<1> l<1:1> el<27:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:1:1: No timescale set for "pkg".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:1:1: Compile package "pkg".

[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:9:1: Compile class "pkg::uvm_sequencer_analysis_fifo".

[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:12:1: Compile class "pkg::uvm_sequencer_param_base".

[INF:CP0302] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:3:1: Compile class "pkg::uvm_tlm_fifo".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[ERR:CP0328] ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv:13:58: Undefined base class "uvm_sequencer_base" extended by "uvm_sequencer_param_base".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
bit_typespec                                           1
bit_var                                                1
class_defn                                             5
class_typespec                                         4
class_var                                              3
constant                                               3
design                                                 1
extends                                                1
function                                               2
hier_path                                              2
module_inst                                            1
package                                                2
ref_obj                                               12
type_parameter                                         3
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             4
bit_typespec                                           1
bit_var                                                2
class_defn                                             5
class_typespec                                         4
class_var                                              4
constant                                               3
design                                                 1
extends                                                3
function                                               4
hier_path                                              4
module_inst                                            1
package                                                2
ref_obj                                               24
type_parameter                                         3
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ExtendClassMember/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTaskFunc:
  \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_sequencer_param_base::new
    |vpiFullName:pkg::uvm_sequencer_param_base::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (pkg::uvm_sequencer_param_base::new)
      |vpiParent:
      \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_sequencer_param_base::new)
        |vpiParent:
        \_class_var: (pkg::uvm_sequencer_param_base::new)
        |vpiFullName:pkg::uvm_sequencer_param_base::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:pkg::uvm_sequencer_param_base::new
    |vpiStmt:
    \_assignment: , line:21:3, endln:21:42
      |vpiParent:
      \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_constant: , line:21:41, endln:21:42
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiParent:
        \_assignment: , line:21:3, endln:21:42
        |vpiName:sqr_rsp_analysis_fifo.print_enabled
        |vpiActual:
        \_ref_obj: (sqr_rsp_analysis_fifo), line:21:25, endln:21:38
          |vpiParent:
          \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
          |vpiName:sqr_rsp_analysis_fifo
        |vpiActual:
        \_ref_obj: (print_enabled), line:21:25, endln:21:38
          |vpiParent:
          \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
          |vpiName:print_enabled
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiDefName:pkg
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_sequencer_analysis_fifo
    |vpiFullName:pkg::uvm_sequencer_analysis_fifo
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
      |vpiName:RSP
      |vpiFullName:pkg::uvm_sequencer_analysis_fifo::RSP
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_sequencer_analysis_fifo::RSP)
        |vpiParent:
        \_type_parameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
        |vpiFullName:pkg::uvm_sequencer_analysis_fifo::RSP
        |vpiActual:
        \_unsupported_typespec: (uvm_sequence_item), line:9:48, endln:9:65
    |vpiExtends:
    \_extends: , line:9:75, endln:9:87
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
      |vpiClassTypespec:
      \_ref_obj: (pkg::uvm_sequencer_analysis_fifo)
        |vpiParent:
        \_extends: , line:9:75, endln:9:87
        |vpiFullName:pkg::uvm_sequencer_analysis_fifo
        |vpiActual:
        \_class_typespec: (uvm_tlm_fifo), line:9:75, endln:9:87
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_sequencer_param_base
    |vpiFullName:pkg::uvm_sequencer_param_base
    |vpiVariables:
    \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo)
        |vpiParent:
        \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
        |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
        |vpiActual:
        \_class_typespec: (uvm_sequencer_analysis_fifo), line:15:3, endln:15:30
      |vpiName:sqr_rsp_analysis_fifo
      |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
      |vpiAutomatic:1
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:REQ
      |vpiFullName:pkg::uvm_sequencer_param_base::REQ
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_sequencer_param_base::REQ)
        |vpiParent:
        \_type_parameter: (pkg::uvm_sequencer_param_base::REQ), line:12:39, endln:12:42
        |vpiFullName:pkg::uvm_sequencer_param_base::REQ
        |vpiActual:
        \_unsupported_typespec: (uvm_sequence_item), line:12:45, endln:12:62
    |vpiParameter:
    \_type_parameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:RSP
      |vpiFullName:pkg::uvm_sequencer_param_base::RSP
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_sequencer_param_base::RSP)
        |vpiParent:
        \_type_parameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
        |vpiFullName:pkg::uvm_sequencer_param_base::RSP
        |vpiActual:
        \_unsupported_typespec: (uvm_sequence_item), line:12:45, endln:12:62
    |vpiMethod:
    \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
      |vpiParent:
      \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
      |vpiName:new
      |vpiFullName:pkg::uvm_sequencer_param_base::new
      |vpiMethod:1
      |vpiReturn:
      \_class_var: (pkg::uvm_sequencer_param_base::new)
        |vpiParent:
        \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
        |vpiTypespec:
        \_ref_obj: (pkg::uvm_sequencer_param_base::new)
          |vpiParent:
          \_class_var: (pkg::uvm_sequencer_param_base::new)
          |vpiFullName:pkg::uvm_sequencer_param_base::new
          |vpiActual:
          \_class_typespec: 
        |vpiFullName:pkg::uvm_sequencer_param_base::new
      |vpiStmt:
      \_assignment: , line:21:3, endln:21:42
        |vpiParent:
        \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:21:41, endln:21:42
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
          |vpiParent:
          \_assignment: , line:21:3, endln:21:42
          |vpiName:sqr_rsp_analysis_fifo.print_enabled
          |vpiActual:
          \_ref_obj: (sqr_rsp_analysis_fifo), line:21:25, endln:21:38
            |vpiParent:
            \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
            |vpiName:sqr_rsp_analysis_fifo
            |vpiActual:
            \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
          |vpiActual:
          \_ref_obj: (print_enabled), line:21:25, endln:21:38
            |vpiParent:
            \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
            |vpiName:print_enabled
            |vpiActual:
            \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
      |vpiInstance:
      \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
    |vpiName:uvm_tlm_fifo
    |vpiFullName:pkg::uvm_tlm_fifo
    |vpiVariables:
    \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
      |vpiParent:
      \_class_defn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
      |vpiTypespec:
      \_ref_obj: (pkg::uvm_tlm_fifo::print_enabled)
        |vpiParent:
        \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
        |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
        |vpiActual:
        \_bit_typespec: , line:5:2, endln:5:5
      |vpiName:print_enabled
      |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
      |vpiAutomatic:1
      |vpiVisibility:1
      |vpiExpr:
      \_constant: , line:5:22, endln:5:23
        |vpiParent:
        \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
        |vpiDecompile:1
        |vpiSize:1
        |UINT:1
        |vpiConstType:9
    |vpiDerivedClasses:
    \_class_defn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
\_weaklyReferenced:
\_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
  |vpiParent:
  \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
  |vpiName:new
  |vpiFullName:pkg::uvm_sequencer_param_base::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (pkg::uvm_sequencer_param_base::new)
  |vpiStmt:
  \_assignment: , line:21:3, endln:21:42
    |vpiParent:
    \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
    |vpiOpType:82
    |vpiBlocking:1
    |vpiRhs:
    \_constant: , line:21:41, endln:21:42
    |vpiLhs:
    \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
      |vpiParent:
      \_assignment: , line:21:3, endln:21:42
      |vpiName:sqr_rsp_analysis_fifo.print_enabled
      |vpiActual:
      \_ref_obj: (sqr_rsp_analysis_fifo), line:21:25, endln:21:38
        |vpiParent:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiName:sqr_rsp_analysis_fifo
      |vpiActual:
      \_ref_obj: (print_enabled), line:21:25, endln:21:38
        |vpiParent:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiName:print_enabled
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
\_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
  |vpiParent:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
  |vpiName:uvm_sequencer_param_base::new
  |vpiFullName:pkg::uvm_sequencer_param_base::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (pkg::uvm_sequencer_param_base::new)
  |vpiStmt:
  \_assignment: , line:21:3, endln:21:42
    |vpiParent:
    \_function: (pkg::uvm_sequencer_param_base::new), line:19:1, endln:23:12
    |vpiOpType:82
    |vpiBlocking:1
    |vpiRhs:
    \_constant: , line:21:41, endln:21:42
    |vpiLhs:
    \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
      |vpiParent:
      \_assignment: , line:21:3, endln:21:42
      |vpiName:sqr_rsp_analysis_fifo.print_enabled
      |vpiActual:
      \_ref_obj: (sqr_rsp_analysis_fifo), line:21:25, endln:21:38
        |vpiParent:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiName:sqr_rsp_analysis_fifo
      |vpiActual:
      \_ref_obj: (print_enabled), line:21:25, endln:21:38
        |vpiParent:
        \_hier_path: (sqr_rsp_analysis_fifo.print_enabled), line:21:3, endln:21:38
        |vpiName:print_enabled
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:1:1, endln:26:11
\_class_typespec: 
\_unsupported_typespec: (uvm_sequence_item), line:9:48, endln:9:65
  |vpiParent:
  \_type_parameter: (pkg::uvm_sequencer_analysis_fifo::RSP), line:9:42, endln:9:45
  |vpiName:uvm_sequence_item
\_unsupported_typespec: (uvm_sequence_item), line:12:45, endln:12:62
  |vpiParent:
  \_type_parameter: (pkg::uvm_sequencer_param_base::RSP), line:13:39, endln:13:42
  |vpiName:uvm_sequence_item
\_class_typespec: (uvm_tlm_fifo), line:9:75, endln:9:87
  |vpiName:uvm_tlm_fifo
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
\_class_typespec: (uvm_sequencer_analysis_fifo), line:15:3, endln:15:30
  |vpiParent:
  \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
  |vpiName:uvm_sequencer_analysis_fifo
  |vpiClassDefn:
  \_class_defn: (pkg::uvm_sequencer_analysis_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:9:1, endln:10:9
\_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
  |vpiParent:
  \_class_defn: (pkg::uvm_sequencer_param_base), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:12:1, endln:16:9
  |vpiTypespec:
  \_ref_obj: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo)
    |vpiParent:
    \_class_var: (pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo), line:15:38, endln:15:59
    |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
    |vpiActual:
    \_class_typespec: (uvm_sequencer_analysis_fifo), line:15:3, endln:15:30
  |vpiName:sqr_rsp_analysis_fifo
  |vpiFullName:pkg::uvm_sequencer_param_base::sqr_rsp_analysis_fifo
  |vpiAutomatic:1
  |vpiVisibility:1
\_bit_typespec: , line:5:2, endln:5:5
  |vpiParent:
  \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
\_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
  |vpiParent:
  \_class_defn: (pkg::uvm_tlm_fifo), file:${SURELOG_DIR}/tests/ExtendClassMember/dut.sv, line:3:1, endln:7:9
  |vpiTypespec:
  \_ref_obj: (pkg::uvm_tlm_fifo::print_enabled)
    |vpiParent:
    \_bit_var: (pkg::uvm_tlm_fifo::print_enabled), line:5:6, endln:5:19
    |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
    |vpiActual:
    \_bit_typespec: , line:5:2, endln:5:5
  |vpiName:print_enabled
  |vpiFullName:pkg::uvm_tlm_fifo::print_enabled
  |vpiAutomatic:1
  |vpiVisibility:1
  |vpiExpr:
  \_constant: , line:5:22, endln:5:23
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ExtendClassMember/dut.sv | ${SURELOG_DIR}/build/regression/ExtendClassMember/roundtrip/dut_000.sv | 11 | 26 |