{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:18:42 2011 " "Info: Processing started: Tue Sep 06 19:18:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segment -c segment " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc164_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hc164_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc164_driver " "Info: Found entity 1: hc164_driver" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "segment " "Info: Elaborating entity \"segment\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc164_driver hc164_driver:hc164_driver_inst " "Info: Elaborating entity \"hc164_driver\" for hierarchy \"hc164_driver:hc164_driver_inst\"" {  } { { "segment.v" "hc164_driver_inst" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[0\] data_in GND " "Warning (14130): Reduced register \"data_dot\[0\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[1\] data_in GND " "Warning (14130): Reduced register \"data_dot\[1\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[2\] data_in GND " "Warning (14130): Reduced register \"data_dot\[2\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[3\] data_in GND " "Warning (14130): Reduced register \"data_dot\[3\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[4\] data_in GND " "Warning (14130): Reduced register \"data_dot\[4\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[5\] data_in GND " "Warning (14130): Reduced register \"data_dot\[5\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[6\] data_in GND " "Warning (14130): Reduced register \"data_dot\[6\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[7\] data_in GND " "Warning (14130): Reduced register \"data_dot\[7\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[16\] data\[0\] " "Info: Duplicate register \"data\[16\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[24\] data\[0\] " "Info: Duplicate register \"data\[24\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[8\] data\[0\] " "Info: Duplicate register \"data\[8\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[15\] data\[30\] " "Info: Duplicate register \"data\[15\]\" merged to single register \"data\[30\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[13\] data\[29\] " "Info: Duplicate register \"data\[13\]\" merged to single register \"data\[29\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[20\] data\[28\] " "Info: Duplicate register \"data\[20\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[4\] data\[28\] " "Info: Duplicate register \"data\[4\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[12\] data\[28\] " "Info: Duplicate register \"data\[12\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[9\] data\[25\] " "Info: Duplicate register \"data\[9\]\" merged to single register \"data\[25\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[5\] data\[21\] " "Info: Duplicate register \"data\[5\]\" merged to single register \"data\[21\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[1\] data\[17\] " "Info: Duplicate register \"data\[1\]\" merged to single register \"data\[17\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "data\[17\] data\[25\] " "Info: Duplicate register \"data\[17\]\" merged to single register \"data\[25\]\", power-up level changed" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "data\[6\] data\[22\] " "Info: Duplicate register \"data\[6\]\" merged to single register \"data\[22\]\", power-up level changed" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Info: Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Info: Implemented 88 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:18:46 2011 " "Info: Processing ended: Tue Sep 06 19:18:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:18:47 2011 " "Info: Processing started: Tue Sep 06 19:18:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off segment -c segment " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "segment EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"segment\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Info: Automatically promoted signal \"clk\" to use Global clock" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Info: Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted signal \"rst_n\" to use Global clock" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 32 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { rst_n } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.951 ns register pin " "Info: Estimated most critical path is register to pin delay of 16.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[26\] 1 REG LAB_X6_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y2; Fanout = 1; REG Node = 'data\[26\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.200 ns) 2.555 ns hc164_driver:hc164_driver_inst\|Mux1~73 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(2.355 ns) + CELL(0.200 ns) = 2.555 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~73'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.555 ns" { data[26] hc164_driver:hc164_driver_inst|Mux1~73 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.511 ns) 4.858 ns hc164_driver:hc164_driver_inst\|Mux1~74 3 COMB LAB_X6_Y2 1 " "Info: 3: + IC(1.792 ns) + CELL(0.511 ns) = 4.858 ns; Loc. = LAB_X6_Y2; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~74'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { hc164_driver:hc164_driver_inst|Mux1~73 hc164_driver:hc164_driver_inst|Mux1~74 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 6.038 ns hc164_driver:hc164_driver_inst\|Mux1~77 4 COMB LAB_X6_Y2 7 " "Info: 4: + IC(0.266 ns) + CELL(0.914 ns) = 6.038 ns; Loc. = LAB_X6_Y2; Fanout = 7; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|Mux1~74 hc164_driver:hc164_driver_inst|Mux1~77 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.763 ns) + CELL(0.511 ns) 8.312 ns hc164_driver:hc164_driver_inst\|WideOr3~21 5 COMB LAB_X5_Y3 1 " "Info: 5: + IC(1.763 ns) + CELL(0.511 ns) = 8.312 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr3~21'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { hc164_driver:hc164_driver_inst|Mux1~77 hc164_driver:hc164_driver_inst|WideOr3~21 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 9.492 ns hc164_driver:hc164_driver_inst\|Mux5~297 6 COMB LAB_X5_Y3 1 " "Info: 6: + IC(0.980 ns) + CELL(0.200 ns) = 9.492 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~297'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|WideOr3~21 hc164_driver:hc164_driver_inst|Mux5~297 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 10.672 ns hc164_driver:hc164_driver_inst\|Mux5~298 7 COMB LAB_X5_Y3 1 " "Info: 7: + IC(0.669 ns) + CELL(0.511 ns) = 10.672 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { hc164_driver:hc164_driver_inst|Mux5~297 hc164_driver:hc164_driver_inst|Mux5~298 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.200 ns) 12.252 ns hc164_driver:hc164_driver_inst\|Mux5~299 8 COMB LAB_X6_Y3 1 " "Info: 8: + IC(1.380 ns) + CELL(0.200 ns) = 12.252 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~299'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { hc164_driver:hc164_driver_inst|Mux5~298 hc164_driver:hc164_driver_inst|Mux5~299 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.377 ns) + CELL(2.322 ns) 16.951 ns hc_si 9 PIN PIN_26 0 " "Info: 9: + IC(2.377 ns) + CELL(2.322 ns) = 16.951 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'hc_si'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.369 ns ( 31.67 % ) " "Info: Total cell delay = 5.369 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.582 ns ( 68.33 % ) " "Info: Total interconnect delay = 11.582 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.951 ns" { data[26] hc164_driver:hc164_driver_inst|Mux1~73 hc164_driver:hc164_driver_inst|Mux1~74 hc164_driver:hc164_driver_inst|Mux1~77 hc164_driver:hc164_driver_inst|WideOr3~21 hc164_driver:hc164_driver_inst|Mux5~297 hc164_driver:hc164_driver_inst|Mux5~298 hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.fit.smsg " "Info: Generated suppressed messages file C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Allocated 164 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:18:48 2011 " "Info: Processing ended: Tue Sep 06 19:18:48 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:18:50 2011 " "Info: Processing started: Tue Sep 06 19:18:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off segment -c segment " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Allocated 124 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:18:51 2011 " "Info: Processing ended: Tue Sep 06 19:18:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:18:52 2011 " "Info: Processing started: Tue Sep 06 19:18:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hc164_driver:hc164_driver_inst\|clk_cnt\[4\] register hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 141.22 MHz 7.081 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.22 MHz between source register \"hc164_driver:hc164_driver_inst\|clk_cnt\[4\]\" and destination register \"hc164_driver:hc164_driver_inst\|seg_led_num\[1\]\" (period= 7.081 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.372 ns + Longest register register " "Info: + Longest register to register delay is 6.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hc164_driver:hc164_driver_inst\|clk_cnt\[4\] 1 REG LC_X3_Y1_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N6; Fanout = 4; REG Node = 'hc164_driver:hc164_driver_inst\|clk_cnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hc164_driver:hc164_driver_inst|clk_cnt[4] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.914 ns) 1.846 ns hc164_driver:hc164_driver_inst\|Equal0~147 2 COMB LC_X3_Y1_N2 1 " "Info: 2: + IC(0.932 ns) + CELL(0.914 ns) = 1.846 ns; Loc. = LC_X3_Y1_N2; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Equal0~147'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { hc164_driver:hc164_driver_inst|clk_cnt[4] hc164_driver:hc164_driver_inst|Equal0~147 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.200 ns) 3.862 ns hc164_driver:hc164_driver_inst\|Equal0~150 3 COMB LC_X5_Y1_N5 3 " "Info: 3: + IC(1.816 ns) + CELL(0.200 ns) = 3.862 ns; Loc. = LC_X5_Y1_N5; Fanout = 3; COMB Node = 'hc164_driver:hc164_driver_inst\|Equal0~150'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { hc164_driver:hc164_driver_inst|Equal0~147 hc164_driver:hc164_driver_inst|Equal0~150 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.591 ns) 6.372 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 4 REG LC_X6_Y4_N4 9 " "Info: 4: + IC(1.919 ns) + CELL(0.591 ns) = 6.372 ns; Loc. = LC_X6_Y4_N4; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 26.76 % ) " "Info: Total cell delay = 1.705 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 73.24 % ) " "Info: Total interconnect delay = 4.667 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { hc164_driver:hc164_driver_inst|clk_cnt[4] hc164_driver:hc164_driver_inst|Equal0~147 hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { hc164_driver:hc164_driver_inst|clk_cnt[4] {} hc164_driver:hc164_driver_inst|Equal0~147 {} hc164_driver:hc164_driver_inst|Equal0~150 {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.932ns 1.816ns 1.919ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.481 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(0.918 ns) 6.481 ns hc164_driver:hc164_driver_inst\|seg_led_num\[1\] 2 REG LC_X6_Y4_N4 9 " "Info: 2: + IC(4.431 ns) + CELL(0.918 ns) = 6.481 ns; Loc. = LC_X6_Y4_N4; Fanout = 9; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.63 % ) " "Info: Total cell delay = 2.050 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.431 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.481 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(0.918 ns) 6.481 ns hc164_driver:hc164_driver_inst\|clk_cnt\[4\] 2 REG LC_X3_Y1_N6 4 " "Info: 2: + IC(4.431 ns) + CELL(0.918 ns) = 6.481 ns; Loc. = LC_X3_Y1_N6; Fanout = 4; REG Node = 'hc164_driver:hc164_driver_inst\|clk_cnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[4] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.63 % ) " "Info: Total cell delay = 2.050 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.431 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[4] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[4] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { hc164_driver:hc164_driver_inst|clk_cnt[4] hc164_driver:hc164_driver_inst|Equal0~147 hc164_driver:hc164_driver_inst|Equal0~150 hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { hc164_driver:hc164_driver_inst|clk_cnt[4] {} hc164_driver:hc164_driver_inst|Equal0~147 {} hc164_driver:hc164_driver_inst|Equal0~150 {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.932ns 1.816ns 1.919ns } { 0.000ns 0.914ns 0.200ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[1] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|clk_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|clk_cnt[4] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "data\[28\] sw3 clk 2.904 ns register " "Info: tsu for register \"data\[28\]\" (data pin = \"sw3\", clock pin = \"clk\") is 2.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.052 ns + Longest pin register " "Info: + Longest pin to register delay is 9.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw3 1 PIN PIN_76 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_76; Fanout = 13; PIN Node = 'sw3'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.511 ns) 4.078 ns data\[0\]~2260 2 COMB LC_X7_Y4_N0 4 " "Info: 2: + IC(2.435 ns) + CELL(0.511 ns) = 4.078 ns; Loc. = LC_X7_Y4_N0; Fanout = 4; COMB Node = 'data\[0\]~2260'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { sw3 data[0]~2260 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.511 ns) 5.351 ns data\[0\]~2261 3 COMB LC_X7_Y4_N6 19 " "Info: 3: + IC(0.762 ns) + CELL(0.511 ns) = 5.351 ns; Loc. = LC_X7_Y4_N6; Fanout = 19; COMB Node = 'data\[0\]~2261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { data[0]~2260 data[0]~2261 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.458 ns) + CELL(1.243 ns) 9.052 ns data\[28\] 4 REG LC_X5_Y1_N3 1 " "Info: 4: + IC(2.458 ns) + CELL(1.243 ns) = 9.052 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; REG Node = 'data\[28\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { data[0]~2261 data[28] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 37.53 % ) " "Info: Total cell delay = 3.397 ns ( 37.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.655 ns ( 62.47 % ) " "Info: Total interconnect delay = 5.655 ns ( 62.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.052 ns" { sw3 data[0]~2260 data[0]~2261 data[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.052 ns" { sw3 {} sw3~combout {} data[0]~2260 {} data[0]~2261 {} data[28] {} } { 0.000ns 0.000ns 2.435ns 0.762ns 2.458ns } { 0.000ns 1.132ns 0.511ns 0.511ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(0.918 ns) 6.481 ns data\[28\] 2 REG LC_X5_Y1_N3 1 " "Info: 2: + IC(4.431 ns) + CELL(0.918 ns) = 6.481 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; REG Node = 'data\[28\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { clk data[28] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.63 % ) " "Info: Total cell delay = 2.050 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.431 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk data[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} data[28] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.052 ns" { sw3 data[0]~2260 data[0]~2261 data[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.052 ns" { sw3 {} sw3~combout {} data[0]~2260 {} data[0]~2261 {} data[28] {} } { 0.000ns 0.000ns 2.435ns 0.762ns 2.458ns } { 0.000ns 1.132ns 0.511ns 0.511ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk data[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} data[28] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hc_si hc164_driver:hc164_driver_inst\|seg_led_num\[2\] 22.565 ns register " "Info: tco from clock \"clk\" to destination pin \"hc_si\" through register \"hc164_driver:hc164_driver_inst\|seg_led_num\[2\]\" is 22.565 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(0.918 ns) 6.481 ns hc164_driver:hc164_driver_inst\|seg_led_num\[2\] 2 REG LC_X6_Y4_N5 10 " "Info: 2: + IC(4.431 ns) + CELL(0.918 ns) = 6.481 ns; Loc. = LC_X6_Y4_N5; Fanout = 10; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[2] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.63 % ) " "Info: Total cell delay = 2.050 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.431 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[2] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.708 ns + Longest register pin " "Info: + Longest register to pin delay is 15.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hc164_driver:hc164_driver_inst\|seg_led_num\[2\] 1 REG LC_X6_Y4_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N5; Fanout = 10; REG Node = 'hc164_driver:hc164_driver_inst\|seg_led_num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hc164_driver:hc164_driver_inst|seg_led_num[2] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.914 ns) 3.117 ns hc164_driver:hc164_driver_inst\|Mux1~75 2 COMB LC_X6_Y2_N1 1 " "Info: 2: + IC(2.203 ns) + CELL(0.914 ns) = 3.117 ns; Loc. = LC_X6_Y2_N1; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { hc164_driver:hc164_driver_inst|seg_led_num[2] hc164_driver:hc164_driver_inst|Mux1~75 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.200 ns) 4.032 ns hc164_driver:hc164_driver_inst\|Mux1~76 3 COMB LC_X6_Y2_N5 1 " "Info: 3: + IC(0.715 ns) + CELL(0.200 ns) = 4.032 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~76'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { hc164_driver:hc164_driver_inst|Mux1~75 hc164_driver:hc164_driver_inst|Mux1~76 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 5.313 ns hc164_driver:hc164_driver_inst\|Mux1~77 4 COMB LC_X6_Y2_N4 7 " "Info: 4: + IC(0.770 ns) + CELL(0.511 ns) = 5.313 ns; Loc. = LC_X6_Y2_N4; Fanout = 7; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux1~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { hc164_driver:hc164_driver_inst|Mux1~76 hc164_driver:hc164_driver_inst|Mux1~77 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.200 ns) 7.385 ns hc164_driver:hc164_driver_inst\|WideOr4~18 5 COMB LC_X5_Y3_N7 1 " "Info: 5: + IC(1.872 ns) + CELL(0.200 ns) = 7.385 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|WideOr4~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { hc164_driver:hc164_driver_inst|Mux1~77 hc164_driver:hc164_driver_inst|WideOr4~18 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 8.657 ns hc164_driver:hc164_driver_inst\|Mux5~297 6 COMB LC_X5_Y3_N0 1 " "Info: 6: + IC(0.761 ns) + CELL(0.511 ns) = 8.657 ns; Loc. = LC_X5_Y3_N0; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~297'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { hc164_driver:hc164_driver_inst|WideOr4~18 hc164_driver:hc164_driver_inst|Mux5~297 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 9.162 ns hc164_driver:hc164_driver_inst\|Mux5~298 7 COMB LC_X5_Y3_N1 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 9.162 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~298'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { hc164_driver:hc164_driver_inst|Mux5~297 hc164_driver:hc164_driver_inst|Mux5~298 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.511 ns) 10.872 ns hc164_driver:hc164_driver_inst\|Mux5~299 8 COMB LC_X6_Y3_N9 1 " "Info: 8: + IC(1.199 ns) + CELL(0.511 ns) = 10.872 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; COMB Node = 'hc164_driver:hc164_driver_inst\|Mux5~299'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { hc164_driver:hc164_driver_inst|Mux5~298 hc164_driver:hc164_driver_inst|Mux5~299 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(2.322 ns) 15.708 ns hc_si 9 PIN PIN_26 0 " "Info: 9: + IC(2.514 ns) + CELL(2.322 ns) = 15.708 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'hc_si'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.836 ns" { hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.369 ns ( 34.18 % ) " "Info: Total cell delay = 5.369 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.339 ns ( 65.82 % ) " "Info: Total interconnect delay = 10.339 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.708 ns" { hc164_driver:hc164_driver_inst|seg_led_num[2] hc164_driver:hc164_driver_inst|Mux1~75 hc164_driver:hc164_driver_inst|Mux1~76 hc164_driver:hc164_driver_inst|Mux1~77 hc164_driver:hc164_driver_inst|WideOr4~18 hc164_driver:hc164_driver_inst|Mux5~297 hc164_driver:hc164_driver_inst|Mux5~298 hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.708 ns" { hc164_driver:hc164_driver_inst|seg_led_num[2] {} hc164_driver:hc164_driver_inst|Mux1~75 {} hc164_driver:hc164_driver_inst|Mux1~76 {} hc164_driver:hc164_driver_inst|Mux1~77 {} hc164_driver:hc164_driver_inst|WideOr4~18 {} hc164_driver:hc164_driver_inst|Mux5~297 {} hc164_driver:hc164_driver_inst|Mux5~298 {} hc164_driver:hc164_driver_inst|Mux5~299 {} hc_si {} } { 0.000ns 2.203ns 0.715ns 0.770ns 1.872ns 0.761ns 0.305ns 1.199ns 2.514ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk hc164_driver:hc164_driver_inst|seg_led_num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} hc164_driver:hc164_driver_inst|seg_led_num[2] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.708 ns" { hc164_driver:hc164_driver_inst|seg_led_num[2] hc164_driver:hc164_driver_inst|Mux1~75 hc164_driver:hc164_driver_inst|Mux1~76 hc164_driver:hc164_driver_inst|Mux1~77 hc164_driver:hc164_driver_inst|WideOr4~18 hc164_driver:hc164_driver_inst|Mux5~297 hc164_driver:hc164_driver_inst|Mux5~298 hc164_driver:hc164_driver_inst|Mux5~299 hc_si } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.708 ns" { hc164_driver:hc164_driver_inst|seg_led_num[2] {} hc164_driver:hc164_driver_inst|Mux1~75 {} hc164_driver:hc164_driver_inst|Mux1~76 {} hc164_driver:hc164_driver_inst|Mux1~77 {} hc164_driver:hc164_driver_inst|WideOr4~18 {} hc164_driver:hc164_driver_inst|Mux5~297 {} hc164_driver:hc164_driver_inst|Mux5~298 {} hc164_driver:hc164_driver_inst|Mux5~299 {} hc_si {} } { 0.000ns 2.203ns 0.715ns 0.770ns 1.872ns 0.761ns 0.305ns 1.199ns 2.514ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "data\[30\] sw1 clk 3.223 ns register " "Info: th for register \"data\[30\]\" (data pin = \"sw1\", clock pin = \"clk\") is 3.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 45 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 45; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.431 ns) + CELL(0.918 ns) 6.481 ns data\[30\] 2 REG LC_X7_Y4_N1 2 " "Info: 2: + IC(4.431 ns) + CELL(0.918 ns) = 6.481 ns; Loc. = LC_X7_Y4_N1; Fanout = 2; REG Node = 'data\[30\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { clk data[30] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.63 % ) " "Info: Total cell delay = 2.050 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.431 ns ( 68.37 % ) " "Info: Total interconnect delay = 4.431 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} data[30] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.479 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw1 1 PIN PIN_74 15 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_74; Fanout = 15; PIN Node = 'sw1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.804 ns) 3.479 ns data\[30\] 2 REG LC_X7_Y4_N1 2 " "Info: 2: + IC(1.543 ns) + CELL(0.804 ns) = 3.479 ns; Loc. = LC_X7_Y4_N1; Fanout = 2; REG Node = 'data\[30\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.347 ns" { sw1 data[30] } "NODE_NAME" } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 55.65 % ) " "Info: Total cell delay = 1.936 ns ( 55.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 44.35 % ) " "Info: Total interconnect delay = 1.543 ns ( 44.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { sw1 data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { sw1 {} sw1~combout {} data[30] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.481 ns" { clk data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.481 ns" { clk {} clk~combout {} data[30] {} } { 0.000ns 0.000ns 4.431ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { sw1 data[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { sw1 {} sw1~combout {} data[30] {} } { 0.000ns 0.000ns 1.543ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:18:53 2011 " "Info: Processing ended: Tue Sep 06 19:18:53 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
