#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x212a620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21344e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2118270 .functor NOT 1, L_0x2172f80, C4<0>, C4<0>, C4<0>;
L_0x2172c90 .functor XOR 2, L_0x2172aa0, L_0x2172bf0, C4<00>, C4<00>;
L_0x2172e70 .functor XOR 2, L_0x2172c90, L_0x2172da0, C4<00>, C4<00>;
v0x2170870_0 .net *"_ivl_10", 1 0, L_0x2172da0;  1 drivers
v0x2170970_0 .net *"_ivl_12", 1 0, L_0x2172e70;  1 drivers
v0x2170a50_0 .net *"_ivl_2", 1 0, L_0x21729e0;  1 drivers
v0x2170b10_0 .net *"_ivl_4", 1 0, L_0x2172aa0;  1 drivers
v0x2170bf0_0 .net *"_ivl_6", 1 0, L_0x2172bf0;  1 drivers
v0x2170d20_0 .net *"_ivl_8", 1 0, L_0x2172c90;  1 drivers
v0x2170e00_0 .net "a", 0 0, v0x216f640_0;  1 drivers
v0x2170ea0_0 .net "b", 0 0, v0x216f6e0_0;  1 drivers
v0x2170f40_0 .net "c", 0 0, v0x216f780_0;  1 drivers
v0x2170fe0_0 .var "clk", 0 0;
v0x2171080_0 .net "d", 0 0, v0x216f8c0_0;  1 drivers
v0x2171120_0 .net "out_pos_dut", 0 0, v0x2170400_0;  1 drivers
v0x21711c0_0 .net "out_pos_ref", 0 0, L_0x2172830;  1 drivers
v0x2171260_0 .net "out_sop_dut", 0 0, v0x21704f0_0;  1 drivers
v0x2171300_0 .net "out_sop_ref", 0 0, L_0x2149b50;  1 drivers
v0x21713d0_0 .var/2u "stats1", 223 0;
v0x2171470_0 .var/2u "strobe", 0 0;
v0x2171620_0 .net "tb_match", 0 0, L_0x2172f80;  1 drivers
v0x21716f0_0 .net "tb_mismatch", 0 0, L_0x2118270;  1 drivers
v0x2171790_0 .net "wavedrom_enable", 0 0, v0x216fb90_0;  1 drivers
v0x2171860_0 .net "wavedrom_title", 511 0, v0x216fc30_0;  1 drivers
L_0x21729e0 .concat [ 1 1 0 0], L_0x2172830, L_0x2149b50;
L_0x2172aa0 .concat [ 1 1 0 0], L_0x2172830, L_0x2149b50;
L_0x2172bf0 .concat [ 1 1 0 0], v0x2170400_0, v0x21704f0_0;
L_0x2172da0 .concat [ 1 1 0 0], L_0x2172830, L_0x2149b50;
L_0x2172f80 .cmp/eeq 2, L_0x21729e0, L_0x2172e70;
S_0x2134670 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21344e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2118650 .functor AND 1, v0x216f780_0, v0x216f8c0_0, C4<1>, C4<1>;
L_0x2118a30 .functor NOT 1, v0x216f640_0, C4<0>, C4<0>, C4<0>;
L_0x2118e10 .functor NOT 1, v0x216f6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2119090 .functor AND 1, L_0x2118a30, L_0x2118e10, C4<1>, C4<1>;
L_0x21351c0 .functor AND 1, L_0x2119090, v0x216f780_0, C4<1>, C4<1>;
L_0x2149b50 .functor OR 1, L_0x2118650, L_0x21351c0, C4<0>, C4<0>;
L_0x2171cb0 .functor NOT 1, v0x216f6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2171d20 .functor OR 1, L_0x2171cb0, v0x216f8c0_0, C4<0>, C4<0>;
L_0x2171e30 .functor AND 1, v0x216f780_0, L_0x2171d20, C4<1>, C4<1>;
L_0x2171ef0 .functor NOT 1, v0x216f640_0, C4<0>, C4<0>, C4<0>;
L_0x2171fc0 .functor OR 1, L_0x2171ef0, v0x216f6e0_0, C4<0>, C4<0>;
L_0x2172030 .functor AND 1, L_0x2171e30, L_0x2171fc0, C4<1>, C4<1>;
L_0x21721b0 .functor NOT 1, v0x216f6e0_0, C4<0>, C4<0>, C4<0>;
L_0x2172220 .functor OR 1, L_0x21721b0, v0x216f8c0_0, C4<0>, C4<0>;
L_0x2172140 .functor AND 1, v0x216f780_0, L_0x2172220, C4<1>, C4<1>;
L_0x21723b0 .functor NOT 1, v0x216f640_0, C4<0>, C4<0>, C4<0>;
L_0x21724b0 .functor OR 1, L_0x21723b0, v0x216f8c0_0, C4<0>, C4<0>;
L_0x2172570 .functor AND 1, L_0x2172140, L_0x21724b0, C4<1>, C4<1>;
L_0x2172720 .functor XNOR 1, L_0x2172030, L_0x2172570, C4<0>, C4<0>;
v0x2117ba0_0 .net *"_ivl_0", 0 0, L_0x2118650;  1 drivers
v0x2117fa0_0 .net *"_ivl_12", 0 0, L_0x2171cb0;  1 drivers
v0x2118380_0 .net *"_ivl_14", 0 0, L_0x2171d20;  1 drivers
v0x2118760_0 .net *"_ivl_16", 0 0, L_0x2171e30;  1 drivers
v0x2118b40_0 .net *"_ivl_18", 0 0, L_0x2171ef0;  1 drivers
v0x2118f20_0 .net *"_ivl_2", 0 0, L_0x2118a30;  1 drivers
v0x21191a0_0 .net *"_ivl_20", 0 0, L_0x2171fc0;  1 drivers
v0x216dbb0_0 .net *"_ivl_24", 0 0, L_0x21721b0;  1 drivers
v0x216dc90_0 .net *"_ivl_26", 0 0, L_0x2172220;  1 drivers
v0x216dd70_0 .net *"_ivl_28", 0 0, L_0x2172140;  1 drivers
v0x216de50_0 .net *"_ivl_30", 0 0, L_0x21723b0;  1 drivers
v0x216df30_0 .net *"_ivl_32", 0 0, L_0x21724b0;  1 drivers
v0x216e010_0 .net *"_ivl_36", 0 0, L_0x2172720;  1 drivers
L_0x7fdf76f67018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x216e0d0_0 .net *"_ivl_38", 0 0, L_0x7fdf76f67018;  1 drivers
v0x216e1b0_0 .net *"_ivl_4", 0 0, L_0x2118e10;  1 drivers
v0x216e290_0 .net *"_ivl_6", 0 0, L_0x2119090;  1 drivers
v0x216e370_0 .net *"_ivl_8", 0 0, L_0x21351c0;  1 drivers
v0x216e450_0 .net "a", 0 0, v0x216f640_0;  alias, 1 drivers
v0x216e510_0 .net "b", 0 0, v0x216f6e0_0;  alias, 1 drivers
v0x216e5d0_0 .net "c", 0 0, v0x216f780_0;  alias, 1 drivers
v0x216e690_0 .net "d", 0 0, v0x216f8c0_0;  alias, 1 drivers
v0x216e750_0 .net "out_pos", 0 0, L_0x2172830;  alias, 1 drivers
v0x216e810_0 .net "out_sop", 0 0, L_0x2149b50;  alias, 1 drivers
v0x216e8d0_0 .net "pos0", 0 0, L_0x2172030;  1 drivers
v0x216e990_0 .net "pos1", 0 0, L_0x2172570;  1 drivers
L_0x2172830 .functor MUXZ 1, L_0x7fdf76f67018, L_0x2172030, L_0x2172720, C4<>;
S_0x216eb10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21344e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x216f640_0 .var "a", 0 0;
v0x216f6e0_0 .var "b", 0 0;
v0x216f780_0 .var "c", 0 0;
v0x216f820_0 .net "clk", 0 0, v0x2170fe0_0;  1 drivers
v0x216f8c0_0 .var "d", 0 0;
v0x216f9b0_0 .var/2u "fail", 0 0;
v0x216fa50_0 .var/2u "fail1", 0 0;
v0x216faf0_0 .net "tb_match", 0 0, L_0x2172f80;  alias, 1 drivers
v0x216fb90_0 .var "wavedrom_enable", 0 0;
v0x216fc30_0 .var "wavedrom_title", 511 0;
E_0x2128d40/0 .event negedge, v0x216f820_0;
E_0x2128d40/1 .event posedge, v0x216f820_0;
E_0x2128d40 .event/or E_0x2128d40/0, E_0x2128d40/1;
S_0x216ee40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x216eb10;
 .timescale -12 -12;
v0x216f080_0 .var/2s "i", 31 0;
E_0x2128be0 .event posedge, v0x216f820_0;
S_0x216f180 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x216eb10;
 .timescale -12 -12;
v0x216f380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x216f460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x216eb10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x216fe10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21344e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x2170000_0 .net "a", 0 0, v0x216f640_0;  alias, 1 drivers
v0x2170110_0 .net "b", 0 0, v0x216f6e0_0;  alias, 1 drivers
v0x2170220_0 .net "c", 0 0, v0x216f780_0;  alias, 1 drivers
v0x2170310_0 .net "d", 0 0, v0x216f8c0_0;  alias, 1 drivers
v0x2170400_0 .var "out_pos", 0 0;
v0x21704f0_0 .var "out_sop", 0 0;
E_0x2150000 .event anyedge, v0x216e450_0, v0x216e510_0, v0x216e5d0_0, v0x216e690_0;
S_0x2170650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21344e0;
 .timescale -12 -12;
E_0x210d9f0 .event anyedge, v0x2171470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2171470_0;
    %nor/r;
    %assign/vec4 v0x2171470_0, 0;
    %wait E_0x210d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x216eb10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x216fa50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x216eb10;
T_4 ;
    %wait E_0x2128d40;
    %load/vec4 v0x216faf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x216f9b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x216eb10;
T_5 ;
    %wait E_0x2128be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %wait E_0x2128be0;
    %load/vec4 v0x216f9b0_0;
    %store/vec4 v0x216fa50_0, 0, 1;
    %fork t_1, S_0x216ee40;
    %jmp t_0;
    .scope S_0x216ee40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x216f080_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x216f080_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2128be0;
    %load/vec4 v0x216f080_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x216f080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x216f080_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x216eb10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2128d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x216f8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x216f6e0_0, 0;
    %assign/vec4 v0x216f640_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x216f9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x216fa50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x216fe10;
T_6 ;
    %wait E_0x2150000;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.9, 10;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/1 T_6.7, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.13, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.12, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.11, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.7;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.16, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.16;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.15, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.14, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/1 T_6.5, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.19, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.19;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.18, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.18;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.17, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.5;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.21, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.20, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/1 T_6.3, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.25, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.25;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.24, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.23, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.23;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.3;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.28, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.28;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.27, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.26, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.26;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21704f0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21704f0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x216fe10;
T_7 ;
    %wait E_0x2150000;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.6, 10;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.9, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.8, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/1 T_7.3, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.13, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.13;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.12, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.3;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x2170000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.16, 4;
    %load/vec4 v0x2170110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.15, 11;
    %load/vec4 v0x2170220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.14, 10;
    %load/vec4 v0x2170310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170400_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2170400_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x21344e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2170fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2171470_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x21344e0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2170fe0_0;
    %inv;
    %store/vec4 v0x2170fe0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x21344e0;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x216f820_0, v0x21716f0_0, v0x2170e00_0, v0x2170ea0_0, v0x2170f40_0, v0x2171080_0, v0x2171300_0, v0x2171260_0, v0x21711c0_0, v0x2171120_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x21344e0;
T_11 ;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x21344e0;
T_12 ;
    %wait E_0x2128d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21713d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
    %load/vec4 v0x2171620_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21713d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2171300_0;
    %load/vec4 v0x2171300_0;
    %load/vec4 v0x2171260_0;
    %xor;
    %load/vec4 v0x2171300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x21711c0_0;
    %load/vec4 v0x21711c0_0;
    %load/vec4 v0x2171120_0;
    %xor;
    %load/vec4 v0x21711c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x21713d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21713d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter4/response3/top_module.sv";
