Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jul 21 10:53:35 2018
| Host         : DESKTOP-KL6M9RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file deal_voice_timing_summary_routed.rpt -rpx deal_voice_timing_summary_routed.rpx
| Design       : deal_voice
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: de_coder/c1/c1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: de_coder/c1/c1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: de_coder/i1/i1/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.985        0.000                      0                 6992        0.131        0.000                      0                 6992        3.000        0.000                       0                  1497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}     40.000          25.000          
  clk_out2_DCM_PLL  {0.000 40.000}     80.000          12.500          
  clkfbout_DCM_PLL  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       16.985        0.000                      0                 6983        0.131        0.000                      0                 6983       18.750        0.000                       0                  1483  
  clk_out2_DCM_PLL       77.209        0.000                      0                    8        0.216        0.000                      0                    8       39.500        0.000                       0                    10  
  clkfbout_DCM_PLL                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DCM_PLL  clk_out1_DCM_PLL       36.626        0.000                      0                    1        0.203        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       16.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.985ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.844ns  (logic 5.976ns (26.160%)  route 16.868ns (73.840%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 37.760 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.944    20.084    firh/counterT/Naddr/s7__3
    SLICE_X125Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.208 r  firh/counterT/q[7]_i_1/O
                         net (fo=1, routed)           0.000    20.208    firh/dffre32/D[7]
    SLICE_X125Y129       FDRE                                         r  firh/dffre32/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.558    37.760    firh/dffre32/clk_out1
    SLICE_X125Y129       FDRE                                         r  firh/dffre32/q_reg[7]/C
                         clock pessimism             -0.418    37.342    
                         clock uncertainty           -0.180    37.162    
    SLICE_X125Y129       FDRE (Setup_fdre_C_D)        0.031    37.193    firh/dffre32/q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                         -20.208    
  -------------------------------------------------------------------
                         slack                                 16.985    

Slack (MET) :             17.002ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.875ns  (logic 5.976ns (26.125%)  route 16.899ns (73.875%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.975    20.115    firh/counterT/Naddr/s7__3
    SLICE_X124Y132       LUT6 (Prop_lut6_I2_O)        0.124    20.239 r  firh/counterT/q[10]_i_1/O
                         net (fo=1, routed)           0.000    20.239    firh/dffre32/D[10]
    SLICE_X124Y132       FDRE                                         r  firh/dffre32/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    firh/dffre32/clk_out1
    SLICE_X124Y132       FDRE                                         r  firh/dffre32/q_reg[10]/C
                         clock pessimism             -0.419    37.344    
                         clock uncertainty           -0.180    37.164    
    SLICE_X124Y132       FDRE (Setup_fdre_C_D)        0.077    37.241    firh/dffre32/q_reg[10]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -20.239    
  -------------------------------------------------------------------
                         slack                                 17.002    

Slack (MET) :             17.043ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.856ns  (logic 5.976ns (26.146%)  route 16.880ns (73.854%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 37.760 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.956    20.096    firh/counterT/Naddr/s7__3
    SLICE_X124Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.220 r  firh/counterT/q[5]_i_1__1/O
                         net (fo=1, routed)           0.000    20.220    firh/dffre32/D[5]
    SLICE_X124Y129       FDRE                                         r  firh/dffre32/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.558    37.760    firh/dffre32/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/dffre32/q_reg[5]/C
                         clock pessimism             -0.396    37.364    
                         clock uncertainty           -0.180    37.184    
    SLICE_X124Y129       FDRE (Setup_fdre_C_D)        0.079    37.263    firh/dffre32/q_reg[5]
  -------------------------------------------------------------------
                         required time                         37.263    
                         arrival time                         -20.220    
  -------------------------------------------------------------------
                         slack                                 17.043    

Slack (MET) :             17.045ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.781ns  (logic 5.976ns (26.233%)  route 16.805ns (73.767%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 37.760 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.881    20.021    firh/counterT/Naddr/s7__3
    SLICE_X126Y129       LUT6 (Prop_lut6_I2_O)        0.124    20.145 r  firh/counterT/q[6]_i_1/O
                         net (fo=1, routed)           0.000    20.145    firh/dffre32/D[6]
    SLICE_X126Y129       FDRE                                         r  firh/dffre32/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.558    37.760    firh/dffre32/clk_out1
    SLICE_X126Y129       FDRE                                         r  firh/dffre32/q_reg[6]/C
                         clock pessimism             -0.419    37.341    
                         clock uncertainty           -0.180    37.161    
    SLICE_X126Y129       FDRE (Setup_fdre_C_D)        0.029    37.190    firh/dffre32/q_reg[6]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                         -20.145    
  -------------------------------------------------------------------
                         slack                                 17.045    

Slack (MET) :             17.052ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.780ns  (logic 5.976ns (26.234%)  route 16.804ns (73.766%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.880    20.020    firh/counterT/Naddr/s7__3
    SLICE_X125Y132       LUT6 (Prop_lut6_I2_O)        0.124    20.144 r  firh/counterT/q[12]_i_1/O
                         net (fo=1, routed)           0.000    20.144    firh/dffre32/D[12]
    SLICE_X125Y132       FDRE                                         r  firh/dffre32/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    firh/dffre32/clk_out1
    SLICE_X125Y132       FDRE                                         r  firh/dffre32/q_reg[12]/C
                         clock pessimism             -0.419    37.344    
                         clock uncertainty           -0.180    37.164    
    SLICE_X125Y132       FDRE (Setup_fdre_C_D)        0.031    37.195    firh/dffre32/q_reg[12]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                         -20.144    
  -------------------------------------------------------------------
                         slack                                 17.052    

Slack (MET) :             17.054ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.776ns  (logic 5.976ns (26.238%)  route 16.800ns (73.762%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.876    20.016    firh/counterT/Naddr/s7__3
    SLICE_X125Y132       LUT6 (Prop_lut6_I2_O)        0.124    20.140 r  firh/counterT/q[11]_i_1/O
                         net (fo=1, routed)           0.000    20.140    firh/dffre32/D[11]
    SLICE_X125Y132       FDRE                                         r  firh/dffre32/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    firh/dffre32/clk_out1
    SLICE_X125Y132       FDRE                                         r  firh/dffre32/q_reg[11]/C
                         clock pessimism             -0.419    37.344    
                         clock uncertainty           -0.180    37.164    
    SLICE_X125Y132       FDRE (Setup_fdre_C_D)        0.029    37.193    firh/dffre32/q_reg[11]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                         -20.140    
  -------------------------------------------------------------------
                         slack                                 17.054    

Slack (MET) :             17.060ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.819ns  (logic 5.976ns (26.189%)  route 16.843ns (73.811%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 37.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.919    20.059    firh/counterT/Naddr/s7__3
    SLICE_X124Y131       LUT6 (Prop_lut6_I2_O)        0.124    20.183 r  firh/counterT/q[9]_i_1/O
                         net (fo=1, routed)           0.000    20.183    firh/dffre32/D[9]
    SLICE_X124Y131       FDRE                                         r  firh/dffre32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.559    37.761    firh/dffre32/clk_out1
    SLICE_X124Y131       FDRE                                         r  firh/dffre32/q_reg[9]/C
                         clock pessimism             -0.419    37.342    
                         clock uncertainty           -0.180    37.162    
    SLICE_X124Y131       FDRE (Setup_fdre_C_D)        0.081    37.243    firh/dffre32/q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 17.060    

Slack (MET) :             17.101ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.729ns  (logic 5.976ns (26.292%)  route 16.753ns (73.708%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 37.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.829    19.969    firh/counterT/Naddr/s7__3
    SLICE_X126Y133       LUT6 (Prop_lut6_I2_O)        0.124    20.093 r  firh/counterT/q[14]_i_1/O
                         net (fo=1, routed)           0.000    20.093    firh/dffre32/D[14]
    SLICE_X126Y133       FDRE                                         r  firh/dffre32/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.562    37.764    firh/dffre32/clk_out1
    SLICE_X126Y133       FDRE                                         r  firh/dffre32/q_reg[14]/C
                         clock pessimism             -0.419    37.345    
                         clock uncertainty           -0.180    37.165    
    SLICE_X126Y133       FDRE (Setup_fdre_C_D)        0.029    37.194    firh/dffre32/q_reg[14]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                         -20.093    
  -------------------------------------------------------------------
                         slack                                 17.101    

Slack (MET) :             17.127ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.752ns  (logic 5.976ns (26.266%)  route 16.776ns (73.734%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 37.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.851    19.992    firh/counterT/Naddr/s7__3
    SLICE_X124Y133       LUT6 (Prop_lut6_I2_O)        0.124    20.116 r  firh/counterT/q[13]_i_1/O
                         net (fo=1, routed)           0.000    20.116    firh/dffre32/D[13]
    SLICE_X124Y133       FDRE                                         r  firh/dffre32/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.562    37.764    firh/dffre32/clk_out1
    SLICE_X124Y133       FDRE                                         r  firh/dffre32/q_reg[13]/C
                         clock pessimism             -0.419    37.345    
                         clock uncertainty           -0.180    37.165    
    SLICE_X124Y133       FDRE (Setup_fdre_C_D)        0.077    37.242    firh/dffre32/q_reg[13]
  -------------------------------------------------------------------
                         required time                         37.242    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 17.127    

Slack (MET) :             17.156ns  (required time - arrival time)
  Source:                 firh/counterT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre32/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.671ns  (logic 5.976ns (26.360%)  route 16.695ns (73.640%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=11 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 37.760 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.636ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.677    -2.636    firh/counterT/clk_out1
    SLICE_X124Y129       FDRE                                         r  firh/counterT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y129       FDRE (Prop_fdre_C_Q)         0.478    -2.158 r  firh/counterT/q_reg[2]/Q
                         net (fo=147, routed)         1.463    -0.695    firh/counterT/qSel[1]
    SLICE_X126Y124       LUT6 (Prop_lut6_I2_O)        0.295    -0.400 r  firh/counterT/q[4]_i_23/O
                         net (fo=1, routed)           0.000    -0.400    firh/counterT/q[4]_i_23_n_0
    SLICE_X126Y124       MUXF7 (Prop_muxf7_I1_O)      0.217    -0.183 r  firh/counterT/q_reg[4]_i_13/O
                         net (fo=1, routed)           0.661     0.478    firh/counterT/q_reg[4]_i_13_n_0
    SLICE_X127Y124       LUT6 (Prop_lut6_I1_O)        0.299     0.777 r  firh/counterT/q[4]_i_10/O
                         net (fo=9, routed)           1.378     2.156    firh/counterT/q[4]_i_10_n_0
    SLICE_X131Y133       LUT2 (Prop_lut2_I0_O)        0.152     2.308 r  firh/counterT/q[4]_i_8/O
                         net (fo=19, routed)          1.341     3.648    firh/counterT/q[4]_i_8_n_0
    SLICE_X135Y128       LUT4 (Prop_lut4_I2_O)        0.354     4.002 r  firh/counterT/q[31]_i_68/O
                         net (fo=18, routed)          0.716     4.719    firh/counterT/q[31]_i_68_n_0
    SLICE_X136Y129       LUT6 (Prop_lut6_I4_O)        0.326     5.045 r  firh/counterT/q[9]_i_20/O
                         net (fo=3, routed)           0.834     5.878    firh/counterT/q[9]_i_20_n_0
    SLICE_X135Y129       LUT5 (Prop_lut5_I2_O)        0.152     6.030 r  firh/counterT/q[7]_i_8/O
                         net (fo=4, routed)           0.838     6.868    firh/counterT/booth_multiplier0/subSum0/Naddr1/s06_out
    SLICE_X130Y129       LUT6 (Prop_lut6_I3_O)        0.326     7.194 r  firh/counterT/q[9]_i_10/O
                         net (fo=4, routed)           0.828     8.022    firh/counterT/booth_multiplier0/subSum0/Naddr4/s43__3
    SLICE_X129Y130       LUT6 (Prop_lut6_I2_O)        0.124     8.146 r  firh/counterT/q[12]_i_15/O
                         net (fo=3, routed)           0.944     9.090    firh/counterT/booth_multiplier0/subSum0/Naddr4/s37__3
    SLICE_X132Y130       LUT6 (Prop_lut6_I4_O)        0.124     9.214 r  firh/counterT/q[12]_i_6/O
                         net (fo=3, routed)           0.987    10.201    firh/counterT/booth_multiplier0/subSum0/P0123[12]
    SLICE_X127Y130       LUT5 (Prop_lut5_I4_O)        0.152    10.353 r  firh/counterT/q[14]_i_9/O
                         net (fo=4, routed)           0.845    11.198    firh/counterT/booth_multiplier0/subSum0/Naddr6/s55__3
    SLICE_X127Y133       LUT5 (Prop_lut5_I2_O)        0.352    11.550 r  firh/counterT/q[16]_i_9/O
                         net (fo=4, routed)           0.459    12.009    firh/counterT/booth_multiplier0/subSum0/Naddr6/s49__3
    SLICE_X128Y134       LUT5 (Prop_lut5_I2_O)        0.318    12.327 r  firh/counterT/q[18]_i_9/O
                         net (fo=4, routed)           0.820    13.148    firh/counterT/booth_multiplier0/subSum0/Naddr6/s43__3
    SLICE_X128Y135       LUT5 (Prop_lut5_I2_O)        0.350    13.498 r  firh/counterT/q[20]_i_9/O
                         net (fo=4, routed)           0.612    14.109    firh/counterT/booth_multiplier0/subSum0/Naddr6/s37__3
    SLICE_X130Y135       LUT5 (Prop_lut5_I2_O)        0.354    14.463 r  firh/counterT/q[22]_i_9/O
                         net (fo=4, routed)           0.665    15.129    firh/counterT/booth_multiplier0/subSum0/Naddr6/s31__3
    SLICE_X130Y136       LUT5 (Prop_lut5_I2_O)        0.352    15.481 r  firh/counterT/q[27]_i_8/O
                         net (fo=5, routed)           0.457    15.938    firh/counterT/booth_multiplier0/subSum0/Naddr6/s25__3
    SLICE_X132Y137       LUT5 (Prop_lut5_I3_O)        0.318    16.256 r  firh/counterT/q[25]_i_3/O
                         net (fo=2, routed)           0.952    17.208    firh/counterT/MultiResult[25]
    SLICE_X126Y136       LUT5 (Prop_lut5_I0_O)        0.328    17.536 r  firh/counterT/q[27]_i_4/O
                         net (fo=3, routed)           0.822    18.359    firh/counterT/Naddr/s19__3
    SLICE_X125Y137       LUT5 (Prop_lut5_I2_O)        0.154    18.513 r  firh/counterT/q[31]_i_6/O
                         net (fo=3, routed)           0.301    18.813    firh/counterT/Naddr/s13__3
    SLICE_X127Y137       LUT5 (Prop_lut5_I2_O)        0.327    19.140 r  firh/counterT/q[31]_i_2/O
                         net (fo=32, routed)          0.771    19.911    firh/counterT/Naddr/s7__3
    SLICE_X125Y130       LUT6 (Prop_lut6_I2_O)        0.124    20.035 r  firh/counterT/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.035    firh/dffre32/D[2]
    SLICE_X125Y130       FDRE                                         r  firh/dffre32/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.558    37.760    firh/dffre32/clk_out1
    SLICE_X125Y130       FDRE                                         r  firh/dffre32/q_reg[2]/C
                         clock pessimism             -0.419    37.341    
                         clock uncertainty           -0.180    37.161    
    SLICE_X125Y130       FDRE (Setup_fdre_C_D)        0.029    37.190    firh/dffre32/q_reg[2]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                         -20.035    
  -------------------------------------------------------------------
                         slack                                 17.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 D1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.558    -0.677    D1/clk_out1
    SLICE_X86Y130        FDRE                                         r  D1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  D1/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.471    D2/q_reg[0]_0
    SLICE_X86Y130        FDRE                                         r  D2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.826    -0.454    D2/clk_out1
    SLICE_X86Y130        FDRE                                         r  D2/q_reg[0]/C
                         clock pessimism             -0.223    -0.677    
    SLICE_X86Y130        FDRE (Hold_fdre_C_D)         0.075    -0.602    D2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 firh/dffre13/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre14/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.581    -0.654    firh/dffre13/clk_out1
    SLICE_X130Y125       FDRE                                         r  firh/dffre13/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  firh/dffre13/q_reg[5]/Q
                         net (fo=2, routed)           0.059    -0.467    firh/dffre14/x13[5]
    SLICE_X131Y125       FDRE                                         r  firh/dffre14/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    firh/dffre14/clk_out1
    SLICE_X131Y125       FDRE                                         r  firh/dffre14/q_reg[5]/C
                         clock pessimism             -0.210    -0.641    
    SLICE_X131Y125       FDRE (Hold_fdre_C_D)         0.017    -0.624    firh/dffre14/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firh/dffre7/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre8/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.583    -0.652    firh/dffre7/clk_out1
    SLICE_X118Y121       FDRE                                         r  firh/dffre7/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  firh/dffre7/q_reg[15]/Q
                         net (fo=2, routed)           0.062    -0.463    firh/dffre8/x7[15]
    SLICE_X119Y121       FDRE                                         r  firh/dffre8/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.852    -0.428    firh/dffre8/clk_out1
    SLICE_X119Y121       FDRE                                         r  firh/dffre8/q_reg[15]/C
                         clock pessimism             -0.211    -0.639    
    SLICE_X119Y121       FDRE (Hold_fdre_C_D)         0.018    -0.621    firh/dffre8/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firh/dffre2/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre3/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.581    -0.654    firh/dffre2/clk_out1
    SLICE_X119Y123       FDRE                                         r  firh/dffre2/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  firh/dffre2/q_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.391    firh/dffre3/x2[10]
    SLICE_X121Y123       FDRE                                         r  firh/dffre3/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    firh/dffre3/clk_out1
    SLICE_X121Y123       FDRE                                         r  firh/dffre3/q_reg[10]/C
                         clock pessimism             -0.189    -0.620    
    SLICE_X121Y123       FDRE (Hold_fdre_C_D)         0.070    -0.550    firh/dffre3/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 firh/dffre8/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre9/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.387%)  route 0.133ns (48.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.587    -0.648    firh/dffre8/clk_out1
    SLICE_X127Y118       FDRE                                         r  firh/dffre8/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  firh/dffre8/q_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.374    firh/dffre9/x8[11]
    SLICE_X130Y118       FDRE                                         r  firh/dffre9/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.856    -0.424    firh/dffre9/clk_out1
    SLICE_X130Y118       FDRE                                         r  firh/dffre9/q_reg[11]/C
                         clock pessimism             -0.189    -0.613    
    SLICE_X130Y118       FDRE (Hold_fdre_C_D)         0.078    -0.535    firh/dffre9/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.427ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.584    -0.651    firh/dffre9/clk_out1
    SLICE_X127Y121       FDRE                                         r  firh/dffre9/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y121       FDRE (Prop_fdre_C_Q)         0.128    -0.523 r  firh/dffre9/q_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.458    firh/dffre10/x9[10]
    SLICE_X126Y121       FDRE                                         r  firh/dffre10/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.853    -0.427    firh/dffre10/clk_out1
    SLICE_X126Y121       FDRE                                         r  firh/dffre10/q_reg[10]/C
                         clock pessimism             -0.211    -0.638    
    SLICE_X126Y121       FDRE (Hold_fdre_C_D)         0.017    -0.621    firh/dffre10/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.581    -0.654    firh/dffre9/clk_out1
    SLICE_X123Y126       FDRE                                         r  firh/dffre9/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  firh/dffre9/q_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.461    firh/dffre10/x9[2]
    SLICE_X122Y126       FDRE                                         r  firh/dffre10/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    firh/dffre10/clk_out1
    SLICE_X122Y126       FDRE                                         r  firh/dffre10/q_reg[2]/C
                         clock pessimism             -0.210    -0.641    
    SLICE_X122Y126       FDRE (Hold_fdre_C_D)         0.017    -0.624    firh/dffre10/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre32/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre33/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.590    -0.645    firh/dffre32/clk_out1
    SLICE_X125Y134       FDRE                                         r  firh/dffre32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  firh/dffre32/q_reg[15]/Q
                         net (fo=5, routed)           0.110    -0.394    firh/dffre32/Q[15]
    SLICE_X124Y134       LUT3 (Prop_lut3_I2_O)        0.045    -0.349 r  firh/dffre32/q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.349    firh/dffre33/tempy[0]
    SLICE_X124Y134       FDRE                                         r  firh/dffre33/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.859    -0.421    firh/dffre33/clk_out1
    SLICE_X124Y134       FDRE                                         r  firh/dffre33/q_reg[0]/C
                         clock pessimism             -0.211    -0.632    
    SLICE_X124Y134       FDRE (Hold_fdre_C_D)         0.120    -0.512    firh/dffre33/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 changevoice/Fir/dffre32/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre33/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.589    -0.646    changevoice/Fir/dffre32/clk_out1
    SLICE_X105Y144       FDRE                                         r  changevoice/Fir/dffre32/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y144       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  changevoice/Fir/dffre32/q_reg[27]/Q
                         net (fo=4, routed)           0.110    -0.395    changevoice/Fir/dffre32/Q[19]
    SLICE_X104Y144       LUT3 (Prop_lut3_I2_O)        0.045    -0.350 r  changevoice/Fir/dffre32/q[12]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.350    changevoice/Fir/dffre33/tempy[12]
    SLICE_X104Y144       FDRE                                         r  changevoice/Fir/dffre33/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.860    -0.420    changevoice/Fir/dffre33/clk_out1
    SLICE_X104Y144       FDRE                                         r  changevoice/Fir/dffre33/q_reg[12]/C
                         clock pessimism             -0.213    -0.633    
    SLICE_X104Y144       FDRE (Hold_fdre_C_D)         0.120    -0.513    changevoice/Fir/dffre33/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firh/dffre2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre3/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.586    -0.649    firh/dffre2/clk_out1
    SLICE_X123Y118       FDRE                                         r  firh/dffre2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  firh/dffre2/q_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.379    firh/dffre3/x2[11]
    SLICE_X125Y118       FDRE                                         r  firh/dffre3/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.856    -0.424    firh/dffre3/clk_out1
    SLICE_X125Y118       FDRE                                         r  firh/dffre3/q_reg[11]/C
                         clock pessimism             -0.189    -0.613    
    SLICE_X125Y118       FDRE (Hold_fdre_C_D)         0.070    -0.543    firh/dffre3/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   DCM/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X86Y130   D1/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X86Y130   D2/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y139  changevoice/inputaddr/Firaddr/data2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y139  changevoice/inputaddr/Firaddr/data2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y139  changevoice/inputaddr/Firaddr/data2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y139  changevoice/inputaddr/Firaddr/data2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y140  changevoice/inputaddr/Firaddr/data2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X105Y140  changevoice/inputaddr/Firaddr/data2_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X116Y142  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y126  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y126  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y126  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y136  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       77.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.209ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.580ns (22.166%)  route 2.037ns (77.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 77.718 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.636    -2.677    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.456    -2.221 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           2.037    -0.184    de_coder/v1/q_8/q1[6]
    SLICE_X85Y130        LUT2 (Prop_lut2_I1_O)        0.124    -0.060 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.060    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.516    77.718    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.395    77.323    
                         clock uncertainty           -0.203    77.120    
    SLICE_X85Y130        FDRE (Setup_fdre_C_D)        0.029    77.149    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         77.149    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                 77.209    

Slack (MET) :             77.229ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.606ns (22.931%)  route 2.037ns (77.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 77.718 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.677ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.636    -2.677    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.456    -2.221 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           2.037    -0.184    de_coder/v1/q_8/q1[6]
    SLICE_X85Y130        LUT3 (Prop_lut3_I1_O)        0.150    -0.034 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.034    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.516    77.718    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.395    77.323    
                         clock uncertainty           -0.203    77.120    
    SLICE_X85Y130        FDRE (Setup_fdre_C_D)        0.075    77.195    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         77.195    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                 77.229    

Slack (MET) :             77.791ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.580ns (28.500%)  route 1.455ns (71.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456    -2.220 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           1.455    -0.765    de_coder/v1/q_8/Q[0]
    SLICE_X85Y131        LUT2 (Prop_lut2_I1_O)        0.124    -0.641 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.641    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X85Y131        FDRE (Setup_fdre_C_D)        0.029    77.150    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         77.150    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                 77.791    

Slack (MET) :             77.843ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.574ns (28.289%)  route 1.455ns (71.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456    -2.220 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           1.455    -0.765    de_coder/v1/q_8/Q[0]
    SLICE_X85Y131        LUT3 (Prop_lut3_I1_O)        0.118    -0.647 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.647    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X85Y131        FDRE (Setup_fdre_C_D)        0.075    77.196    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         77.196    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                 77.843    

Slack (MET) :             78.198ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.718ns (44.057%)  route 0.912ns (55.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.419    -2.257 r  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           0.912    -1.345    de_coder/v1/q_8/q1[2]
    SLICE_X85Y131        LUT6 (Prop_lut6_I3_O)        0.299    -1.046 r  de_coder/v1/q_8/q[5]_i_1__12/O
                         net (fo=1, routed)           0.000    -1.046    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X85Y131        FDRE (Setup_fdre_C_D)        0.031    77.152    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         77.152    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                 78.198    

Slack (MET) :             78.394ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.743ns (50.292%)  route 0.734ns (49.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.419    -2.257 r  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           0.734    -1.523    de_coder/v1/q_8/q1[4]
    SLICE_X85Y131        LUT5 (Prop_lut5_I4_O)        0.324    -1.199 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -1.199    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X85Y131        FDRE (Setup_fdre_C_D)        0.075    77.196    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         77.196    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                 78.394    

Slack (MET) :             78.570ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.100%)  route 0.678ns (53.900%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.456    -2.220 r  de_coder/v1/q_8/q_reg[3]/Q
                         net (fo=8, routed)           0.678    -1.542    de_coder/v1/q_8/q1[3]
    SLICE_X85Y131        LUT4 (Prop_lut4_I3_O)        0.124    -1.418 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -1.418    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X85Y131        FDRE (Setup_fdre_C_D)        0.031    77.152    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         77.152    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                 78.570    

Slack (MET) :             78.724ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.644%)  route 0.522ns (47.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.281ns = ( 77.719 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.456    -2.220 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.522    -1.698    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X86Y131        LUT1 (Prop_lut1_I0_O)        0.124    -1.574 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -1.574    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.517    77.719    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.395    77.324    
                         clock uncertainty           -0.203    77.121    
    SLICE_X86Y131        FDRE (Setup_fdre_C_D)        0.029    77.150    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         77.150    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                 78.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.770%)  route 0.136ns (42.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.399    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X85Y131        LUT6 (Prop_lut6_I2_O)        0.045    -0.354 r  de_coder/v1/q_8/q[5]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.354    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.209    -0.662    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.092    -0.570    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.353    de_coder/v1/q_8/Q[0]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.043    -0.310 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.310    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.223    -0.676    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.107    -0.569    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.182    -0.353    de_coder/v1/q_8/Q[0]
    SLICE_X85Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.308 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.308    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.223    -0.676    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.092    -0.584    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.350    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X86Y131        LUT1 (Prop_lut1_I0_O)        0.045    -0.305 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.305    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.223    -0.676    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.091    -0.585    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.187ns (45.725%)  route 0.222ns (54.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.222    -0.313    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X85Y131        LUT3 (Prop_lut3_I0_O)        0.046    -0.267 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.267    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.209    -0.662    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.107    -0.555    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.592%)  route 0.222ns (54.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.222    -0.313    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X85Y131        LUT2 (Prop_lut2_I0_O)        0.045    -0.268 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.268    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.827    -0.453    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.209    -0.662    
    SLICE_X85Y131        FDRE (Hold_fdre_C_D)         0.091    -0.571    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.558    -0.677    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.128    -0.549 r  de_coder/v1/q_8/q_reg[7]/Q
                         net (fo=29, routed)          0.298    -0.251    de_coder/v1/q_8/Q[1]
    SLICE_X85Y130        LUT3 (Prop_lut3_I2_O)        0.098    -0.153 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.153    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.826    -0.454    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.223    -0.677    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.107    -0.570    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.231ns (35.816%)  route 0.414ns (64.184%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.559    -0.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X86Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.139    -0.396    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X85Y131        LUT6 (Prop_lut6_I3_O)        0.045    -0.351 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.275    -0.076    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.045    -0.031 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.031    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.826    -0.454    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.209    -0.663    
    SLICE_X85Y130        FDRE (Hold_fdre_C_D)         0.091    -0.572    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   DCM/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X86Y131   de_coder/v1/q_8/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y131   de_coder/v1/q_8/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y131   de_coder/v1/q_8/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y131   de_coder/v1/q_8/q_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y131   de_coder/v1/q_8/q_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y131   de_coder/v1/q_8/q_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y130   de_coder/v1/q_8/q_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X85Y130   de_coder/v1/q_8/q_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X86Y131   de_coder/v1/q_8/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y130   de_coder/v1/q_8/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y130   de_coder/v1/q_8/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y130   de_coder/v1/q_8/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y130   de_coder/v1/q_8/q_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X86Y131   de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X86Y131   de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X85Y131   de_coder/v1/q_8/q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   DCM/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       36.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.626ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.718ns (25.025%)  route 2.151ns (74.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 37.718 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           1.637    -2.676    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y131        FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y131        FDRE (Prop_fdre_C_Q)         0.419    -2.257 f  de_coder/v1/q_8/q_reg[2]/Q
                         net (fo=9, routed)           2.151    -0.106    de_coder/v1/q_8/q1[2]
    SLICE_X86Y130        LUT6 (Prop_lut6_I1_O)        0.299     0.193 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.193    D1/NewFrame
    SLICE_X86Y130        FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.516    37.718    D1/clk_out1
    SLICE_X86Y130        FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism             -0.604    37.114    
                         clock uncertainty           -0.323    36.790    
    SLICE_X86Y130        FDRE (Setup_fdre_C_D)        0.029    36.819    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         36.819    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 36.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.843%)  route 0.751ns (80.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=9, routed)           0.558    -0.677    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X85Y130        FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           0.751     0.215    de_coder/v1/q_8/q1[6]
    SLICE_X86Y130        LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.260    D1/NewFrame
    SLICE_X86Y130        FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.826    -0.454    D1/clk_out1
    SLICE_X86Y130        FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism              0.097    -0.357    
                         clock uncertainty            0.323    -0.034    
    SLICE_X86Y130        FDRE (Hold_fdre_C_D)         0.091     0.057    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.203    





