
---------- Begin Simulation Statistics ----------
final_tick                                   90452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 554813                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724788                       # Number of bytes of host memory used
host_op_rate                                   653789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                             1196352386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       41856                       # Number of instructions simulated
sim_ops                                         49416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000090                       # Number of seconds simulated
sim_ticks                                    90452500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                              8298                       # Number of branches fetched
system.cpu.committedInsts                       41856                       # Number of instructions committed
system.cpu.committedOps                         49416                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data         8393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55451.807229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55451.807229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54524.691358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54524.691358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data         8310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009889                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009651                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        54300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        54300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.307692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       543000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.256410                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          132                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         7564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56174.242424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56174.242424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55174.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55174.242424                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3641500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3641500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           66                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data        15957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55771.812081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55771.812081                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54816.326531                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54816.326531                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data        15808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15808                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data      8310000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8310000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009338                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data          149                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            149                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data        15996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51614.906832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51614.906832                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54783.439490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54783.439490                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data        15835                       # number of overall hits
system.cpu.dcache.overall_hits::total           15835                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data      8310000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8310000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010065                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data          161                       # number of overall misses
system.cpu.dcache.overall_misses::total           161                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8601000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8601000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data          157                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          157                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            102.886076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses            32678                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   119.298505                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.116502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.116502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.154297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs               158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses             32678                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           119.298505                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            142000                       # Cycle when the warmup percentage was hit.
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst        47689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        47689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54021.276596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54021.276596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53021.276596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53021.276596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst        47360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47360                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17773000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17773000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006899                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst        47689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        47689                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54021.276596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54021.276596                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53021.276596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53021.276596                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst        47360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47360                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     17773000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17773000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006899                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006899                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst        47689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        47689                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54021.276596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54021.276596                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53021.276596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53021.276596                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst        47360                       # number of overall hits
system.cpu.icache.overall_hits::total           47360                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     17773000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17773000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006899                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006899                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17444000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17444000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                     64                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            144.951368                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses            95707                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   173.044555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.337978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.337978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               329                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses             95707                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           173.044555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               47689                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.icache.writebacks::total                64                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           180905                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               180904.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               173301                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               25292                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         5740                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                        1908                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 42943                       # Number of integer alu accesses
system.cpu.num_int_insts                        42943                       # number of integer instructions
system.cpu.num_int_register_reads               70434                       # number of times the integer registers were read
system.cpu.num_int_register_writes              30155                       # number of times the integer registers were written
system.cpu.num_load_insts                        8654                       # Number of load instructions
system.cpu.num_mem_refs                         16547                       # number of memory refs
system.cpu.num_store_insts                       7893                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  20                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  4                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     32941     66.15%     66.15% # Class of executed instruction
system.cpu.op_class::IntMult                      309      0.62%     66.77% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.77% # Class of executed instruction
system.cpu.op_class::MemRead                     8654     17.38%     84.15% # Class of executed instruction
system.cpu.op_class::MemWrite                    7893     15.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      49797                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON        90452500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     164888.69                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                23193.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      6351.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       335.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    344.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        24.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      15.64                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst    232785163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        232785163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst         232785163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         111793483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             344578646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        232785163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        111793483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            344578646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples          103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.631068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.813578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.769601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           29     28.16%     28.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     31.07%     59.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     16.50%     75.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      2.91%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      3.88%     82.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.88%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      5.83%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.94%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      5.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          103                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  30336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                   31168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                 3904                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        21056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          21056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31168                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22048.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23668.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        20288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 224294519.222796499729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 111085929.078798264265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7253916                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3739666                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks           61                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  10726451.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks         2176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 24056825.405599623919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks    654313544                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState                1029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 487                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    74.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000096513932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    151.334068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.697006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                       487                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   487                       # Read request sizes (log2)
system.mem_ctrls.readReqs                         487                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.64                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                      368                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                    1778448                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                      90359000                       # Total gap between requests
system.mem_ctrls.totMemAccLat                10993582                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                      3010474                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                       61                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   61                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                         61                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                48.28                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                      28                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         31299199.008000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy             621601.344000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            610.777981                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     30908216                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      56684284                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         13841446.920000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy             275614.416000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy            1985558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7090694.688000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           55246395.288000                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy           132280.512000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         27537668.928000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy             558387.648000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            593.058701                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     38070980                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      49521520                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy         17004551.760000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy             260013.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy            1151623.872000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7090694.688000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           53643642.192000                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy           40701.696000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        25152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        10112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED     90452500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              814000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1711084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             823386                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               487                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.034908                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.183735                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     470     96.51%     96.51% # Request fanout histogram
system.membus.snoop_fanout::1                      17      3.49%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 487                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                421                       # Transaction distribution
system.membus.trans_dist::WritebackClean           64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                66                       # Transaction distribution
system.membus.trans_dist::ReadExResp               66                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            92                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
