#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Sep 24 16:41:24 2020
# Process ID: 21825
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/top.vds
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21859 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1529.469 ; gain = 95.000 ; free physical = 5549 ; free virtual = 29296
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'gbe_udp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter DIS_CPU_TX bound to: 0 - type: integer 
	Parameter DIS_CPU_RX bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_OPB_AWIDTH bound to: 65535 - type: integer 
	Parameter C_OPB_DWIDTH bound to: 65535 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
	Parameter LOCAL_MAC bound to: 48'b000100100011010001010110011110001001101010111100 
	Parameter LOCAL_IP bound to: -1062721270 - type: integer 
	Parameter LOCAL_PORT bound to: 16'b0001000011100001 
	Parameter LOCAL_GATEWAY bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter CPU_PROMISCUOUS bound to: 1 - type: integer 
	Parameter PHY_CONFIG bound to: 0 - type: integer 
	Parameter CPU_TX_ENABLE bound to: 1'b1 
	Parameter CPU_RX_ENABLE bound to: 1'b1 
	Parameter CORE_TYPE bound to: 8'b00000001 
	Parameter CORE_REVISION bound to: 8'b00000010 
	Parameter TX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_BUF_MAX bound to: 16'b0000100000000000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000000001 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter ARP_SIZE bound to: 256 - type: integer 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_BUFFER_SIZE bound to: 8'b00000001 
	Parameter REG_WORD_LENGTH bound to: 8'b00000010 
	Parameter REG_LOCAL_MAC_1 bound to: 8'b00000011 
	Parameter REG_LOCAL_MAC_0 bound to: 8'b00000100 
	Parameter REG_LOCAL_IP bound to: 8'b00000101 
	Parameter REG_LOCAL_GATEWAY bound to: 8'b00000110 
	Parameter REG_LOCAL_NETMASK bound to: 8'b00000111 
	Parameter REG_LOCAL_MULTICAST_IP bound to: 8'b00001000 
	Parameter REG_LOCAL_MULTICAST_MASK bound to: 8'b00001001 
	Parameter REG_BUFFER_OCC bound to: 8'b00001010 
	Parameter REG_LOCAL_ENABLE bound to: 8'b00001011 
	Parameter REG_LOCAL_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-6104] Input port 'phy_status' has an internal driver [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:151]
INFO: [Synth 8-6155] done synthesizing module 'gbe_cpu_attach_wb' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_cpu_attach_wb.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'cpu_tx_size' does not match port width (12) of module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:211]
WARNING: [Synth 8-689] width (1) of port connection 'phy_control' does not match port width (32) of module 'gbe_cpu_attach_wb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:216]
INFO: [Synth 8-638] synthesizing module 'gbe_cpu_buffer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'gbe_arp_cache' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_arp_cache_stub.vhdl:21]
INFO: [Synth 8-6157] synthesizing module 'gbe_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
	Parameter REG_APP_IF bound to: 1 - type: integer 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter HDR_SIZE bound to: 42 - type: integer 
	Parameter TX_IDLE bound to: 3'b000 
	Parameter TX_APP_HDR0 bound to: 3'b001 
	Parameter TX_APP_HDR1 bound to: 3'b010 
	Parameter TX_APP_HDR2 bound to: 3'b011 
	Parameter TX_APP_DATA bound to: 3'b100 
	Parameter TX_CPU_WAIT bound to: 3'b101 
	Parameter TX_CPU_DATA bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'gbe_tx_packet_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_tx_packet_fifo_stub.vhdl:23]
WARNING: [Synth 8-350] instance 'tx_packet_fifo_inst' of module 'gbe_tx_packet_fifo' requires 12 connections, but only 10 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:59]
INFO: [Synth 8-638] synthesizing module 'gbe_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_ctrl_fifo_stub.vhdl:23]
WARNING: [Synth 8-350] instance 'tx_packet_ctrl_fifo_inst' of module 'gbe_ctrl_fifo' requires 12 connections, but only 10 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:301]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:425]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:468]
WARNING: [Synth 8-6014] Unused sequential element gen_app_if_reg.app_eof_reg_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gbe_tx' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'gbe_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
	Parameter DIS_CPU bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR0 bound to: 3'b001 
	Parameter RX_HDR1 bound to: 3'b010 
	Parameter RX_HDR2 bound to: 3'b011 
	Parameter RX_DATA bound to: 3'b100 
	Parameter MAC_HDR_SIZE bound to: 14 - type: integer 
	Parameter IP_HDR_SIZE bound to: 20 - type: integer 
	Parameter UDP_HDR_SIZE bound to: 8 - type: integer 
	Parameter APP_RUNNING bound to: 1'b0 
	Parameter APP_BLOCKED bound to: 1'b1 
	Parameter CPU_IDLE bound to: 2'b00 
	Parameter CPU_DATA bound to: 2'b01 
	Parameter CPU_VALIDATE bound to: 2'b10 
	Parameter CPU_HANDSHAKE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'gbe_rx_packet_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_rx_packet_fifo_stub.vhdl:21]
WARNING: [Synth 8-350] instance 'rx_packet_fifo_inst' of module 'gbe_rx_packet_fifo' requires 10 connections, but only 9 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:50]
INFO: [Synth 8-638] synthesizing module 'gbe_rx_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gbe_rx_ctrl_fifo_stub.vhdl:21]
WARNING: [Synth 8-350] instance 'rx_ctrl_fifo_inst' of module 'gbe_rx_ctrl_fifo' requires 10 connections, but only 9 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:130]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:376]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:438]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_ok_reg' into 'hdr1_cpu_ok_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_ok_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:429]
INFO: [Synth 8-4471] merging register 'hdr2_cpu_okR_reg' into 'hdr1_cpu_okR_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
WARNING: [Synth 8-6014] Unused sequential element hdr2_cpu_okR_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:252]
INFO: [Synth 8-6155] done synthesizing module 'gbe_rx' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_rx.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gbe_udp' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gbe_udp.v:2]
WARNING: [Synth 8-350] instance 'onegbe_test_one_gbe' of module 'gbe_udp' requires 44 connections, but only 43 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter TX_IFG bound to: 4'b0000 
	Parameter TX_READY bound to: 4'b0001 
	Parameter TX_ONE_CYCLE_DELAY bound to: 4'b0010 
	Parameter TX_PREAMBLE bound to: 4'b0011 
	Parameter TX_DATA bound to: 4'b0100 
	Parameter TX_PAD bound to: 4'b0101 
	Parameter TX_CRC bound to: 4'b0110 
	Parameter TX_CORRUPT_FRAME bound to: 4'b0111 
	Parameter TX_WAIT_FOR_END bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'CRC_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_gen' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_gen.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:166]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_tx' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_tx.v:9]
INFO: [Synth 8-6157] synthesizing module 'gig_eth_mac_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
	Parameter MAX_FRAME_SIZE_STANDARD bound to: 1522 - type: integer 
	Parameter MAX_FRAME_SIZE_JUMBO bound to: 9022 - type: integer 
	Parameter RX_READY bound to: 3'b000 
	Parameter RX_FRAME bound to: 3'b001 
	Parameter RX_CHECK_CRC bound to: 3'b010 
	Parameter RX_GOOD bound to: 3'b011 
	Parameter RX_BAD bound to: 3'b100 
	Parameter RX_ABORT bound to: 3'b101 
	Parameter RX_WAIT_FOR_END bound to: 3'b110 
INFO: [Synth 8-6157] synthesizing module 'CRC_chk' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CRC_chk' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/CRC_chk.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:154]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac_rx' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac_rx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gig_eth_mac' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe/gig_eth_mac.v:16]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_stub.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'axi_slave_wishbone_classic_master' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:108]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net S_AXI_BUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:83]
WARNING: [Synth 8-3848] Net S_AXI_RUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_wishbone_classic_master' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/rfsoc/axi_slave_wishbone_classic_master.vhd:108]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'onegbe_test_bitfield_snapshot_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-350] instance 'onegbe_test_bitfield_snapshot_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:418]
WARNING: [Synth 8-350] instance 'onegbe_test_dest_ip' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-350] instance 'onegbe_test_dest_port' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_enable' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_payload_len' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-350] instance 'onegbe_test_pkt_sim_period' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-350] instance 'onegbe_test_rst' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:86]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '17' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_bitfield_snapshot_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_bitfield_snapshot_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_bitfield_snapshot_ss_bram_muxdemux' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_bitfield_snapshot_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 13 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 13 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 13 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 13 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_bitfield_snapshot_ss_bram_dp_ram' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_bitfield_snapshot_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_bitfield_snapshot_ss_bram' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_bitfield_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[bitfield_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:92]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[bitfield_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:93]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:96]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:97]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/axi4lite_ic_wrapper.vhdl:86]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_araddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:545]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_awaddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:548]
INFO: [Synth 8-638] synthesizing module 'onegbe_test' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:3026]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_default_clock_driver' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2970]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2808]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_bitfield_snapshot' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1773]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_b81a86c43b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_b81a86c43b' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:116]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d27b65a723' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d27b65a723' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:144]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_a8fbaf0484' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_a8fbaf0484' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_buscreate' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:14]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:75]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:624]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xldelay' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_5c26d88839' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_5c26d88839' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:707]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d4ac5a6b6a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d4ac5a6b6a' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_edge_detect_x0' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:75]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_423ab06436' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:560]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_423ab06436' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:560]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d2b8ff52eb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d2b8ff52eb' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:517]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:624]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 15 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized1' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xldelay__parameterized0' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:597]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_740d6f1b3b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:454]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_740d6f1b3b' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:454]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_802dae460e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_802dae460e' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_249042cac6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_249042cac6' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:750]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_08a46432c8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_08a46432c8' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:251]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_ec6b1d2996' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_ec6b1d2996' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:797]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_277fe2134d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:903]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_277fe2134d' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:903]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 16 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'onegbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2047]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 14 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 14 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized0' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 15 - type: integer 
	Parameter x_width bound to: 16 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized1' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_add_gen' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:140]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:764]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:393]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_9619a017ac' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1084]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_9619a017ac' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a453b49b67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1113]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a453b49b67' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1113]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3b2cb4f032' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3b2cb4f032' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister__parameterized0' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_07241953c9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1192]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_07241953c9' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_7fca5c95a5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1217]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_7fca5c95a5' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1217]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_db996fafc6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1236]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_db996fafc6' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1236]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_61c4f5f398' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_61c4f5f398' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_fff549f2dc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1274]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_fff549f2dc' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1274]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_2bf19c612e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1296]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1314]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_2bf19c612e' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_0525c34de7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_0525c34de7' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_89d333f52b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_89d333f52b' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:230]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'onegbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized0' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3c0f40d0c6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3c0f40d0c6' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1042]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dram_munge' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:393]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:699]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_15c63b110e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1408]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_15c63b110e' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1408]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_edge_detect' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:699]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_9a4712a1c2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_9a4712a1c2' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_4319c51a44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1014]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_4319c51a44' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:875]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlregister__parameterized1' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:849]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized2' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized3' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized4' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_basic_ctrl' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:764]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:995]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_420a99301a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1437]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1464]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1475]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_420a99301a' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1437]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8013d69b38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1525]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8013d69b38' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1525]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 13 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 13 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized1' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized0' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized5' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized6' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_1ae29404a0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1553]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_1ae29404a0' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1553]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_calc_add' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:995]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5305c2b705' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5305c2b705' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_munge_in' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized3' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized1' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized5' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized2' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_bram' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d7874e9a64' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1612]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d7874e9a64' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1612]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized7' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_4db4af8790' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1637]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_4db4af8790' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1637]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d018cb4968' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1667]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d018cb4968' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1667]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_f2b34f96f0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_f2b34f96f0' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1689]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl_combine' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized8' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized9' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized10' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ctrl_split' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:419]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_status' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c7da959b78' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c7da959b78' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:190]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized7' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized4' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_2515e3d00b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_2515e3d00b' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_ss' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1542]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 8 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_bitfield_snapshot' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1773]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dest_ip' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1867]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dest_ip' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1867]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_dest_port' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlslice__parameterized11' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:965]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_6d5c5c9d3a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1711]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_6d5c5c9d3a' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1711]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_dest_port' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1914]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_one_gbe' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1976]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized5' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 8 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized9' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized6' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_onegbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:295' bound to instance 'convert' of component 'convert_func_call_onegbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:403]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_onegbe_test_xlconvert__parameterized11' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlconvert__parameterized7' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_one_gbe' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:1976]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_pkt_sim' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_enable' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2192]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_enable' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2192]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_negedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2241]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_negedge' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2241]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_payload_len' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2297]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_payload_len' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2297]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_period' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2344]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_period' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_posedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2393]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_posedge' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2393]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'onegbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2067]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized1' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i3 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i3' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i3_stub.vhdl:5' bound to instance 'core_instance3' of component 'onegbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2077]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i3_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized2' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_xlcounter_free__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
	Parameter core_name0 bound to: onegbe_test_c_counter_binary_v12_0_i4 - type: string 
	Parameter op_width bound to: 8 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'onegbe_test_c_counter_binary_v12_0_i4' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i4_stub.vhdl:5' bound to instance 'core_instance4' of component 'onegbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:2087]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/onegbe_test_c_counter_binary_v12_0_i4_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_xlcounter_free__parameterized3' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1980]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_71f29a8c9e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1733]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_71f29a8c9e' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1733]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_9ef8616abb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1776]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_9ef8616abb' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1776]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_3e45594a17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1836]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_3e45594a17' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1836]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_93c2bea791' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1893]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_93c2bea791' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1893]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_a789c88b84' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_a789c88b84' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_pkt_sim' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2455]
INFO: [Synth 8-638] synthesizing module 'onegbe_test_rst' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_rst' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2739]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test_struct' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:2808]
INFO: [Synth 8-256] done synthesizing module 'onegbe_test' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test.vhd:3026]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (107#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (108#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (109#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.120000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (109#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-21825-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:618]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:622]
WARNING: [Synth 8-3848] Net sys_rst in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:106]
WARNING: [Synth 8-3848] Net rst_125_out in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:105]
WARNING: [Synth 8-3848] Net onegbe_test_one_gbe_mac_syncacquired in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:89]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_arready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:162]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_awready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:166]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:169]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:170]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rdata in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:171]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:173]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:174]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_wready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:176]
WARNING: [Synth 8-3848] Net onegbe_test_bitfield_snapshot_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:137]
WARNING: [Synth 8-3848] Net onegbe_test_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:144]
WARNING: [Synth 8-3848] Net onegbe_test_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:145]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:148]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:149]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:150]
WARNING: [Synth 8-3848] Net onegbe_test_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:151]
WARNING: [Synth 8-3848] Net onegbe_test_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:146]
WARNING: [Synth 8-3848] Net onegbe_test_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:147]
WARNING: [Synth 8-3848] Net user_rst in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:411]
INFO: [Synth 8-6155] done synthesizing module 'top' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:7]
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_constant_9a4712a1c2 has unconnected port clr
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[31]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[30]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[29]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[28]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[27]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[26]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[25]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[24]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[23]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[22]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[21]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[20]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[19]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[18]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[17]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[16]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[15]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[14]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[13]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[12]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[11]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[10]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[9]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[8]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[7]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[6]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[5]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[4]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[3]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[2]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized3 has unconnected port x[0]
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_delay_d7874e9a64 has unconnected port clr
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[31]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[30]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[29]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[28]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[27]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[26]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[25]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[24]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[23]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[22]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[21]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[20]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[19]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[18]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[17]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[16]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[15]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[14]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[13]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[12]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[11]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[10]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[9]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[8]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[7]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[6]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[5]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[4]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[3]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[2]
WARNING: [Synth 8-3331] design onegbe_test_xlslice__parameterized2 has unconnected port x[1]
WARNING: [Synth 8-3331] design sysgen_relational_a789c88b84 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_relational_a789c88b84 has unconnected port ce
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5499 ; free virtual = 29275
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:mac_tx_rst to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:mac_rx_rst to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe:phy_status[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:224]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_one_gbe_mac:reset to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:274]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_ctrl:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:407]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_bitfield_snapshot_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:418]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_ip:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_ip:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:429]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_port:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_dest_port:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:440]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_enable:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_enable:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:451]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_payload_len:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_payload_len:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:462]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_period:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_pkt_sim_period:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:473]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_rst:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
WARNING: [Synth 8-3295] tying undriven pin onegbe_test_rst:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:484]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_bitfield_snapshot_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/onegbe_test/top.v:493]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5509 ; free virtual = 29284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1616.219 ; gain = 181.750 ; free physical = 5509 ; free virtual = 29284
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_cpu_buffer/gbe_cpu_buffer/gbe_cpu_buffer_in_context.xdc] for cell 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'onegbe_test_one_gbe/arp_cache_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_arp_cache/gbe_arp_cache/gbe_arp_cache_in_context.xdc] for cell 'onegbe_test_one_gbe/arp_cache_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_ctrl_fifo/gbe_ctrl_fifo/gbe_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_packet_fifo/gbe_rx_packet_fifo/gbe_rx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc] for cell 'onegbe_test_one_gbe_pcs_pma'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc] for cell 'onegbe_test_one_gbe_pcs_pma'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo/gbe_rx_ctrl_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gbe_tx_packet_fifo/gbe_tx_packet_fifo/gbe_tx_packet_fifo_in_context.xdc] for cell 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc:11]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/constrs_1/imports/onegbe_test/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4790 ; free virtual = 28559
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 56 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2579.445 ; gain = 0.000 ; free physical = 4791 ; free virtual = 28560
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe_pcs_pma' at clock pin 'independent_clock_bufg' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/comp3.core_instance3' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/comp4.core_instance4' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/enable_cpu_rx.cpu_buffer_rx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/enable_cpu_tx.cpu_buffer_tx' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst' at clock pin 'wr_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_mgt_clk_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_rx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_n. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for onegbe_test_one_gbe_sfp_tx_p. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/\enable_cpu_rx.cpu_buffer_rx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/\enable_cpu_tx.cpu_buffer_tx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_rx_inst/rx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe_pcs_pma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_rx_inst/rx_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_one_gbe/gbe_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter1/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/input_count/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/pkt_sim/counter2/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/add_gen/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4897 ; free virtual = 28667
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gbe_tx'
INFO: [Synth 8-5546] ROM "hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr0_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr1_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr2_dat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gbe_rx'
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'gbe_rx'
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "src_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_invalidate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_unsearchable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hdr0_cpu_ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "packet_dvld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CRC_end" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gig_eth_mac_rx'
INFO: [Synth 8-5544] ROM "conf_rx_en_reg_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_axi_bridge_state_reg' in module 'axi_slave_wishbone_classic_master'
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_WREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_RVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                              000 |                              000
             TX_CPU_WAIT |                              001 |                              101
             TX_CPU_DATA |                              010 |                              110
             TX_APP_HDR0 |                              011 |                              001
             TX_APP_HDR1 |                              100 |                              010
             TX_APP_HDR2 |                              101 |                              011
             TX_APP_DATA |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gbe_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                 RX_HDR0 |                              001 |                              001
                 RX_HDR1 |                              010 |                              010
                 RX_HDR2 |                              011 |                              011
                 RX_DATA |                              100 |                              100
                  iSTATE |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CPU_IDLE |                               00 |                               00
                CPU_DATA |                               01 |                               01
            CPU_VALIDATE |                               10 |                               10
           CPU_HANDSHAKE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'sequential' in module 'gbe_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_READY |                              000 |                              000
                RX_FRAME |                              001 |                              001
            RX_CHECK_CRC |                              011 |                              010
                 RX_GOOD |                              010 |                              011
                  RX_BAD |                              100 |                              100
                RX_ABORT |                              101 |                              101
         RX_WAIT_FOR_END |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gig_eth_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  t_idle |                        000000010 |                             0000
   t_latch_write_address |                        100000000 |                             0001
       t_write_axi_valid |                        001000000 |                             0010
          t_write_wb_ack |                        010000000 |                             0011
       t_write_axi_ready |                        000100000 |                             0100
            t_write_resp |                        000010000 |                             0101
    t_latch_read_address |                        000001000 |                             0110
           t_read_wb_ack |                        000000100 |                             0111
        t_read_axi_ready |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_axi_bridge_state_reg' using encoding 'one-hot' in module 'axi_slave_wishbone_classic_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4885 ; free virtual = 28656
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9a4712a1c2) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9a4712a1c2) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/bram/calc_add/const' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/arm' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/circ'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/arm' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/never'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/one_gbe/convert_rx_rst' (onegbe_test_xlconvert__parameterized5) to 'onegbe_test_inst/onegbe_test_struct/one_gbe/convert_tx_rst'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/constant1' (sysgen_constant_89d333f52b) to 'onegbe_test_inst/onegbe_test_struct/pkt_sim/constant2'
INFO: [Synth 8-223] decloning instance 'onegbe_test_inst/onegbe_test_struct/pkt_sim/delay1' (sysgen_delay_d2b8ff52eb) to 'onegbe_test_inst/onegbe_test_struct/pkt_sim/delay2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
	   4 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 6     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               32 Bit    Registers := 40    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 164   
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 22    
	  12 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 17    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  12 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 30    
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gbe_cpu_attach_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	  12 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 3     
Module gbe_tx 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module gbe_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
Module gbe_udp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module CRC_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gig_eth_mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module CRC_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   4 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gig_eth_mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_slave_wishbone_classic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module ipb_bitfield_snapshot_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 8     
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module sysgen_logical_d4ac5a6b6a 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_d2b8ff52eb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_740d6f1b3b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_802dae460e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_249042cac6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_277fe2134d 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module sysgen_mux_3b2cb4f032 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_2bf19c612e 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_0525c34de7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_3c0f40d0c6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_420a99301a 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1ae29404a0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module sysgen_delay_c7da959b78 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module sysgen_delay_71f29a8c9e 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sysgen_mux_9ef8616abb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_3e45594a17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cpu_data_int15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_tx_inst/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/icmp_unsearchable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gbe_rx_inst/cpu_invalidate" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '15' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/mux1/pipe_16_22_reg[0]' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/onegbe_test_entity_declarations.vhd:1151]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/local_enableR_reg' (FD) to 'onegbe_test_one_gbe/gbe_tx_inst/local_enableR_reg'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/local_enableRR_reg' (FD) to 'onegbe_test_one_gbe/gbe_tx_inst/local_enableRR_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (onegbe_test_one_gbe/\gbe_rx_inst/hdr1_cpu_ok_reg )
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe/gbe_rx_inst/hdr1_cpu_okR_reg' (FD) to 'onegbe_test_one_gbe/gbe_rx_inst/hdr1_cpu_ok_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_jumbo_en_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe_mac/\mac_rx/conf_rx_no_chk_crc_reg_reg )
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][0]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][1]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][2]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][3]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][4]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][5]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][6]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][7]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][8]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][9]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][16]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][17]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][15]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][26]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][18]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][19]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][20]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][21]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][22]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][23]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][24]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][25]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][27]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][28]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][29]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][30]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay3/op_mem_20_24_reg[0]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_inst/\onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][16]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][17]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][10]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][11]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][12]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][13]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][14]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][15]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][26]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][18]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][19]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][20]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][21]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][22]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][23]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][24]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][25]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][27]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][28]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][29]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][30]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/dat_del/op_mem_20_24_reg[0][31]' (FD) to 'onegbe_test_inst/onegbe_test_struct/bitfield_snapshot/ss/add_gen/delay6/op_mem_20_24_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/cpu_rx_size_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (onegbe_test_one_gbe/\enable_cpu.gbe_cpu_attach_inst/local_gateway_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][25]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][26]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][27]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][28]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][29]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][30]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[6]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[7]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[0]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[1]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[2]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[3]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[4]' (FDCE) to 'onegbe_test_one_gbe_wb2axi4lite/burst_length_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
WARNING: [Synth 8-3332] Sequential element (onegbe_test_struct/bitfield_snapshot/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module onegbe_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2579.445 ; gain = 1144.977 ; free physical = 4845 ; free virtual = 28624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                   | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst | ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 4,2             | 
+--------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_10/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/gtrefclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_gtrefclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/userclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_userclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/rxuserclk2_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_rxuserclk2_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/rxuserclk_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_rxuserclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'onegbe_test_one_gbe_pcs_pma/userclk2_out' to pin 'onegbe_test_one_gbe_pcs_pma/bbstub_userclk2_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 2830.766 ; gain = 1396.297 ; free physical = 4404 ; free virtual = 28184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2849.766 ; gain = 1415.297 ; free physical = 4385 ; free virtual = 28165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                                                                                                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect | axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 1      | 7      | 4,2             | 
+----------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_bitfield_snapshot_ss_bram_inst/ipb_bitfield_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module onegbe_test_one_gbe_pcs_pma has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | onegbe_test_one_gbe/gbe_tx_inst/cpu_tx_readyRR_reg  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | onegbe_test_one_gbe/gbe_rx_inst/mac_data_reg[7]     | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | onegbe_test_one_gbe_mac/mac_rx/rx_delay_dvld_reg[1] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |zcu111_xbar_0                                  |         1|
|2     |zcu111_auto_ds_0                               |         1|
|3     |zcu111_auto_ds_1                               |         1|
|4     |zcu111_axi_protocol_convert_1_0                |         1|
|5     |zcu111_axi_protocol_convert_2_0                |         1|
|6     |zcu111_proc_sys_reset_0_0                      |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0                     |         1|
|8     |gig_ethernet_pcs_pma_autonegotiation_1000BASEX |         1|
|9     |onegbe_test_c_counter_binary_v12_0_i0          |         1|
|10    |onegbe_test_c_counter_binary_v12_0_i1          |         1|
|11    |onegbe_test_c_counter_binary_v12_0_i2          |         1|
|12    |onegbe_test_c_counter_binary_v12_0_i3          |         1|
|13    |onegbe_test_c_counter_binary_v12_0_i4          |         1|
|14    |gbe_cpu_buffer                                 |         2|
|15    |gbe_arp_cache                                  |         1|
|16    |gbe_rx_packet_fifo                             |         1|
|17    |gbe_rx_ctrl_fifo                               |         1|
|18    |gbe_tx_packet_fifo                             |         1|
|19    |gbe_ctrl_fifo                                  |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------+------+
|      |Cell                                                  |Count |
+------+------------------------------------------------------+------+
|1     |gbe_arp_cache_bbox_3                                  |     1|
|2     |gbe_cpu_buffer_bbox_1                                 |     1|
|3     |gbe_cpu_buffer_bbox_2                                 |     1|
|4     |gbe_ctrl_fifo_bbox_5                                  |     1|
|5     |gbe_rx_ctrl_fifo_bbox_7                               |     1|
|6     |gbe_rx_packet_fifo_bbox_6                             |     1|
|7     |gbe_tx_packet_fifo_bbox_4                             |     1|
|8     |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_bbox_8 |     1|
|9     |onegbe_test_c_counter_binary_v12_0_i0_bbox_9          |     1|
|10    |onegbe_test_c_counter_binary_v12_0_i1_bbox_10         |     1|
|11    |onegbe_test_c_counter_binary_v12_0_i2_bbox_11         |     1|
|12    |onegbe_test_c_counter_binary_v12_0_i3_bbox_12         |     1|
|13    |onegbe_test_c_counter_binary_v12_0_i4_bbox_13         |     1|
|14    |zcu111_auto_ds_0_bbox_14                              |     1|
|15    |zcu111_auto_ds_1_bbox_15                              |     1|
|16    |zcu111_axi_protocol_convert_1_0_bbox_17               |     1|
|17    |zcu111_axi_protocol_convert_2_0_bbox_18               |     1|
|18    |zcu111_proc_sys_reset_0_0_bbox_19                     |     1|
|19    |zcu111_xbar_0_bbox_16                                 |     1|
|20    |zcu111_zynq_ultra_ps_e_0_0_bbox_20                    |     1|
|21    |BUFG                                                  |     5|
|22    |CARRY8                                                |    34|
|23    |LUT1                                                  |    35|
|24    |LUT2                                                  |   211|
|25    |LUT3                                                  |   127|
|26    |LUT4                                                  |   256|
|27    |LUT5                                                  |   254|
|28    |LUT6                                                  |   746|
|29    |MMCM_BASE                                             |     2|
|30    |RAMB18E2_1                                            |     1|
|31    |RAMB36E2_10                                           |     1|
|32    |RAMB36E2_11                                           |     1|
|33    |RAMB36E2_6                                            |     1|
|34    |RAMB36E2_7                                            |     2|
|35    |RAMB36E2_8                                            |     1|
|36    |RAMB36E2_9                                            |     1|
|37    |SRL16E                                                |    10|
|38    |FDCE                                                  |   450|
|39    |FDE                                                   |    39|
|40    |FDPE                                                  |     8|
|41    |FDRE                                                  |  1013|
|42    |FDSE                                                  |    46|
|43    |IBUFDS                                                |     1|
+------+------------------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-------------------------------------------+------+
|      |Instance                                            |Module                                     |Cells |
+------+----------------------------------------------------+-------------------------------------------+------+
|1     |top                                                 |                                           |  5929|
|2     |  zcu111_inst                                       |zcu111                                     |  2232|
|3     |    axi_interconnect_0                              |zcu111_axi_interconnect_0_0                |  1558|
|4     |      m00_couplers                                  |m00_couplers_imp_1CG92RI                   |   334|
|5     |      m01_couplers                                  |m01_couplers_imp_9O4VJ                     |   350|
|6     |  onegbe_test_bitfield_snapshot_ss_ctrl             |cdc_synchroniser                           |     5|
|7     |  axi4lite_interconnect                             |axi4lite_ic_wrapper                        |   775|
|8     |    axi4lite_axi4lite_ic_inst                       |axi4lite_axi4lite_top_ic                   |    97|
|9     |    axi4lite_bitfield_snapshot_ss_bram_inst         |axi4lite_bitfield_snapshot_ss_bram         |   136|
|10    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic_35                    |   127|
|11    |      ipb_bitfield_snapshot_ss_bram_dp_ram_inst     |ipb_bitfield_snapshot_ss_bram_dp_ram       |     9|
|12    |        asym_bram_tdp_inst                          |asym_bram_tdp                              |     8|
|13    |    axi4lite_sw_reg_inst                            |axi4lite_sw_reg                            |   418|
|14    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic_34                    |   170|
|15    |    axi4lite_sys_block_inst                         |axi4lite_sys_block                         |   124|
|16    |      axi4lite_slave_logic_inst                     |axi4lite_slave_logic                       |    92|
|17    |  onegbe_test_bitfield_snapshot_ss_status           |cdc_synchroniser_0                         |    20|
|18    |  onegbe_test_dest_ip                               |cdc_synchroniser_1                         |    34|
|19    |  onegbe_test_dest_port                             |cdc_synchroniser_2                         |    18|
|20    |  onegbe_test_inst                                  |onegbe_test                                |   245|
|21    |    onegbe_test_struct                              |onegbe_test_struct                         |   245|
|22    |      bitfield_snapshot                             |onegbe_test_bitfield_snapshot              |   119|
|23    |        ss                                          |onegbe_test_ss                             |   119|
|24    |          add_del                                   |sysgen_delay_c7da959b78                    |    25|
|25    |          add_gen                                   |onegbe_test_add_gen                        |    51|
|26    |            add_gen                                 |onegbe_test_xlcounter_free                 |    16|
|27    |            delay                                   |sysgen_delay_d2b8ff52eb_28                 |     1|
|28    |            delay1                                  |onegbe_test_xldelay__parameterized0        |    15|
|29    |              \srl_delay.synth_reg_srl_inst         |synth_reg__parameterized1                  |    15|
|30    |                \partial_one.last_srlc33e           |srlc33e__parameterized1                    |    15|
|31    |            delay4                                  |sysgen_delay_d2b8ff52eb_29                 |     1|
|32    |            delay6                                  |sysgen_delay_740d6f1b3b_30                 |    10|
|33    |            edge_detect                             |onegbe_test_edge_detect_x0                 |     2|
|34    |              delay                                 |onegbe_test_xldelay_31                     |     2|
|35    |                \srl_delay.synth_reg_srl_inst       |synth_reg_32                               |     2|
|36    |                  \partial_one.last_srlc33e         |srlc33e_33                                 |     2|
|37    |            inverter                                |sysgen_inverter_802dae460e                 |     1|
|38    |            logical1                                |sysgen_logical_249042cac6                  |     1|
|39    |            register5                               |onegbe_test_xlregister                     |     3|
|40    |              synth_reg_inst                        |synth_reg_w_init__parameterized1           |     3|
|41    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized1          |     3|
|42    |            shift                                   |sysgen_shift_277fe2134d                    |     1|
|43    |          basic_ctrl                                |onegbe_test_basic_ctrl                     |    13|
|44    |            delay1                                  |onegbe_test_xldelay_13                     |     2|
|45    |              \srl_delay.synth_reg_srl_inst         |synth_reg_26                               |     2|
|46    |                \partial_one.last_srlc33e           |srlc33e_27                                 |     2|
|47    |            delay2                                  |onegbe_test_xldelay_14                     |     3|
|48    |              \srl_delay.synth_reg_srl_inst         |synth_reg_24                               |     3|
|49    |                \partial_one.last_srlc33e           |srlc33e_25                                 |     3|
|50    |            delay3                                  |onegbe_test_xldelay_15                     |     3|
|51    |              \srl_delay.synth_reg_srl_inst         |synth_reg_22                               |     3|
|52    |                \partial_one.last_srlc33e           |srlc33e_23                                 |     3|
|53    |            dram_munge                              |onegbe_test_dram_munge                     |     2|
|54    |              input_count                           |onegbe_test_xlcounter_free__parameterized0 |     2|
|55    |            edge_detect                             |onegbe_test_edge_detect                    |     1|
|56    |              delay                                 |onegbe_test_xldelay_19                     |     1|
|57    |                \srl_delay.synth_reg_srl_inst       |synth_reg_20                               |     1|
|58    |                  \partial_one.last_srlc33e         |srlc33e_21                                 |     1|
|59    |            register1                               |onegbe_test_xlregister__parameterized1     |     1|
|60    |              synth_reg_inst                        |synth_reg_w_init__parameterized5_17        |     1|
|61    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5_18       |     1|
|62    |            register6                               |onegbe_test_xlregister__parameterized1_16  |     1|
|63    |              synth_reg_inst                        |synth_reg_w_init__parameterized5           |     1|
|64    |                \latency_gt_0.fd_array[1].reg_comp  |single_reg_w_init__parameterized5          |     1|
|65    |          dat_del                                   |sysgen_delay_740d6f1b3b                    |    10|
|66    |          status                                    |onegbe_test_status                         |    17|
|67    |            cast_gw                                 |onegbe_test_xlconvert__parameterized3      |    17|
|68    |              \latency_test.reg                     |synth_reg__parameterized3                  |    17|
|69    |                \partial_one.last_srlc33e           |srlc33e__parameterized3                    |    17|
|70    |          we_del                                    |sysgen_delay_d2b8ff52eb_12                 |     3|
|71    |      pkt_sim                                       |onegbe_test_pkt_sim                        |   126|
|72    |        counter                                     |onegbe_test_xlcounter_free__parameterized1 |    32|
|73    |        counter1                                    |onegbe_test_xlcounter_free__parameterized2 |    65|
|74    |        counter2                                    |onegbe_test_xlcounter_free__parameterized3 |     8|
|75    |        delay                                       |sysgen_delay_d2b8ff52eb                    |     1|
|76    |        delay1                                      |sysgen_delay_d2b8ff52eb_7                  |     1|
|77    |        delay3                                      |sysgen_delay_71f29a8c9e                    |     8|
|78    |        mux                                         |sysgen_mux_9ef8616abb                      |     1|
|79    |        mux1                                        |sysgen_mux_3e45594a17                      |     2|
|80    |        mux2                                        |sysgen_mux_3e45594a17_8                    |     1|
|81    |        \negedge                                    |onegbe_test_negedge                        |     2|
|82    |          delay                                     |onegbe_test_xldelay_9                      |     2|
|83    |            \srl_delay.synth_reg_srl_inst           |synth_reg_10                               |     2|
|84    |              \partial_one.last_srlc33e             |srlc33e_11                                 |     2|
|85    |        \posedge                                    |onegbe_test_posedge                        |     1|
|86    |          delay                                     |onegbe_test_xldelay                        |     1|
|87    |            \srl_delay.synth_reg_srl_inst           |synth_reg                                  |     1|
|88    |              \partial_one.last_srlc33e             |srlc33e                                    |     1|
|89    |        relational                                  |sysgen_relational_93c2bea791               |     2|
|90    |        relational1                                 |sysgen_relational_a789c88b84               |     2|
|91    |  onegbe_test_one_gbe                               |gbe_udp                                    |  1697|
|92    |    \enable_cpu.gbe_cpu_attach_inst                 |gbe_cpu_attach_wb                          |   509|
|93    |    gbe_rx_inst                                     |gbe_rx                                     |   337|
|94    |    gbe_tx_inst                                     |gbe_tx                                     |   663|
|95    |  onegbe_test_one_gbe_mac                           |gig_eth_mac                                |   417|
|96    |    mac_rx                                          |gig_eth_mac_rx                             |   198|
|97    |      rx_crc_chk                                    |CRC_chk                                    |   122|
|98    |    mac_tx                                          |gig_eth_mac_tx                             |   219|
|99    |      tx_crc_gen                                    |CRC_gen                                    |    99|
|100   |  onegbe_test_one_gbe_wb2axi4lite                   |axi_slave_wishbone_classic_master          |   327|
|101   |  onegbe_test_pkt_sim_enable                        |cdc_synchroniser_3                         |     7|
|102   |  onegbe_test_pkt_sim_payload_len                   |cdc_synchroniser_4                         |    66|
|103   |  onegbe_test_pkt_sim_period                        |cdc_synchroniser_5                         |    34|
|104   |  onegbe_test_rst                                   |cdc_synchroniser_6                         |     5|
|105   |  zcu111_infr_inst                                  |zcu111_infrastructure                      |     8|
+------+----------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.023 ; gain = 1455.555 ; free physical = 4381 ; free virtual = 28160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1035 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2890.023 ; gain = 492.328 ; free physical = 4417 ; free virtual = 28196
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:03 . Memory (MB): peak = 2890.031 ; gain = 1455.555 ; free physical = 4424 ; free virtual = 28203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_200m_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.672 ; gain = 0.000 ; free physical = 4345 ; free virtual = 28125
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  BUFG => BUFGCE: 5 instances
  FDE => FDRE: 39 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
808 Infos, 393 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:05 . Memory (MB): peak = 2931.672 ; gain = 1516.660 ; free physical = 4422 ; free virtual = 28202
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.672 ; gain = 0.000 ; free physical = 4422 ; free virtual = 28202
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:42:41 2020...
