//[File]            : bn0_wf_arb_top.h
//[Revision time]   : Mon Dec 13 14:18:18 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __BN0_WF_ARB_TOP_REGS_H__
#define __BN0_WF_ARB_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define BN0_WF_ARB_TOP_BASE                                    0x820e3000

#define BN0_WF_ARB_TOP_SCR_ADDR                                (BN0_WF_ARB_TOP_BASE + 0x000) // 3000
#define BN0_WF_ARB_TOP_RSVD_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x004) // 3004
#define BN0_WF_ARB_TOP_RSVD0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x008) // 3008
#define BN0_WF_ARB_TOP_RSVD1_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x00c) // 300C
#define BN0_WF_ARB_TOP_TXENTRYR_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x010) // 3010
#define BN0_WF_ARB_TOP_RQCR_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x014) // 3014
#define BN0_WF_ARB_TOP_WMMULAC30_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x030) // 3030
#define BN0_WF_ARB_TOP_WMMULAC31_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x034) // 3034
#define BN0_WF_ARB_TOP_WMMULAC32_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x038) // 3038
#define BN0_WF_ARB_TOP_WMMULAC33_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x03c) // 303C
#define BN0_WF_ARB_TOP_WMMULAC20_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x040) // 3040
#define BN0_WF_ARB_TOP_WMMULAC21_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x044) // 3044
#define BN0_WF_ARB_TOP_WMMULAC22_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x048) // 3048
#define BN0_WF_ARB_TOP_WMMULAC23_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x04c) // 304C
#define BN0_WF_ARB_TOP_WMMULAC10_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x050) // 3050
#define BN0_WF_ARB_TOP_WMMULAC11_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x054) // 3054
#define BN0_WF_ARB_TOP_WMMULAC12_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x058) // 3058
#define BN0_WF_ARB_TOP_WMMULAC13_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x05c) // 305C
#define BN0_WF_ARB_TOP_WMMULAC00_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x060) // 3060
#define BN0_WF_ARB_TOP_WMMULAC01_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x064) // 3064
#define BN0_WF_ARB_TOP_WMMULAC02_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x068) // 3068
#define BN0_WF_ARB_TOP_WMMULAC03_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x06c) // 306C
#define BN0_WF_ARB_TOP_WMMULCR_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x070) // 3070
#define BN0_WF_ARB_TOP_WMMTF0_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x074) // 3074
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR                      (BN0_WF_ARB_TOP_BASE + 0x078) // 3078
#define BN0_WF_ARB_TOP_WMMTWTDL0_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x07c) // 307C
#define BN0_WF_ARB_TOP_WMMTWTUL0_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x080) // 3080
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR                       (BN0_WF_ARB_TOP_BASE + 0x084) // 3084
#define BN0_WF_ARB_TOP_CMDRPT_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x088) // 3088
#define BN0_WF_ARB_TOP_BFCR4_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x08c) // 308C
#define BN0_WF_ARB_TOP_BTIMCR0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0a0) // 30A0
#define BN0_WF_ARB_TOP_BTIMCR1_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0a4) // 30A4
#define BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR                         (BN0_WF_ARB_TOP_BASE + 0x0a8) // 30A8
#define BN0_WF_ARB_TOP_WMMAC30_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0b0) // 30B0
#define BN0_WF_ARB_TOP_WMMAC31_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0b4) // 30B4
#define BN0_WF_ARB_TOP_WMMAC32_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0b8) // 30B8
#define BN0_WF_ARB_TOP_WMMAC33_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0bc) // 30BC
#define BN0_WF_ARB_TOP_WMMMUAC30_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x00c0) // 30C0
#define BN0_WF_ARB_TOP_WMMMUAC31_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0c4) // 30C4
#define BN0_WF_ARB_TOP_WMMMUAC32_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0c8) // 30C8
#define BN0_WF_ARB_TOP_WMMMUAC33_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0cc) // 30CC
#define BN0_WF_ARB_TOP_WMMAC20_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0d0) // 30D0
#define BN0_WF_ARB_TOP_WMMAC21_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0d4) // 30D4
#define BN0_WF_ARB_TOP_WMMAC22_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0d8) // 30D8
#define BN0_WF_ARB_TOP_WMMAC23_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0dc) // 30DC
#define BN0_WF_ARB_TOP_WMMMUAC20_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0e0) // 30E0
#define BN0_WF_ARB_TOP_WMMMUAC21_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x00e4) // 30E4
#define BN0_WF_ARB_TOP_WMMMUAC22_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0e8) // 30E8
#define BN0_WF_ARB_TOP_WMMMUAC23_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x0ec) // 30EC
#define BN0_WF_ARB_TOP_WMMAC10_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0f0) // 30F0
#define BN0_WF_ARB_TOP_WMMAC11_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0f4) // 30F4
#define BN0_WF_ARB_TOP_WMMAC12_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0f8) // 30F8
#define BN0_WF_ARB_TOP_WMMAC13_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x0fc) // 30FC
#define BN0_WF_ARB_TOP_WMMMUAC10_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x100) // 3100
#define BN0_WF_ARB_TOP_WMMMUAC11_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x104) // 3104
#define BN0_WF_ARB_TOP_WMMMUAC12_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x108) // 3108
#define BN0_WF_ARB_TOP_WMMMUAC13_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x10c) // 310C
#define BN0_WF_ARB_TOP_WMMAC00_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x110) // 3110
#define BN0_WF_ARB_TOP_WMMAC01_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x114) // 3114
#define BN0_WF_ARB_TOP_WMMAC02_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x118) // 3118
#define BN0_WF_ARB_TOP_WMMAC03_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x11c) // 311C
#define BN0_WF_ARB_TOP_WMMMUAC00_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x120) // 3120
#define BN0_WF_ARB_TOP_WMMMUAC01_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x124) // 3124
#define BN0_WF_ARB_TOP_WMMMUAC02_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x128) // 3128
#define BN0_WF_ARB_TOP_WMMMUAC03_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x12c) // 312C
#define BN0_WF_ARB_TOP_WMMNAF_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x130) // 3130
#define BN0_WF_ARB_TOP_WMMNBCN_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x134) // 3134
#define BN0_WF_ARB_TOP_WMMALTX0_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x138) // 3138
#define BN0_WF_ARB_TOP_WMMBMC0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x13c) // 313C
#define BN0_WF_ARB_TOP_WMMBCN0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x140) // 3140
#define BN0_WF_ARB_TOP_BFCR0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x14C) // 314C
#define BN0_WF_ARB_TOP_BFCR_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x150) // 3150
#define BN0_WF_ARB_TOP_BFCR2_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x154) // 3154
#define BN0_WF_ARB_TOP_BFCR3_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x158) // 3158
#define BN0_WF_ARB_TOP_ACQTXDOCS_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x15c) // 315C
#define BN0_WF_ARB_TOP_TQSM0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x160) // 3160
#define BN0_WF_ARB_TOP_TQSE0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x164) // 3164
#define BN0_WF_ARB_TOP_TQSN_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x168) // 3168
#define BN0_WF_ARB_TOP_TQSW0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x170) // 3170
#define BN0_WF_ARB_TOP_TQSW1_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x174) // 3174
#define BN0_WF_ARB_TOP_TQSW2_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x178) // 3178
#define BN0_WF_ARB_TOP_TQSW3_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x17c) // 317C
#define BN0_WF_ARB_TOP_TQSAXM0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x180) // 3180
#define BN0_WF_ARB_TOP_TQSTWT0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x184) // 3184
#define BN0_WF_ARB_TOP_PIFSTXCTL_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x190) // 3190
#define BN0_WF_ARB_TOP_PIFSTXCN1_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x1a0) // 31A0
#define BN0_WF_ARB_TOP_PIFSTXCN2_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x1a4) // 31A4
#define BN0_WF_ARB_TOP_SPTO0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1b0) // 31B0
#define BN0_WF_ARB_TOP_SPTO1_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1B4) // 31B4
#define BN0_WF_ARB_TOP_SPTO2_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1b8) // 31B8
#define BN0_WF_ARB_TOP_SPTO3_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1bc) // 31BC
#define BN0_WF_ARB_TOP_SPTOW_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1c0) // 31C0
#define BN0_WF_ARB_TOP_TXHANGTO_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x1c4) // 31C4
#define BN0_WF_ARB_TOP_GTQR_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x1d0) // 31D0
#define BN0_WF_ARB_TOP_DRNGR0_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x1e0) // 31E0
#define BN0_WF_ARB_TOP_DRNGR1_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x1e4) // 31E4
#define BN0_WF_ARB_TOP_BFSCR_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1e8) // 31E8
#define BN0_WF_ARB_TOP_BFSR_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x1ec) // 31EC
#define BN0_WF_ARB_TOP_DCR_ADDR                                (BN0_WF_ARB_TOP_BASE + 0x1f0) // 31F0
#define BN0_WF_ARB_TOP_SMSCR_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x1f4) // 31F4
#define BN0_WF_ARB_TOP_SMCR_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x1f8) // 31F8
#define BN0_WF_ARB_TOP_TQFW0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x200) // 3200
#define BN0_WF_ARB_TOP_TQFW1_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x204) // 3204
#define BN0_WF_ARB_TOP_TQFW2_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x208) // 3208
#define BN0_WF_ARB_TOP_TQFW3_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x20c) // 320C
#define BN0_WF_ARB_TOP_TQFM0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x210) // 3210
#define BN0_WF_ARB_TOP_TQFE0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x214) // 3214
#define BN0_WF_ARB_TOP_TQFN_ADDR                               (BN0_WF_ARB_TOP_BASE + 0x218) // 3218
#define BN0_WF_ARB_TOP_TQFAXM0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x220) // 3220
#define BN0_WF_ARB_TOP_TQFTWT0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x224) // 3224
#define BN0_WF_ARB_TOP_TQPW0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x230) // 3230
#define BN0_WF_ARB_TOP_TQPW1_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x234) // 3234
#define BN0_WF_ARB_TOP_TQPW2_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x238) // 3238
#define BN0_WF_ARB_TOP_TQPW3_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x23c) // 323C
#define BN0_WF_ARB_TOP_TQPM0_ADDR                              (BN0_WF_ARB_TOP_BASE + 0x240) // 3240
#define BN0_WF_ARB_TOP_TQPAXM0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x250) // 3250
#define BN0_WF_ARB_TOP_TQPTWT0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x254) // 3254
#define BN0_WF_ARB_TOP_BMCCR0_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x260) // 3260
#define BN0_WF_ARB_TOP_BMCCR1_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x264) // 3264
#define BN0_WF_ARB_TOP_BMCCR2_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x268) // 3268
#define BN0_WF_ARB_TOP_BMCCR3_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x26C) // 326C
#define BN0_WF_ARB_TOP_BMCCR4_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x270) // 3270
#define BN0_WF_ARB_TOP_BMCCR5_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x274) // 3274
#define BN0_WF_ARB_TOP_BMCCR6_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x278) // 3278
#define BN0_WF_ARB_TOP_MMBSSID_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x280) // 3280
#define BN0_WF_ARB_TOP_EMMBSSID0_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x284) // 3284
#define BN0_WF_ARB_TOP_EMMBSSID1_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x288) // 3288
#define BN0_WF_ARB_TOP_EMMBSSID2_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x28c) // 328C
#define BN0_WF_ARB_TOP_EMMBSSID3_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x290) // 3290
#define BN0_WF_ARB_TOP_MLODBG1_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x2a0) // 32A0
#define BN0_WF_ARB_TOP_MLODBG2_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x2a4) // 32A4
#define BN0_WF_ARB_TOP_MLODBG3_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x2a8) // 32A8
#define BN0_WF_ARB_TOP_MLODBG4_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x2ac) // 32AC
#define BN0_WF_ARB_TOP_D0SXCR0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x300) // 3300
#define BN0_WF_ARB_TOP_D0SXCR1_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x304) // 3304
#define BN0_WF_ARB_TOP_D0SXCR2_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x308) // 3308
#define BN0_WF_ARB_TOP_D0RPTDD0_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x310) // 3310
#define BN0_WF_ARB_TOP_D0RPTDD1_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x314) // 3314
#define BN0_WF_ARB_TOP_D0RPTDD3_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x31c) // 331C
#define BN0_WF_ARB_TOP_D0PTWR_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x328) // 3328
#define BN0_WF_ARB_TOP_D0WPTAR_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x32c) // 332C
#define BN0_WF_ARB_TOP_D0PTR0_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x330) // 3330
#define BN0_WF_ARB_TOP_D0PTR1_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x334) // 3334
#define BN0_WF_ARB_TOP_D0PTR2_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x338) // 3338
#define BN0_WF_ARB_TOP_D0PTR3_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x33c) // 333C
#define BN0_WF_ARB_TOP_D0PTR4_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x340) // 3340
#define BN0_WF_ARB_TOP_D0PTR5_ADDR                             (BN0_WF_ARB_TOP_BASE + 0x344) // 3344
#define BN0_WF_ARB_TOP_D0RWPCFR0_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x348) // 3348
#define BN0_WF_ARB_TOP_D0RWPCFR1_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x34c) // 334C
#define BN0_WF_ARB_TOP_D0RWPTCR0_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x360) // 3360
#define BN0_WF_ARB_TOP_D0RWPTCR1_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x364) // 3364
#define BN0_WF_ARB_TOP_D0RWPTCR2_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x368) // 3368
#define BN0_WF_ARB_TOP_D0RWPTCR3_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x36c) // 336C
#define BN0_WF_ARB_TOP_D0RWPTCR4_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x370) // 3370
#define BN0_WF_ARB_TOP_D0RWPTCR5_ADDR                          (BN0_WF_ARB_TOP_BASE + 0x374) // 3374
#define BN0_WF_ARB_TOP_D0RWPCR_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x378) // 3378
#define BN0_WF_ARB_TOP_D0TRERWDT0_ADDR                         (BN0_WF_ARB_TOP_BASE + 0x37c) // 337C
#define BN0_WF_ARB_TOP_D0TRERWDT1_ADDR                         (BN0_WF_ARB_TOP_BASE + 0x380) // 3380
#define BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR                         (BN0_WF_ARB_TOP_BASE + 0x384) // 3384
#define BN0_WF_ARB_TOP_D0PTMR0_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x390) // 3390
#define BN0_WF_ARB_TOP_D0PTMR1_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x394) // 3394
#define BN0_WF_ARB_TOP_D0PTMR2_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x398) // 3398
#define BN0_WF_ARB_TOP_D0PTMR4_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x3a0) // 33A0
#define BN0_WF_ARB_TOP_D0PTMR5_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x3a4) // 33A4
#define BN0_WF_ARB_TOP_D0PTMR7_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x3ac) // 33AC
#define BN0_WF_ARB_TOP_D0PTMR9_ADDR                            (BN0_WF_ARB_TOP_BASE + 0x3b4) // 33B4
#define BN0_WF_ARB_TOP_D0PTMR10_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x3b8) // 33B8
#define BN0_WF_ARB_TOP_D0PTMR11_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x3bc) // 33BC
#define BN0_WF_ARB_TOP_D0PTMR12_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x3c0) // 33C0
#define BN0_WF_ARB_TOP_D0PTMR13_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x3c4) // 33C4
#define BN0_WF_ARB_TOP_D0PTMR14_ADDR                           (BN0_WF_ARB_TOP_BASE + 0x3c8) // 33C8




#define BN0_WF_ARB_TOP_SCR_TBTT_BM_CTRL_ADDR                   BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_TBTT_BM_CTRL_MASK                   0x80000000                // TBTT_BM_CTRL[31]
#define BN0_WF_ARB_TOP_SCR_TBTT_BM_CTRL_SHFT                   31
#define BN0_WF_ARB_TOP_SCR_TBTT_BCN_CTRL_ADDR                  BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_TBTT_BCN_CTRL_MASK                  0x40000000                // TBTT_BCN_CTRL[30]
#define BN0_WF_ARB_TOP_SCR_TBTT_BCN_CTRL_SHFT                  30
#define BN0_WF_ARB_TOP_SCR_TTTT_BTIM_CTRL_ADDR                 BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_TTTT_BTIM_CTRL_MASK                 0x20000000                // TTTT_BTIM_CTRL[29]
#define BN0_WF_ARB_TOP_SCR_TTTT_BTIM_CTRL_SHFT                 29
#define BN0_WF_ARB_TOP_SCR_BCNQ_EMPTY_CTRL_ADDR                BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCNQ_EMPTY_CTRL_MASK                0x10000000                // BCNQ_EMPTY_CTRL[28]
#define BN0_WF_ARB_TOP_SCR_BCNQ_EMPTY_CTRL_SHFT                28
#define BN0_WF_ARB_TOP_SCR_BTIM_MTK_PPTARY_ADDR                BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BTIM_MTK_PPTARY_MASK                0x0F000000                // BTIM_MTK_PPTARY[27..24]
#define BN0_WF_ARB_TOP_SCR_BTIM_MTK_PPTARY_SHFT                24
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_NAV_TH_ADDR              BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_NAV_TH_MASK              0x00F00000                // PLD_ENABLE_NAV_TH[23..20]
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_NAV_TH_SHFT              20
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_BF_TH_ADDR               BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_BF_TH_MASK               0x000F0000                // PLD_ENABLE_BF_TH[19..16]
#define BN0_WF_ARB_TOP_SCR_PLD_ENABLE_BF_TH_SHFT               16
#define BN0_WF_ARB_TOP_SCR_TXOP_RE_MU_ADDR                     BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_TXOP_RE_MU_MASK                     0x00008000                // TXOP_RE_MU[15]
#define BN0_WF_ARB_TOP_SCR_TXOP_RE_MU_SHFT                     15
#define BN0_WF_ARB_TOP_SCR_NBCN_CTRL_ADDR                      BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_NBCN_CTRL_MASK                      0x00004000                // NBCN_CTRL[14]
#define BN0_WF_ARB_TOP_SCR_NBCN_CTRL_SHFT                      14
#define BN0_WF_ARB_TOP_SCR_BCN_DESC_SRCH_MISS_SEL_ADDR         BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCN_DESC_SRCH_MISS_SEL_MASK         0x00002000                // BCN_DESC_SRCH_MISS_SEL[13]
#define BN0_WF_ARB_TOP_SCR_BCN_DESC_SRCH_MISS_SEL_SHFT         13
#define BN0_WF_ARB_TOP_SCR_CW_MAX_CHECK_EN_ADDR                BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_CW_MAX_CHECK_EN_MASK                0x00001000                // CW_MAX_CHECK_EN[12]
#define BN0_WF_ARB_TOP_SCR_CW_MAX_CHECK_EN_SHFT                12
#define BN0_WF_ARB_TOP_SCR_MAC0_RX_DIS_ADDR                    BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_MAC0_RX_DIS_MASK                    0x00000200                // MAC0_RX_DIS[9]
#define BN0_WF_ARB_TOP_SCR_MAC0_RX_DIS_SHFT                    9
#define BN0_WF_ARB_TOP_SCR_MAC0_TX_DIS_ADDR                    BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_MAC0_TX_DIS_MASK                    0x00000100                // MAC0_TX_DIS[8]
#define BN0_WF_ARB_TOP_SCR_MAC0_TX_DIS_SHFT                    8
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE3_ADDR                  BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE3_MASK                  0x000000C0                // BCNQ_OP_MODE3[7..6]
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE3_SHFT                  6
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE2_ADDR                  BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE2_MASK                  0x00000030                // BCNQ_OP_MODE2[5..4]
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE2_SHFT                  4
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE1_ADDR                  BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE1_MASK                  0x0000000C                // BCNQ_OP_MODE1[3..2]
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE1_SHFT                  2
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE0_ADDR                  BN0_WF_ARB_TOP_SCR_ADDR
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE0_MASK                  0x00000003                // BCNQ_OP_MODE0[1..0]
#define BN0_WF_ARB_TOP_SCR_BCNQ_OP_MODE0_SHFT                  0

#define BN0_WF_ARB_TOP_RSVD_MLO_ABORT_DONE_DIS_ADDR            BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_MLO_ABORT_DONE_DIS_MASK            0x08000000                // MLO_ABORT_DONE_DIS[27]
#define BN0_WF_ARB_TOP_RSVD_MLO_ABORT_DONE_DIS_SHFT            27
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_VAL_ADDR     BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_VAL_MASK     0x04000000                // RDG_MLDID_PRI_SEL_MAN_VAL[26]
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_VAL_SHFT     26
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_EN_ADDR      BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_EN_MASK      0x02000000                // RDG_MLDID_PRI_SEL_MAN_EN[25]
#define BN0_WF_ARB_TOP_RSVD_RDG_MLDID_PRI_SEL_MAN_EN_SHFT      25
#define BN0_WF_ARB_TOP_RSVD_AGG_ARB_ABORT_RLD_BFN_ADDR         BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_AGG_ARB_ABORT_RLD_BFN_MASK         0x01000000                // AGG_ARB_ABORT_RLD_BFN[24]
#define BN0_WF_ARB_TOP_RSVD_AGG_ARB_ABORT_RLD_BFN_SHFT         24
#define BN0_WF_ARB_TOP_RSVD_COEX_RX_EXTEND_EN_ADDR             BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_COEX_RX_EXTEND_EN_MASK             0x00800000                // COEX_RX_EXTEND_EN[23]
#define BN0_WF_ARB_TOP_RSVD_COEX_RX_EXTEND_EN_SHFT             23
#define BN0_WF_ARB_TOP_RSVD_SR_DIS_SW_AIFS_ADDR                BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_SR_DIS_SW_AIFS_MASK                0x00400000                // SR_DIS_SW_AIFS[22]
#define BN0_WF_ARB_TOP_RSVD_SR_DIS_SW_AIFS_SHFT                22
#define BN0_WF_ARB_TOP_RSVD_RWP_DIS_COTX_ADDR                  BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RWP_DIS_COTX_MASK                  0x00200000                // RWP_DIS_COTX[21]
#define BN0_WF_ARB_TOP_RSVD_RWP_DIS_COTX_SHFT                  21
#define BN0_WF_ARB_TOP_RSVD_TMAC_ABORT_COMBINE_EN_ADDR         BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_TMAC_ABORT_COMBINE_EN_MASK         0x00100000                // TMAC_ABORT_COMBINE_EN[20]
#define BN0_WF_ARB_TOP_RSVD_TMAC_ABORT_COMBINE_EN_SHFT         20
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_RW_EQ0_EN_ADDR       BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_RW_EQ0_EN_MASK       0x00080000                // PTA_KEEP_FLAG_RW_EQ0_EN[19]
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_RW_EQ0_EN_SHFT       19
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_COTX_EN_ADDR         BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_COTX_EN_MASK         0x00040000                // PTA_KEEP_FLAG_COTX_EN[18]
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_COTX_EN_SHFT         18
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_MANUAL_EN_ADDR       BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_MANUAL_EN_MASK       0x00020000                // PTA_KEEP_FLAG_MANUAL_EN[17]
#define BN0_WF_ARB_TOP_RSVD_PTA_KEEP_FLAG_MANUAL_EN_SHFT       17
#define BN0_WF_ARB_TOP_RSVD_RWP_ABORT_IN_TRIG_WIN_EN_ADDR      BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RWP_ABORT_IN_TRIG_WIN_EN_MASK      0x00010000                // RWP_ABORT_IN_TRIG_WIN_EN[16]
#define BN0_WF_ARB_TOP_RSVD_RWP_ABORT_IN_TRIG_WIN_EN_SHFT      16
#define BN0_WF_ARB_TOP_RSVD_TX_TBTT_ABORT_TRIG_WIN_EN_ADDR     BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_TX_TBTT_ABORT_TRIG_WIN_EN_MASK     0x00008000                // TX_TBTT_ABORT_TRIG_WIN_EN[15]
#define BN0_WF_ARB_TOP_RSVD_TX_TBTT_ABORT_TRIG_WIN_EN_SHFT     15
#define BN0_WF_ARB_TOP_RSVD_RW_EQ0_NOT_DT_EN_ADDR              BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RW_EQ0_NOT_DT_EN_MASK              0x00004000                // RW_EQ0_NOT_DT_EN[14]
#define BN0_WF_ARB_TOP_RSVD_RW_EQ0_NOT_DT_EN_SHFT              14
#define BN0_WF_ARB_TOP_RSVD_RX_EX_TRIG_WIN_NOT_DT_EN_ADDR      BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_RX_EX_TRIG_WIN_NOT_DT_EN_MASK      0x00002000                // RX_EX_TRIG_WIN_NOT_DT_EN[13]
#define BN0_WF_ARB_TOP_RSVD_RX_EX_TRIG_WIN_NOT_DT_EN_SHFT      13
#define BN0_WF_ARB_TOP_RSVD_TXRX_EX_RW_NOT_DT_EN_ADDR          BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_TXRX_EX_RW_NOT_DT_EN_MASK          0x00001000                // TXRX_EX_RW_NOT_DT_EN[12]
#define BN0_WF_ARB_TOP_RSVD_TXRX_EX_RW_NOT_DT_EN_SHFT          12
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_AGG_EN_ADDR          BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_AGG_EN_MASK          0x00000800                // MIB_ABORT_SRC_AGG_EN[11]
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_AGG_EN_SHFT          11
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_TMAC_EN_ADDR         BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_TMAC_EN_MASK         0x00000400                // MIB_ABORT_SRC_TMAC_EN[10]
#define BN0_WF_ARB_TOP_RSVD_MIB_ABORT_SRC_TMAC_EN_SHFT         10
#define BN0_WF_ARB_TOP_RSVD_PTA_TXOP_WIN_ABORT_EN_ADDR         BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_PTA_TXOP_WIN_ABORT_EN_MASK         0x00000200                // PTA_TXOP_WIN_ABORT_EN[9]
#define BN0_WF_ARB_TOP_RSVD_PTA_TXOP_WIN_ABORT_EN_SHFT         9
#define BN0_WF_ARB_TOP_RSVD_ABORT_SLOT_FIX_DIS_ADDR            BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_ABORT_SLOT_FIX_DIS_MASK            0x00000100                // ABORT_SLOT_FIX_DIS[8]
#define BN0_WF_ARB_TOP_RSVD_ABORT_SLOT_FIX_DIS_SHFT            8
#define BN0_WF_ARB_TOP_RSVD_TX_HANG_TIMEOUT_EN_ADDR            BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_TX_HANG_TIMEOUT_EN_MASK            0x00000080                // TX_HANG_TIMEOUT_EN[7]
#define BN0_WF_ARB_TOP_RSVD_TX_HANG_TIMEOUT_EN_SHFT            7
#define BN0_WF_ARB_TOP_RSVD_OTHERS_HANG_WATCHDOG_TIMER_ADDR    BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_OTHERS_HANG_WATCHDOG_TIMER_MASK    0x00000040                // OTHERS_HANG_WATCHDOG_TIMER[6]
#define BN0_WF_ARB_TOP_RSVD_OTHERS_HANG_WATCHDOG_TIMER_SHFT    6
#define BN0_WF_ARB_TOP_RSVD_TX_ACTIVE_HANG_WATCHDOG_TIMER_ADDR BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_TX_ACTIVE_HANG_WATCHDOG_TIMER_MASK 0x00000020                // TX_ACTIVE_HANG_WATCHDOG_TIMER[5]
#define BN0_WF_ARB_TOP_RSVD_TX_ACTIVE_HANG_WATCHDOG_TIMER_SHFT 5
#define BN0_WF_ARB_TOP_RSVD_PTA_RWP_1WEX_LP1USTICK_D_ADDR      BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_PTA_RWP_1WEX_LP1USTICK_D_MASK      0x00000010                // PTA_RWP_1WEX_LP1USTICK_D[4]
#define BN0_WF_ARB_TOP_RSVD_PTA_RWP_1WEX_LP1USTICK_D_SHFT      4
#define BN0_WF_ARB_TOP_RSVD_AGG_BUSY_FREEZE_BF_ADDR            BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_AGG_BUSY_FREEZE_BF_MASK            0x00000008                // AGG_BUSY_FREEZE_BF[3]
#define BN0_WF_ARB_TOP_RSVD_AGG_BUSY_FREEZE_BF_SHFT            3
#define BN0_WF_ARB_TOP_RSVD_BF_WAIT_AGG_IDLE_ADDR              BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_BF_WAIT_AGG_IDLE_MASK              0x00000004                // BF_WAIT_AGG_IDLE[2]
#define BN0_WF_ARB_TOP_RSVD_BF_WAIT_AGG_IDLE_SHFT              2
#define BN0_WF_ARB_TOP_RSVD_NBCN_DROP_EN_ADDR                  BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_NBCN_DROP_EN_MASK                  0x00000002                // NBCN_DROP_EN[1]
#define BN0_WF_ARB_TOP_RSVD_NBCN_DROP_EN_SHFT                  1
#define BN0_WF_ARB_TOP_RSVD_BMC_DROP_EN_ADDR                   BN0_WF_ARB_TOP_RSVD_ADDR
#define BN0_WF_ARB_TOP_RSVD_BMC_DROP_EN_MASK                   0x00000001                // BMC_DROP_EN[0]
#define BN0_WF_ARB_TOP_RSVD_BMC_DROP_EN_SHFT                   0

#define BN0_WF_ARB_TOP_RSVD0_RESERVED_0_ADDR                   BN0_WF_ARB_TOP_RSVD0_ADDR
#define BN0_WF_ARB_TOP_RSVD0_RESERVED_0_MASK                   0xFFFFFFFF                // RESERVED_0[31..0]
#define BN0_WF_ARB_TOP_RSVD0_RESERVED_0_SHFT                   0

#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_IGNORE_WS_DET_WIN_ADDR BN0_WF_ARB_TOP_RSVD1_ADDR
#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_IGNORE_WS_DET_WIN_MASK 0x00000008                // MLO_TX_ABORT_IGNORE_WS_DET_WIN[3]
#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_IGNORE_WS_DET_WIN_SHFT 3
#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_RLD_BFN_ADDR         BN0_WF_ARB_TOP_RSVD1_ADDR
#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_RLD_BFN_MASK         0x00000004                // MLO_TX_ABORT_RLD_BFN[2]
#define BN0_WF_ARB_TOP_RSVD1_MLO_TX_ABORT_RLD_BFN_SHFT         2
#define BN0_WF_ARB_TOP_RSVD1_WITHIN_TXOP_RESTART_PPDU_SREQ_THEN_CANCEL_ADDR BN0_WF_ARB_TOP_RSVD1_ADDR
#define BN0_WF_ARB_TOP_RSVD1_WITHIN_TXOP_RESTART_PPDU_SREQ_THEN_CANCEL_MASK 0x00000002                // WITHIN_TXOP_RESTART_PPDU_SREQ_THEN_CANCEL[1]
#define BN0_WF_ARB_TOP_RSVD1_WITHIN_TXOP_RESTART_PPDU_SREQ_THEN_CANCEL_SHFT 1
#define BN0_WF_ARB_TOP_RSVD1_PSOFF_REISSUE_RWP_INC_ADDR        BN0_WF_ARB_TOP_RSVD1_ADDR
#define BN0_WF_ARB_TOP_RSVD1_PSOFF_REISSUE_RWP_INC_MASK        0x00000001                // PSOFF_REISSUE_RWP_INC[0]
#define BN0_WF_ARB_TOP_RSVD1_PSOFF_REISSUE_RWP_INC_SHFT        0

#define BN0_WF_ARB_TOP_TXENTRYR_TMAC_ALWAYS_ABORT_ADDR         BN0_WF_ARB_TOP_TXENTRYR_ADDR
#define BN0_WF_ARB_TOP_TXENTRYR_TMAC_ALWAYS_ABORT_MASK         0x80000000                // TMAC_ALWAYS_ABORT[31]
#define BN0_WF_ARB_TOP_TXENTRYR_TMAC_ALWAYS_ABORT_SHFT         31
#define BN0_WF_ARB_TOP_TXENTRYR_MLO_ALWAYS_ABORT_ADDR          BN0_WF_ARB_TOP_TXENTRYR_ADDR
#define BN0_WF_ARB_TOP_TXENTRYR_MLO_ALWAYS_ABORT_MASK          0x40000000                // MLO_ALWAYS_ABORT[30]
#define BN0_WF_ARB_TOP_TXENTRYR_MLO_ALWAYS_ABORT_SHFT          30
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_ADDR_ADDR             BN0_WF_ARB_TOP_TXENTRYR_ADDR
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_ADDR_MASK             0x0000FFF0                // TX_ENTRY_ADDR[15..4]
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_ADDR_SHFT             4
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_MODE_ADDR             BN0_WF_ARB_TOP_TXENTRYR_ADDR
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_MODE_MASK             0x00000001                // TX_ENTRY_MODE[0]
#define BN0_WF_ARB_TOP_TXENTRYR_TX_ENTRY_MODE_SHFT             0

#define BN0_WF_ARB_TOP_RQCR_RXV0_T_EN_ADDR                     BN0_WF_ARB_TOP_RQCR_ADDR
#define BN0_WF_ARB_TOP_RQCR_RXV0_T_EN_MASK                     0x00000100                // RXV0_T_EN[8]
#define BN0_WF_ARB_TOP_RQCR_RXV0_T_EN_SHFT                     8
#define BN0_WF_ARB_TOP_RQCR_RXV0_R_EN_ADDR                     BN0_WF_ARB_TOP_RQCR_ADDR
#define BN0_WF_ARB_TOP_RQCR_RXV0_R_EN_MASK                     0x00000080                // RXV0_R_EN[7]
#define BN0_WF_ARB_TOP_RQCR_RXV0_R_EN_SHFT                     7
#define BN0_WF_ARB_TOP_RQCR_RXV0_START_ADDR                    BN0_WF_ARB_TOP_RQCR_ADDR
#define BN0_WF_ARB_TOP_RQCR_RXV0_START_MASK                    0x00000010                // RXV0_START[4]
#define BN0_WF_ARB_TOP_RQCR_RXV0_START_SHFT                    4
#define BN0_WF_ARB_TOP_RQCR_RX_RESET_ADDR                      BN0_WF_ARB_TOP_RQCR_ADDR
#define BN0_WF_ARB_TOP_RQCR_RX_RESET_MASK                      0x00000004                // RX_RESET[2]
#define BN0_WF_ARB_TOP_RQCR_RX_RESET_SHFT                      2
#define BN0_WF_ARB_TOP_RQCR_RX0_START_ADDR                     BN0_WF_ARB_TOP_RQCR_ADDR
#define BN0_WF_ARB_TOP_RQCR_RX0_START_MASK                     0x00000001                // RX0_START[0]
#define BN0_WF_ARB_TOP_RQCR_RX0_START_SHFT                     0

#define BN0_WF_ARB_TOP_WMMULAC30_CURR_ULCW_AC30_ADDR           BN0_WF_ARB_TOP_WMMULAC30_ADDR
#define BN0_WF_ARB_TOP_WMMULAC30_CURR_ULCW_AC30_MASK           0x1F000000                // CURR_ULCW_AC30[28..24]
#define BN0_WF_ARB_TOP_WMMULAC30_CURR_ULCW_AC30_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMAX_AC30_ADDR             BN0_WF_ARB_TOP_WMMULAC30_ADDR
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMAX_AC30_MASK             0x001F0000                // ULCWMAX_AC30[20..16]
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMAX_AC30_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMIN_AC30_ADDR             BN0_WF_ARB_TOP_WMMULAC30_ADDR
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMIN_AC30_MASK             0x00001F00                // ULCWMIN_AC30[12..8]
#define BN0_WF_ARB_TOP_WMMULAC30_ULCWMIN_AC30_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC30_ULAIFS_AC30_ADDR              BN0_WF_ARB_TOP_WMMULAC30_ADDR
#define BN0_WF_ARB_TOP_WMMULAC30_ULAIFS_AC30_MASK              0x0000000F                // ULAIFS_AC30[3..0]
#define BN0_WF_ARB_TOP_WMMULAC30_ULAIFS_AC30_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC31_CURR_ULCW_AC31_ADDR           BN0_WF_ARB_TOP_WMMULAC31_ADDR
#define BN0_WF_ARB_TOP_WMMULAC31_CURR_ULCW_AC31_MASK           0x1F000000                // CURR_ULCW_AC31[28..24]
#define BN0_WF_ARB_TOP_WMMULAC31_CURR_ULCW_AC31_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMAX_AC31_ADDR             BN0_WF_ARB_TOP_WMMULAC31_ADDR
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMAX_AC31_MASK             0x001F0000                // ULCWMAX_AC31[20..16]
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMAX_AC31_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMIN_AC31_ADDR             BN0_WF_ARB_TOP_WMMULAC31_ADDR
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMIN_AC31_MASK             0x00001F00                // ULCWMIN_AC31[12..8]
#define BN0_WF_ARB_TOP_WMMULAC31_ULCWMIN_AC31_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC31_ULAIFS_AC31_ADDR              BN0_WF_ARB_TOP_WMMULAC31_ADDR
#define BN0_WF_ARB_TOP_WMMULAC31_ULAIFS_AC31_MASK              0x0000000F                // ULAIFS_AC31[3..0]
#define BN0_WF_ARB_TOP_WMMULAC31_ULAIFS_AC31_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC32_CURR_ULCW_AC32_ADDR           BN0_WF_ARB_TOP_WMMULAC32_ADDR
#define BN0_WF_ARB_TOP_WMMULAC32_CURR_ULCW_AC32_MASK           0x1F000000                // CURR_ULCW_AC32[28..24]
#define BN0_WF_ARB_TOP_WMMULAC32_CURR_ULCW_AC32_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMAX_AC32_ADDR             BN0_WF_ARB_TOP_WMMULAC32_ADDR
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMAX_AC32_MASK             0x001F0000                // ULCWMAX_AC32[20..16]
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMAX_AC32_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMIN_AC32_ADDR             BN0_WF_ARB_TOP_WMMULAC32_ADDR
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMIN_AC32_MASK             0x00001F00                // ULCWMIN_AC32[12..8]
#define BN0_WF_ARB_TOP_WMMULAC32_ULCWMIN_AC32_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC32_ULAIFS_AC32_ADDR              BN0_WF_ARB_TOP_WMMULAC32_ADDR
#define BN0_WF_ARB_TOP_WMMULAC32_ULAIFS_AC32_MASK              0x0000000F                // ULAIFS_AC32[3..0]
#define BN0_WF_ARB_TOP_WMMULAC32_ULAIFS_AC32_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC33_CURR_ULCW_AC33_ADDR           BN0_WF_ARB_TOP_WMMULAC33_ADDR
#define BN0_WF_ARB_TOP_WMMULAC33_CURR_ULCW_AC33_MASK           0x1F000000                // CURR_ULCW_AC33[28..24]
#define BN0_WF_ARB_TOP_WMMULAC33_CURR_ULCW_AC33_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMAX_AC33_ADDR             BN0_WF_ARB_TOP_WMMULAC33_ADDR
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMAX_AC33_MASK             0x001F0000                // ULCWMAX_AC33[20..16]
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMAX_AC33_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMIN_AC33_ADDR             BN0_WF_ARB_TOP_WMMULAC33_ADDR
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMIN_AC33_MASK             0x00001F00                // ULCWMIN_AC33[12..8]
#define BN0_WF_ARB_TOP_WMMULAC33_ULCWMIN_AC33_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC33_ULAIFS_AC33_ADDR              BN0_WF_ARB_TOP_WMMULAC33_ADDR
#define BN0_WF_ARB_TOP_WMMULAC33_ULAIFS_AC33_MASK              0x0000000F                // ULAIFS_AC33[3..0]
#define BN0_WF_ARB_TOP_WMMULAC33_ULAIFS_AC33_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC20_CURR_ULCW_AC20_ADDR           BN0_WF_ARB_TOP_WMMULAC20_ADDR
#define BN0_WF_ARB_TOP_WMMULAC20_CURR_ULCW_AC20_MASK           0x1F000000                // CURR_ULCW_AC20[28..24]
#define BN0_WF_ARB_TOP_WMMULAC20_CURR_ULCW_AC20_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMAX_AC20_ADDR             BN0_WF_ARB_TOP_WMMULAC20_ADDR
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMAX_AC20_MASK             0x001F0000                // ULCWMAX_AC20[20..16]
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMAX_AC20_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMIN_AC20_ADDR             BN0_WF_ARB_TOP_WMMULAC20_ADDR
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMIN_AC20_MASK             0x00001F00                // ULCWMIN_AC20[12..8]
#define BN0_WF_ARB_TOP_WMMULAC20_ULCWMIN_AC20_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC20_ULAIFS_AC20_ADDR              BN0_WF_ARB_TOP_WMMULAC20_ADDR
#define BN0_WF_ARB_TOP_WMMULAC20_ULAIFS_AC20_MASK              0x0000000F                // ULAIFS_AC20[3..0]
#define BN0_WF_ARB_TOP_WMMULAC20_ULAIFS_AC20_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC21_CURR_ULCW_AC21_ADDR           BN0_WF_ARB_TOP_WMMULAC21_ADDR
#define BN0_WF_ARB_TOP_WMMULAC21_CURR_ULCW_AC21_MASK           0x1F000000                // CURR_ULCW_AC21[28..24]
#define BN0_WF_ARB_TOP_WMMULAC21_CURR_ULCW_AC21_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMAX_AC21_ADDR             BN0_WF_ARB_TOP_WMMULAC21_ADDR
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMAX_AC21_MASK             0x001F0000                // ULCWMAX_AC21[20..16]
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMAX_AC21_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMIN_AC21_ADDR             BN0_WF_ARB_TOP_WMMULAC21_ADDR
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMIN_AC21_MASK             0x00001F00                // ULCWMIN_AC21[12..8]
#define BN0_WF_ARB_TOP_WMMULAC21_ULCWMIN_AC21_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC21_ULAIFS_AC21_ADDR              BN0_WF_ARB_TOP_WMMULAC21_ADDR
#define BN0_WF_ARB_TOP_WMMULAC21_ULAIFS_AC21_MASK              0x0000000F                // ULAIFS_AC21[3..0]
#define BN0_WF_ARB_TOP_WMMULAC21_ULAIFS_AC21_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC22_CURR_ULCW_AC22_ADDR           BN0_WF_ARB_TOP_WMMULAC22_ADDR
#define BN0_WF_ARB_TOP_WMMULAC22_CURR_ULCW_AC22_MASK           0x1F000000                // CURR_ULCW_AC22[28..24]
#define BN0_WF_ARB_TOP_WMMULAC22_CURR_ULCW_AC22_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMAX_AC22_ADDR             BN0_WF_ARB_TOP_WMMULAC22_ADDR
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMAX_AC22_MASK             0x001F0000                // ULCWMAX_AC22[20..16]
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMAX_AC22_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMIN_AC22_ADDR             BN0_WF_ARB_TOP_WMMULAC22_ADDR
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMIN_AC22_MASK             0x00001F00                // ULCWMIN_AC22[12..8]
#define BN0_WF_ARB_TOP_WMMULAC22_ULCWMIN_AC22_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC22_ULAIFS_AC22_ADDR              BN0_WF_ARB_TOP_WMMULAC22_ADDR
#define BN0_WF_ARB_TOP_WMMULAC22_ULAIFS_AC22_MASK              0x0000000F                // ULAIFS_AC22[3..0]
#define BN0_WF_ARB_TOP_WMMULAC22_ULAIFS_AC22_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC23_CURR_ULCW_AC23_ADDR           BN0_WF_ARB_TOP_WMMULAC23_ADDR
#define BN0_WF_ARB_TOP_WMMULAC23_CURR_ULCW_AC23_MASK           0x1F000000                // CURR_ULCW_AC23[28..24]
#define BN0_WF_ARB_TOP_WMMULAC23_CURR_ULCW_AC23_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMAX_AC23_ADDR             BN0_WF_ARB_TOP_WMMULAC23_ADDR
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMAX_AC23_MASK             0x001F0000                // ULCWMAX_AC23[20..16]
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMAX_AC23_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMIN_AC23_ADDR             BN0_WF_ARB_TOP_WMMULAC23_ADDR
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMIN_AC23_MASK             0x00001F00                // ULCWMIN_AC23[12..8]
#define BN0_WF_ARB_TOP_WMMULAC23_ULCWMIN_AC23_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC23_ULAIFS_AC23_ADDR              BN0_WF_ARB_TOP_WMMULAC23_ADDR
#define BN0_WF_ARB_TOP_WMMULAC23_ULAIFS_AC23_MASK              0x0000000F                // ULAIFS_AC23[3..0]
#define BN0_WF_ARB_TOP_WMMULAC23_ULAIFS_AC23_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC10_CURR_ULCW_AC10_ADDR           BN0_WF_ARB_TOP_WMMULAC10_ADDR
#define BN0_WF_ARB_TOP_WMMULAC10_CURR_ULCW_AC10_MASK           0x1F000000                // CURR_ULCW_AC10[28..24]
#define BN0_WF_ARB_TOP_WMMULAC10_CURR_ULCW_AC10_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMAX_AC10_ADDR             BN0_WF_ARB_TOP_WMMULAC10_ADDR
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMAX_AC10_MASK             0x001F0000                // ULCWMAX_AC10[20..16]
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMAX_AC10_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMIN_AC10_ADDR             BN0_WF_ARB_TOP_WMMULAC10_ADDR
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMIN_AC10_MASK             0x00001F00                // ULCWMIN_AC10[12..8]
#define BN0_WF_ARB_TOP_WMMULAC10_ULCWMIN_AC10_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC10_ULAIFS_AC10_ADDR              BN0_WF_ARB_TOP_WMMULAC10_ADDR
#define BN0_WF_ARB_TOP_WMMULAC10_ULAIFS_AC10_MASK              0x0000000F                // ULAIFS_AC10[3..0]
#define BN0_WF_ARB_TOP_WMMULAC10_ULAIFS_AC10_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC11_CURR_ULCW_AC11_ADDR           BN0_WF_ARB_TOP_WMMULAC11_ADDR
#define BN0_WF_ARB_TOP_WMMULAC11_CURR_ULCW_AC11_MASK           0x1F000000                // CURR_ULCW_AC11[28..24]
#define BN0_WF_ARB_TOP_WMMULAC11_CURR_ULCW_AC11_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMAX_AC11_ADDR             BN0_WF_ARB_TOP_WMMULAC11_ADDR
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMAX_AC11_MASK             0x001F0000                // ULCWMAX_AC11[20..16]
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMAX_AC11_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMIN_AC11_ADDR             BN0_WF_ARB_TOP_WMMULAC11_ADDR
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMIN_AC11_MASK             0x00001F00                // ULCWMIN_AC11[12..8]
#define BN0_WF_ARB_TOP_WMMULAC11_ULCWMIN_AC11_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC11_ULAIFS_AC11_ADDR              BN0_WF_ARB_TOP_WMMULAC11_ADDR
#define BN0_WF_ARB_TOP_WMMULAC11_ULAIFS_AC11_MASK              0x0000000F                // ULAIFS_AC11[3..0]
#define BN0_WF_ARB_TOP_WMMULAC11_ULAIFS_AC11_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC12_CURR_ULCW_AC12_ADDR           BN0_WF_ARB_TOP_WMMULAC12_ADDR
#define BN0_WF_ARB_TOP_WMMULAC12_CURR_ULCW_AC12_MASK           0x1F000000                // CURR_ULCW_AC12[28..24]
#define BN0_WF_ARB_TOP_WMMULAC12_CURR_ULCW_AC12_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMAX_AC12_ADDR             BN0_WF_ARB_TOP_WMMULAC12_ADDR
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMAX_AC12_MASK             0x001F0000                // ULCWMAX_AC12[20..16]
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMAX_AC12_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMIN_AC12_ADDR             BN0_WF_ARB_TOP_WMMULAC12_ADDR
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMIN_AC12_MASK             0x00001F00                // ULCWMIN_AC12[12..8]
#define BN0_WF_ARB_TOP_WMMULAC12_ULCWMIN_AC12_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC12_ULAIFS_AC12_ADDR              BN0_WF_ARB_TOP_WMMULAC12_ADDR
#define BN0_WF_ARB_TOP_WMMULAC12_ULAIFS_AC12_MASK              0x0000000F                // ULAIFS_AC12[3..0]
#define BN0_WF_ARB_TOP_WMMULAC12_ULAIFS_AC12_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC13_CURR_ULCW_AC13_ADDR           BN0_WF_ARB_TOP_WMMULAC13_ADDR
#define BN0_WF_ARB_TOP_WMMULAC13_CURR_ULCW_AC13_MASK           0x1F000000                // CURR_ULCW_AC13[28..24]
#define BN0_WF_ARB_TOP_WMMULAC13_CURR_ULCW_AC13_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMAX_AC13_ADDR             BN0_WF_ARB_TOP_WMMULAC13_ADDR
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMAX_AC13_MASK             0x001F0000                // ULCWMAX_AC13[20..16]
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMAX_AC13_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMIN_AC13_ADDR             BN0_WF_ARB_TOP_WMMULAC13_ADDR
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMIN_AC13_MASK             0x00001F00                // ULCWMIN_AC13[12..8]
#define BN0_WF_ARB_TOP_WMMULAC13_ULCWMIN_AC13_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC13_ULAIFS_AC13_ADDR              BN0_WF_ARB_TOP_WMMULAC13_ADDR
#define BN0_WF_ARB_TOP_WMMULAC13_ULAIFS_AC13_MASK              0x0000000F                // ULAIFS_AC13[3..0]
#define BN0_WF_ARB_TOP_WMMULAC13_ULAIFS_AC13_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC00_CURR_ULCW_AC00_ADDR           BN0_WF_ARB_TOP_WMMULAC00_ADDR
#define BN0_WF_ARB_TOP_WMMULAC00_CURR_ULCW_AC00_MASK           0x1F000000                // CURR_ULCW_AC00[28..24]
#define BN0_WF_ARB_TOP_WMMULAC00_CURR_ULCW_AC00_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMAX_AC00_ADDR             BN0_WF_ARB_TOP_WMMULAC00_ADDR
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMAX_AC00_MASK             0x001F0000                // ULCWMAX_AC00[20..16]
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMAX_AC00_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMIN_AC00_ADDR             BN0_WF_ARB_TOP_WMMULAC00_ADDR
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMIN_AC00_MASK             0x00001F00                // ULCWMIN_AC00[12..8]
#define BN0_WF_ARB_TOP_WMMULAC00_ULCWMIN_AC00_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC00_ULAIFS_AC00_ADDR              BN0_WF_ARB_TOP_WMMULAC00_ADDR
#define BN0_WF_ARB_TOP_WMMULAC00_ULAIFS_AC00_MASK              0x0000000F                // ULAIFS_AC00[3..0]
#define BN0_WF_ARB_TOP_WMMULAC00_ULAIFS_AC00_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC01_CURR_ULCW_AC01_ADDR           BN0_WF_ARB_TOP_WMMULAC01_ADDR
#define BN0_WF_ARB_TOP_WMMULAC01_CURR_ULCW_AC01_MASK           0x1F000000                // CURR_ULCW_AC01[28..24]
#define BN0_WF_ARB_TOP_WMMULAC01_CURR_ULCW_AC01_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMAX_AC01_ADDR             BN0_WF_ARB_TOP_WMMULAC01_ADDR
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMAX_AC01_MASK             0x001F0000                // ULCWMAX_AC01[20..16]
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMAX_AC01_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMIN_AC01_ADDR             BN0_WF_ARB_TOP_WMMULAC01_ADDR
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMIN_AC01_MASK             0x00001F00                // ULCWMIN_AC01[12..8]
#define BN0_WF_ARB_TOP_WMMULAC01_ULCWMIN_AC01_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC01_ULAIFS_AC01_ADDR              BN0_WF_ARB_TOP_WMMULAC01_ADDR
#define BN0_WF_ARB_TOP_WMMULAC01_ULAIFS_AC01_MASK              0x0000000F                // ULAIFS_AC01[3..0]
#define BN0_WF_ARB_TOP_WMMULAC01_ULAIFS_AC01_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC02_CURR_ULCW_AC02_ADDR           BN0_WF_ARB_TOP_WMMULAC02_ADDR
#define BN0_WF_ARB_TOP_WMMULAC02_CURR_ULCW_AC02_MASK           0x1F000000                // CURR_ULCW_AC02[28..24]
#define BN0_WF_ARB_TOP_WMMULAC02_CURR_ULCW_AC02_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMAX_AC02_ADDR             BN0_WF_ARB_TOP_WMMULAC02_ADDR
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMAX_AC02_MASK             0x001F0000                // ULCWMAX_AC02[20..16]
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMAX_AC02_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMIN_AC02_ADDR             BN0_WF_ARB_TOP_WMMULAC02_ADDR
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMIN_AC02_MASK             0x00001F00                // ULCWMIN_AC02[12..8]
#define BN0_WF_ARB_TOP_WMMULAC02_ULCWMIN_AC02_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC02_ULAIFS_AC02_ADDR              BN0_WF_ARB_TOP_WMMULAC02_ADDR
#define BN0_WF_ARB_TOP_WMMULAC02_ULAIFS_AC02_MASK              0x0000000F                // ULAIFS_AC02[3..0]
#define BN0_WF_ARB_TOP_WMMULAC02_ULAIFS_AC02_SHFT              0

#define BN0_WF_ARB_TOP_WMMULAC03_CURR_ULCW_AC03_ADDR           BN0_WF_ARB_TOP_WMMULAC03_ADDR
#define BN0_WF_ARB_TOP_WMMULAC03_CURR_ULCW_AC03_MASK           0x1F000000                // CURR_ULCW_AC03[28..24]
#define BN0_WF_ARB_TOP_WMMULAC03_CURR_ULCW_AC03_SHFT           24
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMAX_AC03_ADDR             BN0_WF_ARB_TOP_WMMULAC03_ADDR
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMAX_AC03_MASK             0x001F0000                // ULCWMAX_AC03[20..16]
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMAX_AC03_SHFT             16
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMIN_AC03_ADDR             BN0_WF_ARB_TOP_WMMULAC03_ADDR
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMIN_AC03_MASK             0x00001F00                // ULCWMIN_AC03[12..8]
#define BN0_WF_ARB_TOP_WMMULAC03_ULCWMIN_AC03_SHFT             8
#define BN0_WF_ARB_TOP_WMMULAC03_ULAIFS_AC03_ADDR              BN0_WF_ARB_TOP_WMMULAC03_ADDR
#define BN0_WF_ARB_TOP_WMMULAC03_ULAIFS_AC03_MASK              0x0000000F                // ULAIFS_AC03[3..0]
#define BN0_WF_ARB_TOP_WMMULAC03_ULAIFS_AC03_SHFT              0

#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC33_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC33_MASK    0x80000000                // TXCMD_UL_EDCA_FLAG_AC33[31]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC33_SHFT    31
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC32_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC32_MASK    0x40000000                // TXCMD_UL_EDCA_FLAG_AC32[30]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC32_SHFT    30
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC31_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC31_MASK    0x20000000                // TXCMD_UL_EDCA_FLAG_AC31[29]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC31_SHFT    29
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC30_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC30_MASK    0x10000000                // TXCMD_UL_EDCA_FLAG_AC30[28]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC30_SHFT    28
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC23_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC23_MASK    0x08000000                // TXCMD_UL_EDCA_FLAG_AC23[27]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC23_SHFT    27
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC22_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC22_MASK    0x04000000                // TXCMD_UL_EDCA_FLAG_AC22[26]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC22_SHFT    26
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC21_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC21_MASK    0x02000000                // TXCMD_UL_EDCA_FLAG_AC21[25]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC21_SHFT    25
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC20_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC20_MASK    0x01000000                // TXCMD_UL_EDCA_FLAG_AC20[24]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC20_SHFT    24
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC13_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC13_MASK    0x00800000                // TXCMD_UL_EDCA_FLAG_AC13[23]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC13_SHFT    23
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC12_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC12_MASK    0x00400000                // TXCMD_UL_EDCA_FLAG_AC12[22]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC12_SHFT    22
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC11_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC11_MASK    0x00200000                // TXCMD_UL_EDCA_FLAG_AC11[21]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC11_SHFT    21
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC10_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC10_MASK    0x00100000                // TXCMD_UL_EDCA_FLAG_AC10[20]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC10_SHFT    20
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC03_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC03_MASK    0x00080000                // TXCMD_UL_EDCA_FLAG_AC03[19]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC03_SHFT    19
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC02_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC02_MASK    0x00040000                // TXCMD_UL_EDCA_FLAG_AC02[18]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC02_SHFT    18
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC01_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC01_MASK    0x00020000                // TXCMD_UL_EDCA_FLAG_AC01[17]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC01_SHFT    17
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC00_ADDR    BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC00_MASK    0x00010000                // TXCMD_UL_EDCA_FLAG_AC00[16]
#define BN0_WF_ARB_TOP_WMMULCR_TXCMD_UL_EDCA_FLAG_AC00_SHFT    16
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC33_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC33_MASK             0x00008000                // WMM_UL_EN_AC33[15]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC33_SHFT             15
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC32_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC32_MASK             0x00004000                // WMM_UL_EN_AC32[14]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC32_SHFT             14
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC31_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC31_MASK             0x00002000                // WMM_UL_EN_AC31[13]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC31_SHFT             13
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC30_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC30_MASK             0x00001000                // WMM_UL_EN_AC30[12]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC30_SHFT             12
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC23_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC23_MASK             0x00000800                // WMM_UL_EN_AC23[11]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC23_SHFT             11
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC22_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC22_MASK             0x00000400                // WMM_UL_EN_AC22[10]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC22_SHFT             10
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC21_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC21_MASK             0x00000200                // WMM_UL_EN_AC21[9]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC21_SHFT             9
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC20_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC20_MASK             0x00000100                // WMM_UL_EN_AC20[8]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC20_SHFT             8
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC13_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC13_MASK             0x00000080                // WMM_UL_EN_AC13[7]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC13_SHFT             7
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC12_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC12_MASK             0x00000040                // WMM_UL_EN_AC12[6]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC12_SHFT             6
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC11_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC11_MASK             0x00000020                // WMM_UL_EN_AC11[5]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC11_SHFT             5
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC10_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC10_MASK             0x00000010                // WMM_UL_EN_AC10[4]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC10_SHFT             4
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC03_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC03_MASK             0x00000008                // WMM_UL_EN_AC03[3]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC03_SHFT             3
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC02_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC02_MASK             0x00000004                // WMM_UL_EN_AC02[2]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC02_SHFT             2
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC01_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC01_MASK             0x00000002                // WMM_UL_EN_AC01[1]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC01_SHFT             1
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC00_ADDR             BN0_WF_ARB_TOP_WMMULCR_ADDR
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC00_MASK             0x00000001                // WMM_UL_EN_AC00[0]
#define BN0_WF_ARB_TOP_WMMULCR_WMM_UL_EN_AC00_SHFT             0

#define BN0_WF_ARB_TOP_WMMTF0_CURR_CW_TF0_ADDR                 BN0_WF_ARB_TOP_WMMTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTF0_CURR_CW_TF0_MASK                 0x1F000000                // CURR_CW_TF0[28..24]
#define BN0_WF_ARB_TOP_WMMTF0_CURR_CW_TF0_SHFT                 24
#define BN0_WF_ARB_TOP_WMMTF0_CWMAX_TF0_ADDR                   BN0_WF_ARB_TOP_WMMTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTF0_CWMAX_TF0_MASK                   0x001F0000                // CWMAX_TF0[20..16]
#define BN0_WF_ARB_TOP_WMMTF0_CWMAX_TF0_SHFT                   16
#define BN0_WF_ARB_TOP_WMMTF0_CWMIN_TF0_ADDR                   BN0_WF_ARB_TOP_WMMTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTF0_CWMIN_TF0_MASK                   0x00001F00                // CWMIN_TF0[12..8]
#define BN0_WF_ARB_TOP_WMMTF0_CWMIN_TF0_SHFT                   8
#define BN0_WF_ARB_TOP_WMMTF0_SLOT_IDLE_TF0_SEL_ADDR           BN0_WF_ARB_TOP_WMMTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTF0_SLOT_IDLE_TF0_SEL_MASK           0x00000080                // SLOT_IDLE_TF0_SEL[7]
#define BN0_WF_ARB_TOP_WMMTF0_SLOT_IDLE_TF0_SEL_SHFT           7
#define BN0_WF_ARB_TOP_WMMTF0_AIFS_TF0_ADDR                    BN0_WF_ARB_TOP_WMMTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTF0_AIFS_TF0_MASK                    0x0000000F                // AIFS_TF0[3..0]
#define BN0_WF_ARB_TOP_WMMTF0_AIFS_TF0_SHFT                    0

#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CURR_CW_TXCMD_ALTX0_ADDR  BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CURR_CW_TXCMD_ALTX0_MASK  0x1F000000                // CURR_CW_TXCMD_ALTX0[28..24]
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CURR_CW_TXCMD_ALTX0_SHFT  24
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMAX_TXCMD_ALTX0_ADDR    BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMAX_TXCMD_ALTX0_MASK    0x001F0000                // CWMAX_TXCMD_ALTX0[20..16]
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMAX_TXCMD_ALTX0_SHFT    16
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMIN_TXCMD_ALTX0_ADDR    BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMIN_TXCMD_ALTX0_MASK    0x00001F00                // CWMIN_TXCMD_ALTX0[12..8]
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_CWMIN_TXCMD_ALTX0_SHFT    8
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_SLOT_IDLE_TXCMD_ALTX0_SEL_ADDR BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_SLOT_IDLE_TXCMD_ALTX0_SEL_MASK 0x00000080                // SLOT_IDLE_TXCMD_ALTX0_SEL[7]
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_SLOT_IDLE_TXCMD_ALTX0_SEL_SHFT 7
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_AIFS_TXCMD_ALTX0_ADDR     BN0_WF_ARB_TOP_WMMTXCMDALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_AIFS_TXCMD_ALTX0_MASK     0x0000000F                // AIFS_TXCMD_ALTX0[3..0]
#define BN0_WF_ARB_TOP_WMMTXCMDALTX0_AIFS_TXCMD_ALTX0_SHFT     0

#define BN0_WF_ARB_TOP_WMMTWTDL0_CURR_CW_TWT_DL0_ADDR          BN0_WF_ARB_TOP_WMMTWTDL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTDL0_CURR_CW_TWT_DL0_MASK          0x1F000000                // CURR_CW_TWT_DL0[28..24]
#define BN0_WF_ARB_TOP_WMMTWTDL0_CURR_CW_TWT_DL0_SHFT          24
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMAX_TWT_DL0_ADDR            BN0_WF_ARB_TOP_WMMTWTDL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMAX_TWT_DL0_MASK            0x001F0000                // CWMAX_TWT_DL0[20..16]
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMAX_TWT_DL0_SHFT            16
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMIN_TWT_DL0_ADDR            BN0_WF_ARB_TOP_WMMTWTDL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMIN_TWT_DL0_MASK            0x00001F00                // CWMIN_TWT_DL0[12..8]
#define BN0_WF_ARB_TOP_WMMTWTDL0_CWMIN_TWT_DL0_SHFT            8
#define BN0_WF_ARB_TOP_WMMTWTDL0_SLOT_IDLE_TWT_DL0_SEL_ADDR    BN0_WF_ARB_TOP_WMMTWTDL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTDL0_SLOT_IDLE_TWT_DL0_SEL_MASK    0x00000080                // SLOT_IDLE_TWT_DL0_SEL[7]
#define BN0_WF_ARB_TOP_WMMTWTDL0_SLOT_IDLE_TWT_DL0_SEL_SHFT    7
#define BN0_WF_ARB_TOP_WMMTWTDL0_AIFS_TWT_DL0_ADDR             BN0_WF_ARB_TOP_WMMTWTDL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTDL0_AIFS_TWT_DL0_MASK             0x0000000F                // AIFS_TWT_DL0[3..0]
#define BN0_WF_ARB_TOP_WMMTWTDL0_AIFS_TWT_DL0_SHFT             0

#define BN0_WF_ARB_TOP_WMMTWTUL0_CURR_CW_TWT_UL0_ADDR          BN0_WF_ARB_TOP_WMMTWTUL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTUL0_CURR_CW_TWT_UL0_MASK          0x1F000000                // CURR_CW_TWT_UL0[28..24]
#define BN0_WF_ARB_TOP_WMMTWTUL0_CURR_CW_TWT_UL0_SHFT          24
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMAX_TWT_UL0_ADDR            BN0_WF_ARB_TOP_WMMTWTUL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMAX_TWT_UL0_MASK            0x001F0000                // CWMAX_TWT_UL0[20..16]
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMAX_TWT_UL0_SHFT            16
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMIN_TWT_UL0_ADDR            BN0_WF_ARB_TOP_WMMTWTUL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMIN_TWT_UL0_MASK            0x00001F00                // CWMIN_TWT_UL0[12..8]
#define BN0_WF_ARB_TOP_WMMTWTUL0_CWMIN_TWT_UL0_SHFT            8
#define BN0_WF_ARB_TOP_WMMTWTUL0_SLOT_IDLE_TWT_UL0_SEL_ADDR    BN0_WF_ARB_TOP_WMMTWTUL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTUL0_SLOT_IDLE_TWT_UL0_SEL_MASK    0x00000080                // SLOT_IDLE_TWT_UL0_SEL[7]
#define BN0_WF_ARB_TOP_WMMTWTUL0_SLOT_IDLE_TWT_UL0_SEL_SHFT    7
#define BN0_WF_ARB_TOP_WMMTWTUL0_AIFS_TWT_UL0_ADDR             BN0_WF_ARB_TOP_WMMTWTUL0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTUL0_AIFS_TWT_UL0_MASK             0x0000000F                // AIFS_TWT_UL0[3..0]
#define BN0_WF_ARB_TOP_WMMTWTUL0_AIFS_TWT_UL0_SHFT             0

#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CURR_CW_TWT_TSF_TF0_ADDR   BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CURR_CW_TWT_TSF_TF0_MASK   0x1F000000                // CURR_CW_TWT_TSF_TF0[28..24]
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CURR_CW_TWT_TSF_TF0_SHFT   24
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMAX_TWT_TSF_TF0_ADDR     BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMAX_TWT_TSF_TF0_MASK     0x001F0000                // CWMAX_TWT_TSF_TF0[20..16]
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMAX_TWT_TSF_TF0_SHFT     16
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMIN_TWT_TSF_TF0_ADDR     BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMIN_TWT_TSF_TF0_MASK     0x00001F00                // CWMIN_TWT_TSF_TF0[12..8]
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_CWMIN_TWT_TSF_TF0_SHFT     8
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_SLOT_IDLE_TWT_TSF_TF0_SEL_ADDR BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_SLOT_IDLE_TWT_TSF_TF0_SEL_MASK 0x00000080                // SLOT_IDLE_TWT_TSF_TF0_SEL[7]
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_SLOT_IDLE_TWT_TSF_TF0_SEL_SHFT 7
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_AIFS_TWT_TSF_TF0_ADDR      BN0_WF_ARB_TOP_WMMTWTTSFTF0_ADDR
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_AIFS_TWT_TSF_TF0_MASK      0x0000000F                // AIFS_TWT_TSF_TF0[3..0]
#define BN0_WF_ARB_TOP_WMMTWTTSFTF0_AIFS_TWT_TSF_TF0_SHFT      0

#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_QUE_SEL_ADDR          BN0_WF_ARB_TOP_CMDRPT_ADDR
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_QUE_SEL_MASK          0x00001E00                // BFSTS_CNT1_QUE_SEL[12..9]
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_QUE_SEL_SHFT          9
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_EN_ADDR               BN0_WF_ARB_TOP_CMDRPT_ADDR
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_EN_MASK               0x00000100                // BFSTS_CNT1_EN[8]
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT1_EN_SHFT               8
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_QUE_SEL_ADDR          BN0_WF_ARB_TOP_CMDRPT_ADDR
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_QUE_SEL_MASK          0x0000001E                // BFSTS_CNT0_QUE_SEL[4..1]
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_QUE_SEL_SHFT          1
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_EN_ADDR               BN0_WF_ARB_TOP_CMDRPT_ADDR
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_EN_MASK               0x00000001                // BFSTS_CNT0_EN[0]
#define BN0_WF_ARB_TOP_CMDRPT_BFSTS_CNT0_EN_SHFT               0

#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC33_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC33_MASK       0x00008000                // TXCMD_QUE_RLD_DIS_AC33[15]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC33_SHFT       15
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC32_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC32_MASK       0x00004000                // TXCMD_QUE_RLD_DIS_AC32[14]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC32_SHFT       14
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC31_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC31_MASK       0x00002000                // TXCMD_QUE_RLD_DIS_AC31[13]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC31_SHFT       13
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC30_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC30_MASK       0x00001000                // TXCMD_QUE_RLD_DIS_AC30[12]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC30_SHFT       12
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC23_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC23_MASK       0x00000800                // TXCMD_QUE_RLD_DIS_AC23[11]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC23_SHFT       11
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC22_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC22_MASK       0x00000400                // TXCMD_QUE_RLD_DIS_AC22[10]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC22_SHFT       10
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC21_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC21_MASK       0x00000200                // TXCMD_QUE_RLD_DIS_AC21[9]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC21_SHFT       9
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC20_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC20_MASK       0x00000100                // TXCMD_QUE_RLD_DIS_AC20[8]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC20_SHFT       8
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC13_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC13_MASK       0x00000080                // TXCMD_QUE_RLD_DIS_AC13[7]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC13_SHFT       7
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC12_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC12_MASK       0x00000040                // TXCMD_QUE_RLD_DIS_AC12[6]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC12_SHFT       6
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC11_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC11_MASK       0x00000020                // TXCMD_QUE_RLD_DIS_AC11[5]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC11_SHFT       5
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC10_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC10_MASK       0x00000010                // TXCMD_QUE_RLD_DIS_AC10[4]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC10_SHFT       4
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC03_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC03_MASK       0x00000008                // TXCMD_QUE_RLD_DIS_AC03[3]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC03_SHFT       3
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC02_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC02_MASK       0x00000004                // TXCMD_QUE_RLD_DIS_AC02[2]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC02_SHFT       2
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC01_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC01_MASK       0x00000002                // TXCMD_QUE_RLD_DIS_AC01[1]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC01_SHFT       1
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC00_ADDR       BN0_WF_ARB_TOP_BFCR4_ADDR
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC00_MASK       0x00000001                // TXCMD_QUE_RLD_DIS_AC00[0]
#define BN0_WF_ARB_TOP_BFCR4_TXCMD_QUE_RLD_DIS_AC00_SHFT       0

#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_15_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_15_MASK                0x80000000                // BTIM_EN0_15[31]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_15_SHFT                31
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_14_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_14_MASK                0x40000000                // BTIM_EN0_14[30]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_14_SHFT                30
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_13_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_13_MASK                0x20000000                // BTIM_EN0_13[29]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_13_SHFT                29
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_12_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_12_MASK                0x10000000                // BTIM_EN0_12[28]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_12_SHFT                28
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_11_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_11_MASK                0x08000000                // BTIM_EN0_11[27]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_11_SHFT                27
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_10_ADDR                BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_10_MASK                0x04000000                // BTIM_EN0_10[26]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_10_SHFT                26
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_9_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_9_MASK                 0x02000000                // BTIM_EN0_9[25]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_9_SHFT                 25
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_8_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_8_MASK                 0x01000000                // BTIM_EN0_8[24]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_8_SHFT                 24
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_7_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_7_MASK                 0x00800000                // BTIM_EN0_7[23]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_7_SHFT                 23
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_6_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_6_MASK                 0x00400000                // BTIM_EN0_6[22]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_6_SHFT                 22
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_5_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_5_MASK                 0x00200000                // BTIM_EN0_5[21]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_5_SHFT                 21
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_4_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_4_MASK                 0x00100000                // BTIM_EN0_4[20]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_4_SHFT                 20
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_3_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_3_MASK                 0x00080000                // BTIM_EN0_3[19]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_3_SHFT                 19
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_2_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_2_MASK                 0x00040000                // BTIM_EN0_2[18]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_2_SHFT                 18
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_1_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_1_MASK                 0x00020000                // BTIM_EN0_1[17]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_1_SHFT                 17
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN3_ADDR                   BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN3_MASK                   0x00000008                // BTIM_EN3[3]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN3_SHFT                   3
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN2_ADDR                   BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN2_MASK                   0x00000004                // BTIM_EN2[2]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN2_SHFT                   2
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN1_ADDR                   BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN1_MASK                   0x00000002                // BTIM_EN1[1]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN1_SHFT                   1
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_0_ADDR                 BN0_WF_ARB_TOP_BTIMCR0_ADDR
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_0_MASK                 0x00000001                // BTIM_EN0_0[0]
#define BN0_WF_ARB_TOP_BTIMCR0_BTIM_EN0_0_SHFT                 0

#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_15_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_15_MASK               0x80000000                // BTIM_CNT0_15[31]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_15_SHFT               31
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_14_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_14_MASK               0x40000000                // BTIM_CNT0_14[30]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_14_SHFT               30
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_13_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_13_MASK               0x20000000                // BTIM_CNT0_13[29]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_13_SHFT               29
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_12_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_12_MASK               0x10000000                // BTIM_CNT0_12[28]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_12_SHFT               28
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_11_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_11_MASK               0x08000000                // BTIM_CNT0_11[27]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_11_SHFT               27
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_10_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_10_MASK               0x04000000                // BTIM_CNT0_10[26]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_10_SHFT               26
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_9_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_9_MASK                0x02000000                // BTIM_CNT0_9[25]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_9_SHFT                25
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_8_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_8_MASK                0x01000000                // BTIM_CNT0_8[24]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_8_SHFT                24
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_7_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_7_MASK                0x00800000                // BTIM_CNT0_7[23]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_7_SHFT                23
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_6_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_6_MASK                0x00400000                // BTIM_CNT0_6[22]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_6_SHFT                22
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_5_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_5_MASK                0x00200000                // BTIM_CNT0_5[21]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_5_SHFT                21
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_4_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_4_MASK                0x00100000                // BTIM_CNT0_4[20]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_4_SHFT                20
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_3_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_3_MASK                0x00080000                // BTIM_CNT0_3[19]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_3_SHFT                19
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_2_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_2_MASK                0x00040000                // BTIM_CNT0_2[18]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_2_SHFT                18
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_1_ADDR                BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_1_MASK                0x00020000                // BTIM_CNT0_1[17]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT0_1_SHFT                17
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT3_ADDR                  BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT3_MASK                  0x00000008                // BTIM_CNT3[3]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT3_SHFT                  3
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT2_ADDR                  BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT2_MASK                  0x00000004                // BTIM_CNT2[2]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT2_SHFT                  2
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT1_ADDR                  BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT1_MASK                  0x00000002                // BTIM_CNT1[1]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_CNT1_SHFT                  1
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_ECNT0_0_ADDR               BN0_WF_ARB_TOP_BTIMCR1_ADDR
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_ECNT0_0_MASK               0x00000001                // BTIM_ECNT0_0[0]
#define BN0_WF_ARB_TOP_BTIMCR1_BTIM_ECNT0_0_SHFT               0

#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_15_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_15_MASK      0x80000000                // EMBSSID_BMC_EN0_15[31]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_15_SHFT      31
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_14_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_14_MASK      0x40000000                // EMBSSID_BMC_EN0_14[30]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_14_SHFT      30
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_13_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_13_MASK      0x20000000                // EMBSSID_BMC_EN0_13[29]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_13_SHFT      29
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_12_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_12_MASK      0x10000000                // EMBSSID_BMC_EN0_12[28]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_12_SHFT      28
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_11_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_11_MASK      0x08000000                // EMBSSID_BMC_EN0_11[27]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_11_SHFT      27
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_10_ADDR      BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_10_MASK      0x04000000                // EMBSSID_BMC_EN0_10[26]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_10_SHFT      26
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_9_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_9_MASK       0x02000000                // EMBSSID_BMC_EN0_9[25]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_9_SHFT       25
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_8_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_8_MASK       0x01000000                // EMBSSID_BMC_EN0_8[24]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_8_SHFT       24
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_7_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_7_MASK       0x00800000                // EMBSSID_BMC_EN0_7[23]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_7_SHFT       23
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_6_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_6_MASK       0x00400000                // EMBSSID_BMC_EN0_6[22]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_6_SHFT       22
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_5_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_5_MASK       0x00200000                // EMBSSID_BMC_EN0_5[21]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_5_SHFT       21
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_4_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_4_MASK       0x00100000                // EMBSSID_BMC_EN0_4[20]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_4_SHFT       20
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_3_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_3_MASK       0x00080000                // EMBSSID_BMC_EN0_3[19]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_3_SHFT       19
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_2_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_2_MASK       0x00040000                // EMBSSID_BMC_EN0_2[18]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_2_SHFT       18
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_1_ADDR       BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_1_MASK       0x00020000                // EMBSSID_BMC_EN0_1[17]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_EMBSSID_BMC_EN0_1_SHFT       17
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN3_ADDR          BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN3_MASK          0x00000008                // MBSSID_BMC_EN3[3]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN3_SHFT          3
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN2_ADDR          BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN2_MASK          0x00000004                // MBSSID_BMC_EN2[2]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN2_SHFT          2
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN1_ADDR          BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN1_MASK          0x00000002                // MBSSID_BMC_EN1[1]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN1_SHFT          1
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN0_ADDR          BN0_WF_ARB_TOP_EMBSSIDBMC_ADDR
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN0_MASK          0x00000001                // MBSSID_BMC_EN0[0]
#define BN0_WF_ARB_TOP_EMBSSIDBMC_MBSSID_BMC_EN0_SHFT          0

#define BN0_WF_ARB_TOP_WMMAC30_CURR_CW_AC30_ADDR               BN0_WF_ARB_TOP_WMMAC30_ADDR
#define BN0_WF_ARB_TOP_WMMAC30_CURR_CW_AC30_MASK               0x1F000000                // CURR_CW_AC30[28..24]
#define BN0_WF_ARB_TOP_WMMAC30_CURR_CW_AC30_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC30_CWMAX_AC30_ADDR                 BN0_WF_ARB_TOP_WMMAC30_ADDR
#define BN0_WF_ARB_TOP_WMMAC30_CWMAX_AC30_MASK                 0x001F0000                // CWMAX_AC30[20..16]
#define BN0_WF_ARB_TOP_WMMAC30_CWMAX_AC30_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC30_CWMIN_AC30_ADDR                 BN0_WF_ARB_TOP_WMMAC30_ADDR
#define BN0_WF_ARB_TOP_WMMAC30_CWMIN_AC30_MASK                 0x00001F00                // CWMIN_AC30[12..8]
#define BN0_WF_ARB_TOP_WMMAC30_CWMIN_AC30_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC30_AIFS_AC30_ADDR                  BN0_WF_ARB_TOP_WMMAC30_ADDR
#define BN0_WF_ARB_TOP_WMMAC30_AIFS_AC30_MASK                  0x0000000F                // AIFS_AC30[3..0]
#define BN0_WF_ARB_TOP_WMMAC30_AIFS_AC30_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC31_CURR_CW_AC31_ADDR               BN0_WF_ARB_TOP_WMMAC31_ADDR
#define BN0_WF_ARB_TOP_WMMAC31_CURR_CW_AC31_MASK               0x1F000000                // CURR_CW_AC31[28..24]
#define BN0_WF_ARB_TOP_WMMAC31_CURR_CW_AC31_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC31_CWMAX_AC31_ADDR                 BN0_WF_ARB_TOP_WMMAC31_ADDR
#define BN0_WF_ARB_TOP_WMMAC31_CWMAX_AC31_MASK                 0x001F0000                // CWMAX_AC31[20..16]
#define BN0_WF_ARB_TOP_WMMAC31_CWMAX_AC31_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC31_CWMIN_AC31_ADDR                 BN0_WF_ARB_TOP_WMMAC31_ADDR
#define BN0_WF_ARB_TOP_WMMAC31_CWMIN_AC31_MASK                 0x00001F00                // CWMIN_AC31[12..8]
#define BN0_WF_ARB_TOP_WMMAC31_CWMIN_AC31_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC31_AIFS_AC31_ADDR                  BN0_WF_ARB_TOP_WMMAC31_ADDR
#define BN0_WF_ARB_TOP_WMMAC31_AIFS_AC31_MASK                  0x0000000F                // AIFS_AC31[3..0]
#define BN0_WF_ARB_TOP_WMMAC31_AIFS_AC31_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC32_CURR_CW_AC32_ADDR               BN0_WF_ARB_TOP_WMMAC32_ADDR
#define BN0_WF_ARB_TOP_WMMAC32_CURR_CW_AC32_MASK               0x1F000000                // CURR_CW_AC32[28..24]
#define BN0_WF_ARB_TOP_WMMAC32_CURR_CW_AC32_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC32_CWMAX_AC32_ADDR                 BN0_WF_ARB_TOP_WMMAC32_ADDR
#define BN0_WF_ARB_TOP_WMMAC32_CWMAX_AC32_MASK                 0x001F0000                // CWMAX_AC32[20..16]
#define BN0_WF_ARB_TOP_WMMAC32_CWMAX_AC32_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC32_CWMIN_AC32_ADDR                 BN0_WF_ARB_TOP_WMMAC32_ADDR
#define BN0_WF_ARB_TOP_WMMAC32_CWMIN_AC32_MASK                 0x00001F00                // CWMIN_AC32[12..8]
#define BN0_WF_ARB_TOP_WMMAC32_CWMIN_AC32_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC32_AIFS_AC32_ADDR                  BN0_WF_ARB_TOP_WMMAC32_ADDR
#define BN0_WF_ARB_TOP_WMMAC32_AIFS_AC32_MASK                  0x0000000F                // AIFS_AC32[3..0]
#define BN0_WF_ARB_TOP_WMMAC32_AIFS_AC32_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC33_CURR_CW_AC33_ADDR               BN0_WF_ARB_TOP_WMMAC33_ADDR
#define BN0_WF_ARB_TOP_WMMAC33_CURR_CW_AC33_MASK               0x1F000000                // CURR_CW_AC33[28..24]
#define BN0_WF_ARB_TOP_WMMAC33_CURR_CW_AC33_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC33_CWMAX_AC33_ADDR                 BN0_WF_ARB_TOP_WMMAC33_ADDR
#define BN0_WF_ARB_TOP_WMMAC33_CWMAX_AC33_MASK                 0x001F0000                // CWMAX_AC33[20..16]
#define BN0_WF_ARB_TOP_WMMAC33_CWMAX_AC33_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC33_CWMIN_AC33_ADDR                 BN0_WF_ARB_TOP_WMMAC33_ADDR
#define BN0_WF_ARB_TOP_WMMAC33_CWMIN_AC33_MASK                 0x00001F00                // CWMIN_AC33[12..8]
#define BN0_WF_ARB_TOP_WMMAC33_CWMIN_AC33_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC33_AIFS_AC33_ADDR                  BN0_WF_ARB_TOP_WMMAC33_ADDR
#define BN0_WF_ARB_TOP_WMMAC33_AIFS_AC33_MASK                  0x0000000F                // AIFS_AC33[3..0]
#define BN0_WF_ARB_TOP_WMMAC33_AIFS_AC33_SHFT                  0

#define BN0_WF_ARB_TOP_WMMMUAC30_CURR_MUCW_AC30_ADDR           BN0_WF_ARB_TOP_WMMMUAC30_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC30_CURR_MUCW_AC30_MASK           0x1F000000                // CURR_MUCW_AC30[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC30_CURR_MUCW_AC30_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMAX_AC30_ADDR             BN0_WF_ARB_TOP_WMMMUAC30_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMAX_AC30_MASK             0x001F0000                // MUCWMAX_AC30[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMAX_AC30_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMIN_AC30_ADDR             BN0_WF_ARB_TOP_WMMMUAC30_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMIN_AC30_MASK             0x00001F00                // MUCWMIN_AC30[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC30_MUCWMIN_AC30_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC30_MUAIFS_AC30_ADDR              BN0_WF_ARB_TOP_WMMMUAC30_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC30_MUAIFS_AC30_MASK              0x0000000F                // MUAIFS_AC30[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC30_MUAIFS_AC30_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC31_CURR_MUCW_AC31_ADDR           BN0_WF_ARB_TOP_WMMMUAC31_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC31_CURR_MUCW_AC31_MASK           0x1F000000                // CURR_MUCW_AC31[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC31_CURR_MUCW_AC31_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMAX_AC31_ADDR             BN0_WF_ARB_TOP_WMMMUAC31_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMAX_AC31_MASK             0x001F0000                // MUCWMAX_AC31[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMAX_AC31_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMIN_AC31_ADDR             BN0_WF_ARB_TOP_WMMMUAC31_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMIN_AC31_MASK             0x00001F00                // MUCWMIN_AC31[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC31_MUCWMIN_AC31_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC31_MUAIFS_AC31_ADDR              BN0_WF_ARB_TOP_WMMMUAC31_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC31_MUAIFS_AC31_MASK              0x0000000F                // MUAIFS_AC31[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC31_MUAIFS_AC31_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC32_CURR_MUCW_AC32_ADDR           BN0_WF_ARB_TOP_WMMMUAC32_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC32_CURR_MUCW_AC32_MASK           0x1F000000                // CURR_MUCW_AC32[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC32_CURR_MUCW_AC32_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMAX_AC32_ADDR             BN0_WF_ARB_TOP_WMMMUAC32_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMAX_AC32_MASK             0x001F0000                // MUCWMAX_AC32[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMAX_AC32_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMIN_AC32_ADDR             BN0_WF_ARB_TOP_WMMMUAC32_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMIN_AC32_MASK             0x00001F00                // MUCWMIN_AC32[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC32_MUCWMIN_AC32_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC32_MUAIFS_AC32_ADDR              BN0_WF_ARB_TOP_WMMMUAC32_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC32_MUAIFS_AC32_MASK              0x0000000F                // MUAIFS_AC32[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC32_MUAIFS_AC32_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC33_CURR_MUCW_AC33_ADDR           BN0_WF_ARB_TOP_WMMMUAC33_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC33_CURR_MUCW_AC33_MASK           0x1F000000                // CURR_MUCW_AC33[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC33_CURR_MUCW_AC33_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMAX_AC33_ADDR             BN0_WF_ARB_TOP_WMMMUAC33_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMAX_AC33_MASK             0x001F0000                // MUCWMAX_AC33[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMAX_AC33_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMIN_AC33_ADDR             BN0_WF_ARB_TOP_WMMMUAC33_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMIN_AC33_MASK             0x00001F00                // MUCWMIN_AC33[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC33_MUCWMIN_AC33_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC33_MUAIFS_AC33_ADDR              BN0_WF_ARB_TOP_WMMMUAC33_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC33_MUAIFS_AC33_MASK              0x0000000F                // MUAIFS_AC33[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC33_MUAIFS_AC33_SHFT              0

#define BN0_WF_ARB_TOP_WMMAC20_CURR_CW_AC20_ADDR               BN0_WF_ARB_TOP_WMMAC20_ADDR
#define BN0_WF_ARB_TOP_WMMAC20_CURR_CW_AC20_MASK               0x1F000000                // CURR_CW_AC20[28..24]
#define BN0_WF_ARB_TOP_WMMAC20_CURR_CW_AC20_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC20_CWMAX_AC20_ADDR                 BN0_WF_ARB_TOP_WMMAC20_ADDR
#define BN0_WF_ARB_TOP_WMMAC20_CWMAX_AC20_MASK                 0x001F0000                // CWMAX_AC20[20..16]
#define BN0_WF_ARB_TOP_WMMAC20_CWMAX_AC20_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC20_CWMIN_AC20_ADDR                 BN0_WF_ARB_TOP_WMMAC20_ADDR
#define BN0_WF_ARB_TOP_WMMAC20_CWMIN_AC20_MASK                 0x00001F00                // CWMIN_AC20[12..8]
#define BN0_WF_ARB_TOP_WMMAC20_CWMIN_AC20_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC20_AIFS_AC20_ADDR                  BN0_WF_ARB_TOP_WMMAC20_ADDR
#define BN0_WF_ARB_TOP_WMMAC20_AIFS_AC20_MASK                  0x0000000F                // AIFS_AC20[3..0]
#define BN0_WF_ARB_TOP_WMMAC20_AIFS_AC20_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC21_CURR_CW_AC21_ADDR               BN0_WF_ARB_TOP_WMMAC21_ADDR
#define BN0_WF_ARB_TOP_WMMAC21_CURR_CW_AC21_MASK               0x1F000000                // CURR_CW_AC21[28..24]
#define BN0_WF_ARB_TOP_WMMAC21_CURR_CW_AC21_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC21_CWMAX_AC21_ADDR                 BN0_WF_ARB_TOP_WMMAC21_ADDR
#define BN0_WF_ARB_TOP_WMMAC21_CWMAX_AC21_MASK                 0x001F0000                // CWMAX_AC21[20..16]
#define BN0_WF_ARB_TOP_WMMAC21_CWMAX_AC21_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC21_CWMIN_AC21_ADDR                 BN0_WF_ARB_TOP_WMMAC21_ADDR
#define BN0_WF_ARB_TOP_WMMAC21_CWMIN_AC21_MASK                 0x00001F00                // CWMIN_AC21[12..8]
#define BN0_WF_ARB_TOP_WMMAC21_CWMIN_AC21_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC21_AIFS_AC21_ADDR                  BN0_WF_ARB_TOP_WMMAC21_ADDR
#define BN0_WF_ARB_TOP_WMMAC21_AIFS_AC21_MASK                  0x0000000F                // AIFS_AC21[3..0]
#define BN0_WF_ARB_TOP_WMMAC21_AIFS_AC21_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC22_CURR_CW_AC22_ADDR               BN0_WF_ARB_TOP_WMMAC22_ADDR
#define BN0_WF_ARB_TOP_WMMAC22_CURR_CW_AC22_MASK               0x1F000000                // CURR_CW_AC22[28..24]
#define BN0_WF_ARB_TOP_WMMAC22_CURR_CW_AC22_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC22_CWMAX_AC22_ADDR                 BN0_WF_ARB_TOP_WMMAC22_ADDR
#define BN0_WF_ARB_TOP_WMMAC22_CWMAX_AC22_MASK                 0x001F0000                // CWMAX_AC22[20..16]
#define BN0_WF_ARB_TOP_WMMAC22_CWMAX_AC22_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC22_CWMIN_AC22_ADDR                 BN0_WF_ARB_TOP_WMMAC22_ADDR
#define BN0_WF_ARB_TOP_WMMAC22_CWMIN_AC22_MASK                 0x00001F00                // CWMIN_AC22[12..8]
#define BN0_WF_ARB_TOP_WMMAC22_CWMIN_AC22_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC22_AIFS_AC22_ADDR                  BN0_WF_ARB_TOP_WMMAC22_ADDR
#define BN0_WF_ARB_TOP_WMMAC22_AIFS_AC22_MASK                  0x0000000F                // AIFS_AC22[3..0]
#define BN0_WF_ARB_TOP_WMMAC22_AIFS_AC22_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC23_CURR_CW_AC23_ADDR               BN0_WF_ARB_TOP_WMMAC23_ADDR
#define BN0_WF_ARB_TOP_WMMAC23_CURR_CW_AC23_MASK               0x1F000000                // CURR_CW_AC23[28..24]
#define BN0_WF_ARB_TOP_WMMAC23_CURR_CW_AC23_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC23_CWMAX_AC23_ADDR                 BN0_WF_ARB_TOP_WMMAC23_ADDR
#define BN0_WF_ARB_TOP_WMMAC23_CWMAX_AC23_MASK                 0x001F0000                // CWMAX_AC23[20..16]
#define BN0_WF_ARB_TOP_WMMAC23_CWMAX_AC23_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC23_CWMIN_AC23_ADDR                 BN0_WF_ARB_TOP_WMMAC23_ADDR
#define BN0_WF_ARB_TOP_WMMAC23_CWMIN_AC23_MASK                 0x00001F00                // CWMIN_AC23[12..8]
#define BN0_WF_ARB_TOP_WMMAC23_CWMIN_AC23_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC23_AIFS_AC23_ADDR                  BN0_WF_ARB_TOP_WMMAC23_ADDR
#define BN0_WF_ARB_TOP_WMMAC23_AIFS_AC23_MASK                  0x0000000F                // AIFS_AC23[3..0]
#define BN0_WF_ARB_TOP_WMMAC23_AIFS_AC23_SHFT                  0

#define BN0_WF_ARB_TOP_WMMMUAC20_CURR_MUCW_AC20_ADDR           BN0_WF_ARB_TOP_WMMMUAC20_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC20_CURR_MUCW_AC20_MASK           0x1F000000                // CURR_MUCW_AC20[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC20_CURR_MUCW_AC20_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMAX_AC20_ADDR             BN0_WF_ARB_TOP_WMMMUAC20_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMAX_AC20_MASK             0x001F0000                // MUCWMAX_AC20[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMAX_AC20_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMIN_AC20_ADDR             BN0_WF_ARB_TOP_WMMMUAC20_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMIN_AC20_MASK             0x00001F00                // MUCWMIN_AC20[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC20_MUCWMIN_AC20_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC20_MUAIFS_AC20_ADDR              BN0_WF_ARB_TOP_WMMMUAC20_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC20_MUAIFS_AC20_MASK              0x0000000F                // MUAIFS_AC20[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC20_MUAIFS_AC20_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC21_CURR_MUCW_AC21_ADDR           BN0_WF_ARB_TOP_WMMMUAC21_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC21_CURR_MUCW_AC21_MASK           0x1F000000                // CURR_MUCW_AC21[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC21_CURR_MUCW_AC21_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMAX_AC21_ADDR             BN0_WF_ARB_TOP_WMMMUAC21_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMAX_AC21_MASK             0x001F0000                // MUCWMAX_AC21[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMAX_AC21_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMIN_AC21_ADDR             BN0_WF_ARB_TOP_WMMMUAC21_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMIN_AC21_MASK             0x00001F00                // MUCWMIN_AC21[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC21_MUCWMIN_AC21_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC21_MUAIFS_AC21_ADDR              BN0_WF_ARB_TOP_WMMMUAC21_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC21_MUAIFS_AC21_MASK              0x0000000F                // MUAIFS_AC21[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC21_MUAIFS_AC21_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC22_CURR_MUCW_AC22_ADDR           BN0_WF_ARB_TOP_WMMMUAC22_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC22_CURR_MUCW_AC22_MASK           0x1F000000                // CURR_MUCW_AC22[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC22_CURR_MUCW_AC22_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMAX_AC22_ADDR             BN0_WF_ARB_TOP_WMMMUAC22_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMAX_AC22_MASK             0x001F0000                // MUCWMAX_AC22[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMAX_AC22_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMIN_AC22_ADDR             BN0_WF_ARB_TOP_WMMMUAC22_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMIN_AC22_MASK             0x00001F00                // MUCWMIN_AC22[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC22_MUCWMIN_AC22_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC22_MUAIFS_AC22_ADDR              BN0_WF_ARB_TOP_WMMMUAC22_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC22_MUAIFS_AC22_MASK              0x0000000F                // MUAIFS_AC22[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC22_MUAIFS_AC22_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC23_CURR_MUCW_AC23_ADDR           BN0_WF_ARB_TOP_WMMMUAC23_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC23_CURR_MUCW_AC23_MASK           0x1F000000                // CURR_MUCW_AC23[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC23_CURR_MUCW_AC23_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMAX_AC23_ADDR             BN0_WF_ARB_TOP_WMMMUAC23_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMAX_AC23_MASK             0x001F0000                // MUCWMAX_AC23[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMAX_AC23_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMIN_AC23_ADDR             BN0_WF_ARB_TOP_WMMMUAC23_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMIN_AC23_MASK             0x00001F00                // MUCWMIN_AC23[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC23_MUCWMIN_AC23_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC23_MUAIFS_AC23_ADDR              BN0_WF_ARB_TOP_WMMMUAC23_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC23_MUAIFS_AC23_MASK              0x0000000F                // MUAIFS_AC23[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC23_MUAIFS_AC23_SHFT              0

#define BN0_WF_ARB_TOP_WMMAC10_CURR_CW_AC10_ADDR               BN0_WF_ARB_TOP_WMMAC10_ADDR
#define BN0_WF_ARB_TOP_WMMAC10_CURR_CW_AC10_MASK               0x1F000000                // CURR_CW_AC10[28..24]
#define BN0_WF_ARB_TOP_WMMAC10_CURR_CW_AC10_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC10_CWMAX_AC10_ADDR                 BN0_WF_ARB_TOP_WMMAC10_ADDR
#define BN0_WF_ARB_TOP_WMMAC10_CWMAX_AC10_MASK                 0x001F0000                // CWMAX_AC10[20..16]
#define BN0_WF_ARB_TOP_WMMAC10_CWMAX_AC10_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC10_CWMIN_AC10_ADDR                 BN0_WF_ARB_TOP_WMMAC10_ADDR
#define BN0_WF_ARB_TOP_WMMAC10_CWMIN_AC10_MASK                 0x00001F00                // CWMIN_AC10[12..8]
#define BN0_WF_ARB_TOP_WMMAC10_CWMIN_AC10_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC10_AIFS_AC10_ADDR                  BN0_WF_ARB_TOP_WMMAC10_ADDR
#define BN0_WF_ARB_TOP_WMMAC10_AIFS_AC10_MASK                  0x0000000F                // AIFS_AC10[3..0]
#define BN0_WF_ARB_TOP_WMMAC10_AIFS_AC10_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC11_CURR_CW_AC11_ADDR               BN0_WF_ARB_TOP_WMMAC11_ADDR
#define BN0_WF_ARB_TOP_WMMAC11_CURR_CW_AC11_MASK               0x1F000000                // CURR_CW_AC11[28..24]
#define BN0_WF_ARB_TOP_WMMAC11_CURR_CW_AC11_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC11_CWMAX_AC11_ADDR                 BN0_WF_ARB_TOP_WMMAC11_ADDR
#define BN0_WF_ARB_TOP_WMMAC11_CWMAX_AC11_MASK                 0x001F0000                // CWMAX_AC11[20..16]
#define BN0_WF_ARB_TOP_WMMAC11_CWMAX_AC11_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC11_CWMIN_AC11_ADDR                 BN0_WF_ARB_TOP_WMMAC11_ADDR
#define BN0_WF_ARB_TOP_WMMAC11_CWMIN_AC11_MASK                 0x00001F00                // CWMIN_AC11[12..8]
#define BN0_WF_ARB_TOP_WMMAC11_CWMIN_AC11_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC11_AIFS_AC11_ADDR                  BN0_WF_ARB_TOP_WMMAC11_ADDR
#define BN0_WF_ARB_TOP_WMMAC11_AIFS_AC11_MASK                  0x0000000F                // AIFS_AC11[3..0]
#define BN0_WF_ARB_TOP_WMMAC11_AIFS_AC11_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC12_CURR_CW_AC12_ADDR               BN0_WF_ARB_TOP_WMMAC12_ADDR
#define BN0_WF_ARB_TOP_WMMAC12_CURR_CW_AC12_MASK               0x1F000000                // CURR_CW_AC12[28..24]
#define BN0_WF_ARB_TOP_WMMAC12_CURR_CW_AC12_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC12_CWMAX_AC12_ADDR                 BN0_WF_ARB_TOP_WMMAC12_ADDR
#define BN0_WF_ARB_TOP_WMMAC12_CWMAX_AC12_MASK                 0x001F0000                // CWMAX_AC12[20..16]
#define BN0_WF_ARB_TOP_WMMAC12_CWMAX_AC12_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC12_CWMIN_AC12_ADDR                 BN0_WF_ARB_TOP_WMMAC12_ADDR
#define BN0_WF_ARB_TOP_WMMAC12_CWMIN_AC12_MASK                 0x00001F00                // CWMIN_AC12[12..8]
#define BN0_WF_ARB_TOP_WMMAC12_CWMIN_AC12_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC12_AIFS_AC12_ADDR                  BN0_WF_ARB_TOP_WMMAC12_ADDR
#define BN0_WF_ARB_TOP_WMMAC12_AIFS_AC12_MASK                  0x0000000F                // AIFS_AC12[3..0]
#define BN0_WF_ARB_TOP_WMMAC12_AIFS_AC12_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC13_CURR_CW_AC13_ADDR               BN0_WF_ARB_TOP_WMMAC13_ADDR
#define BN0_WF_ARB_TOP_WMMAC13_CURR_CW_AC13_MASK               0x1F000000                // CURR_CW_AC13[28..24]
#define BN0_WF_ARB_TOP_WMMAC13_CURR_CW_AC13_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC13_CWMAX_AC13_ADDR                 BN0_WF_ARB_TOP_WMMAC13_ADDR
#define BN0_WF_ARB_TOP_WMMAC13_CWMAX_AC13_MASK                 0x001F0000                // CWMAX_AC13[20..16]
#define BN0_WF_ARB_TOP_WMMAC13_CWMAX_AC13_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC13_CWMIN_AC13_ADDR                 BN0_WF_ARB_TOP_WMMAC13_ADDR
#define BN0_WF_ARB_TOP_WMMAC13_CWMIN_AC13_MASK                 0x00001F00                // CWMIN_AC13[12..8]
#define BN0_WF_ARB_TOP_WMMAC13_CWMIN_AC13_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC13_AIFS_AC13_ADDR                  BN0_WF_ARB_TOP_WMMAC13_ADDR
#define BN0_WF_ARB_TOP_WMMAC13_AIFS_AC13_MASK                  0x0000000F                // AIFS_AC13[3..0]
#define BN0_WF_ARB_TOP_WMMAC13_AIFS_AC13_SHFT                  0

#define BN0_WF_ARB_TOP_WMMMUAC10_CURR_MUCW_AC10_ADDR           BN0_WF_ARB_TOP_WMMMUAC10_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC10_CURR_MUCW_AC10_MASK           0x1F000000                // CURR_MUCW_AC10[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC10_CURR_MUCW_AC10_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMAX_AC10_ADDR             BN0_WF_ARB_TOP_WMMMUAC10_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMAX_AC10_MASK             0x001F0000                // MUCWMAX_AC10[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMAX_AC10_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMIN_AC10_ADDR             BN0_WF_ARB_TOP_WMMMUAC10_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMIN_AC10_MASK             0x00001F00                // MUCWMIN_AC10[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC10_MUCWMIN_AC10_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC10_MUAIFS_AC10_ADDR              BN0_WF_ARB_TOP_WMMMUAC10_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC10_MUAIFS_AC10_MASK              0x0000000F                // MUAIFS_AC10[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC10_MUAIFS_AC10_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC11_CURR_MUCW_AC11_ADDR           BN0_WF_ARB_TOP_WMMMUAC11_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC11_CURR_MUCW_AC11_MASK           0x1F000000                // CURR_MUCW_AC11[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC11_CURR_MUCW_AC11_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMAX_AC11_ADDR             BN0_WF_ARB_TOP_WMMMUAC11_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMAX_AC11_MASK             0x001F0000                // MUCWMAX_AC11[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMAX_AC11_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMIN_AC11_ADDR             BN0_WF_ARB_TOP_WMMMUAC11_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMIN_AC11_MASK             0x00001F00                // MUCWMIN_AC11[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC11_MUCWMIN_AC11_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC11_MUAIFS_AC11_ADDR              BN0_WF_ARB_TOP_WMMMUAC11_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC11_MUAIFS_AC11_MASK              0x0000000F                // MUAIFS_AC11[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC11_MUAIFS_AC11_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC12_CURR_MUCW_AC12_ADDR           BN0_WF_ARB_TOP_WMMMUAC12_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC12_CURR_MUCW_AC12_MASK           0x1F000000                // CURR_MUCW_AC12[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC12_CURR_MUCW_AC12_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMAX_AC12_ADDR             BN0_WF_ARB_TOP_WMMMUAC12_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMAX_AC12_MASK             0x001F0000                // MUCWMAX_AC12[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMAX_AC12_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMIN_AC12_ADDR             BN0_WF_ARB_TOP_WMMMUAC12_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMIN_AC12_MASK             0x00001F00                // MUCWMIN_AC12[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC12_MUCWMIN_AC12_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC12_MUAIFS_AC12_ADDR              BN0_WF_ARB_TOP_WMMMUAC12_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC12_MUAIFS_AC12_MASK              0x0000000F                // MUAIFS_AC12[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC12_MUAIFS_AC12_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC13_CURR_MUCW_AC13_ADDR           BN0_WF_ARB_TOP_WMMMUAC13_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC13_CURR_MUCW_AC13_MASK           0x1F000000                // CURR_MUCW_AC13[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC13_CURR_MUCW_AC13_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMAX_AC13_ADDR             BN0_WF_ARB_TOP_WMMMUAC13_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMAX_AC13_MASK             0x001F0000                // MUCWMAX_AC13[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMAX_AC13_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMIN_AC13_ADDR             BN0_WF_ARB_TOP_WMMMUAC13_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMIN_AC13_MASK             0x00001F00                // MUCWMIN_AC13[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC13_MUCWMIN_AC13_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC13_MUAIFS_AC13_ADDR              BN0_WF_ARB_TOP_WMMMUAC13_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC13_MUAIFS_AC13_MASK              0x0000000F                // MUAIFS_AC13[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC13_MUAIFS_AC13_SHFT              0

#define BN0_WF_ARB_TOP_WMMAC00_CURR_CW_AC00_ADDR               BN0_WF_ARB_TOP_WMMAC00_ADDR
#define BN0_WF_ARB_TOP_WMMAC00_CURR_CW_AC00_MASK               0x1F000000                // CURR_CW_AC00[28..24]
#define BN0_WF_ARB_TOP_WMMAC00_CURR_CW_AC00_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC00_CWMAX_AC00_ADDR                 BN0_WF_ARB_TOP_WMMAC00_ADDR
#define BN0_WF_ARB_TOP_WMMAC00_CWMAX_AC00_MASK                 0x001F0000                // CWMAX_AC00[20..16]
#define BN0_WF_ARB_TOP_WMMAC00_CWMAX_AC00_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC00_CWMIN_AC00_ADDR                 BN0_WF_ARB_TOP_WMMAC00_ADDR
#define BN0_WF_ARB_TOP_WMMAC00_CWMIN_AC00_MASK                 0x00001F00                // CWMIN_AC00[12..8]
#define BN0_WF_ARB_TOP_WMMAC00_CWMIN_AC00_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC00_AIFS_AC00_ADDR                  BN0_WF_ARB_TOP_WMMAC00_ADDR
#define BN0_WF_ARB_TOP_WMMAC00_AIFS_AC00_MASK                  0x0000000F                // AIFS_AC00[3..0]
#define BN0_WF_ARB_TOP_WMMAC00_AIFS_AC00_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC01_CURR_CW_AC01_ADDR               BN0_WF_ARB_TOP_WMMAC01_ADDR
#define BN0_WF_ARB_TOP_WMMAC01_CURR_CW_AC01_MASK               0x1F000000                // CURR_CW_AC01[28..24]
#define BN0_WF_ARB_TOP_WMMAC01_CURR_CW_AC01_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC01_CWMAX_AC01_ADDR                 BN0_WF_ARB_TOP_WMMAC01_ADDR
#define BN0_WF_ARB_TOP_WMMAC01_CWMAX_AC01_MASK                 0x001F0000                // CWMAX_AC01[20..16]
#define BN0_WF_ARB_TOP_WMMAC01_CWMAX_AC01_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC01_CWMIN_AC01_ADDR                 BN0_WF_ARB_TOP_WMMAC01_ADDR
#define BN0_WF_ARB_TOP_WMMAC01_CWMIN_AC01_MASK                 0x00001F00                // CWMIN_AC01[12..8]
#define BN0_WF_ARB_TOP_WMMAC01_CWMIN_AC01_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC01_AIFS_AC01_ADDR                  BN0_WF_ARB_TOP_WMMAC01_ADDR
#define BN0_WF_ARB_TOP_WMMAC01_AIFS_AC01_MASK                  0x0000000F                // AIFS_AC01[3..0]
#define BN0_WF_ARB_TOP_WMMAC01_AIFS_AC01_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC02_CURR_CW_AC02_ADDR               BN0_WF_ARB_TOP_WMMAC02_ADDR
#define BN0_WF_ARB_TOP_WMMAC02_CURR_CW_AC02_MASK               0x1F000000                // CURR_CW_AC02[28..24]
#define BN0_WF_ARB_TOP_WMMAC02_CURR_CW_AC02_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC02_CWMAX_AC02_ADDR                 BN0_WF_ARB_TOP_WMMAC02_ADDR
#define BN0_WF_ARB_TOP_WMMAC02_CWMAX_AC02_MASK                 0x001F0000                // CWMAX_AC02[20..16]
#define BN0_WF_ARB_TOP_WMMAC02_CWMAX_AC02_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC02_CWMIN_AC02_ADDR                 BN0_WF_ARB_TOP_WMMAC02_ADDR
#define BN0_WF_ARB_TOP_WMMAC02_CWMIN_AC02_MASK                 0x00001F00                // CWMIN_AC02[12..8]
#define BN0_WF_ARB_TOP_WMMAC02_CWMIN_AC02_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC02_AIFS_AC02_ADDR                  BN0_WF_ARB_TOP_WMMAC02_ADDR
#define BN0_WF_ARB_TOP_WMMAC02_AIFS_AC02_MASK                  0x0000000F                // AIFS_AC02[3..0]
#define BN0_WF_ARB_TOP_WMMAC02_AIFS_AC02_SHFT                  0

#define BN0_WF_ARB_TOP_WMMAC03_CURR_CW_AC03_ADDR               BN0_WF_ARB_TOP_WMMAC03_ADDR
#define BN0_WF_ARB_TOP_WMMAC03_CURR_CW_AC03_MASK               0x1F000000                // CURR_CW_AC03[28..24]
#define BN0_WF_ARB_TOP_WMMAC03_CURR_CW_AC03_SHFT               24
#define BN0_WF_ARB_TOP_WMMAC03_CWMAX_AC03_ADDR                 BN0_WF_ARB_TOP_WMMAC03_ADDR
#define BN0_WF_ARB_TOP_WMMAC03_CWMAX_AC03_MASK                 0x001F0000                // CWMAX_AC03[20..16]
#define BN0_WF_ARB_TOP_WMMAC03_CWMAX_AC03_SHFT                 16
#define BN0_WF_ARB_TOP_WMMAC03_CWMIN_AC03_ADDR                 BN0_WF_ARB_TOP_WMMAC03_ADDR
#define BN0_WF_ARB_TOP_WMMAC03_CWMIN_AC03_MASK                 0x00001F00                // CWMIN_AC03[12..8]
#define BN0_WF_ARB_TOP_WMMAC03_CWMIN_AC03_SHFT                 8
#define BN0_WF_ARB_TOP_WMMAC03_AIFS_AC03_ADDR                  BN0_WF_ARB_TOP_WMMAC03_ADDR
#define BN0_WF_ARB_TOP_WMMAC03_AIFS_AC03_MASK                  0x0000000F                // AIFS_AC03[3..0]
#define BN0_WF_ARB_TOP_WMMAC03_AIFS_AC03_SHFT                  0

#define BN0_WF_ARB_TOP_WMMMUAC00_CURR_MUCW_AC00_ADDR           BN0_WF_ARB_TOP_WMMMUAC00_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC00_CURR_MUCW_AC00_MASK           0x1F000000                // CURR_MUCW_AC00[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC00_CURR_MUCW_AC00_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMAX_AC00_ADDR             BN0_WF_ARB_TOP_WMMMUAC00_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMAX_AC00_MASK             0x001F0000                // MUCWMAX_AC00[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMAX_AC00_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMIN_AC00_ADDR             BN0_WF_ARB_TOP_WMMMUAC00_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMIN_AC00_MASK             0x00001F00                // MUCWMIN_AC00[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC00_MUCWMIN_AC00_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC00_MUAIFS_AC00_ADDR              BN0_WF_ARB_TOP_WMMMUAC00_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC00_MUAIFS_AC00_MASK              0x0000000F                // MUAIFS_AC00[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC00_MUAIFS_AC00_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC01_CURR_MUCW_AC01_ADDR           BN0_WF_ARB_TOP_WMMMUAC01_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC01_CURR_MUCW_AC01_MASK           0x1F000000                // CURR_MUCW_AC01[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC01_CURR_MUCW_AC01_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMAX_AC01_ADDR             BN0_WF_ARB_TOP_WMMMUAC01_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMAX_AC01_MASK             0x001F0000                // MUCWMAX_AC01[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMAX_AC01_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMIN_AC01_ADDR             BN0_WF_ARB_TOP_WMMMUAC01_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMIN_AC01_MASK             0x00001F00                // MUCWMIN_AC01[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC01_MUCWMIN_AC01_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC01_MUAIFS_AC01_ADDR              BN0_WF_ARB_TOP_WMMMUAC01_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC01_MUAIFS_AC01_MASK              0x0000000F                // MUAIFS_AC01[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC01_MUAIFS_AC01_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC02_CURR_MUCW_AC02_ADDR           BN0_WF_ARB_TOP_WMMMUAC02_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC02_CURR_MUCW_AC02_MASK           0x1F000000                // CURR_MUCW_AC02[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC02_CURR_MUCW_AC02_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMAX_AC02_ADDR             BN0_WF_ARB_TOP_WMMMUAC02_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMAX_AC02_MASK             0x001F0000                // MUCWMAX_AC02[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMAX_AC02_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMIN_AC02_ADDR             BN0_WF_ARB_TOP_WMMMUAC02_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMIN_AC02_MASK             0x00001F00                // MUCWMIN_AC02[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC02_MUCWMIN_AC02_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC02_MUAIFS_AC02_ADDR              BN0_WF_ARB_TOP_WMMMUAC02_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC02_MUAIFS_AC02_MASK              0x0000000F                // MUAIFS_AC02[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC02_MUAIFS_AC02_SHFT              0

#define BN0_WF_ARB_TOP_WMMMUAC03_CURR_MUCW_AC03_ADDR           BN0_WF_ARB_TOP_WMMMUAC03_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC03_CURR_MUCW_AC03_MASK           0x1F000000                // CURR_MUCW_AC03[28..24]
#define BN0_WF_ARB_TOP_WMMMUAC03_CURR_MUCW_AC03_SHFT           24
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMAX_AC03_ADDR             BN0_WF_ARB_TOP_WMMMUAC03_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMAX_AC03_MASK             0x001F0000                // MUCWMAX_AC03[20..16]
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMAX_AC03_SHFT             16
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMIN_AC03_ADDR             BN0_WF_ARB_TOP_WMMMUAC03_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMIN_AC03_MASK             0x00001F00                // MUCWMIN_AC03[12..8]
#define BN0_WF_ARB_TOP_WMMMUAC03_MUCWMIN_AC03_SHFT             8
#define BN0_WF_ARB_TOP_WMMMUAC03_MUAIFS_AC03_ADDR              BN0_WF_ARB_TOP_WMMMUAC03_ADDR
#define BN0_WF_ARB_TOP_WMMMUAC03_MUAIFS_AC03_MASK              0x0000000F                // MUAIFS_AC03[3..0]
#define BN0_WF_ARB_TOP_WMMMUAC03_MUAIFS_AC03_SHFT              0

#define BN0_WF_ARB_TOP_WMMNAF_CURR_CW_NAF_ADDR                 BN0_WF_ARB_TOP_WMMNAF_ADDR
#define BN0_WF_ARB_TOP_WMMNAF_CURR_CW_NAF_MASK                 0x1F000000                // CURR_CW_NAF[28..24]
#define BN0_WF_ARB_TOP_WMMNAF_CURR_CW_NAF_SHFT                 24
#define BN0_WF_ARB_TOP_WMMNAF_CWT3_NAF_ADDR                    BN0_WF_ARB_TOP_WMMNAF_ADDR
#define BN0_WF_ARB_TOP_WMMNAF_CWT3_NAF_MASK                    0x001F0000                // CWT3_NAF[20..16]
#define BN0_WF_ARB_TOP_WMMNAF_CWT3_NAF_SHFT                    16
#define BN0_WF_ARB_TOP_WMMNAF_CWT2_NAF_ADDR                    BN0_WF_ARB_TOP_WMMNAF_ADDR
#define BN0_WF_ARB_TOP_WMMNAF_CWT2_NAF_MASK                    0x00001F00                // CWT2_NAF[12..8]
#define BN0_WF_ARB_TOP_WMMNAF_CWT2_NAF_SHFT                    8
#define BN0_WF_ARB_TOP_WMMNAF_AIFS_NAF_ADDR                    BN0_WF_ARB_TOP_WMMNAF_ADDR
#define BN0_WF_ARB_TOP_WMMNAF_AIFS_NAF_MASK                    0x0000000F                // AIFS_NAF[3..0]
#define BN0_WF_ARB_TOP_WMMNAF_AIFS_NAF_SHFT                    0

#define BN0_WF_ARB_TOP_WMMNBCN_CWMIN_NBCN_ADDR                 BN0_WF_ARB_TOP_WMMNBCN_ADDR
#define BN0_WF_ARB_TOP_WMMNBCN_CWMIN_NBCN_MASK                 0x00001F00                // CWMIN_NBCN[12..8]
#define BN0_WF_ARB_TOP_WMMNBCN_CWMIN_NBCN_SHFT                 8
#define BN0_WF_ARB_TOP_WMMNBCN_AIFS_NBCN_ADDR                  BN0_WF_ARB_TOP_WMMNBCN_ADDR
#define BN0_WF_ARB_TOP_WMMNBCN_AIFS_NBCN_MASK                  0x0000000F                // AIFS_NBCN[3..0]
#define BN0_WF_ARB_TOP_WMMNBCN_AIFS_NBCN_SHFT                  0

#define BN0_WF_ARB_TOP_WMMALTX0_CURR_CW_ALTX0_ADDR             BN0_WF_ARB_TOP_WMMALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMALTX0_CURR_CW_ALTX0_MASK             0x1F000000                // CURR_CW_ALTX0[28..24]
#define BN0_WF_ARB_TOP_WMMALTX0_CURR_CW_ALTX0_SHFT             24
#define BN0_WF_ARB_TOP_WMMALTX0_CWMAX_ALTX0_ADDR               BN0_WF_ARB_TOP_WMMALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMALTX0_CWMAX_ALTX0_MASK               0x001F0000                // CWMAX_ALTX0[20..16]
#define BN0_WF_ARB_TOP_WMMALTX0_CWMAX_ALTX0_SHFT               16
#define BN0_WF_ARB_TOP_WMMALTX0_CWMIN_ALTX0_ADDR               BN0_WF_ARB_TOP_WMMALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMALTX0_CWMIN_ALTX0_MASK               0x00001F00                // CWMIN_ALTX0[12..8]
#define BN0_WF_ARB_TOP_WMMALTX0_CWMIN_ALTX0_SHFT               8
#define BN0_WF_ARB_TOP_WMMALTX0_SLOT_IDLE_ALTX0_SEL_ADDR       BN0_WF_ARB_TOP_WMMALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMALTX0_SLOT_IDLE_ALTX0_SEL_MASK       0x00000080                // SLOT_IDLE_ALTX0_SEL[7]
#define BN0_WF_ARB_TOP_WMMALTX0_SLOT_IDLE_ALTX0_SEL_SHFT       7
#define BN0_WF_ARB_TOP_WMMALTX0_AIFS_ALTX0_ADDR                BN0_WF_ARB_TOP_WMMALTX0_ADDR
#define BN0_WF_ARB_TOP_WMMALTX0_AIFS_ALTX0_MASK                0x0000000F                // AIFS_ALTX0[3..0]
#define BN0_WF_ARB_TOP_WMMALTX0_AIFS_ALTX0_SHFT                0

#define BN0_WF_ARB_TOP_WMMBMC0_CWMIN_BMC0_ADDR                 BN0_WF_ARB_TOP_WMMBMC0_ADDR
#define BN0_WF_ARB_TOP_WMMBMC0_CWMIN_BMC0_MASK                 0x00001F00                // CWMIN_BMC0[12..8]
#define BN0_WF_ARB_TOP_WMMBMC0_CWMIN_BMC0_SHFT                 8
#define BN0_WF_ARB_TOP_WMMBMC0_SLOT_IDLE_BMC0_SEL_ADDR         BN0_WF_ARB_TOP_WMMBMC0_ADDR
#define BN0_WF_ARB_TOP_WMMBMC0_SLOT_IDLE_BMC0_SEL_MASK         0x00000080                // SLOT_IDLE_BMC0_SEL[7]
#define BN0_WF_ARB_TOP_WMMBMC0_SLOT_IDLE_BMC0_SEL_SHFT         7
#define BN0_WF_ARB_TOP_WMMBMC0_AIFS_BMC0_ADDR                  BN0_WF_ARB_TOP_WMMBMC0_ADDR
#define BN0_WF_ARB_TOP_WMMBMC0_AIFS_BMC0_MASK                  0x0000000F                // AIFS_BMC0[3..0]
#define BN0_WF_ARB_TOP_WMMBMC0_AIFS_BMC0_SHFT                  0

#define BN0_WF_ARB_TOP_WMMBCN0_CWMIN_BCN0_ADDR                 BN0_WF_ARB_TOP_WMMBCN0_ADDR
#define BN0_WF_ARB_TOP_WMMBCN0_CWMIN_BCN0_MASK                 0x00001F00                // CWMIN_BCN0[12..8]
#define BN0_WF_ARB_TOP_WMMBCN0_CWMIN_BCN0_SHFT                 8
#define BN0_WF_ARB_TOP_WMMBCN0_SLOT_IDLE_BNC0_SEL_ADDR         BN0_WF_ARB_TOP_WMMBCN0_ADDR
#define BN0_WF_ARB_TOP_WMMBCN0_SLOT_IDLE_BNC0_SEL_MASK         0x00000080                // SLOT_IDLE_BNC0_SEL[7]
#define BN0_WF_ARB_TOP_WMMBCN0_SLOT_IDLE_BNC0_SEL_SHFT         7
#define BN0_WF_ARB_TOP_WMMBCN0_AIFS_BCN0_ADDR                  BN0_WF_ARB_TOP_WMMBCN0_ADDR
#define BN0_WF_ARB_TOP_WMMBCN0_AIFS_BCN0_MASK                  0x0000000F                // AIFS_BCN0[3..0]
#define BN0_WF_ARB_TOP_WMMBCN0_AIFS_BCN0_SHFT                  0

#define BN0_WF_ARB_TOP_BFCR0_SR_BF_EN_ADDR                     BN0_WF_ARB_TOP_BFCR0_ADDR
#define BN0_WF_ARB_TOP_BFCR0_SR_BF_EN_MASK                     0x07FFFFFF                // SR_BF_EN[26..0]
#define BN0_WF_ARB_TOP_BFCR0_SR_BF_EN_SHFT                     0

#define BN0_WF_ARB_TOP_BFCR_DCM_BFTO_ADDR                      BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_DCM_BFTO_MASK                      0x0F000000                // DCM_BFTO[27..24]
#define BN0_WF_ARB_TOP_BFCR_DCM_BFTO_SHFT                      24
#define BN0_WF_ARB_TOP_BFCR_EARLY_BFTO_ADDR                    BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_EARLY_BFTO_MASK                    0x00F00000                // EARLY_BFTO[23..20]
#define BN0_WF_ARB_TOP_BFCR_EARLY_BFTO_SHFT                    20
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_RLD_BFN_TOGGLE_ADDR        BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_RLD_BFN_TOGGLE_MASK        0x00020000                // AGG_ARB_RLD_BFN_TOGGLE[17]
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_RLD_BFN_TOGGLE_SHFT        17
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_ABORT_TOGGLE_ADDR          BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_ABORT_TOGGLE_MASK          0x00010000                // ARB0_TX_ABORT_TOGGLE[16]
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_ABORT_TOGGLE_SHFT          16
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_START_TOGGLE_ADDR          BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_START_TOGGLE_MASK          0x00008000                // ARB0_TX_START_TOGGLE[15]
#define BN0_WF_ARB_TOP_BFCR_ARB0_TX_START_TOGGLE_SHFT          15
#define BN0_WF_ARB_TOP_BFCR_TMAC0_SLOT_IDLE_TOGGLE_ADDR        BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_TMAC0_SLOT_IDLE_TOGGLE_MASK        0x00004000                // TMAC0_SLOT_IDLE_TOGGLE[14]
#define BN0_WF_ARB_TOP_BFCR_TMAC0_SLOT_IDLE_TOGGLE_SHFT        14
#define BN0_WF_ARB_TOP_BFCR_LP0_TBTT_TOGGLE_ADDR               BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_LP0_TBTT_TOGGLE_MASK               0x00002000                // LP0_TBTT_TOGGLE[13]
#define BN0_WF_ARB_TOP_BFCR_LP0_TBTT_TOGGLE_SHFT               13
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETBTT_TOGGLE_ADDR            BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETBTT_TOGGLE_MASK            0x00001000                // LP0_PRETBTT_TOGGLE[12]
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETBTT_TOGGLE_SHFT            12
#define BN0_WF_ARB_TOP_BFCR_LP0_TTTT_TOGGLE_ADDR               BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_LP0_TTTT_TOGGLE_MASK               0x00000800                // LP0_TTTT_TOGGLE[11]
#define BN0_WF_ARB_TOP_BFCR_LP0_TTTT_TOGGLE_SHFT               11
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETTTT_TOGGLE_ADDR            BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETTTT_TOGGLE_MASK            0x00000400                // LP0_PRETTTT_TOGGLE[10]
#define BN0_WF_ARB_TOP_BFCR_LP0_PRETTTT_TOGGLE_SHFT            10
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_ABORT_TOGGLE_ADDR          BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_ABORT_TOGGLE_MASK          0x00000200                // AGG_ARB_ABORT_TOGGLE[9]
#define BN0_WF_ARB_TOP_BFCR_AGG_ARB_ABORT_TOGGLE_SHFT          9
#define BN0_WF_ARB_TOP_BFCR_TMAC0_MNG_SLOT_IDLE_ADDR           BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_TMAC0_MNG_SLOT_IDLE_MASK           0x00000100                // TMAC0_MNG_SLOT_IDLE[8]
#define BN0_WF_ARB_TOP_BFCR_TMAC0_MNG_SLOT_IDLE_SHFT           8
#define BN0_WF_ARB_TOP_BFCR_MIN_IFSBFN_ADDR                    BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_MIN_IFSBFN_MASK                    0x000000F0                // MIN_IFSBFN[7..4]
#define BN0_WF_ARB_TOP_BFCR_MIN_IFSBFN_SHFT                    4
#define BN0_WF_ARB_TOP_BFCR_CW_CTL0_ADDR                       BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_CW_CTL0_MASK                       0x00000008                // CW_CTL0[3]
#define BN0_WF_ARB_TOP_BFCR_CW_CTL0_SHFT                       3
#define BN0_WF_ARB_TOP_BFCR_PRI_CTL0_ADDR                      BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_PRI_CTL0_MASK                      0x00000004                // PRI_CTL0[2]
#define BN0_WF_ARB_TOP_BFCR_PRI_CTL0_SHFT                      2
#define BN0_WF_ARB_TOP_BFCR_BACK_OFF_CTRL0_ADDR                BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_BACK_OFF_CTRL0_MASK                0x00000002                // BACK_OFF_CTRL0[1]
#define BN0_WF_ARB_TOP_BFCR_BACK_OFF_CTRL0_SHFT                1
#define BN0_WF_ARB_TOP_BFCR_LAST_PPDU_PDICT0_ADDR              BN0_WF_ARB_TOP_BFCR_ADDR
#define BN0_WF_ARB_TOP_BFCR_LAST_PPDU_PDICT0_MASK              0x00000001                // LAST_PPDU_PDICT0[0]
#define BN0_WF_ARB_TOP_BFCR_LAST_PPDU_PDICT0_SHFT              0

#define BN0_WF_ARB_TOP_BFCR2_CCA_ABORT_RLD_BFN_ADDR            BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_CCA_ABORT_RLD_BFN_MASK            0x00020000                // CCA_ABORT_RLD_BFN[17]
#define BN0_WF_ARB_TOP_BFCR2_CCA_ABORT_RLD_BFN_SHFT            17
#define BN0_WF_ARB_TOP_BFCR2_NO_PREMATURE_EARLY_BF_FREEZE_ADDR BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_NO_PREMATURE_EARLY_BF_FREEZE_MASK 0x00010000                // NO_PREMATURE_EARLY_BF_FREEZE[16]
#define BN0_WF_ARB_TOP_BFCR2_NO_PREMATURE_EARLY_BF_FREEZE_SHFT 16
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_RISE_MODE_ADDR             BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_RISE_MODE_MASK             0x00007000                // MUEDCA_RISE_MODE[14..12]
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_RISE_MODE_SHFT             12
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_FALL_MODE_ADDR             BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_FALL_MODE_MASK             0x00000700                // MUEDCA_FALL_MODE[10..8]
#define BN0_WF_ARB_TOP_BFCR2_MUEDCA_FALL_MODE_SHFT             8
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE3_ADDR                    BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE3_MASK                    0x000000C0                // BFN_MODE3[7..6]
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE3_SHFT                    6
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE2_ADDR                    BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE2_MASK                    0x00000030                // BFN_MODE2[5..4]
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE2_SHFT                    4
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE1_ADDR                    BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE1_MASK                    0x0000000C                // BFN_MODE1[3..2]
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE1_SHFT                    2
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE0_ADDR                    BN0_WF_ARB_TOP_BFCR2_ADDR
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE0_MASK                    0x00000003                // BFN_MODE0[1..0]
#define BN0_WF_ARB_TOP_BFCR2_BFN_MODE0_SHFT                    0

#define BN0_WF_ARB_TOP_BFCR3_RSVD_ADDR                         BN0_WF_ARB_TOP_BFCR3_ADDR
#define BN0_WF_ARB_TOP_BFCR3_RSVD_MASK                         0xE0000000                // RSVD[31..29]
#define BN0_WF_ARB_TOP_BFCR3_RSVD_SHFT                         29
#define BN0_WF_ARB_TOP_BFCR3_SR_BACKOFF_MASK_ADDR              BN0_WF_ARB_TOP_BFCR3_ADDR
#define BN0_WF_ARB_TOP_BFCR3_SR_BACKOFF_MASK_MASK              0x1FFFFFFC                // SR_BACKOFF_MASK[28..2]
#define BN0_WF_ARB_TOP_BFCR3_SR_BACKOFF_MASK_SHFT              2
#define BN0_WF_ARB_TOP_BFCR3_SR_SUSPEND_ADDR                   BN0_WF_ARB_TOP_BFCR3_ADDR
#define BN0_WF_ARB_TOP_BFCR3_SR_SUSPEND_MASK                   0x00000002                // SR_SUSPEND[1]
#define BN0_WF_ARB_TOP_BFCR3_SR_SUSPEND_SHFT                   1
#define BN0_WF_ARB_TOP_BFCR3_SR_CW_ADDR                        BN0_WF_ARB_TOP_BFCR3_ADDR
#define BN0_WF_ARB_TOP_BFCR3_SR_CW_MASK                        0x00000001                // SR_CW[0]
#define BN0_WF_ARB_TOP_BFCR3_SR_CW_SHFT                        0

#define BN0_WF_ARB_TOP_ACQTXDOCS_AC33_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC33_TXDOTXC_SEL_MASK         0x00008000                // AC33_TXDOTXC_SEL[15]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC33_TXDOTXC_SEL_SHFT         15
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC32_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC32_TXDOTXC_SEL_MASK         0x00004000                // AC32_TXDOTXC_SEL[14]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC32_TXDOTXC_SEL_SHFT         14
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC31_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC31_TXDOTXC_SEL_MASK         0x00002000                // AC31_TXDOTXC_SEL[13]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC31_TXDOTXC_SEL_SHFT         13
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC30_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC30_TXDOTXC_SEL_MASK         0x00001000                // AC30_TXDOTXC_SEL[12]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC30_TXDOTXC_SEL_SHFT         12
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC23_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC23_TXDOTXC_SEL_MASK         0x00000800                // AC23_TXDOTXC_SEL[11]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC23_TXDOTXC_SEL_SHFT         11
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC22_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC22_TXDOTXC_SEL_MASK         0x00000400                // AC22_TXDOTXC_SEL[10]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC22_TXDOTXC_SEL_SHFT         10
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC21_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC21_TXDOTXC_SEL_MASK         0x00000200                // AC21_TXDOTXC_SEL[9]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC21_TXDOTXC_SEL_SHFT         9
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC20_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC20_TXDOTXC_SEL_MASK         0x00000100                // AC20_TXDOTXC_SEL[8]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC20_TXDOTXC_SEL_SHFT         8
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC13_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC13_TXDOTXC_SEL_MASK         0x00000080                // AC13_TXDOTXC_SEL[7]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC13_TXDOTXC_SEL_SHFT         7
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC12_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC12_TXDOTXC_SEL_MASK         0x00000040                // AC12_TXDOTXC_SEL[6]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC12_TXDOTXC_SEL_SHFT         6
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC11_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC11_TXDOTXC_SEL_MASK         0x00000020                // AC11_TXDOTXC_SEL[5]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC11_TXDOTXC_SEL_SHFT         5
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC10_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC10_TXDOTXC_SEL_MASK         0x00000010                // AC10_TXDOTXC_SEL[4]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC10_TXDOTXC_SEL_SHFT         4
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC03_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC03_TXDOTXC_SEL_MASK         0x00000008                // AC03_TXDOTXC_SEL[3]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC03_TXDOTXC_SEL_SHFT         3
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC02_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC02_TXDOTXC_SEL_MASK         0x00000004                // AC02_TXDOTXC_SEL[2]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC02_TXDOTXC_SEL_SHFT         2
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC01_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC01_TXDOTXC_SEL_MASK         0x00000002                // AC01_TXDOTXC_SEL[1]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC01_TXDOTXC_SEL_SHFT         1
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC00_TXDOTXC_SEL_ADDR         BN0_WF_ARB_TOP_ACQTXDOCS_ADDR
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC00_TXDOTXC_SEL_MASK         0x00000001                // AC00_TXDOTXC_SEL[0]
#define BN0_WF_ARB_TOP_ACQTXDOCS_AC00_TXDOTXC_SEL_SHFT         0

#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START4_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START4_MASK                 0x10000000                // PSMP0_START4[28]
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START4_SHFT                 28
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START3_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START3_MASK                 0x08000000                // PSMP0_START3[27]
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START3_SHFT                 27
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START2_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START2_MASK                 0x04000000                // PSMP0_START2[26]
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START2_SHFT                 26
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START1_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START1_MASK                 0x02000000                // PSMP0_START1[25]
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START1_SHFT                 25
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START0_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START0_MASK                 0x01000000                // PSMP0_START0[24]
#define BN0_WF_ARB_TOP_TQSM0_PSMP0_START0_SHFT                 24
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START3_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START3_MASK                  0x00080000                // BCN0_START3[19]
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START3_SHFT                  19
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START2_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START2_MASK                  0x00040000                // BCN0_START2[18]
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START2_SHFT                  18
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START1_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START1_MASK                  0x00020000                // BCN0_START1[17]
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START1_SHFT                  17
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START0_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START0_MASK                  0x00010000                // BCN0_START0[16]
#define BN0_WF_ARB_TOP_TQSM0_BCN0_START0_SHFT                  16
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START3_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START3_MASK                  0x00000800                // BMC0_START3[11]
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START3_SHFT                  11
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START2_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START2_MASK                  0x00000400                // BMC0_START2[10]
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START2_SHFT                  10
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START1_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START1_MASK                  0x00000200                // BMC0_START1[9]
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START1_SHFT                  9
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START0_ADDR                  BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START0_MASK                  0x00000100                // BMC0_START0[8]
#define BN0_WF_ARB_TOP_TQSM0_BMC0_START0_SHFT                  8
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START4_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START4_MASK                 0x00000010                // ALTX0_START4[4]
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START4_SHFT                 4
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START3_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START3_MASK                 0x00000008                // ALTX0_START3[3]
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START3_SHFT                 3
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START2_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START2_MASK                 0x00000004                // ALTX0_START2[2]
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START2_SHFT                 2
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START1_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START1_MASK                 0x00000002                // ALTX0_START1[1]
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START1_SHFT                 1
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START0_ADDR                 BN0_WF_ARB_TOP_TQSM0_ADDR
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START0_MASK                 0x00000001                // ALTX0_START0[0]
#define BN0_WF_ARB_TOP_TQSM0_ALTX0_START0_SHFT                 0

#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_15_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_15_MASK               0x80000000                // BCN0_START0_15[31]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_15_SHFT               31
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_14_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_14_MASK               0x40000000                // BCN0_START0_14[30]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_14_SHFT               30
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_13_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_13_MASK               0x20000000                // BCN0_START0_13[29]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_13_SHFT               29
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_12_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_12_MASK               0x10000000                // BCN0_START0_12[28]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_12_SHFT               28
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_11_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_11_MASK               0x08000000                // BCN0_START0_11[27]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_11_SHFT               27
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_10_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_10_MASK               0x04000000                // BCN0_START0_10[26]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_10_SHFT               26
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_9_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_9_MASK                0x02000000                // BCN0_START0_9[25]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_9_SHFT                25
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_8_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_8_MASK                0x01000000                // BCN0_START0_8[24]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_8_SHFT                24
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_7_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_7_MASK                0x00800000                // BCN0_START0_7[23]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_7_SHFT                23
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_6_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_6_MASK                0x00400000                // BCN0_START0_6[22]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_6_SHFT                22
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_5_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_5_MASK                0x00200000                // BCN0_START0_5[21]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_5_SHFT                21
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_4_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_4_MASK                0x00100000                // BCN0_START0_4[20]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_4_SHFT                20
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_3_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_3_MASK                0x00080000                // BCN0_START0_3[19]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_3_SHFT                19
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_2_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_2_MASK                0x00040000                // BCN0_START0_2[18]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_2_SHFT                18
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_1_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_1_MASK                0x00020000                // BCN0_START0_1[17]
#define BN0_WF_ARB_TOP_TQSE0_BCN0_START0_1_SHFT                17
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_15_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_15_MASK               0x00008000                // BMC0_START0_15[15]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_15_SHFT               15
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_14_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_14_MASK               0x00004000                // BMC0_START0_14[14]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_14_SHFT               14
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_13_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_13_MASK               0x00002000                // BMC0_START0_13[13]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_13_SHFT               13
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_12_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_12_MASK               0x00001000                // BMC0_START0_12[12]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_12_SHFT               12
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_11_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_11_MASK               0x00000800                // BMC0_START0_11[11]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_11_SHFT               11
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_10_ADDR               BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_10_MASK               0x00000400                // BMC0_START0_10[10]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_10_SHFT               10
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_9_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_9_MASK                0x00000200                // BMC0_START0_9[9]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_9_SHFT                9
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_8_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_8_MASK                0x00000100                // BMC0_START0_8[8]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_8_SHFT                8
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_7_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_7_MASK                0x00000080                // BMC0_START0_7[7]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_7_SHFT                7
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_6_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_6_MASK                0x00000040                // BMC0_START0_6[6]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_6_SHFT                6
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_5_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_5_MASK                0x00000020                // BMC0_START0_5[5]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_5_SHFT                5
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_4_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_4_MASK                0x00000010                // BMC0_START0_4[4]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_4_SHFT                4
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_3_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_3_MASK                0x00000008                // BMC0_START0_3[3]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_3_SHFT                3
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_2_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_2_MASK                0x00000004                // BMC0_START0_2[2]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_2_SHFT                2
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_1_ADDR                BN0_WF_ARB_TOP_TQSE0_ADDR
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_1_MASK                0x00000002                // BMC0_START0_1[1]
#define BN0_WF_ARB_TOP_TQSE0_BMC0_START0_1_SHFT                1

#define BN0_WF_ARB_TOP_TQSN_NBCN_START3_ADDR                   BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NBCN_START3_MASK                   0x00000800                // NBCN_START3[11]
#define BN0_WF_ARB_TOP_TQSN_NBCN_START3_SHFT                   11
#define BN0_WF_ARB_TOP_TQSN_NBCN_START2_ADDR                   BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NBCN_START2_MASK                   0x00000400                // NBCN_START2[10]
#define BN0_WF_ARB_TOP_TQSN_NBCN_START2_SHFT                   10
#define BN0_WF_ARB_TOP_TQSN_NBCN_START1_ADDR                   BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NBCN_START1_MASK                   0x00000200                // NBCN_START1[9]
#define BN0_WF_ARB_TOP_TQSN_NBCN_START1_SHFT                   9
#define BN0_WF_ARB_TOP_TQSN_NBCN_START0_ADDR                   BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NBCN_START0_MASK                   0x00000100                // NBCN_START0[8]
#define BN0_WF_ARB_TOP_TQSN_NBCN_START0_SHFT                   8
#define BN0_WF_ARB_TOP_TQSN_NAF_START3_ADDR                    BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NAF_START3_MASK                    0x00000008                // NAF_START3[3]
#define BN0_WF_ARB_TOP_TQSN_NAF_START3_SHFT                    3
#define BN0_WF_ARB_TOP_TQSN_NAF_START2_ADDR                    BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NAF_START2_MASK                    0x00000004                // NAF_START2[2]
#define BN0_WF_ARB_TOP_TQSN_NAF_START2_SHFT                    2
#define BN0_WF_ARB_TOP_TQSN_NAF_START1_ADDR                    BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NAF_START1_MASK                    0x00000002                // NAF_START1[1]
#define BN0_WF_ARB_TOP_TQSN_NAF_START1_SHFT                    1
#define BN0_WF_ARB_TOP_TQSN_NAF_START0_ADDR                    BN0_WF_ARB_TOP_TQSN_ADDR
#define BN0_WF_ARB_TOP_TQSN_NAF_START0_MASK                    0x00000001                // NAF_START0[0]
#define BN0_WF_ARB_TOP_TQSN_NAF_START0_SHFT                    0

#define BN0_WF_ARB_TOP_TQSW0_AC03_START4_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC03_START4_MASK                  0x10000000                // AC03_START4[28]
#define BN0_WF_ARB_TOP_TQSW0_AC03_START4_SHFT                  28
#define BN0_WF_ARB_TOP_TQSW0_AC03_START3_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC03_START3_MASK                  0x08000000                // AC03_START3[27]
#define BN0_WF_ARB_TOP_TQSW0_AC03_START3_SHFT                  27
#define BN0_WF_ARB_TOP_TQSW0_AC03_START2_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC03_START2_MASK                  0x04000000                // AC03_START2[26]
#define BN0_WF_ARB_TOP_TQSW0_AC03_START2_SHFT                  26
#define BN0_WF_ARB_TOP_TQSW0_AC03_START1_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC03_START1_MASK                  0x02000000                // AC03_START1[25]
#define BN0_WF_ARB_TOP_TQSW0_AC03_START1_SHFT                  25
#define BN0_WF_ARB_TOP_TQSW0_AC03_START0_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC03_START0_MASK                  0x01000000                // AC03_START0[24]
#define BN0_WF_ARB_TOP_TQSW0_AC03_START0_SHFT                  24
#define BN0_WF_ARB_TOP_TQSW0_AC02_START4_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC02_START4_MASK                  0x00100000                // AC02_START4[20]
#define BN0_WF_ARB_TOP_TQSW0_AC02_START4_SHFT                  20
#define BN0_WF_ARB_TOP_TQSW0_AC02_START3_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC02_START3_MASK                  0x00080000                // AC02_START3[19]
#define BN0_WF_ARB_TOP_TQSW0_AC02_START3_SHFT                  19
#define BN0_WF_ARB_TOP_TQSW0_AC02_START2_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC02_START2_MASK                  0x00040000                // AC02_START2[18]
#define BN0_WF_ARB_TOP_TQSW0_AC02_START2_SHFT                  18
#define BN0_WF_ARB_TOP_TQSW0_AC02_START1_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC02_START1_MASK                  0x00020000                // AC02_START1[17]
#define BN0_WF_ARB_TOP_TQSW0_AC02_START1_SHFT                  17
#define BN0_WF_ARB_TOP_TQSW0_AC02_START0_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC02_START0_MASK                  0x00010000                // AC02_START0[16]
#define BN0_WF_ARB_TOP_TQSW0_AC02_START0_SHFT                  16
#define BN0_WF_ARB_TOP_TQSW0_AC01_START4_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC01_START4_MASK                  0x00001000                // AC01_START4[12]
#define BN0_WF_ARB_TOP_TQSW0_AC01_START4_SHFT                  12
#define BN0_WF_ARB_TOP_TQSW0_AC01_START3_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC01_START3_MASK                  0x00000800                // AC01_START3[11]
#define BN0_WF_ARB_TOP_TQSW0_AC01_START3_SHFT                  11
#define BN0_WF_ARB_TOP_TQSW0_AC01_START2_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC01_START2_MASK                  0x00000400                // AC01_START2[10]
#define BN0_WF_ARB_TOP_TQSW0_AC01_START2_SHFT                  10
#define BN0_WF_ARB_TOP_TQSW0_AC01_START1_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC01_START1_MASK                  0x00000200                // AC01_START1[9]
#define BN0_WF_ARB_TOP_TQSW0_AC01_START1_SHFT                  9
#define BN0_WF_ARB_TOP_TQSW0_AC01_START0_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC01_START0_MASK                  0x00000100                // AC01_START0[8]
#define BN0_WF_ARB_TOP_TQSW0_AC01_START0_SHFT                  8
#define BN0_WF_ARB_TOP_TQSW0_AC00_START4_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC00_START4_MASK                  0x00000010                // AC00_START4[4]
#define BN0_WF_ARB_TOP_TQSW0_AC00_START4_SHFT                  4
#define BN0_WF_ARB_TOP_TQSW0_AC00_START3_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC00_START3_MASK                  0x00000008                // AC00_START3[3]
#define BN0_WF_ARB_TOP_TQSW0_AC00_START3_SHFT                  3
#define BN0_WF_ARB_TOP_TQSW0_AC00_START2_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC00_START2_MASK                  0x00000004                // AC00_START2[2]
#define BN0_WF_ARB_TOP_TQSW0_AC00_START2_SHFT                  2
#define BN0_WF_ARB_TOP_TQSW0_AC00_START1_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC00_START1_MASK                  0x00000002                // AC00_START1[1]
#define BN0_WF_ARB_TOP_TQSW0_AC00_START1_SHFT                  1
#define BN0_WF_ARB_TOP_TQSW0_AC00_START0_ADDR                  BN0_WF_ARB_TOP_TQSW0_ADDR
#define BN0_WF_ARB_TOP_TQSW0_AC00_START0_MASK                  0x00000001                // AC00_START0[0]
#define BN0_WF_ARB_TOP_TQSW0_AC00_START0_SHFT                  0

#define BN0_WF_ARB_TOP_TQSW1_AC13_START4_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC13_START4_MASK                  0x10000000                // AC13_START4[28]
#define BN0_WF_ARB_TOP_TQSW1_AC13_START4_SHFT                  28
#define BN0_WF_ARB_TOP_TQSW1_AC13_START3_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC13_START3_MASK                  0x08000000                // AC13_START3[27]
#define BN0_WF_ARB_TOP_TQSW1_AC13_START3_SHFT                  27
#define BN0_WF_ARB_TOP_TQSW1_AC13_START2_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC13_START2_MASK                  0x04000000                // AC13_START2[26]
#define BN0_WF_ARB_TOP_TQSW1_AC13_START2_SHFT                  26
#define BN0_WF_ARB_TOP_TQSW1_AC13_START1_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC13_START1_MASK                  0x02000000                // AC13_START1[25]
#define BN0_WF_ARB_TOP_TQSW1_AC13_START1_SHFT                  25
#define BN0_WF_ARB_TOP_TQSW1_AC13_START0_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC13_START0_MASK                  0x01000000                // AC13_START0[24]
#define BN0_WF_ARB_TOP_TQSW1_AC13_START0_SHFT                  24
#define BN0_WF_ARB_TOP_TQSW1_AC12_START4_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC12_START4_MASK                  0x00100000                // AC12_START4[20]
#define BN0_WF_ARB_TOP_TQSW1_AC12_START4_SHFT                  20
#define BN0_WF_ARB_TOP_TQSW1_AC12_START3_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC12_START3_MASK                  0x00080000                // AC12_START3[19]
#define BN0_WF_ARB_TOP_TQSW1_AC12_START3_SHFT                  19
#define BN0_WF_ARB_TOP_TQSW1_AC12_START2_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC12_START2_MASK                  0x00040000                // AC12_START2[18]
#define BN0_WF_ARB_TOP_TQSW1_AC12_START2_SHFT                  18
#define BN0_WF_ARB_TOP_TQSW1_AC12_START1_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC12_START1_MASK                  0x00020000                // AC12_START1[17]
#define BN0_WF_ARB_TOP_TQSW1_AC12_START1_SHFT                  17
#define BN0_WF_ARB_TOP_TQSW1_AC12_START0_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC12_START0_MASK                  0x00010000                // AC12_START0[16]
#define BN0_WF_ARB_TOP_TQSW1_AC12_START0_SHFT                  16
#define BN0_WF_ARB_TOP_TQSW1_AC11_START4_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC11_START4_MASK                  0x00001000                // AC11_START4[12]
#define BN0_WF_ARB_TOP_TQSW1_AC11_START4_SHFT                  12
#define BN0_WF_ARB_TOP_TQSW1_AC11_START3_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC11_START3_MASK                  0x00000800                // AC11_START3[11]
#define BN0_WF_ARB_TOP_TQSW1_AC11_START3_SHFT                  11
#define BN0_WF_ARB_TOP_TQSW1_AC11_START2_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC11_START2_MASK                  0x00000400                // AC11_START2[10]
#define BN0_WF_ARB_TOP_TQSW1_AC11_START2_SHFT                  10
#define BN0_WF_ARB_TOP_TQSW1_AC11_START1_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC11_START1_MASK                  0x00000200                // AC11_START1[9]
#define BN0_WF_ARB_TOP_TQSW1_AC11_START1_SHFT                  9
#define BN0_WF_ARB_TOP_TQSW1_AC11_START0_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC11_START0_MASK                  0x00000100                // AC11_START0[8]
#define BN0_WF_ARB_TOP_TQSW1_AC11_START0_SHFT                  8
#define BN0_WF_ARB_TOP_TQSW1_AC10_START4_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC10_START4_MASK                  0x00000010                // AC10_START4[4]
#define BN0_WF_ARB_TOP_TQSW1_AC10_START4_SHFT                  4
#define BN0_WF_ARB_TOP_TQSW1_AC10_START3_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC10_START3_MASK                  0x00000008                // AC10_START3[3]
#define BN0_WF_ARB_TOP_TQSW1_AC10_START3_SHFT                  3
#define BN0_WF_ARB_TOP_TQSW1_AC10_START2_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC10_START2_MASK                  0x00000004                // AC10_START2[2]
#define BN0_WF_ARB_TOP_TQSW1_AC10_START2_SHFT                  2
#define BN0_WF_ARB_TOP_TQSW1_AC10_START1_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC10_START1_MASK                  0x00000002                // AC10_START1[1]
#define BN0_WF_ARB_TOP_TQSW1_AC10_START1_SHFT                  1
#define BN0_WF_ARB_TOP_TQSW1_AC10_START0_ADDR                  BN0_WF_ARB_TOP_TQSW1_ADDR
#define BN0_WF_ARB_TOP_TQSW1_AC10_START0_MASK                  0x00000001                // AC10_START0[0]
#define BN0_WF_ARB_TOP_TQSW1_AC10_START0_SHFT                  0

#define BN0_WF_ARB_TOP_TQSW2_AC23_START4_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC23_START4_MASK                  0x10000000                // AC23_START4[28]
#define BN0_WF_ARB_TOP_TQSW2_AC23_START4_SHFT                  28
#define BN0_WF_ARB_TOP_TQSW2_AC23_START3_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC23_START3_MASK                  0x08000000                // AC23_START3[27]
#define BN0_WF_ARB_TOP_TQSW2_AC23_START3_SHFT                  27
#define BN0_WF_ARB_TOP_TQSW2_AC23_START2_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC23_START2_MASK                  0x04000000                // AC23_START2[26]
#define BN0_WF_ARB_TOP_TQSW2_AC23_START2_SHFT                  26
#define BN0_WF_ARB_TOP_TQSW2_AC23_START1_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC23_START1_MASK                  0x02000000                // AC23_START1[25]
#define BN0_WF_ARB_TOP_TQSW2_AC23_START1_SHFT                  25
#define BN0_WF_ARB_TOP_TQSW2_AC23_START0_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC23_START0_MASK                  0x01000000                // AC23_START0[24]
#define BN0_WF_ARB_TOP_TQSW2_AC23_START0_SHFT                  24
#define BN0_WF_ARB_TOP_TQSW2_AC22_START4_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC22_START4_MASK                  0x00100000                // AC22_START4[20]
#define BN0_WF_ARB_TOP_TQSW2_AC22_START4_SHFT                  20
#define BN0_WF_ARB_TOP_TQSW2_AC22_START3_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC22_START3_MASK                  0x00080000                // AC22_START3[19]
#define BN0_WF_ARB_TOP_TQSW2_AC22_START3_SHFT                  19
#define BN0_WF_ARB_TOP_TQSW2_AC22_START2_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC22_START2_MASK                  0x00040000                // AC22_START2[18]
#define BN0_WF_ARB_TOP_TQSW2_AC22_START2_SHFT                  18
#define BN0_WF_ARB_TOP_TQSW2_AC22_START1_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC22_START1_MASK                  0x00020000                // AC22_START1[17]
#define BN0_WF_ARB_TOP_TQSW2_AC22_START1_SHFT                  17
#define BN0_WF_ARB_TOP_TQSW2_AC22_START0_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC22_START0_MASK                  0x00010000                // AC22_START0[16]
#define BN0_WF_ARB_TOP_TQSW2_AC22_START0_SHFT                  16
#define BN0_WF_ARB_TOP_TQSW2_AC21_START4_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC21_START4_MASK                  0x00001000                // AC21_START4[12]
#define BN0_WF_ARB_TOP_TQSW2_AC21_START4_SHFT                  12
#define BN0_WF_ARB_TOP_TQSW2_AC21_START3_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC21_START3_MASK                  0x00000800                // AC21_START3[11]
#define BN0_WF_ARB_TOP_TQSW2_AC21_START3_SHFT                  11
#define BN0_WF_ARB_TOP_TQSW2_AC21_START2_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC21_START2_MASK                  0x00000400                // AC21_START2[10]
#define BN0_WF_ARB_TOP_TQSW2_AC21_START2_SHFT                  10
#define BN0_WF_ARB_TOP_TQSW2_AC21_START1_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC21_START1_MASK                  0x00000200                // AC21_START1[9]
#define BN0_WF_ARB_TOP_TQSW2_AC21_START1_SHFT                  9
#define BN0_WF_ARB_TOP_TQSW2_AC21_START0_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC21_START0_MASK                  0x00000100                // AC21_START0[8]
#define BN0_WF_ARB_TOP_TQSW2_AC21_START0_SHFT                  8
#define BN0_WF_ARB_TOP_TQSW2_AC20_START4_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC20_START4_MASK                  0x00000010                // AC20_START4[4]
#define BN0_WF_ARB_TOP_TQSW2_AC20_START4_SHFT                  4
#define BN0_WF_ARB_TOP_TQSW2_AC20_START3_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC20_START3_MASK                  0x00000008                // AC20_START3[3]
#define BN0_WF_ARB_TOP_TQSW2_AC20_START3_SHFT                  3
#define BN0_WF_ARB_TOP_TQSW2_AC20_START2_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC20_START2_MASK                  0x00000004                // AC20_START2[2]
#define BN0_WF_ARB_TOP_TQSW2_AC20_START2_SHFT                  2
#define BN0_WF_ARB_TOP_TQSW2_AC20_START1_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC20_START1_MASK                  0x00000002                // AC20_START1[1]
#define BN0_WF_ARB_TOP_TQSW2_AC20_START1_SHFT                  1
#define BN0_WF_ARB_TOP_TQSW2_AC20_START0_ADDR                  BN0_WF_ARB_TOP_TQSW2_ADDR
#define BN0_WF_ARB_TOP_TQSW2_AC20_START0_MASK                  0x00000001                // AC20_START0[0]
#define BN0_WF_ARB_TOP_TQSW2_AC20_START0_SHFT                  0

#define BN0_WF_ARB_TOP_TQSW3_AC33_START4_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC33_START4_MASK                  0x10000000                // AC33_START4[28]
#define BN0_WF_ARB_TOP_TQSW3_AC33_START4_SHFT                  28
#define BN0_WF_ARB_TOP_TQSW3_AC33_START3_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC33_START3_MASK                  0x08000000                // AC33_START3[27]
#define BN0_WF_ARB_TOP_TQSW3_AC33_START3_SHFT                  27
#define BN0_WF_ARB_TOP_TQSW3_AC33_START2_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC33_START2_MASK                  0x04000000                // AC33_START2[26]
#define BN0_WF_ARB_TOP_TQSW3_AC33_START2_SHFT                  26
#define BN0_WF_ARB_TOP_TQSW3_AC33_START1_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC33_START1_MASK                  0x02000000                // AC33_START1[25]
#define BN0_WF_ARB_TOP_TQSW3_AC33_START1_SHFT                  25
#define BN0_WF_ARB_TOP_TQSW3_AC33_START0_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC33_START0_MASK                  0x01000000                // AC33_START0[24]
#define BN0_WF_ARB_TOP_TQSW3_AC33_START0_SHFT                  24
#define BN0_WF_ARB_TOP_TQSW3_AC32_START4_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC32_START4_MASK                  0x00100000                // AC32_START4[20]
#define BN0_WF_ARB_TOP_TQSW3_AC32_START4_SHFT                  20
#define BN0_WF_ARB_TOP_TQSW3_AC32_START3_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC32_START3_MASK                  0x00080000                // AC32_START3[19]
#define BN0_WF_ARB_TOP_TQSW3_AC32_START3_SHFT                  19
#define BN0_WF_ARB_TOP_TQSW3_AC32_START2_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC32_START2_MASK                  0x00040000                // AC32_START2[18]
#define BN0_WF_ARB_TOP_TQSW3_AC32_START2_SHFT                  18
#define BN0_WF_ARB_TOP_TQSW3_AC32_START1_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC32_START1_MASK                  0x00020000                // AC32_START1[17]
#define BN0_WF_ARB_TOP_TQSW3_AC32_START1_SHFT                  17
#define BN0_WF_ARB_TOP_TQSW3_AC32_START0_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC32_START0_MASK                  0x00010000                // AC32_START0[16]
#define BN0_WF_ARB_TOP_TQSW3_AC32_START0_SHFT                  16
#define BN0_WF_ARB_TOP_TQSW3_AC31_START4_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC31_START4_MASK                  0x00001000                // AC31_START4[12]
#define BN0_WF_ARB_TOP_TQSW3_AC31_START4_SHFT                  12
#define BN0_WF_ARB_TOP_TQSW3_AC31_START3_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC31_START3_MASK                  0x00000800                // AC31_START3[11]
#define BN0_WF_ARB_TOP_TQSW3_AC31_START3_SHFT                  11
#define BN0_WF_ARB_TOP_TQSW3_AC31_START2_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC31_START2_MASK                  0x00000400                // AC31_START2[10]
#define BN0_WF_ARB_TOP_TQSW3_AC31_START2_SHFT                  10
#define BN0_WF_ARB_TOP_TQSW3_AC31_START1_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC31_START1_MASK                  0x00000200                // AC31_START1[9]
#define BN0_WF_ARB_TOP_TQSW3_AC31_START1_SHFT                  9
#define BN0_WF_ARB_TOP_TQSW3_AC31_START0_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC31_START0_MASK                  0x00000100                // AC31_START0[8]
#define BN0_WF_ARB_TOP_TQSW3_AC31_START0_SHFT                  8
#define BN0_WF_ARB_TOP_TQSW3_AC30_START4_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC30_START4_MASK                  0x00000010                // AC30_START4[4]
#define BN0_WF_ARB_TOP_TQSW3_AC30_START4_SHFT                  4
#define BN0_WF_ARB_TOP_TQSW3_AC30_START3_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC30_START3_MASK                  0x00000008                // AC30_START3[3]
#define BN0_WF_ARB_TOP_TQSW3_AC30_START3_SHFT                  3
#define BN0_WF_ARB_TOP_TQSW3_AC30_START2_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC30_START2_MASK                  0x00000004                // AC30_START2[2]
#define BN0_WF_ARB_TOP_TQSW3_AC30_START2_SHFT                  2
#define BN0_WF_ARB_TOP_TQSW3_AC30_START1_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC30_START1_MASK                  0x00000002                // AC30_START1[1]
#define BN0_WF_ARB_TOP_TQSW3_AC30_START1_SHFT                  1
#define BN0_WF_ARB_TOP_TQSW3_AC30_START0_ADDR                  BN0_WF_ARB_TOP_TQSW3_ADDR
#define BN0_WF_ARB_TOP_TQSW3_AC30_START0_MASK                  0x00000001                // AC30_START0[0]
#define BN0_WF_ARB_TOP_TQSW3_AC30_START0_SHFT                  0

#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START4_ADDR         BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START4_MASK         0x00001000                // TXCMD_ALTX0_START4[12]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START4_SHFT         12
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START3_ADDR         BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START3_MASK         0x00000800                // TXCMD_ALTX0_START3[11]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START3_SHFT         11
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START2_ADDR         BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START2_MASK         0x00000400                // TXCMD_ALTX0_START2[10]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START2_SHFT         10
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START1_ADDR         BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START1_MASK         0x00000200                // TXCMD_ALTX0_START1[9]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START1_SHFT         9
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START0_ADDR         BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START0_MASK         0x00000100                // TXCMD_ALTX0_START0[8]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_ALTX0_START0_SHFT         8
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START4_ADDR           BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START4_MASK           0x00000010                // TXCMD_TF0_START4[4]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START4_SHFT           4
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START3_ADDR           BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START3_MASK           0x00000008                // TXCMD_TF0_START3[3]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START3_SHFT           3
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START2_ADDR           BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START2_MASK           0x00000004                // TXCMD_TF0_START2[2]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START2_SHFT           2
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START1_ADDR           BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START1_MASK           0x00000002                // TXCMD_TF0_START1[1]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START1_SHFT           1
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START0_ADDR           BN0_WF_ARB_TOP_TQSAXM0_ADDR
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START0_MASK           0x00000001                // TXCMD_TF0_START0[0]
#define BN0_WF_ARB_TOP_TQSAXM0_TXCMD_TF0_START0_SHFT           0

#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START4_ADDR   BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START4_MASK   0x00100000                // TXCMD_TWT_TSF_TF0_START4[20]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START4_SHFT   20
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START3_ADDR   BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START3_MASK   0x00080000                // TXCMD_TWT_TSF_TF0_START3[19]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START3_SHFT   19
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START2_ADDR   BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START2_MASK   0x00040000                // TXCMD_TWT_TSF_TF0_START2[18]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START2_SHFT   18
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START1_ADDR   BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START1_MASK   0x00020000                // TXCMD_TWT_TSF_TF0_START1[17]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START1_SHFT   17
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START0_ADDR   BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START0_MASK   0x00010000                // TXCMD_TWT_TSF_TF0_START0[16]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_TSF_TF0_START0_SHFT   16
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START4_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START4_MASK       0x00001000                // TXCMD_TWT_UL0_START4[12]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START4_SHFT       12
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START3_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START3_MASK       0x00000800                // TXCMD_TWT_UL0_START3[11]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START3_SHFT       11
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START2_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START2_MASK       0x00000400                // TXCMD_TWT_UL0_START2[10]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START2_SHFT       10
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START1_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START1_MASK       0x00000200                // TXCMD_TWT_UL0_START1[9]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START1_SHFT       9
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START0_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START0_MASK       0x00000100                // TXCMD_TWT_UL0_START0[8]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_UL0_START0_SHFT       8
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START4_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START4_MASK       0x00000010                // TXCMD_TWT_DL0_START4[4]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START4_SHFT       4
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START3_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START3_MASK       0x00000008                // TXCMD_TWT_DL0_START3[3]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START3_SHFT       3
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START2_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START2_MASK       0x00000004                // TXCMD_TWT_DL0_START2[2]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START2_SHFT       2
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START1_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START1_MASK       0x00000002                // TXCMD_TWT_DL0_START1[1]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START1_SHFT       1
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START0_ADDR       BN0_WF_ARB_TOP_TQSTWT0_ADDR
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START0_MASK       0x00000001                // TXCMD_TWT_DL0_START0[0]
#define BN0_WF_ARB_TOP_TQSTWT0_TXCMD_TWT_DL0_START0_SHFT       0

#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_IFSBFN_ADDR            BN0_WF_ARB_TOP_PIFSTXCTL_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_IFSBFN_MASK            0xFFFF0000                // PIFSTX_IFSBFN[31..16]
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_IFSBFN_SHFT            16
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_FLAG_ADDR              BN0_WF_ARB_TOP_PIFSTXCTL_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_FLAG_MASK              0x00008000                // PIFSTX_FLAG[15]
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_FLAG_SHFT              15
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_THR_ADDR           BN0_WF_ARB_TOP_PIFSTXCTL_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_THR_MASK           0x0000000E                // PIFSTX_CNT_THR[3..1]
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_THR_SHFT           1
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_EN_ADDR            BN0_WF_ARB_TOP_PIFSTXCTL_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_EN_MASK            0x00000001                // PIFSTX_CNT_EN[0]
#define BN0_WF_ARB_TOP_PIFSTXCTL_PIFSTX_CNT_EN_SHFT            0

#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC13_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC13_MASK          0x70000000                // PIFSTX_CNT_AC13[30..28]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC13_SHFT          28
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC12_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC12_MASK          0x07000000                // PIFSTX_CNT_AC12[26..24]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC12_SHFT          24
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC11_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC11_MASK          0x00700000                // PIFSTX_CNT_AC11[22..20]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC11_SHFT          20
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC10_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC10_MASK          0x00070000                // PIFSTX_CNT_AC10[18..16]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC10_SHFT          16
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC03_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC03_MASK          0x00007000                // PIFSTX_CNT_AC03[14..12]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC03_SHFT          12
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC02_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC02_MASK          0x00000700                // PIFSTX_CNT_AC02[10..8]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC02_SHFT          8
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC01_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC01_MASK          0x00000070                // PIFSTX_CNT_AC01[6..4]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC01_SHFT          4
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC00_ADDR          BN0_WF_ARB_TOP_PIFSTXCN1_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC00_MASK          0x00000007                // PIFSTX_CNT_AC00[2..0]
#define BN0_WF_ARB_TOP_PIFSTXCN1_PIFSTX_CNT_AC00_SHFT          0

#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC33_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC33_MASK          0x70000000                // PIFSTX_CNT_AC33[30..28]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC33_SHFT          28
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC32_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC32_MASK          0x07000000                // PIFSTX_CNT_AC32[26..24]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC32_SHFT          24
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC31_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC31_MASK          0x00700000                // PIFSTX_CNT_AC31[22..20]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC31_SHFT          20
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC30_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC30_MASK          0x00070000                // PIFSTX_CNT_AC30[18..16]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC30_SHFT          16
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC23_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC23_MASK          0x00007000                // PIFSTX_CNT_AC23[14..12]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC23_SHFT          12
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC22_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC22_MASK          0x00000700                // PIFSTX_CNT_AC22[10..8]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC22_SHFT          8
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC21_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC21_MASK          0x00000070                // PIFSTX_CNT_AC21[6..4]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC21_SHFT          4
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC20_ADDR          BN0_WF_ARB_TOP_PIFSTXCN2_ADDR
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC20_MASK          0x00000007                // PIFSTX_CNT_AC20[2..0]
#define BN0_WF_ARB_TOP_PIFSTXCN2_PIFSTX_CNT_AC20_SHFT          0

#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_EN_0_ADDR     BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_EN_0_MASK     0x80000000                // BTIM_BMC_SP_TIMEOUT_EN_0[31]
#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_EN_0_SHFT     31
#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_0_ADDR        BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_0_MASK        0x7F000000                // BTIM_BMC_SP_TIMEOUT_0[30..24]
#define BN0_WF_ARB_TOP_SPTO0_BTIM_BMC_SP_TIMEOUT_0_SHFT        24
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_EN_0_ADDR         BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_EN_0_MASK         0x00800000                // BTIM_SP_TIMEOUT_EN_0[23]
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_EN_0_SHFT         23
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_0_ADDR            BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_0_MASK            0x007F0000                // BTIM_SP_TIMEOUT_0[22..16]
#define BN0_WF_ARB_TOP_SPTO0_BTIM_SP_TIMEOUT_0_SHFT            16
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_EN_0_ADDR      BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_EN_0_MASK      0x00008000                // BCN_BMC_SP_TIMEOUT_EN_0[15]
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_EN_0_SHFT      15
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_0_ADDR         BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_0_MASK         0x00007F00                // BCN_BMC_SP_TIMEOUT_0[14..8]
#define BN0_WF_ARB_TOP_SPTO0_BCN_BMC_SP_TIMEOUT_0_SHFT         8
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_EN_0_ADDR          BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_EN_0_MASK          0x00000080                // BCN_SP_TIMEOUT_EN_0[7]
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_EN_0_SHFT          7
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_0_ADDR             BN0_WF_ARB_TOP_SPTO0_ADDR
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_0_MASK             0x0000007F                // BCN_SP_TIMEOUT_0[6..0]
#define BN0_WF_ARB_TOP_SPTO0_BCN_SP_TIMEOUT_0_SHFT             0

#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_EN_1_ADDR     BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_EN_1_MASK     0x80000000                // BTIM_BMC_SP_TIMEOUT_EN_1[31]
#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_EN_1_SHFT     31
#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_1_ADDR        BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_1_MASK        0x7F000000                // BTIM_BMC_SP_TIMEOUT_1[30..24]
#define BN0_WF_ARB_TOP_SPTO1_BTIM_BMC_SP_TIMEOUT_1_SHFT        24
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_EN_1_ADDR         BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_EN_1_MASK         0x00800000                // BTIM_SP_TIMEOUT_EN_1[23]
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_EN_1_SHFT         23
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_1_ADDR            BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_1_MASK            0x007F0000                // BTIM_SP_TIMEOUT_1[22..16]
#define BN0_WF_ARB_TOP_SPTO1_BTIM_SP_TIMEOUT_1_SHFT            16
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_EN_1_ADDR      BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_EN_1_MASK      0x00008000                // BCN_BMC_SP_TIMEOUT_EN_1[15]
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_EN_1_SHFT      15
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_1_ADDR         BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_1_MASK         0x00007F00                // BCN_BMC_SP_TIMEOUT_1[14..8]
#define BN0_WF_ARB_TOP_SPTO1_BCN_BMC_SP_TIMEOUT_1_SHFT         8
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_EN_1_ADDR          BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_EN_1_MASK          0x00000080                // BCN_SP_TIMEOUT_EN_1[7]
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_EN_1_SHFT          7
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_1_ADDR             BN0_WF_ARB_TOP_SPTO1_ADDR
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_1_MASK             0x0000007F                // BCN_SP_TIMEOUT_1[6..0]
#define BN0_WF_ARB_TOP_SPTO1_BCN_SP_TIMEOUT_1_SHFT             0

#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_EN_2_ADDR     BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_EN_2_MASK     0x80000000                // BTIM_BMC_SP_TIMEOUT_EN_2[31]
#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_EN_2_SHFT     31
#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_2_ADDR        BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_2_MASK        0x7F000000                // BTIM_BMC_SP_TIMEOUT_2[30..24]
#define BN0_WF_ARB_TOP_SPTO2_BTIM_BMC_SP_TIMEOUT_2_SHFT        24
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_EN_2_ADDR         BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_EN_2_MASK         0x00800000                // BTIM_SP_TIMEOUT_EN_2[23]
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_EN_2_SHFT         23
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_2_ADDR            BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_2_MASK            0x007F0000                // BTIM_SP_TIMEOUT_2[22..16]
#define BN0_WF_ARB_TOP_SPTO2_BTIM_SP_TIMEOUT_2_SHFT            16
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_EN_2_ADDR      BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_EN_2_MASK      0x00008000                // BCN_BMC_SP_TIMEOUT_EN_2[15]
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_EN_2_SHFT      15
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_2_ADDR         BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_2_MASK         0x00007F00                // BCN_BMC_SP_TIMEOUT_2[14..8]
#define BN0_WF_ARB_TOP_SPTO2_BCN_BMC_SP_TIMEOUT_2_SHFT         8
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_EN_2_ADDR          BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_EN_2_MASK          0x00000080                // BCN_SP_TIMEOUT_EN_2[7]
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_EN_2_SHFT          7
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_2_ADDR             BN0_WF_ARB_TOP_SPTO2_ADDR
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_2_MASK             0x0000007F                // BCN_SP_TIMEOUT_2[6..0]
#define BN0_WF_ARB_TOP_SPTO2_BCN_SP_TIMEOUT_2_SHFT             0

#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_EN_3_ADDR     BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_EN_3_MASK     0x80000000                // BTIM_BMC_SP_TIMEOUT_EN_3[31]
#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_EN_3_SHFT     31
#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_3_ADDR        BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_3_MASK        0x7F000000                // BTIM_BMC_SP_TIMEOUT_3[30..24]
#define BN0_WF_ARB_TOP_SPTO3_BTIM_BMC_SP_TIMEOUT_3_SHFT        24
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_EN_3_ADDR         BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_EN_3_MASK         0x00800000                // BTIM_SP_TIMEOUT_EN_3[23]
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_EN_3_SHFT         23
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_3_ADDR            BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_3_MASK            0x007F0000                // BTIM_SP_TIMEOUT_3[22..16]
#define BN0_WF_ARB_TOP_SPTO3_BTIM_SP_TIMEOUT_3_SHFT            16
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_EN_3_ADDR      BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_EN_3_MASK      0x00008000                // BCN_BMC_SP_TIMEOUT_EN_3[15]
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_EN_3_SHFT      15
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_3_ADDR         BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_3_MASK         0x00007F00                // BCN_BMC_SP_TIMEOUT_3[14..8]
#define BN0_WF_ARB_TOP_SPTO3_BCN_BMC_SP_TIMEOUT_3_SHFT         8
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_EN_3_ADDR          BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_EN_3_MASK          0x00000080                // BCN_SP_TIMEOUT_EN_3[7]
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_EN_3_SHFT          7
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_3_ADDR             BN0_WF_ARB_TOP_SPTO3_ADDR
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_3_MASK             0x0000007F                // BCN_SP_TIMEOUT_3[6..0]
#define BN0_WF_ARB_TOP_SPTO3_BCN_SP_TIMEOUT_3_SHFT             0

#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_3_ADDR        BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_3_MASK        0x80000000                // WHOLE_SP_TIMEOUT_EN_3[31]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_3_SHFT        31
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_3_ADDR           BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_3_MASK           0x7F000000                // WHOLE_SP_TIMEOUT_3[30..24]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_3_SHFT           24
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_2_ADDR        BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_2_MASK        0x00800000                // WHOLE_SP_TIMEOUT_EN_2[23]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_2_SHFT        23
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_2_ADDR           BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_2_MASK           0x007F0000                // WHOLE_SP_TIMEOUT_2[22..16]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_2_SHFT           16
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_1_ADDR        BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_1_MASK        0x00008000                // WHOLE_SP_TIMEOUT_EN_1[15]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_1_SHFT        15
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_1_ADDR           BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_1_MASK           0x00007F00                // WHOLE_SP_TIMEOUT_1[14..8]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_1_SHFT           8
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_0_ADDR        BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_0_MASK        0x00000080                // WHOLE_SP_TIMEOUT_EN_0[7]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_EN_0_SHFT        7
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_0_ADDR           BN0_WF_ARB_TOP_SPTOW_ADDR
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_0_MASK           0x0000007F                // WHOLE_SP_TIMEOUT_0[6..0]
#define BN0_WF_ARB_TOP_SPTOW_WHOLE_SP_TIMEOUT_0_SHFT           0

#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIMEOUT_EVENT_CNT0_ADDR BN0_WF_ARB_TOP_TXHANGTO_ADDR
#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIMEOUT_EVENT_CNT0_MASK 0x01FC0000                // TX_HANG_TIMEOUT_EVENT_CNT0[24..18]
#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIMEOUT_EVENT_CNT0_SHFT 18
#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIME_OUT_LIMIT_ADDR    BN0_WF_ARB_TOP_TXHANGTO_ADDR
#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIME_OUT_LIMIT_MASK    0x0003FFFF                // TX_HANG_TIME_OUT_LIMIT[17..0]
#define BN0_WF_ARB_TOP_TXHANGTO_TX_HANG_TIME_OUT_LIMIT_SHFT    0

#define BN0_WF_ARB_TOP_GTQR_GUARD_TIME_ADDR                    BN0_WF_ARB_TOP_GTQR_ADDR
#define BN0_WF_ARB_TOP_GTQR_GUARD_TIME_MASK                    0x000000FF                // GUARD_TIME[7..0]
#define BN0_WF_ARB_TOP_GTQR_GUARD_TIME_SHFT                    0

#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_FIXED_ADDR                 BN0_WF_ARB_TOP_DRNGR0_ADDR
#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_FIXED_MASK                 0x00010000                // PRNG0_FIXED[16]
#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_FIXED_SHFT                 16
#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_ADDR                       BN0_WF_ARB_TOP_DRNGR0_ADDR
#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_MASK                       0x0000FFFF                // PRNG0[15..0]
#define BN0_WF_ARB_TOP_DRNGR0_PRNG0_SHFT                       0

#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_FIXED_ADDR                 BN0_WF_ARB_TOP_DRNGR1_ADDR
#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_FIXED_MASK                 0x00010000                // PRNG1_FIXED[16]
#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_FIXED_SHFT                 16
#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_ADDR                       BN0_WF_ARB_TOP_DRNGR1_ADDR
#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_MASK                       0x0000FFFF                // PRNG1[15..0]
#define BN0_WF_ARB_TOP_DRNGR1_PRNG1_SHFT                       0

#define BN0_WF_ARB_TOP_BFSCR_BFSTS_SEL_ADDR                    BN0_WF_ARB_TOP_BFSCR_ADDR
#define BN0_WF_ARB_TOP_BFSCR_BFSTS_SEL_MASK                    0x0000001F                // BFSTS_SEL[4..0]
#define BN0_WF_ARB_TOP_BFSCR_BFSTS_SEL_SHFT                    0

#define BN0_WF_ARB_TOP_BFSR_QUE_CURR_CW_ADDR                   BN0_WF_ARB_TOP_BFSR_ADDR
#define BN0_WF_ARB_TOP_BFSR_QUE_CURR_CW_MASK                   0x01F00000                // QUE_CURR_CW[24..20]
#define BN0_WF_ARB_TOP_BFSR_QUE_CURR_CW_SHFT                   20
#define BN0_WF_ARB_TOP_BFSR_QUE_IFS_ADDR                       BN0_WF_ARB_TOP_BFSR_ADDR
#define BN0_WF_ARB_TOP_BFSR_QUE_IFS_MASK                       0x000F0000                // QUE_IFS[19..16]
#define BN0_WF_ARB_TOP_BFSR_QUE_IFS_SHFT                       16
#define BN0_WF_ARB_TOP_BFSR_QUE_BFN_ADDR                       BN0_WF_ARB_TOP_BFSR_ADDR
#define BN0_WF_ARB_TOP_BFSR_QUE_BFN_MASK                       0x0000FFFF                // QUE_BFN[15..0]
#define BN0_WF_ARB_TOP_BFSR_QUE_BFN_SHFT                       0

#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL3_ADDR                 BN0_WF_ARB_TOP_DCR_ADDR
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL3_MASK                 0x1F000000                // DBG_EXTRA_SEL3[28..24]
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL3_SHFT                 24
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL2_ADDR                 BN0_WF_ARB_TOP_DCR_ADDR
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL2_MASK                 0x001F0000                // DBG_EXTRA_SEL2[20..16]
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL2_SHFT                 16
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL1_ADDR                 BN0_WF_ARB_TOP_DCR_ADDR
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL1_MASK                 0x00001F00                // DBG_EXTRA_SEL1[12..8]
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL1_SHFT                 8
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL0_ADDR                 BN0_WF_ARB_TOP_DCR_ADDR
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL0_MASK                 0x0000001F                // DBG_EXTRA_SEL0[4..0]
#define BN0_WF_ARB_TOP_DCR_DBG_EXTRA_SEL0_SHFT                 0

#define BN0_WF_ARB_TOP_SMSCR_SM_BCN_SEL_ADDR                   BN0_WF_ARB_TOP_SMSCR_ADDR
#define BN0_WF_ARB_TOP_SMSCR_SM_BCN_SEL_MASK                   0x000001F0                // SM_BCN_SEL[8..4]
#define BN0_WF_ARB_TOP_SMSCR_SM_BCN_SEL_SHFT                   4
#define BN0_WF_ARB_TOP_SMSCR_SM_WMM_SEL_ADDR                   BN0_WF_ARB_TOP_SMSCR_ADDR
#define BN0_WF_ARB_TOP_SMSCR_SM_WMM_SEL_MASK                   0x0000000F                // SM_WMM_SEL[3..0]
#define BN0_WF_ARB_TOP_SMSCR_SM_WMM_SEL_SHFT                   0

#define BN0_WF_ARB_TOP_SMCR_DRR_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_DRR_CS_MASK                        0x60000000                // DRR_CS[30..29]
#define BN0_WF_ARB_TOP_SMCR_DRR_CS_SHFT                        29
#define BN0_WF_ARB_TOP_SMCR_AGC_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_AGC_CS_MASK                        0x1C000000                // AGC_CS[28..26]
#define BN0_WF_ARB_TOP_SMCR_AGC_CS_SHFT                        26
#define BN0_WF_ARB_TOP_SMCR_MLS_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_MLS_CS_MASK                        0x03000000                // MLS_CS[25..24]
#define BN0_WF_ARB_TOP_SMCR_MLS_CS_SHFT                        24
#define BN0_WF_ARB_TOP_SMCR_MINSRCH_CS_ADDR                    BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_MINSRCH_CS_MASK                    0x00C00000                // MINSRCH_CS[23..22]
#define BN0_WF_ARB_TOP_SMCR_MINSRCH_CS_SHFT                    22
#define BN0_WF_ARB_TOP_SMCR_TXCMD_QUE_CS_ADDR                  BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_TXCMD_QUE_CS_MASK                  0x00300000                // TXCMD_QUE_CS[21..20]
#define BN0_WF_ARB_TOP_SMCR_TXCMD_QUE_CS_SHFT                  20
#define BN0_WF_ARB_TOP_SMCR_NULL_CS_ADDR                       BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_NULL_CS_MASK                       0x000F0000                // NULL_CS[19..16]
#define BN0_WF_ARB_TOP_SMCR_NULL_CS_SHFT                       16
#define BN0_WF_ARB_TOP_SMCR_NR_CS_ADDR                         BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_NR_CS_MASK                         0x00007000                // NR_CS[14..12]
#define BN0_WF_ARB_TOP_SMCR_NR_CS_SHFT                         12
#define BN0_WF_ARB_TOP_SMCR_CR_ABORT_CS_ADDR                   BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_CR_ABORT_CS_MASK                   0x00000C00                // CR_ABORT_CS[11..10]
#define BN0_WF_ARB_TOP_SMCR_CR_ABORT_CS_SHFT                   10
#define BN0_WF_ARB_TOP_SMCR_BCN_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_BCN_CS_MASK                        0x00000380                // BCN_CS[9..7]
#define BN0_WF_ARB_TOP_SMCR_BCN_CS_SHFT                        7
#define BN0_WF_ARB_TOP_SMCR_BFC_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_BFC_CS_MASK                        0x00000070                // BFC_CS[6..4]
#define BN0_WF_ARB_TOP_SMCR_BFC_CS_SHFT                        4
#define BN0_WF_ARB_TOP_SMCR_TSC_CS_ADDR                        BN0_WF_ARB_TOP_SMCR_ADDR
#define BN0_WF_ARB_TOP_SMCR_TSC_CS_MASK                        0x0000000F                // TSC_CS[3..0]
#define BN0_WF_ARB_TOP_SMCR_TSC_CS_SHFT                        0

#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH4_MASK                  0x10000000                // AC03_FLUSH4[28]
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH4_SHFT                  28
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH3_MASK                  0x08000000                // AC03_FLUSH3[27]
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH3_SHFT                  27
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH2_MASK                  0x04000000                // AC03_FLUSH2[26]
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH2_SHFT                  26
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH1_MASK                  0x02000000                // AC03_FLUSH1[25]
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH1_SHFT                  25
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH0_MASK                  0x01000000                // AC03_FLUSH0[24]
#define BN0_WF_ARB_TOP_TQFW0_AC03_FLUSH0_SHFT                  24
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH4_MASK                  0x00100000                // AC02_FLUSH4[20]
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH4_SHFT                  20
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH3_MASK                  0x00080000                // AC02_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH3_SHFT                  19
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH2_MASK                  0x00040000                // AC02_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH2_SHFT                  18
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH1_MASK                  0x00020000                // AC02_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH1_SHFT                  17
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH0_MASK                  0x00010000                // AC02_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFW0_AC02_FLUSH0_SHFT                  16
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH4_MASK                  0x00001000                // AC01_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH4_SHFT                  12
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH3_MASK                  0x00000800                // AC01_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH3_SHFT                  11
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH2_MASK                  0x00000400                // AC01_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH2_SHFT                  10
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH1_MASK                  0x00000200                // AC01_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH1_SHFT                  9
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH0_MASK                  0x00000100                // AC01_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFW0_AC01_FLUSH0_SHFT                  8
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH4_MASK                  0x00000010                // AC00_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH4_SHFT                  4
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH3_MASK                  0x00000008                // AC00_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH3_SHFT                  3
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH2_MASK                  0x00000004                // AC00_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH2_SHFT                  2
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH1_MASK                  0x00000002                // AC00_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH1_SHFT                  1
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW0_ADDR
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH0_MASK                  0x00000001                // AC00_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFW0_AC00_FLUSH0_SHFT                  0

#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH4_MASK                  0x10000000                // AC13_FLUSH4[28]
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH4_SHFT                  28
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH3_MASK                  0x08000000                // AC13_FLUSH3[27]
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH3_SHFT                  27
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH2_MASK                  0x04000000                // AC13_FLUSH2[26]
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH2_SHFT                  26
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH1_MASK                  0x02000000                // AC13_FLUSH1[25]
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH1_SHFT                  25
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH0_MASK                  0x01000000                // AC13_FLUSH0[24]
#define BN0_WF_ARB_TOP_TQFW1_AC13_FLUSH0_SHFT                  24
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH4_MASK                  0x00100000                // AC12_FLUSH4[20]
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH4_SHFT                  20
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH3_MASK                  0x00080000                // AC12_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH3_SHFT                  19
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH2_MASK                  0x00040000                // AC12_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH2_SHFT                  18
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH1_MASK                  0x00020000                // AC12_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH1_SHFT                  17
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH0_MASK                  0x00010000                // AC12_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFW1_AC12_FLUSH0_SHFT                  16
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH4_MASK                  0x00001000                // AC11_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH4_SHFT                  12
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH3_MASK                  0x00000800                // AC11_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH3_SHFT                  11
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH2_MASK                  0x00000400                // AC11_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH2_SHFT                  10
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH1_MASK                  0x00000200                // AC11_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH1_SHFT                  9
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH0_MASK                  0x00000100                // AC11_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFW1_AC11_FLUSH0_SHFT                  8
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH4_MASK                  0x00000010                // AC10_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH4_SHFT                  4
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH3_MASK                  0x00000008                // AC10_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH3_SHFT                  3
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH2_MASK                  0x00000004                // AC10_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH2_SHFT                  2
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH1_MASK                  0x00000002                // AC10_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH1_SHFT                  1
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW1_ADDR
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH0_MASK                  0x00000001                // AC10_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFW1_AC10_FLUSH0_SHFT                  0

#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH4_MASK                  0x10000000                // AC23_FLUSH4[28]
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH4_SHFT                  28
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH3_MASK                  0x08000000                // AC23_FLUSH3[27]
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH3_SHFT                  27
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH2_MASK                  0x04000000                // AC23_FLUSH2[26]
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH2_SHFT                  26
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH1_MASK                  0x02000000                // AC23_FLUSH1[25]
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH1_SHFT                  25
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH0_MASK                  0x01000000                // AC23_FLUSH0[24]
#define BN0_WF_ARB_TOP_TQFW2_AC23_FLUSH0_SHFT                  24
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH4_MASK                  0x00100000                // AC22_FLUSH4[20]
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH4_SHFT                  20
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH3_MASK                  0x00080000                // AC22_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH3_SHFT                  19
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH2_MASK                  0x00040000                // AC22_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH2_SHFT                  18
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH1_MASK                  0x00020000                // AC22_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH1_SHFT                  17
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH0_MASK                  0x00010000                // AC22_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFW2_AC22_FLUSH0_SHFT                  16
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH4_MASK                  0x00001000                // AC21_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH4_SHFT                  12
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH3_MASK                  0x00000800                // AC21_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH3_SHFT                  11
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH2_MASK                  0x00000400                // AC21_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH2_SHFT                  10
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH1_MASK                  0x00000200                // AC21_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH1_SHFT                  9
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH0_MASK                  0x00000100                // AC21_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFW2_AC21_FLUSH0_SHFT                  8
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH4_MASK                  0x00000010                // AC20_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH4_SHFT                  4
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH3_MASK                  0x00000008                // AC20_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH3_SHFT                  3
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH2_MASK                  0x00000004                // AC20_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH2_SHFT                  2
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH1_MASK                  0x00000002                // AC20_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH1_SHFT                  1
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW2_ADDR
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH0_MASK                  0x00000001                // AC20_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFW2_AC20_FLUSH0_SHFT                  0

#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH4_MASK                  0x10000000                // AC33_FLUSH4[28]
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH4_SHFT                  28
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH3_MASK                  0x08000000                // AC33_FLUSH3[27]
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH3_SHFT                  27
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH2_MASK                  0x04000000                // AC33_FLUSH2[26]
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH2_SHFT                  26
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH1_MASK                  0x02000000                // AC33_FLUSH1[25]
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH1_SHFT                  25
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH0_MASK                  0x01000000                // AC33_FLUSH0[24]
#define BN0_WF_ARB_TOP_TQFW3_AC33_FLUSH0_SHFT                  24
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH4_MASK                  0x00100000                // AC32_FLUSH4[20]
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH4_SHFT                  20
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH3_MASK                  0x00080000                // AC32_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH3_SHFT                  19
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH2_MASK                  0x00040000                // AC32_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH2_SHFT                  18
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH1_MASK                  0x00020000                // AC32_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH1_SHFT                  17
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH0_MASK                  0x00010000                // AC32_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFW3_AC32_FLUSH0_SHFT                  16
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH4_MASK                  0x00001000                // AC31_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH4_SHFT                  12
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH3_MASK                  0x00000800                // AC31_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH3_SHFT                  11
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH2_MASK                  0x00000400                // AC31_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH2_SHFT                  10
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH1_MASK                  0x00000200                // AC31_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH1_SHFT                  9
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH0_MASK                  0x00000100                // AC31_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFW3_AC31_FLUSH0_SHFT                  8
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH4_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH4_MASK                  0x00000010                // AC30_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH4_SHFT                  4
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH3_MASK                  0x00000008                // AC30_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH3_SHFT                  3
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH2_MASK                  0x00000004                // AC30_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH2_SHFT                  2
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH1_MASK                  0x00000002                // AC30_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH1_SHFT                  1
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFW3_ADDR
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH0_MASK                  0x00000001                // AC30_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFW3_AC30_FLUSH0_SHFT                  0

#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH4_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH4_MASK                 0x10000000                // PSMP0_FLUSH4[28]
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH4_SHFT                 28
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH3_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH3_MASK                 0x08000000                // PSMP0_FLUSH3[27]
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH3_SHFT                 27
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH2_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH2_MASK                 0x04000000                // PSMP0_FLUSH2[26]
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH2_SHFT                 26
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH1_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH1_MASK                 0x02000000                // PSMP0_FLUSH1[25]
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH1_SHFT                 25
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH0_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH0_MASK                 0x01000000                // PSMP0_FLUSH0[24]
#define BN0_WF_ARB_TOP_TQFM0_PSMP0_FLUSH0_SHFT                 24
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH3_MASK                  0x00080000                // BCN0_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH3_SHFT                  19
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH2_MASK                  0x00040000                // BCN0_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH2_SHFT                  18
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH1_MASK                  0x00020000                // BCN0_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH1_SHFT                  17
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH0_MASK                  0x00010000                // BCN0_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFM0_BCN0_FLUSH0_SHFT                  16
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH3_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH3_MASK                  0x00000800                // BMC0_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH3_SHFT                  11
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH2_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH2_MASK                  0x00000400                // BMC0_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH2_SHFT                  10
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH1_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH1_MASK                  0x00000200                // BMC0_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH1_SHFT                  9
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH0_ADDR                  BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH0_MASK                  0x00000100                // BMC0_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFM0_BMC0_FLUSH0_SHFT                  8
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH4_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH4_MASK                 0x00000010                // ALTX0_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH4_SHFT                 4
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH3_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH3_MASK                 0x00000008                // ALTX0_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH3_SHFT                 3
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH2_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH2_MASK                 0x00000004                // ALTX0_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH2_SHFT                 2
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH1_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH1_MASK                 0x00000002                // ALTX0_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH1_SHFT                 1
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH0_ADDR                 BN0_WF_ARB_TOP_TQFM0_ADDR
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH0_MASK                 0x00000001                // ALTX0_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFM0_ALTX0_FLUSH0_SHFT                 0

#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_15_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_15_MASK               0x80000000                // BCN0_FLUSH0_15[31]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_15_SHFT               31
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_14_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_14_MASK               0x40000000                // BCN0_FLUSH0_14[30]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_14_SHFT               30
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_13_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_13_MASK               0x20000000                // BCN0_FLUSH0_13[29]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_13_SHFT               29
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_12_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_12_MASK               0x10000000                // BCN0_FLUSH0_12[28]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_12_SHFT               28
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_11_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_11_MASK               0x08000000                // BCN0_FLUSH0_11[27]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_11_SHFT               27
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_10_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_10_MASK               0x04000000                // BCN0_FLUSH0_10[26]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_10_SHFT               26
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_9_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_9_MASK                0x02000000                // BCN0_FLUSH0_9[25]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_9_SHFT                25
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_8_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_8_MASK                0x01000000                // BCN0_FLUSH0_8[24]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_8_SHFT                24
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_7_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_7_MASK                0x00800000                // BCN0_FLUSH0_7[23]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_7_SHFT                23
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_6_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_6_MASK                0x00400000                // BCN0_FLUSH0_6[22]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_6_SHFT                22
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_5_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_5_MASK                0x00200000                // BCN0_FLUSH0_5[21]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_5_SHFT                21
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_4_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_4_MASK                0x00100000                // BCN0_FLUSH0_4[20]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_4_SHFT                20
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_3_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_3_MASK                0x00080000                // BCN0_FLUSH0_3[19]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_3_SHFT                19
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_2_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_2_MASK                0x00040000                // BCN0_FLUSH0_2[18]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_2_SHFT                18
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_1_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_1_MASK                0x00020000                // BCN0_FLUSH0_1[17]
#define BN0_WF_ARB_TOP_TQFE0_BCN0_FLUSH0_1_SHFT                17
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_15_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_15_MASK               0x00008000                // BMC0_FLUSH0_15[15]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_15_SHFT               15
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_14_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_14_MASK               0x00004000                // BMC0_FLUSH0_14[14]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_14_SHFT               14
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_13_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_13_MASK               0x00002000                // BMC0_FLUSH0_13[13]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_13_SHFT               13
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_12_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_12_MASK               0x00001000                // BMC0_FLUSH0_12[12]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_12_SHFT               12
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_11_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_11_MASK               0x00000800                // BMC0_FLUSH0_11[11]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_11_SHFT               11
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_10_ADDR               BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_10_MASK               0x00000400                // BMC0_FLUSH0_10[10]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_10_SHFT               10
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_9_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_9_MASK                0x00000200                // BMC0_FLUSH0_9[9]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_9_SHFT                9
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_8_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_8_MASK                0x00000100                // BMC0_FLUSH0_8[8]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_8_SHFT                8
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_7_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_7_MASK                0x00000080                // BMC0_FLUSH0_7[7]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_7_SHFT                7
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_6_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_6_MASK                0x00000040                // BMC0_FLUSH0_6[6]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_6_SHFT                6
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_5_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_5_MASK                0x00000020                // BMC0_FLUSH0_5[5]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_5_SHFT                5
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_4_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_4_MASK                0x00000010                // BMC0_FLUSH0_4[4]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_4_SHFT                4
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_3_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_3_MASK                0x00000008                // BMC0_FLUSH0_3[3]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_3_SHFT                3
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_2_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_2_MASK                0x00000004                // BMC0_FLUSH0_2[2]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_2_SHFT                2
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_1_ADDR                BN0_WF_ARB_TOP_TQFE0_ADDR
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_1_MASK                0x00000002                // BMC0_FLUSH0_1[1]
#define BN0_WF_ARB_TOP_TQFE0_BMC0_FLUSH0_1_SHFT                1

#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH3_ADDR                   BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH3_MASK                   0x00000800                // NBCN_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH3_SHFT                   11
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH2_ADDR                   BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH2_MASK                   0x00000400                // NBCN_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH2_SHFT                   10
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH1_ADDR                   BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH1_MASK                   0x00000200                // NBCN_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH1_SHFT                   9
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH0_ADDR                   BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH0_MASK                   0x00000100                // NBCN_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFN_NBCN_FLUSH0_SHFT                   8
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH3_ADDR                    BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH3_MASK                    0x00000008                // NAF_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH3_SHFT                    3
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH2_ADDR                    BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH2_MASK                    0x00000004                // NAF_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH2_SHFT                    2
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH1_ADDR                    BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH1_MASK                    0x00000002                // NAF_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH1_SHFT                    1
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH0_ADDR                    BN0_WF_ARB_TOP_TQFN_ADDR
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH0_MASK                    0x00000001                // NAF_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFN_NAF_FLUSH0_SHFT                    0

#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH4_ADDR         BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH4_MASK         0x00001000                // TXCMD_ALTX0_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH4_SHFT         12
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH3_ADDR         BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH3_MASK         0x00000800                // TXCMD_ALTX0_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH3_SHFT         11
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH2_ADDR         BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH2_MASK         0x00000400                // TXCMD_ALTX0_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH2_SHFT         10
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH1_ADDR         BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH1_MASK         0x00000200                // TXCMD_ALTX0_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH1_SHFT         9
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH0_ADDR         BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH0_MASK         0x00000100                // TXCMD_ALTX0_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_ALTX0_FLUSH0_SHFT         8
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH4_ADDR           BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH4_MASK           0x00000010                // TXCMD_TF0_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH4_SHFT           4
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH3_ADDR           BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH3_MASK           0x00000008                // TXCMD_TF0_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH3_SHFT           3
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH2_ADDR           BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH2_MASK           0x00000004                // TXCMD_TF0_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH2_SHFT           2
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH1_ADDR           BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH1_MASK           0x00000002                // TXCMD_TF0_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH1_SHFT           1
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH0_ADDR           BN0_WF_ARB_TOP_TQFAXM0_ADDR
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH0_MASK           0x00000001                // TXCMD_TF0_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFAXM0_TXCMD_TF0_FLUSH0_SHFT           0

#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH4_ADDR     BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH4_MASK     0x00100000                // TXCMD_TWTTSFTF0_FLUSH4[20]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH4_SHFT     20
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH3_ADDR     BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH3_MASK     0x00080000                // TXCMD_TWTTSFTF0_FLUSH3[19]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH3_SHFT     19
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH2_ADDR     BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH2_MASK     0x00040000                // TXCMD_TWTTSFTF0_FLUSH2[18]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH2_SHFT     18
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH1_ADDR     BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH1_MASK     0x00020000                // TXCMD_TWTTSFTF0_FLUSH1[17]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH1_SHFT     17
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH0_ADDR     BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH0_MASK     0x00010000                // TXCMD_TWTTSFTF0_FLUSH0[16]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTTSFTF0_FLUSH0_SHFT     16
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH4_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH4_MASK        0x00001000                // TXCMD_TWTUL0_FLUSH4[12]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH4_SHFT        12
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH3_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH3_MASK        0x00000800                // TXCMD_TWTUL0_FLUSH3[11]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH3_SHFT        11
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH2_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH2_MASK        0x00000400                // TXCMD_TWTUL0_FLUSH2[10]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH2_SHFT        10
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH1_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH1_MASK        0x00000200                // TXCMD_TWTUL0_FLUSH1[9]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH1_SHFT        9
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH0_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH0_MASK        0x00000100                // TXCMD_TWTUL0_FLUSH0[8]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTUL0_FLUSH0_SHFT        8
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH4_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH4_MASK        0x00000010                // TXCMD_TWTDL0_FLUSH4[4]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH4_SHFT        4
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH3_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH3_MASK        0x00000008                // TXCMD_TWTDL0_FLUSH3[3]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH3_SHFT        3
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH2_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH2_MASK        0x00000004                // TXCMD_TWTDL0_FLUSH2[2]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH2_SHFT        2
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH1_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH1_MASK        0x00000002                // TXCMD_TWTDL0_FLUSH1[1]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH1_SHFT        1
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH0_ADDR        BN0_WF_ARB_TOP_TQFTWT0_ADDR
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH0_MASK        0x00000001                // TXCMD_TWTDL0_FLUSH0[0]
#define BN0_WF_ARB_TOP_TQFTWT0_TXCMD_TWTDL0_FLUSH0_SHFT        0

#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP4_MASK                   0x10000000                // AC03_STOP4[28]
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP4_SHFT                   28
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP3_MASK                   0x08000000                // AC03_STOP3[27]
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP3_SHFT                   27
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP2_MASK                   0x04000000                // AC03_STOP2[26]
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP2_SHFT                   26
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP1_MASK                   0x02000000                // AC03_STOP1[25]
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP1_SHFT                   25
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP0_MASK                   0x01000000                // AC03_STOP0[24]
#define BN0_WF_ARB_TOP_TQPW0_AC03_STOP0_SHFT                   24
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP4_MASK                   0x00100000                // AC02_STOP4[20]
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP4_SHFT                   20
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP3_MASK                   0x00080000                // AC02_STOP3[19]
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP3_SHFT                   19
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP2_MASK                   0x00040000                // AC02_STOP2[18]
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP2_SHFT                   18
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP1_MASK                   0x00020000                // AC02_STOP1[17]
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP1_SHFT                   17
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP0_MASK                   0x00010000                // AC02_STOP0[16]
#define BN0_WF_ARB_TOP_TQPW0_AC02_STOP0_SHFT                   16
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP4_MASK                   0x00001000                // AC01_STOP4[12]
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP4_SHFT                   12
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP3_MASK                   0x00000800                // AC01_STOP3[11]
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP3_SHFT                   11
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP2_MASK                   0x00000400                // AC01_STOP2[10]
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP2_SHFT                   10
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP1_MASK                   0x00000200                // AC01_STOP1[9]
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP1_SHFT                   9
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP0_MASK                   0x00000100                // AC01_STOP0[8]
#define BN0_WF_ARB_TOP_TQPW0_AC01_STOP0_SHFT                   8
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP4_MASK                   0x00000010                // AC00_STOP4[4]
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP4_SHFT                   4
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP3_MASK                   0x00000008                // AC00_STOP3[3]
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP3_SHFT                   3
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP2_MASK                   0x00000004                // AC00_STOP2[2]
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP2_SHFT                   2
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP1_MASK                   0x00000002                // AC00_STOP1[1]
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP1_SHFT                   1
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW0_ADDR
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP0_MASK                   0x00000001                // AC00_STOP0[0]
#define BN0_WF_ARB_TOP_TQPW0_AC00_STOP0_SHFT                   0

#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP4_MASK                   0x10000000                // AC13_STOP4[28]
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP4_SHFT                   28
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP3_MASK                   0x08000000                // AC13_STOP3[27]
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP3_SHFT                   27
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP2_MASK                   0x04000000                // AC13_STOP2[26]
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP2_SHFT                   26
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP1_MASK                   0x02000000                // AC13_STOP1[25]
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP1_SHFT                   25
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP0_MASK                   0x01000000                // AC13_STOP0[24]
#define BN0_WF_ARB_TOP_TQPW1_AC13_STOP0_SHFT                   24
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP4_MASK                   0x00100000                // AC12_STOP4[20]
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP4_SHFT                   20
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP3_MASK                   0x00080000                // AC12_STOP3[19]
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP3_SHFT                   19
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP2_MASK                   0x00040000                // AC12_STOP2[18]
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP2_SHFT                   18
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP1_MASK                   0x00020000                // AC12_STOP1[17]
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP1_SHFT                   17
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP0_MASK                   0x00010000                // AC12_STOP0[16]
#define BN0_WF_ARB_TOP_TQPW1_AC12_STOP0_SHFT                   16
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP4_MASK                   0x00001000                // AC11_STOP4[12]
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP4_SHFT                   12
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP3_MASK                   0x00000800                // AC11_STOP3[11]
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP3_SHFT                   11
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP2_MASK                   0x00000400                // AC11_STOP2[10]
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP2_SHFT                   10
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP1_MASK                   0x00000200                // AC11_STOP1[9]
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP1_SHFT                   9
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP0_MASK                   0x00000100                // AC11_STOP0[8]
#define BN0_WF_ARB_TOP_TQPW1_AC11_STOP0_SHFT                   8
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP4_MASK                   0x00000010                // AC10_STOP4[4]
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP4_SHFT                   4
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP3_MASK                   0x00000008                // AC10_STOP3[3]
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP3_SHFT                   3
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP2_MASK                   0x00000004                // AC10_STOP2[2]
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP2_SHFT                   2
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP1_MASK                   0x00000002                // AC10_STOP1[1]
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP1_SHFT                   1
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW1_ADDR
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP0_MASK                   0x00000001                // AC10_STOP0[0]
#define BN0_WF_ARB_TOP_TQPW1_AC10_STOP0_SHFT                   0

#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP4_MASK                   0x10000000                // AC23_STOP4[28]
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP4_SHFT                   28
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP3_MASK                   0x08000000                // AC23_STOP3[27]
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP3_SHFT                   27
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP2_MASK                   0x04000000                // AC23_STOP2[26]
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP2_SHFT                   26
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP1_MASK                   0x02000000                // AC23_STOP1[25]
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP1_SHFT                   25
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP0_MASK                   0x01000000                // AC23_STOP0[24]
#define BN0_WF_ARB_TOP_TQPW2_AC23_STOP0_SHFT                   24
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP4_MASK                   0x00100000                // AC22_STOP4[20]
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP4_SHFT                   20
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP3_MASK                   0x00080000                // AC22_STOP3[19]
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP3_SHFT                   19
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP2_MASK                   0x00040000                // AC22_STOP2[18]
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP2_SHFT                   18
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP1_MASK                   0x00020000                // AC22_STOP1[17]
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP1_SHFT                   17
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP0_MASK                   0x00010000                // AC22_STOP0[16]
#define BN0_WF_ARB_TOP_TQPW2_AC22_STOP0_SHFT                   16
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP4_MASK                   0x00001000                // AC21_STOP4[12]
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP4_SHFT                   12
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP3_MASK                   0x00000800                // AC21_STOP3[11]
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP3_SHFT                   11
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP2_MASK                   0x00000400                // AC21_STOP2[10]
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP2_SHFT                   10
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP1_MASK                   0x00000200                // AC21_STOP1[9]
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP1_SHFT                   9
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP0_MASK                   0x00000100                // AC21_STOP0[8]
#define BN0_WF_ARB_TOP_TQPW2_AC21_STOP0_SHFT                   8
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP4_MASK                   0x00000010                // AC20_STOP4[4]
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP4_SHFT                   4
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP3_MASK                   0x00000008                // AC20_STOP3[3]
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP3_SHFT                   3
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP2_MASK                   0x00000004                // AC20_STOP2[2]
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP2_SHFT                   2
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP1_MASK                   0x00000002                // AC20_STOP1[1]
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP1_SHFT                   1
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW2_ADDR
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP0_MASK                   0x00000001                // AC20_STOP0[0]
#define BN0_WF_ARB_TOP_TQPW2_AC20_STOP0_SHFT                   0

#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP4_MASK                   0x10000000                // AC33_STOP4[28]
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP4_SHFT                   28
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP3_MASK                   0x08000000                // AC33_STOP3[27]
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP3_SHFT                   27
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP2_MASK                   0x04000000                // AC33_STOP2[26]
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP2_SHFT                   26
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP1_MASK                   0x02000000                // AC33_STOP1[25]
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP1_SHFT                   25
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP0_MASK                   0x01000000                // AC33_STOP0[24]
#define BN0_WF_ARB_TOP_TQPW3_AC33_STOP0_SHFT                   24
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP4_MASK                   0x00100000                // AC32_STOP4[20]
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP4_SHFT                   20
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP3_MASK                   0x00080000                // AC32_STOP3[19]
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP3_SHFT                   19
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP2_MASK                   0x00040000                // AC32_STOP2[18]
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP2_SHFT                   18
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP1_MASK                   0x00020000                // AC32_STOP1[17]
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP1_SHFT                   17
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP0_MASK                   0x00010000                // AC32_STOP0[16]
#define BN0_WF_ARB_TOP_TQPW3_AC32_STOP0_SHFT                   16
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP4_MASK                   0x00001000                // AC31_STOP4[12]
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP4_SHFT                   12
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP3_MASK                   0x00000800                // AC31_STOP3[11]
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP3_SHFT                   11
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP2_MASK                   0x00000400                // AC31_STOP2[10]
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP2_SHFT                   10
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP1_MASK                   0x00000200                // AC31_STOP1[9]
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP1_SHFT                   9
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP0_MASK                   0x00000100                // AC31_STOP0[8]
#define BN0_WF_ARB_TOP_TQPW3_AC31_STOP0_SHFT                   8
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP4_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP4_MASK                   0x00000010                // AC30_STOP4[4]
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP4_SHFT                   4
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP3_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP3_MASK                   0x00000008                // AC30_STOP3[3]
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP3_SHFT                   3
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP2_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP2_MASK                   0x00000004                // AC30_STOP2[2]
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP2_SHFT                   2
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP1_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP1_MASK                   0x00000002                // AC30_STOP1[1]
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP1_SHFT                   1
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP0_ADDR                   BN0_WF_ARB_TOP_TQPW3_ADDR
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP0_MASK                   0x00000001                // AC30_STOP0[0]
#define BN0_WF_ARB_TOP_TQPW3_AC30_STOP0_SHFT                   0

#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP4_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP4_MASK                  0x10000000                // PSMP0_STOP4[28]
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP4_SHFT                  28
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP3_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP3_MASK                  0x08000000                // PSMP0_STOP3[27]
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP3_SHFT                  27
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP2_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP2_MASK                  0x04000000                // PSMP0_STOP2[26]
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP2_SHFT                  26
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP1_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP1_MASK                  0x02000000                // PSMP0_STOP1[25]
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP1_SHFT                  25
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP0_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP0_MASK                  0x01000000                // PSMP0_STOP0[24]
#define BN0_WF_ARB_TOP_TQPM0_PSMP0_STOP0_SHFT                  24
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP4_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP4_MASK                  0x00000010                // ALTX0_STOP4[4]
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP4_SHFT                  4
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP3_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP3_MASK                  0x00000008                // ALTX0_STOP3[3]
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP3_SHFT                  3
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP2_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP2_MASK                  0x00000004                // ALTX0_STOP2[2]
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP2_SHFT                  2
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP1_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP1_MASK                  0x00000002                // ALTX0_STOP1[1]
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP1_SHFT                  1
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP0_ADDR                  BN0_WF_ARB_TOP_TQPM0_ADDR
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP0_MASK                  0x00000001                // ALTX0_STOP0[0]
#define BN0_WF_ARB_TOP_TQPM0_ALTX0_STOP0_SHFT                  0

#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE4_ADDR         BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE4_MASK         0x00001000                // TXCMD_ALTX0_PAUSE4[12]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE4_SHFT         12
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE3_ADDR         BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE3_MASK         0x00000800                // TXCMD_ALTX0_PAUSE3[11]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE3_SHFT         11
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE2_ADDR         BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE2_MASK         0x00000400                // TXCMD_ALTX0_PAUSE2[10]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE2_SHFT         10
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE1_ADDR         BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE1_MASK         0x00000200                // TXCMD_ALTX0_PAUSE1[9]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE1_SHFT         9
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE0_ADDR         BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE0_MASK         0x00000100                // TXCMD_ALTX0_PAUSE0[8]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_ALTX0_PAUSE0_SHFT         8
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE4_ADDR           BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE4_MASK           0x00000010                // TXCMD_TF0_PAUSE4[4]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE4_SHFT           4
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE3_ADDR           BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE3_MASK           0x00000008                // TXCMD_TF0_PAUSE3[3]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE3_SHFT           3
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE2_ADDR           BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE2_MASK           0x00000004                // TXCMD_TF0_PAUSE2[2]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE2_SHFT           2
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE1_ADDR           BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE1_MASK           0x00000002                // TXCMD_TF0_PAUSE1[1]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE1_SHFT           1
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE0_ADDR           BN0_WF_ARB_TOP_TQPAXM0_ADDR
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE0_MASK           0x00000001                // TXCMD_TF0_PAUSE0[0]
#define BN0_WF_ARB_TOP_TQPAXM0_TXCMD_TF0_PAUSE0_SHFT           0

#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE4_ADDR     BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE4_MASK     0x00100000                // TXCMD_TWTTSFTF0_PAUSE4[20]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE4_SHFT     20
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE3_ADDR     BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE3_MASK     0x00080000                // TXCMD_TWTTSFTF0_PAUSE3[19]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE3_SHFT     19
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE2_ADDR     BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE2_MASK     0x00040000                // TXCMD_TWTTSFTF0_PAUSE2[18]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE2_SHFT     18
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE1_ADDR     BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE1_MASK     0x00020000                // TXCMD_TWTTSFTF0_PAUSE1[17]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE1_SHFT     17
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE0_ADDR     BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE0_MASK     0x00010000                // TXCMD_TWTTSFTF0_PAUSE0[16]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTTSFTF0_PAUSE0_SHFT     16
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE4_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE4_MASK        0x00001000                // TXCMD_TWTUL0_PAUSE4[12]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE4_SHFT        12
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE3_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE3_MASK        0x00000800                // TXCMD_TWTUL0_PAUSE3[11]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE3_SHFT        11
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE2_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE2_MASK        0x00000400                // TXCMD_TWTUL0_PAUSE2[10]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE2_SHFT        10
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE1_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE1_MASK        0x00000200                // TXCMD_TWTUL0_PAUSE1[9]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE1_SHFT        9
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE0_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE0_MASK        0x00000100                // TXCMD_TWTUL0_PAUSE0[8]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTUL0_PAUSE0_SHFT        8
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE4_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE4_MASK        0x00000010                // TXCMD_TWTDL0_PAUSE4[4]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE4_SHFT        4
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE3_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE3_MASK        0x00000008                // TXCMD_TWTDL0_PAUSE3[3]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE3_SHFT        3
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE2_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE2_MASK        0x00000004                // TXCMD_TWTDL0_PAUSE2[2]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE2_SHFT        2
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE1_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE1_MASK        0x00000002                // TXCMD_TWTDL0_PAUSE1[1]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE1_SHFT        1
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE0_ADDR        BN0_WF_ARB_TOP_TQPTWT0_ADDR
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE0_MASK        0x00000001                // TXCMD_TWTDL0_PAUSE0[0]
#define BN0_WF_ARB_TOP_TQPTWT0_TXCMD_TWTDL0_PAUSE0_SHFT        0

#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT3_ADDR                    BN0_WF_ARB_TOP_BMCCR0_ADDR
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT3_MASK                    0xFF000000                // BMC_CNT3[31..24]
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT3_SHFT                    24
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT2_ADDR                    BN0_WF_ARB_TOP_BMCCR0_ADDR
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT2_MASK                    0x00FF0000                // BMC_CNT2[23..16]
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT2_SHFT                    16
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT1_ADDR                    BN0_WF_ARB_TOP_BMCCR0_ADDR
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT1_MASK                    0x0000FF00                // BMC_CNT1[15..8]
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT1_SHFT                    8
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT0_0_ADDR                  BN0_WF_ARB_TOP_BMCCR0_ADDR
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT0_0_MASK                  0x000000FF                // BMC_CNT0_0[7..0]
#define BN0_WF_ARB_TOP_BMCCR0_BMC_CNT0_0_SHFT                  0

#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_4_ADDR                  BN0_WF_ARB_TOP_BMCCR1_ADDR
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_4_MASK                  0xFF000000                // BMC_CNT0_4[31..24]
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_4_SHFT                  24
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_3_ADDR                  BN0_WF_ARB_TOP_BMCCR1_ADDR
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_3_MASK                  0x00FF0000                // BMC_CNT0_3[23..16]
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_3_SHFT                  16
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_2_ADDR                  BN0_WF_ARB_TOP_BMCCR1_ADDR
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_2_MASK                  0x0000FF00                // BMC_CNT0_2[15..8]
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_2_SHFT                  8
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_1_ADDR                  BN0_WF_ARB_TOP_BMCCR1_ADDR
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_1_MASK                  0x000000FF                // BMC_CNT0_1[7..0]
#define BN0_WF_ARB_TOP_BMCCR1_BMC_CNT0_1_SHFT                  0

#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_8_ADDR                  BN0_WF_ARB_TOP_BMCCR2_ADDR
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_8_MASK                  0xFF000000                // BMC_CNT0_8[31..24]
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_8_SHFT                  24
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_7_ADDR                  BN0_WF_ARB_TOP_BMCCR2_ADDR
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_7_MASK                  0x00FF0000                // BMC_CNT0_7[23..16]
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_7_SHFT                  16
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_6_ADDR                  BN0_WF_ARB_TOP_BMCCR2_ADDR
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_6_MASK                  0x0000FF00                // BMC_CNT0_6[15..8]
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_6_SHFT                  8
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_5_ADDR                  BN0_WF_ARB_TOP_BMCCR2_ADDR
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_5_MASK                  0x000000FF                // BMC_CNT0_5[7..0]
#define BN0_WF_ARB_TOP_BMCCR2_BMC_CNT0_5_SHFT                  0

#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_12_ADDR                 BN0_WF_ARB_TOP_BMCCR3_ADDR
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_12_MASK                 0xFF000000                // BMC_CNT0_12[31..24]
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_12_SHFT                 24
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_11_ADDR                 BN0_WF_ARB_TOP_BMCCR3_ADDR
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_11_MASK                 0x00FF0000                // BMC_CNT0_11[23..16]
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_11_SHFT                 16
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_10_ADDR                 BN0_WF_ARB_TOP_BMCCR3_ADDR
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_10_MASK                 0x0000FF00                // BMC_CNT0_10[15..8]
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_10_SHFT                 8
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_9_ADDR                  BN0_WF_ARB_TOP_BMCCR3_ADDR
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_9_MASK                  0x000000FF                // BMC_CNT0_9[7..0]
#define BN0_WF_ARB_TOP_BMCCR3_BMC_CNT0_9_SHFT                  0

#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_15_ADDR                 BN0_WF_ARB_TOP_BMCCR4_ADDR
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_15_MASK                 0x00FF0000                // BMC_CNT0_15[23..16]
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_15_SHFT                 16
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_14_ADDR                 BN0_WF_ARB_TOP_BMCCR4_ADDR
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_14_MASK                 0x0000FF00                // BMC_CNT0_14[15..8]
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_14_SHFT                 8
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_13_ADDR                 BN0_WF_ARB_TOP_BMCCR4_ADDR
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_13_MASK                 0x000000FF                // BMC_CNT0_13[7..0]
#define BN0_WF_ARB_TOP_BMCCR4_BMC_CNT0_13_SHFT                 0

#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_15_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_15_MASK             0x80000000                // BMC_CNT_CLR0_15[31]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_15_SHFT             31
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_14_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_14_MASK             0x40000000                // BMC_CNT_CLR0_14[30]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_14_SHFT             30
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_13_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_13_MASK             0x20000000                // BMC_CNT_CLR0_13[29]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_13_SHFT             29
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_12_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_12_MASK             0x10000000                // BMC_CNT_CLR0_12[28]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_12_SHFT             28
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_11_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_11_MASK             0x08000000                // BMC_CNT_CLR0_11[27]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_11_SHFT             27
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_10_ADDR             BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_10_MASK             0x04000000                // BMC_CNT_CLR0_10[26]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_10_SHFT             26
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_9_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_9_MASK              0x02000000                // BMC_CNT_CLR0_9[25]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_9_SHFT              25
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_8_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_8_MASK              0x01000000                // BMC_CNT_CLR0_8[24]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_8_SHFT              24
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_7_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_7_MASK              0x00800000                // BMC_CNT_CLR0_7[23]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_7_SHFT              23
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_6_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_6_MASK              0x00400000                // BMC_CNT_CLR0_6[22]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_6_SHFT              22
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_5_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_5_MASK              0x00200000                // BMC_CNT_CLR0_5[21]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_5_SHFT              21
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_4_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_4_MASK              0x00100000                // BMC_CNT_CLR0_4[20]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_4_SHFT              20
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_3_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_3_MASK              0x00080000                // BMC_CNT_CLR0_3[19]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_3_SHFT              19
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_2_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_2_MASK              0x00040000                // BMC_CNT_CLR0_2[18]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_2_SHFT              18
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_1_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_1_MASK              0x00020000                // BMC_CNT_CLR0_1[17]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_1_SHFT              17
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR3_ADDR                BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR3_MASK                0x00000008                // BMC_CNT_CLR3[3]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR3_SHFT                3
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR2_ADDR                BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR2_MASK                0x00000004                // BMC_CNT_CLR2[2]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR2_SHFT                2
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR1_ADDR                BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR1_MASK                0x00000002                // BMC_CNT_CLR1[1]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR1_SHFT                1
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_0_ADDR              BN0_WF_ARB_TOP_BMCCR5_ADDR
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_0_MASK              0x00000001                // BMC_CNT_CLR0_0[0]
#define BN0_WF_ARB_TOP_BMCCR5_BMC_CNT_CLR0_0_SHFT              0

#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_15_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_15_MASK     0x80000000                // BMC_STRAIGHTFORWARD0_15[31]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_15_SHFT     31
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_14_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_14_MASK     0x40000000                // BMC_STRAIGHTFORWARD0_14[30]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_14_SHFT     30
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_13_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_13_MASK     0x20000000                // BMC_STRAIGHTFORWARD0_13[29]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_13_SHFT     29
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_12_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_12_MASK     0x10000000                // BMC_STRAIGHTFORWARD0_12[28]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_12_SHFT     28
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_11_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_11_MASK     0x08000000                // BMC_STRAIGHTFORWARD0_11[27]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_11_SHFT     27
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_10_ADDR     BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_10_MASK     0x04000000                // BMC_STRAIGHTFORWARD0_10[26]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_10_SHFT     26
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_9_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_9_MASK      0x02000000                // BMC_STRAIGHTFORWARD0_9[25]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_9_SHFT      25
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_8_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_8_MASK      0x01000000                // BMC_STRAIGHTFORWARD0_8[24]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_8_SHFT      24
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_7_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_7_MASK      0x00800000                // BMC_STRAIGHTFORWARD0_7[23]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_7_SHFT      23
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_6_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_6_MASK      0x00400000                // BMC_STRAIGHTFORWARD0_6[22]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_6_SHFT      22
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_5_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_5_MASK      0x00200000                // BMC_STRAIGHTFORWARD0_5[21]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_5_SHFT      21
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_4_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_4_MASK      0x00100000                // BMC_STRAIGHTFORWARD0_4[20]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_4_SHFT      20
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_3_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_3_MASK      0x00080000                // BMC_STRAIGHTFORWARD0_3[19]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_3_SHFT      19
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_2_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_2_MASK      0x00040000                // BMC_STRAIGHTFORWARD0_2[18]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_2_SHFT      18
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_1_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_1_MASK      0x00020000                // BMC_STRAIGHTFORWARD0_1[17]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_1_SHFT      17
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD3_ADDR        BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD3_MASK        0x00000008                // BMC_STRAIGHTFORWARD3[3]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD3_SHFT        3
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD2_ADDR        BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD2_MASK        0x00000004                // BMC_STRAIGHTFORWARD2[2]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD2_SHFT        2
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD1_ADDR        BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD1_MASK        0x00000002                // BMC_STRAIGHTFORWARD1[1]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD1_SHFT        1
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_0_ADDR      BN0_WF_ARB_TOP_BMCCR6_ADDR
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_0_MASK      0x00000001                // BMC_STRAIGHTFORWARD0_0[0]
#define BN0_WF_ARB_TOP_BMCCR6_BMC_STRAIGHTFORWARD0_0_SHFT      0

#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL3_ADDR        BN0_WF_ARB_TOP_MMBSSID_ADDR
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL3_MASK        0x1F000000                // TXBCN_DONE_SRC_SEL3[28..24]
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL3_SHFT        24
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL2_ADDR        BN0_WF_ARB_TOP_MMBSSID_ADDR
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL2_MASK        0x001F0000                // TXBCN_DONE_SRC_SEL2[20..16]
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL2_SHFT        16
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL1_ADDR        BN0_WF_ARB_TOP_MMBSSID_ADDR
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL1_MASK        0x00001F00                // TXBCN_DONE_SRC_SEL1[12..8]
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL1_SHFT        8
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL0_ADDR        BN0_WF_ARB_TOP_MMBSSID_ADDR
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL0_MASK        0x0000001F                // TXBCN_DONE_SRC_SEL0[4..0]
#define BN0_WF_ARB_TOP_MMBSSID_TXBCN_DONE_SRC_SEL0_SHFT        0

#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_4_ADDR    BN0_WF_ARB_TOP_EMMBSSID0_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_4_MASK    0x1F000000                // TXBCN_DONE_SRC_SEL0_4[28..24]
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_4_SHFT    24
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_3_ADDR    BN0_WF_ARB_TOP_EMMBSSID0_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_3_MASK    0x001F0000                // TXBCN_DONE_SRC_SEL0_3[20..16]
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_3_SHFT    16
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_2_ADDR    BN0_WF_ARB_TOP_EMMBSSID0_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_2_MASK    0x00001F00                // TXBCN_DONE_SRC_SEL0_2[12..8]
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_2_SHFT    8
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_1_ADDR    BN0_WF_ARB_TOP_EMMBSSID0_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_1_MASK    0x0000001F                // TXBCN_DONE_SRC_SEL0_1[4..0]
#define BN0_WF_ARB_TOP_EMMBSSID0_TXBCN_DONE_SRC_SEL0_1_SHFT    0

#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_8_ADDR    BN0_WF_ARB_TOP_EMMBSSID1_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_8_MASK    0x1F000000                // TXBCN_DONE_SRC_SEL0_8[28..24]
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_8_SHFT    24
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_7_ADDR    BN0_WF_ARB_TOP_EMMBSSID1_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_7_MASK    0x001F0000                // TXBCN_DONE_SRC_SEL0_7[20..16]
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_7_SHFT    16
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_6_ADDR    BN0_WF_ARB_TOP_EMMBSSID1_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_6_MASK    0x00001F00                // TXBCN_DONE_SRC_SEL0_6[12..8]
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_6_SHFT    8
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_5_ADDR    BN0_WF_ARB_TOP_EMMBSSID1_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_5_MASK    0x0000001F                // TXBCN_DONE_SRC_SEL0_5[4..0]
#define BN0_WF_ARB_TOP_EMMBSSID1_TXBCN_DONE_SRC_SEL0_5_SHFT    0

#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_12_ADDR   BN0_WF_ARB_TOP_EMMBSSID2_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_12_MASK   0x1F000000                // TXBCN_DONE_SRC_SEL0_12[28..24]
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_12_SHFT   24
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_11_ADDR   BN0_WF_ARB_TOP_EMMBSSID2_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_11_MASK   0x001F0000                // TXBCN_DONE_SRC_SEL0_11[20..16]
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_11_SHFT   16
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_10_ADDR   BN0_WF_ARB_TOP_EMMBSSID2_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_10_MASK   0x00001F00                // TXBCN_DONE_SRC_SEL0_10[12..8]
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_10_SHFT   8
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_9_ADDR    BN0_WF_ARB_TOP_EMMBSSID2_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_9_MASK    0x0000001F                // TXBCN_DONE_SRC_SEL0_9[4..0]
#define BN0_WF_ARB_TOP_EMMBSSID2_TXBCN_DONE_SRC_SEL0_9_SHFT    0

#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_15_ADDR   BN0_WF_ARB_TOP_EMMBSSID3_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_15_MASK   0x001F0000                // TXBCN_DONE_SRC_SEL0_15[20..16]
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_15_SHFT   16
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_14_ADDR   BN0_WF_ARB_TOP_EMMBSSID3_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_14_MASK   0x00001F00                // TXBCN_DONE_SRC_SEL0_14[12..8]
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_14_SHFT   8
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_13_ADDR   BN0_WF_ARB_TOP_EMMBSSID3_ADDR
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_13_MASK   0x0000001F                // TXBCN_DONE_SRC_SEL0_13[4..0]
#define BN0_WF_ARB_TOP_EMMBSSID3_TXBCN_DONE_SRC_SEL0_13_SHFT   0

#define BN0_WF_ARB_TOP_MLODBG1_MLODBG1_ADDR                    BN0_WF_ARB_TOP_MLODBG1_ADDR
#define BN0_WF_ARB_TOP_MLODBG1_MLODBG1_MASK                    0xFFFFFFFF                // MLODBG1[31..0]
#define BN0_WF_ARB_TOP_MLODBG1_MLODBG1_SHFT                    0

#define BN0_WF_ARB_TOP_MLODBG2_MLODBG2_ADDR                    BN0_WF_ARB_TOP_MLODBG2_ADDR
#define BN0_WF_ARB_TOP_MLODBG2_MLODBG2_MASK                    0xFFFFFFFF                // MLODBG2[31..0]
#define BN0_WF_ARB_TOP_MLODBG2_MLODBG2_SHFT                    0

#define BN0_WF_ARB_TOP_MLODBG3_MLODBG3_ADDR                    BN0_WF_ARB_TOP_MLODBG3_ADDR
#define BN0_WF_ARB_TOP_MLODBG3_MLODBG3_MASK                    0xFFFFFFFF                // MLODBG3[31..0]
#define BN0_WF_ARB_TOP_MLODBG3_MLODBG3_SHFT                    0

#define BN0_WF_ARB_TOP_MLODBG4_MLODBG4_ADDR                    BN0_WF_ARB_TOP_MLODBG4_ADDR
#define BN0_WF_ARB_TOP_MLODBG4_MLODBG4_MASK                    0xFFFFFFFF                // MLODBG4[31..0]
#define BN0_WF_ARB_TOP_MLODBG4_MLODBG4_SHFT                    0

#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_VERIFY_CNT_EN_ADDR        BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_VERIFY_CNT_EN_MASK        0x00000100                // D0_SW_VERIFY_CNT_EN[8]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_VERIFY_CNT_EN_SHFT        8
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_MODE_ADDR       BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_MODE_MASK       0x00000080                // D0_AC_REQ_EXTRA_MODE[7]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_MODE_SHFT       7
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_DIS_ADDR        BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_DIS_MASK        0x00000040                // D0_AC_REQ_EXTRA_DIS[6]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AC_REQ_EXTRA_DIS_SHFT        6
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AGG_SX_READY_MODE_ADDR       BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AGG_SX_READY_MODE_MASK       0x00000020                // D0_AGG_SX_READY_MODE[5]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_AGG_SX_READY_MODE_SHFT       5
#define BN0_WF_ARB_TOP_D0SXCR0_D0_TX_SX_ABORT_MODE_ADDR        BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_TX_SX_ABORT_MODE_MASK        0x00000010                // D0_TX_SX_ABORT_MODE[4]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_TX_SX_ABORT_MODE_SHFT        4
#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_PTA_SX_SEL_ADDR           BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_PTA_SX_SEL_MASK           0x00000002                // D0_SW_PTA_SX_SEL[1]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_SW_PTA_SX_SEL_SHFT           1
#define BN0_WF_ARB_TOP_D0SXCR0_D0_PTA_SX_MAN_MODE_ADDR         BN0_WF_ARB_TOP_D0SXCR0_ADDR
#define BN0_WF_ARB_TOP_D0SXCR0_D0_PTA_SX_MAN_MODE_MASK         0x00000001                // D0_PTA_SX_MAN_MODE[0]
#define BN0_WF_ARB_TOP_D0SXCR0_D0_PTA_SX_MAN_MODE_SHFT         0

#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_CCA_SETTLE_TIME_ADDR      BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_CCA_SETTLE_TIME_MASK      0x3F000000                // D0_SX_CCA_SETTLE_TIME[29..24]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_CCA_SETTLE_TIME_SHFT      24
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_PRE_SETTLE_TIME_ADDR      BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_PRE_SETTLE_TIME_MASK      0x003F0000                // D0_SX_PRE_SETTLE_TIME[21..16]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_PRE_SETTLE_TIME_SHFT      16
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_TIME_ADDR          BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_TIME_MASK          0x00003F00                // D0_SX_SETTLE_TIME[13..8]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_TIME_SHFT          8
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_EN_ADDR        BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_EN_MASK        0x00000080                // D0_SX_SETTLE_CNT_EN[7]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_EN_SHFT        7
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_RST_ADDR       BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_RST_MASK       0x00000040                // D0_SX_SETTLE_CNT_RST[6]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_SX_SETTLE_CNT_RST_SHFT       6
#define BN0_WF_ARB_TOP_D0SXCR1_D0_REQ_BF_TH_ADDR               BN0_WF_ARB_TOP_D0SXCR1_ADDR
#define BN0_WF_ARB_TOP_D0SXCR1_D0_REQ_BF_TH_MASK               0x0000000F                // D0_REQ_BF_TH[3..0]
#define BN0_WF_ARB_TOP_D0SXCR1_D0_REQ_BF_TH_SHFT               0

#define BN0_WF_ARB_TOP_D0SXCR2_D0_DIG_PTA_SX_SEL_ADDR          BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_DIG_PTA_SX_SEL_MASK          0x40000000                // D0_DIG_PTA_SX_SEL[30]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_DIG_PTA_SX_SEL_SHFT          30
#define BN0_WF_ARB_TOP_D0SXCR2_D0_SX_SETTLE_CNT_ADDR           BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_SX_SETTLE_CNT_MASK           0x3F000000                // D0_SX_SETTLE_CNT[29..24]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_SX_SETTLE_CNT_SHFT           24
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_CCA_READY_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_CCA_READY_MASK         0x00800000                // D0_WF_SX_CCA_READY[23]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_CCA_READY_SHFT         23
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_PRE_READY_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_PRE_READY_MASK         0x00400000                // D0_WF_SX_PRE_READY[22]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_PRE_READY_SHFT         22
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_READY_ADDR             BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_READY_MASK             0x00200000                // D0_WF_SX_READY[21]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_SX_READY_SHFT             21
#define BN0_WF_ARB_TOP_D0SXCR2_D0_PTA_SX_SEL_SYNC_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_PTA_SX_SEL_SYNC_MASK         0x00100000                // D0_PTA_SX_SEL_SYNC[20]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_PTA_SX_SEL_SYNC_SHFT         20
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_TX_ABORT_CNT_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_TX_ABORT_CNT_MASK         0x0000F000                // D0_WF_TX_ABORT_CNT[15..12]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_TX_ABORT_CNT_SHFT         12
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_RST_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_RST_MASK         0x00000100                // D0_WF_REQ_TIME_RST[8]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_RST_SHFT         8
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_CNT_ADDR         BN0_WF_ARB_TOP_D0SXCR2_ADDR
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_CNT_MASK         0x000000FF                // D0_WF_REQ_TIME_CNT[7..0]
#define BN0_WF_ARB_TOP_D0SXCR2_D0_WF_REQ_TIME_CNT_SHFT         0

#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_EN_ADDR             BN0_WF_ARB_TOP_D0RPTDD0_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_EN_MASK             0x80000000                // D0_WL_LPKT_EN[31]
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_EN_SHFT             31
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_LEGACY_EN_ADDR      BN0_WF_ARB_TOP_D0RPTDD0_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_LEGACY_EN_MASK      0x08000000                // D0_WL_PROT_LEGACY_EN[27]
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_LEGACY_EN_SHFT      27
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_DATA_DUR_THD_ADDR   BN0_WF_ARB_TOP_D0RPTDD0_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_DATA_DUR_THD_MASK   0x07FF0000                // D0_WL_LPKT_DATA_DUR_THD[26..16]
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_LPKT_DATA_DUR_THD_SHFT   16
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_TAG_ADDR            BN0_WF_ARB_TOP_D0RPTDD0_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_TAG_MASK            0x0000000F                // D0_WL_PROT_TAG[3..0]
#define BN0_WF_ARB_TOP_D0RPTDD0_D0_WL_PROT_TAG_SHFT            0

#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_RETURN_CNT_ADDR     BN0_WF_ARB_TOP_D0RPTDD1_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_RETURN_CNT_MASK     0x0000FF00                // D0_WL_LPKT_RETURN_CNT[15..8]
#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_RETURN_CNT_SHFT     8
#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_PROT_CNT_ADDR       BN0_WF_ARB_TOP_D0RPTDD1_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_PROT_CNT_MASK       0x000000FF                // D0_WL_LPKT_PROT_CNT[7..0]
#define BN0_WF_ARB_TOP_D0RPTDD1_D0_WL_LPKT_PROT_CNT_SHFT       0

#define BN0_WF_ARB_TOP_D0RPTDD3_D0_WL_PROT_COMB_HIT_CNT_ADDR   BN0_WF_ARB_TOP_D0RPTDD3_ADDR
#define BN0_WF_ARB_TOP_D0RPTDD3_D0_WL_PROT_COMB_HIT_CNT_MASK   0x0000FFFF                // D0_WL_PROT_COMB_HIT_CNT[15..0]
#define BN0_WF_ARB_TOP_D0RPTDD3_D0_WL_PROT_COMB_HIT_CNT_SHFT   0

#define BN0_WF_ARB_TOP_D0PTWR_D0_REQ_TIMEOUT_ADDR              BN0_WF_ARB_TOP_D0PTWR_ADDR
#define BN0_WF_ARB_TOP_D0PTWR_D0_REQ_TIMEOUT_MASK              0xFF800000                // D0_REQ_TIMEOUT[31..23]
#define BN0_WF_ARB_TOP_D0PTWR_D0_REQ_TIMEOUT_SHFT              23
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_TIME_ADDR     BN0_WF_ARB_TOP_D0PTWR_ADDR
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_TIME_MASK     0x007E0000                // D0_PTA_RXACK_EARLY_TIME[22..17]
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_TIME_SHFT     17
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_EN_ADDR       BN0_WF_ARB_TOP_D0PTWR_ADDR
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_EN_MASK       0x00010000                // D0_PTA_RXACK_EARLY_EN[16]
#define BN0_WF_ARB_TOP_D0PTWR_D0_PTA_RXACK_EARLY_EN_SHFT       16
#define BN0_WF_ARB_TOP_D0PTWR_D0_SILENCE_WIN_ADDR              BN0_WF_ARB_TOP_D0PTWR_ADDR
#define BN0_WF_ARB_TOP_D0PTWR_D0_SILENCE_WIN_MASK              0x00007FFF                // D0_SILENCE_WIN[14..0]
#define BN0_WF_ARB_TOP_D0PTWR_D0_SILENCE_WIN_SHFT              0

#define BN0_WF_ARB_TOP_D0WPTAR_FDD_FORCE_MODE_ADDR             BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_FDD_FORCE_MODE_MASK             0x80000000                // FDD_FORCE_MODE[31]
#define BN0_WF_ARB_TOP_D0WPTAR_FDD_FORCE_MODE_SHFT             31
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_RESUME_EN_ADDR BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_RESUME_EN_MASK 0x40000000                // PARTIAL_PTA_TX_ABORT_PHY_RESUME_EN[30]
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_RESUME_EN_SHFT 30
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_PER_PKT_CTRL_ADDR           BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_PER_PKT_CTRL_MASK           0x20000000                // PTA_PER_PKT_CTRL[29]
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_PER_PKT_CTRL_SHFT           29
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_AIFS_EN_ADDR     BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_AIFS_EN_MASK     0x10000000                // D0_SILENCE_WIN_AIFS_EN[28]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_AIFS_EN_SHFT     28
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_PS_EN_ADDR       BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_PS_EN_MASK       0x0F000000                // D0_SILENCE_WIN_PS_EN[27..24]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_SILENCE_WIN_PS_EN_SHFT       24
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_EN_ADDR BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_EN_MASK 0x00800000                // PARTIAL_PTA_TX_ABORT_PHY_EN[23]
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_PHY_EN_SHFT 23
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_EN_ADDR    BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_EN_MASK    0x00400000                // PARTIAL_PTA_TX_ABORT_EN[22]
#define BN0_WF_ARB_TOP_D0WPTAR_PARTIAL_PTA_TX_ABORT_EN_SHFT    22
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RX_ABORT_EN_ADDR            BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RX_ABORT_EN_MASK            0x00200000                // PTA_RX_ABORT_EN[21]
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RX_ABORT_EN_SHFT            21
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_RW_MODE_ADDR             BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_RW_MODE_MASK             0x001F0000                // D0_PTA_RW_MODE[20..16]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_RW_MODE_SHFT             16
#define BN0_WF_ARB_TOP_D0WPTAR_D0_LEGACY_NULL_ADDR             BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_LEGACY_NULL_MASK             0x0000F000                // D0_LEGACY_NULL[15..12]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_LEGACY_NULL_SHFT             12
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_EVER_ABORT_FLAG_EN_ADDR  BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_EVER_ABORT_FLAG_EN_MASK  0x00000800                // D0_PTA_EVER_ABORT_FLAG_EN[11]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_EVER_ABORT_FLAG_EN_SHFT  11
#define BN0_WF_ARB_TOP_D0WPTAR_D0_TMAC_PTA_TX_ABORT_EN_ADDR    BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_TMAC_PTA_TX_ABORT_EN_MASK    0x00000400                // D0_TMAC_PTA_TX_ABORT_EN[10]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_TMAC_PTA_TX_ABORT_EN_SHFT    10
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_TXOP_KEEP_EN_ADDR        BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_TXOP_KEEP_EN_MASK        0x00000200                // D0_PTA_TXOP_KEEP_EN[9]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_TXOP_KEEP_EN_SHFT        9
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_MODE_ADDR            BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_MODE_MASK            0x00000100                // D0_PTA_ARB_MODE[8]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_MODE_SHFT            8
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_MA2PHY_TX_SEL_ADDR       BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_MA2PHY_TX_SEL_MASK       0x00000080                // D0_PTA_MA2PHY_TX_SEL[7]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_MA2PHY_TX_SEL_SHFT       7
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA5_EN_ADDR                 BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA5_EN_MASK                 0x00000040                // D0_PTA5_EN[6]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA5_EN_SHFT                 6
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_COTX_ADDR             BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_COTX_MASK             0x00000020                // PTA_RW_EN_COTX[5]
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_COTX_SHFT             5
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_BT_RW_EN_FDD_ADDR        BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_BT_RW_EN_FDD_MASK        0x00000010                // D0_PTA_BT_RW_EN_FDD[4]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_BT_RW_EN_FDD_SHFT        4
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_CTRL_EN_ADDR             BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_CTRL_EN_MASK             0x00000008                // PTA_RW_CTRL_EN[3]
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_CTRL_EN_SHFT             3
#define BN0_WF_ARB_TOP_D0WPTAR_SW_RW_EN_ADDR                   BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_SW_RW_EN_MASK                   0x00000004                // SW_RW_EN[2]
#define BN0_WF_ARB_TOP_D0WPTAR_SW_RW_EN_SHFT                   2
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_ADDR                  BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_MASK                  0x00000002                // PTA_RW_EN[1]
#define BN0_WF_ARB_TOP_D0WPTAR_PTA_RW_EN_SHFT                  1
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_EN_ADDR              BN0_WF_ARB_TOP_D0WPTAR_ADDR
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_EN_MASK              0x00000001                // D0_PTA_ARB_EN[0]
#define BN0_WF_ARB_TOP_D0WPTAR_D0_PTA_ARB_EN_SHFT              0

#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_PSMP_TX_TAG_ADDR         BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_PSMP_TX_TAG_MASK         0xF0000000                // D0_WLAN_PSMP_TX_TAG[31..28]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_PSMP_TX_TAG_SHFT         28
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BCN_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BCN_TX_TAG_MASK          0x0F000000                // D0_WLAN_BCN_TX_TAG[27..24]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BCN_TX_TAG_SHFT          24
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BMC_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BMC_TX_TAG_MASK          0x00F00000                // D0_WLAN_BMC_TX_TAG[23..20]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_BMC_TX_TAG_SHFT          20
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_ALTX0_TX_TAG_ADDR        BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_ALTX0_TX_TAG_MASK        0x000F0000                // D0_WLAN_ALTX0_TX_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_ALTX0_TX_TAG_SHFT        16
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC3_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC3_TX_TAG_MASK          0x0000F000                // D0_WLAN_AC3_TX_TAG[15..12]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC3_TX_TAG_SHFT          12
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC2_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC2_TX_TAG_MASK          0x00000F00                // D0_WLAN_AC2_TX_TAG[11..8]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC2_TX_TAG_SHFT          8
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC1_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC1_TX_TAG_MASK          0x000000F0                // D0_WLAN_AC1_TX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC1_TX_TAG_SHFT          4
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC0_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR0_ADDR
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC0_TX_TAG_MASK          0x0000000F                // D0_WLAN_AC0_TX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR0_D0_WLAN_AC0_TX_TAG_SHFT          0

#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_PSMP_RX_TAG_ADDR         BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_PSMP_RX_TAG_MASK         0xF0000000                // D0_WLAN_PSMP_RX_TAG[31..28]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_PSMP_RX_TAG_SHFT         28
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_ALTX0_RX_TAG_ADDR        BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_ALTX0_RX_TAG_MASK        0x000F0000                // D0_WLAN_ALTX0_RX_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_ALTX0_RX_TAG_SHFT        16
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC3_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC3_RX_TAG_MASK          0x0000F000                // D0_WLAN_AC3_RX_TAG[15..12]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC3_RX_TAG_SHFT          12
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC2_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC2_RX_TAG_MASK          0x00000F00                // D0_WLAN_AC2_RX_TAG[11..8]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC2_RX_TAG_SHFT          8
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC1_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC1_RX_TAG_MASK          0x000000F0                // D0_WLAN_AC1_RX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC1_RX_TAG_SHFT          4
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC0_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR1_ADDR
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC0_RX_TAG_MASK          0x0000000F                // D0_WLAN_AC0_RX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR1_D0_WLAN_AC0_RX_TAG_SHFT          0

#define BN0_WF_ARB_TOP_D0PTR2_TAG_GUARD_TIME_ADDR              BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_TAG_GUARD_TIME_MASK              0xF0000000                // TAG_GUARD_TIME[31..28]
#define BN0_WF_ARB_TOP_D0PTR2_TAG_GUARD_TIME_SHFT              28
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_HPRI_EN_ADDR          BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_HPRI_EN_MASK          0x08000000                // D0_WLAN_SP_HPRI_EN[27]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_HPRI_EN_SHFT          27
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_BD_EN_ADDR         BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_BD_EN_MASK         0x04000000                // D0_WLAN_SP_RX_BD_EN[26]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_BD_EN_SHFT         26
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_MODE_ADDR         BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_MODE_MASK         0x03000000                // D0_WLAN_RX_NSW_MODE[25..24]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_MODE_SHFT         24
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_TAG_MASK          0x00F00000                // D0_WLAN_RX_NSW_TAG[23..20]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_RX_NSW_TAG_SHFT          20
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_TX_RSP_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_TX_RSP_TAG_MASK          0x000F0000                // D0_WLAN_TX_RSP_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_TX_RSP_TAG_SHFT          16
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_BFEE_TX_TAG_ADDR         BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_BFEE_TX_TAG_MASK         0x0000F000                // D0_WLAN_BFEE_TX_TAG[15..12]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_BFEE_TX_TAG_SHFT         12
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_TAG_ADDR           BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_TAG_MASK           0x00000F00                // D0_WLAN_SP_RX_TAG[11..8]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_SP_RX_TAG_SHFT           8
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_TX_TAG_MASK          0x000000F0                // D0_WLAN_PTA_TX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_TX_TAG_SHFT          4
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR2_ADDR
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_RX_TAG_MASK          0x0000000F                // D0_WLAN_PTA_RX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR2_D0_WLAN_PTA_RX_TAG_SHFT          0

#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_TX_TAG2_ADDR         BN0_WF_ARB_TOP_D0PTR3_ADDR
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_TX_TAG2_MASK         0xF0000000                // D0_WLAN_PTA_TX_TAG2[31..28]
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_TX_TAG2_SHFT         28
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_RX_TAG2_ADDR         BN0_WF_ARB_TOP_D0PTR3_ADDR
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_RX_TAG2_MASK         0x0F000000                // D0_WLAN_PTA_RX_TAG2[27..24]
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_PTA_RX_TAG2_SHFT         24
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR3_ADDR
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_RX_TAG_MASK          0x000F0000                // D0_WLAN_NAF_RX_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_RX_TAG_SHFT          16
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NBCN_TX_TAG_ADDR         BN0_WF_ARB_TOP_D0PTR3_ADDR
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NBCN_TX_TAG_MASK         0x000000F0                // D0_WLAN_NBCN_TX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NBCN_TX_TAG_SHFT         4
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR3_ADDR
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_TX_TAG_MASK          0x0000000F                // D0_WLAN_NAF_TX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR3_D0_WLAN_NAF_TX_TAG_SHFT          0

#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TF0_TX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR4_ADDR
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TF0_TX_TAG_MASK          0x000F0000                // D0_WLAN_TF0_TX_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TF0_TX_TAG_SHFT          16
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_ALTXCMD0_TX_TAG_ADDR     BN0_WF_ARB_TOP_D0PTR4_ADDR
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_ALTXCMD0_TX_TAG_MASK     0x0000F000                // D0_WLAN_ALTXCMD0_TX_TAG[15..12]
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_ALTXCMD0_TX_TAG_SHFT     12
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTDL0_TX_TAG_ADDR       BN0_WF_ARB_TOP_D0PTR4_ADDR
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTDL0_TX_TAG_MASK       0x00000F00                // D0_WLAN_TWTDL0_TX_TAG[11..8]
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTDL0_TX_TAG_SHFT       8
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTUL0_TX_TAG_ADDR       BN0_WF_ARB_TOP_D0PTR4_ADDR
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTUL0_TX_TAG_MASK       0x000000F0                // D0_WLAN_TWTUL0_TX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTUL0_TX_TAG_SHFT       4
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTTSFTF0_TX_TAG_ADDR    BN0_WF_ARB_TOP_D0PTR4_ADDR
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTTSFTF0_TX_TAG_MASK    0x0000000F                // D0_WLAN_TWTTSFTF0_TX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR4_D0_WLAN_TWTTSFTF0_TX_TAG_SHFT    0

#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TF0_RX_TAG_ADDR          BN0_WF_ARB_TOP_D0PTR5_ADDR
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TF0_RX_TAG_MASK          0x000F0000                // D0_WLAN_TF0_RX_TAG[19..16]
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TF0_RX_TAG_SHFT          16
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_ALTXCMD0_RX_TAG_ADDR     BN0_WF_ARB_TOP_D0PTR5_ADDR
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_ALTXCMD0_RX_TAG_MASK     0x0000F000                // D0_WLAN_ALTXCMD0_RX_TAG[15..12]
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_ALTXCMD0_RX_TAG_SHFT     12
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTDL0_RX_TAG_ADDR       BN0_WF_ARB_TOP_D0PTR5_ADDR
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTDL0_RX_TAG_MASK       0x00000F00                // D0_WLAN_TWTDL0_RX_TAG[11..8]
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTDL0_RX_TAG_SHFT       8
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTUL0_RX_TAG_ADDR       BN0_WF_ARB_TOP_D0PTR5_ADDR
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTUL0_RX_TAG_MASK       0x000000F0                // D0_WLAN_TWTUL0_RX_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTUL0_RX_TAG_SHFT       4
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTTSFTF0_RX_TAG_ADDR    BN0_WF_ARB_TOP_D0PTR5_ADDR
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTTSFTF0_RX_TAG_MASK    0x0000000F                // D0_WLAN_TWTTSFTF0_RX_TAG[3..0]
#define BN0_WF_ARB_TOP_D0PTR5_D0_WLAN_TWTTSFTF0_RX_TAG_SHFT    0

#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RW0_NO_ACK_EN_ADDR         BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RW0_NO_ACK_EN_MASK         0x00400000                // D0_RW0_NO_ACK_EN[22]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RW0_NO_ACK_EN_SHFT         22
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_STATISTIC_EN_ADDR   BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_STATISTIC_EN_MASK   0x00200000                // D0_TX_RWP_STATISTIC_EN[21]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_STATISTIC_EN_SHFT   21
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_INSCO_EN_ADDR       BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_INSCO_EN_MASK       0x00100000                // D0_TX_RWP_INSCO_EN[20]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_TX_RWP_INSCO_EN_SHFT       20
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_DIS_RX_REQ_INSCO_EN_ADDR   BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_DIS_RX_REQ_INSCO_EN_MASK   0x00080000                // D0_DIS_RX_REQ_INSCO_EN[19]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_DIS_RX_REQ_INSCO_EN_SHFT   19
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_MDRDY_PPDUTIME_INT_EN_ADDR BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_MDRDY_PPDUTIME_INT_EN_MASK 0x00040000                // D0_MDRDY_PPDUTIME_INT_EN[18]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_MDRDY_PPDUTIME_INT_EN_SHFT 18
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_MODE_ADDR  BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_MODE_MASK  0x00020000                // D0_LONGPKT_PROTECT_MODE[17]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_MODE_SHFT  17
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_EN_ADDR    BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_EN_MASK    0x00010000                // D0_LONGPKT_PROTECT_EN[16]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_LONGPKT_PROTECT_EN_SHFT    16
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_NSW_TAG2_ADDR           BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_NSW_TAG2_MASK           0x0000F000                // D0_RX_NSW_TAG2[15..12]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_NSW_TAG2_SHFT           12
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_FRAMETIME_TH_ADDR       BN0_WF_ARB_TOP_D0RWPCFR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_FRAMETIME_TH_MASK       0x000007FF                // D0_RX_FRAMETIME_TH[10..0]
#define BN0_WF_ARB_TOP_D0RWPCFR0_D0_RX_FRAMETIME_TH_SHFT       0

#define BN0_WF_ARB_TOP_D0RWPCFR1_D0_MDRDY_PPDUTIME_ADDR        BN0_WF_ARB_TOP_D0RWPCFR1_ADDR
#define BN0_WF_ARB_TOP_D0RWPCFR1_D0_MDRDY_PPDUTIME_MASK        0x0000FFFF                // D0_MDRDY_PPDUTIME[15..0]
#define BN0_WF_ARB_TOP_D0RWPCFR1_D0_MDRDY_PPDUTIME_SHFT        0

#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CURR_CW_RWP_ADDR           BN0_WF_ARB_TOP_D0RWPTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CURR_CW_RWP_MASK           0x1F000000                // D0_CURR_CW_RWP[28..24]
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CURR_CW_RWP_SHFT           24
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMAX_RWP_ADDR             BN0_WF_ARB_TOP_D0RWPTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMAX_RWP_MASK             0x001F0000                // D0_CWMAX_RWP[20..16]
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMAX_RWP_SHFT             16
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMIN_RWP_ADDR             BN0_WF_ARB_TOP_D0RWPTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMIN_RWP_MASK             0x00001F00                // D0_CWMIN_RWP[12..8]
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_CWMIN_RWP_SHFT             8
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_AIFS_RWP_ADDR              BN0_WF_ARB_TOP_D0RWPTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_AIFS_RWP_MASK              0x0000000F                // D0_AIFS_RWP[3..0]
#define BN0_WF_ARB_TOP_D0RWPTCR0_D0_AIFS_RWP_SHFT              0

#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_EXTRA_RSVD_ADDR        BN0_WF_ARB_TOP_D0RWPTCR1_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_EXTRA_RSVD_MASK        0x03FF0000                // D0_RWP_EXTRA_RSVD[25..16]
#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_EXTRA_RSVD_SHFT        16
#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_RETRY_LIMIT_ADDR       BN0_WF_ARB_TOP_D0RWPTCR1_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_RETRY_LIMIT_MASK       0x00000F00                // D0_RWP_RETRY_LIMIT[11..8]
#define BN0_WF_ARB_TOP_D0RWPTCR1_D0_RWP_RETRY_LIMIT_SHFT       8
#define BN0_WF_ARB_TOP_D0RWPTCR1_RWP_RTY_CNT_ADDR              BN0_WF_ARB_TOP_D0RWPTCR1_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR1_RWP_RTY_CNT_MASK              0x0000000F                // RWP_RTY_CNT[3..0]
#define BN0_WF_ARB_TOP_D0RWPTCR1_RWP_RTY_CNT_SHFT              0

#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_NB_PS_EN_ADDR  BN0_WF_ARB_TOP_D0RWPTCR2_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_NB_PS_EN_MASK  0x80000000                // D0_SILENCE_WIN_NB_PS_EN[31]
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_NB_PS_EN_SHFT  31
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_RWP_FRAME_ANT_ID_H_ADDR    BN0_WF_ARB_TOP_D0RWPTCR2_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_RWP_FRAME_ANT_ID_H_MASK    0x7F800000                // D0_RWP_FRAME_ANT_ID_H[30..23]
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_RWP_FRAME_ANT_ID_H_SHFT    23
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_AIFS_ADDR      BN0_WF_ARB_TOP_D0RWPTCR2_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_AIFS_MASK      0x000F0000                // D0_SILENCE_WIN_AIFS[19..16]
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_SILENCE_WIN_AIFS_SHFT      16
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_AC_SILENCE_WIN_ADDR        BN0_WF_ARB_TOP_D0RWPTCR2_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_AC_SILENCE_WIN_MASK        0x00007FFF                // D0_AC_SILENCE_WIN[14..0]
#define BN0_WF_ARB_TOP_D0RWPTCR2_D0_AC_SILENCE_WIN_SHFT        0

#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_ANT_ID_L_ADDR    BN0_WF_ARB_TOP_D0RWPTCR3_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_ANT_ID_L_MASK    0xFFFF0000                // D0_RWP_FRAME_ANT_ID_L[31..16]
#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_ANT_ID_L_SHFT    16
#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_SPE_IDX_ADDR     BN0_WF_ARB_TOP_D0RWPTCR3_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_SPE_IDX_MASK     0x0000F800                // D0_RWP_FRAME_SPE_IDX[15..11]
#define BN0_WF_ARB_TOP_D0RWPTCR3_D0_RWP_FRAME_SPE_IDX_SHFT     11

#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_AC_SILENCE_WIN_ADDR      BN0_WF_ARB_TOP_D0RWPTCR4_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_AC_SILENCE_WIN_MASK      0x7FFF0000                // CTRL_AC_SILENCE_WIN[30..16]
#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_AC_SILENCE_WIN_SHFT      16
#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_SILENCE_WIN_ADDR         BN0_WF_ARB_TOP_D0RWPTCR4_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_SILENCE_WIN_MASK         0x00007FFF                // CTRL_SILENCE_WIN[14..0]
#define BN0_WF_ARB_TOP_D0RWPTCR4_CTRL_SILENCE_WIN_SHFT         0

#define BN0_WF_ARB_TOP_D0RWPTCR5_D0_RWP_FRAME_UL_ADDR          BN0_WF_ARB_TOP_D0RWPTCR5_ADDR
#define BN0_WF_ARB_TOP_D0RWPTCR5_D0_RWP_FRAME_UL_MASK          0x0000000F                // D0_RWP_FRAME_UL[3..0]
#define BN0_WF_ARB_TOP_D0RWPTCR5_D0_RWP_FRAME_UL_SHFT          0

#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EN_ADDR          BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EN_MASK          0x80000000                // D0_CTS_REISSUE_EN[31]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EN_SHFT          31
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EARLY_TIME_ADDR  BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EARLY_TIME_MASK  0x7F000000                // D0_CTS_REISSUE_EARLY_TIME[30..24]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_REISSUE_EARLY_TIME_SHFT  24
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_MAXREMWIN_EN_ADDR        BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_MAXREMWIN_EN_MASK        0x00800000                // D0_CTS_MAXREMWIN_EN[23]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_MAXREMWIN_EN_SHFT        23
#define BN0_WF_ARB_TOP_D0RWPCR_D0_PSON_MAXREMWIN_EN_ADDR       BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_PSON_MAXREMWIN_EN_MASK       0x00400000                // D0_PSON_MAXREMWIN_EN[22]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_PSON_MAXREMWIN_EN_SHFT       22
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_TX_ABORT_EN_ADDR         BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_TX_ABORT_EN_MASK         0x00080000                // D0_CTS_TX_ABORT_EN[19]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CTS_TX_ABORT_EN_SHFT         19
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CFE_TX_ABORT_EN_ADDR         BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CFE_TX_ABORT_EN_MASK         0x00040000                // D0_CFE_TX_ABORT_EN[18]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_CFE_TX_ABORT_EN_SHFT         18
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSON_TX_ABORT_EN_ADDR   BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSON_TX_ABORT_EN_MASK   0x00020000                // D0_NULL_PSON_TX_ABORT_EN[17]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSON_TX_ABORT_EN_SHFT   17
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSOFF_TX_ABORT_EN_ADDR  BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSOFF_TX_ABORT_EN_MASK  0x00010000                // D0_NULL_PSOFF_TX_ABORT_EN[16]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_NULL_PSOFF_TX_ABORT_EN_SHFT  16
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_EN_ADDR          BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_EN_MASK          0x00008000                // D0_FDD_HT40_RW_EN[15]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_EN_SHFT          15
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_GUARD_ADDR       BN0_WF_ARB_TOP_D0RWPCR_ADDR
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_GUARD_MASK       0x000000FF                // D0_FDD_HT40_RW_GUARD[7..0]
#define BN0_WF_ARB_TOP_D0RWPCR_D0_FDD_HT40_RW_GUARD_SHFT       0

#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_DT_TIME_ADDR      BN0_WF_ARB_TOP_D0TRERWDT0_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_DT_TIME_MASK      0x7FFF0000                // D0_TXRX_EX_DT_TIME[30..16]
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_DT_TIME_SHFT      16
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_RW_DT_PS_EN_ADDR  BN0_WF_ARB_TOP_D0TRERWDT0_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_RW_DT_PS_EN_MASK  0x00000004                // D0_TXRX_EX_RW_DT_PS_EN[2]
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TXRX_EX_RW_DT_PS_EN_SHFT  2
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_RX_EX_RW_DT_EN_ADDR       BN0_WF_ARB_TOP_D0TRERWDT0_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_RX_EX_RW_DT_EN_MASK       0x00000002                // D0_RX_EX_RW_DT_EN[1]
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_RX_EX_RW_DT_EN_SHFT       1
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TX_EX_RW_DT_EN_ADDR       BN0_WF_ARB_TOP_D0TRERWDT0_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TX_EX_RW_DT_EN_MASK       0x00000001                // D0_TX_EX_RW_DT_EN[0]
#define BN0_WF_ARB_TOP_D0TRERWDT0_D0_TX_EX_RW_DT_EN_SHFT       0

#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_RX_EX_ACK_TIME_ADDR       BN0_WF_ARB_TOP_D0TRERWDT1_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_RX_EX_ACK_TIME_MASK       0x7FFF0000                // D0_RX_EX_ACK_TIME[30..16]
#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_RX_EX_ACK_TIME_SHFT       16
#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_TX_EX_ACK_TIME_ADDR       BN0_WF_ARB_TOP_D0TRERWDT1_ADDR
#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_TX_EX_ACK_TIME_MASK       0x00007FFF                // D0_TX_EX_ACK_TIME[14..0]
#define BN0_WF_ARB_TOP_D0TRERWDT1_D0_TX_EX_ACK_TIME_SHFT       0

#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_BUF_TIME_ADDR        BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_BUF_TIME_MASK        0xFFFF0000                // RW_COTX_BUF_TIME[31..16]
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_BUF_TIME_SHFT        16
#define BN0_WF_ARB_TOP_D0RWCOTCR0_MAC2PHY_EDCCA_THR_CHG_EN_ADDR BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWCOTCR0_MAC2PHY_EDCCA_THR_CHG_EN_MASK 0x00000008                // MAC2PHY_EDCCA_THR_CHG_EN[3]
#define BN0_WF_ARB_TOP_D0RWCOTCR0_MAC2PHY_EDCCA_THR_CHG_EN_SHFT 3
#define BN0_WF_ARB_TOP_D0RWCOTCR0_D0_RW_NO_STUCK_TX_EN_ADDR    BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWCOTCR0_D0_RW_NO_STUCK_TX_EN_MASK    0x00000004                // D0_RW_NO_STUCK_TX_EN[2]
#define BN0_WF_ARB_TOP_D0RWCOTCR0_D0_RW_NO_STUCK_TX_EN_SHFT    2
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_FLAG_EN_ADDR         BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_FLAG_EN_MASK         0x00000002                // RW_COTX_FLAG_EN[1]
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_FLAG_EN_SHFT         1
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_EN_ADDR              BN0_WF_ARB_TOP_D0RWCOTCR0_ADDR
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_EN_MASK              0x00000001                // RW_COTX_EN[0]
#define BN0_WF_ARB_TOP_D0RWCOTCR0_RW_COTX_EN_SHFT              0

#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_INT_TEST_EN_ADDR         BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_INT_TEST_EN_MASK         0x80000000                // D0_PTA_INT_TEST_EN[31]
#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_INT_TEST_EN_SHFT         31
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_INT_TEST_EN_ADDR          BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_INT_TEST_EN_MASK          0x40000000                // SW_RW_INT_TEST_EN[30]
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_INT_TEST_EN_SHFT          30
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_CNT_DOWN_EN_ADDR          BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_CNT_DOWN_EN_MASK          0x20000000                // SW_RW_CNT_DOWN_EN[29]
#define BN0_WF_ARB_TOP_D0PTMR0_SW_RW_CNT_DOWN_EN_SHFT          29
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_INT_TEST_EN_ADDR         BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_INT_TEST_EN_MASK         0x10000000                // PTA_RW_INT_TEST_EN[28]
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_INT_TEST_EN_SHFT         28
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_CNT_DOWN_EN_ADDR         BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_CNT_DOWN_EN_MASK         0x08000000                // PTA_RW_CNT_DOWN_EN[27]
#define BN0_WF_ARB_TOP_D0PTMR0_PTA_RW_CNT_DOWN_EN_SHFT         27
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_INT_TEST_EN_ADDR        BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_INT_TEST_EN_MASK        0x04000000                // COTX_RW_INT_TEST_EN[26]
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_INT_TEST_EN_SHFT        26
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_CNT_DOWN_EN_ADDR        BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_CNT_DOWN_EN_MASK        0x02000000                // COTX_RW_CNT_DOWN_EN[25]
#define BN0_WF_ARB_TOP_D0PTMR0_COTX_RW_CNT_DOWN_EN_SHFT        25
#define BN0_WF_ARB_TOP_D0PTMR0_D0_WIFI_RXPWR_DIS_ADDR          BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_D0_WIFI_RXPWR_DIS_MASK          0x00000100                // D0_WIFI_RXPWR_DIS[8]
#define BN0_WF_ARB_TOP_D0PTMR0_D0_WIFI_RXPWR_DIS_SHFT          8
#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_GNT_DLY_ADDR             BN0_WF_ARB_TOP_D0PTMR0_ADDR
#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_GNT_DLY_MASK             0x000000FF                // D0_PTA_GNT_DLY[7..0]
#define BN0_WF_ARB_TOP_D0PTMR0_D0_PTA_GNT_DLY_SHFT             0

#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_PRI_TAG_ADDR            BN0_WF_ARB_TOP_D0PTMR1_ADDR
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_PRI_TAG_MASK            0x000000F0                // D0_WIFI_PRI_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_PRI_TAG_SHFT            4
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_RX_REQ_ADDR             BN0_WF_ARB_TOP_D0PTMR1_ADDR
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_RX_REQ_MASK             0x00000002                // D0_WIFI_RX_REQ[1]
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_RX_REQ_SHFT             1
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_TX_REQ_ADDR             BN0_WF_ARB_TOP_D0PTMR1_ADDR
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_TX_REQ_MASK             0x00000001                // D0_WIFI_TX_REQ[0]
#define BN0_WF_ARB_TOP_D0PTMR1_D0_WIFI_TX_REQ_SHFT             0

#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN40_BT_ADDR        BN0_WF_ARB_TOP_D0PTMR2_ADDR
#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN40_BT_MASK        0x7FFF0000                // D0_OUTBAND_WIN40_BT[30..16]
#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN40_BT_SHFT        16
#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN20_BT_ADDR        BN0_WF_ARB_TOP_D0PTMR2_ADDR
#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN20_BT_MASK        0x00007FFF                // D0_OUTBAND_WIN20_BT[14..0]
#define BN0_WF_ARB_TOP_D0PTMR2_D0_OUTBAND_WIN20_BT_SHFT        0

#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_DBG_ADDR          BN0_WF_ARB_TOP_D0PTMR4_ADDR
#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_DBG_MASK          0x7FFF0000                // D0_REMAIN_WIN_DBG[30..16]
#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_DBG_SHFT          16
#define BN0_WF_ARB_TOP_D0PTMR4_D0_AGG_TX_END_TOGGLE_ADDR       BN0_WF_ARB_TOP_D0PTMR4_ADDR
#define BN0_WF_ARB_TOP_D0PTMR4_D0_AGG_TX_END_TOGGLE_MASK       0x00008000                // D0_AGG_TX_END_TOGGLE[15]
#define BN0_WF_ARB_TOP_D0PTMR4_D0_AGG_TX_END_TOGGLE_SHFT       15
#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_ADDR              BN0_WF_ARB_TOP_D0PTMR4_ADDR
#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_MASK              0x00007FFF                // D0_REMAIN_WIN[14..0]
#define BN0_WF_ARB_TOP_D0PTMR4_D0_REMAIN_WIN_SHFT              0

#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_EXT_TEST_EN_ADDR         BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_EXT_TEST_EN_MASK         0x80000000                // D0_PTA_EXT_TEST_EN[31]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_EXT_TEST_EN_SHFT         31
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_RXPWR_DIS_ADDR           BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_RXPWR_DIS_MASK           0x00000200                // D0_PTA_RXPWR_DIS[9]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_RXPWR_DIS_SHFT           9
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_GRANT_ADDR               BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_GRANT_MASK               0x00000100                // D0_PTA_GRANT[8]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_PTA_GRANT_SHFT               8
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_PRI_TAG_ADDR         BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_PRI_TAG_MASK         0x000000F0                // D0_SW_WIFI_PRI_TAG[7..4]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_PRI_TAG_SHFT         4
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_RX_REQ_ADDR          BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_RX_REQ_MASK          0x00000002                // D0_SW_WIFI_RX_REQ[1]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_RX_REQ_SHFT          1
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_TX_REQ_ADDR          BN0_WF_ARB_TOP_D0PTMR5_ADDR
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_TX_REQ_MASK          0x00000001                // D0_SW_WIFI_TX_REQ[0]
#define BN0_WF_ARB_TOP_D0PTMR5_D0_SW_WIFI_TX_REQ_SHFT          0

#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CTRL_ADDR                BN0_WF_ARB_TOP_D0PTMR7_ADDR
#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CTRL_MASK                0xC0000000                // PTA_RW_CTRL[31..30]
#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CTRL_SHFT                30
#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CNT_ADDR                 BN0_WF_ARB_TOP_D0PTMR7_ADDR
#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CNT_MASK                 0x0003FFFF                // PTA_RW_CNT[17..0]
#define BN0_WF_ARB_TOP_D0PTMR7_PTA_RW_CNT_SHFT                 0

#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_REAL_ADDR         BN0_WF_ARB_TOP_D0PTMR9_ADDR
#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_REAL_MASK         0x7FFF0000                // SW_REMAIN_WIN_REAL[30..16]
#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_REAL_SHFT         16
#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_ADDR              BN0_WF_ARB_TOP_D0PTMR9_ADDR
#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_MASK              0x00007FFF                // SW_REMAIN_WIN[14..0]
#define BN0_WF_ARB_TOP_D0PTMR9_SW_REMAIN_WIN_SHFT              0

#define BN0_WF_ARB_TOP_D0PTMR10_PTA_RW_CTRL_ADDR               BN0_WF_ARB_TOP_D0PTMR10_ADDR
#define BN0_WF_ARB_TOP_D0PTMR10_PTA_RW_CTRL_MASK               0xC0000000                // PTA_RW_CTRL[31..30]
#define BN0_WF_ARB_TOP_D0PTMR10_PTA_RW_CTRL_SHFT               30
#define BN0_WF_ARB_TOP_D0PTMR10_PTA_REMAIN_WIN_REAL_ADDR       BN0_WF_ARB_TOP_D0PTMR10_ADDR
#define BN0_WF_ARB_TOP_D0PTMR10_PTA_REMAIN_WIN_REAL_MASK       0x0003FFFF                // PTA_REMAIN_WIN_REAL[17..0]
#define BN0_WF_ARB_TOP_D0PTMR10_PTA_REMAIN_WIN_REAL_SHFT       0

#define BN0_WF_ARB_TOP_D0PTMR11_D0_BT_RW_OW_CNT_FDD_ADDR       BN0_WF_ARB_TOP_D0PTMR11_ADDR
#define BN0_WF_ARB_TOP_D0PTMR11_D0_BT_RW_OW_CNT_FDD_MASK       0x0003FFFF                // D0_BT_RW_OW_CNT_FDD[17..0]
#define BN0_WF_ARB_TOP_D0PTMR11_D0_BT_RW_OW_CNT_FDD_SHFT       0

#define BN0_WF_ARB_TOP_D0PTMR12_D0_REMAIN_WIN_REAL_FDD_TMP1_ADDR BN0_WF_ARB_TOP_D0PTMR12_ADDR
#define BN0_WF_ARB_TOP_D0PTMR12_D0_REMAIN_WIN_REAL_FDD_TMP1_MASK 0x0003FFFF                // D0_REMAIN_WIN_REAL_FDD_TMP1[17..0]
#define BN0_WF_ARB_TOP_D0PTMR12_D0_REMAIN_WIN_REAL_FDD_TMP1_SHFT 0

#define BN0_WF_ARB_TOP_D0PTMR13_RW_CNT_COTX_ADDR               BN0_WF_ARB_TOP_D0PTMR13_ADDR
#define BN0_WF_ARB_TOP_D0PTMR13_RW_CNT_COTX_MASK               0x0003FFFF                // RW_CNT_COTX[17..0]
#define BN0_WF_ARB_TOP_D0PTMR13_RW_CNT_COTX_SHFT               0

#define BN0_WF_ARB_TOP_D0PTMR14_D0_REMAIN_WIN_REAL_COTX_TMP1_ADDR BN0_WF_ARB_TOP_D0PTMR14_ADDR
#define BN0_WF_ARB_TOP_D0PTMR14_D0_REMAIN_WIN_REAL_COTX_TMP1_MASK 0x00007FFF                // D0_REMAIN_WIN_REAL_COTX_TMP1[14..0]
#define BN0_WF_ARB_TOP_D0PTMR14_D0_REMAIN_WIN_REAL_COTX_TMP1_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __BN0_WF_ARB_TOP_REGS_H__
