#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\User\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\User\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\User\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\User\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\User\iverilog\lib\ivl\va_math.vpi";
S_0000021c87e79190 .scope module, "lab8tb" "lab8tb" 2 17;
 .timescale -12 -12;
v0000021c87ed8430_0 .net "ansX", 7 0, v0000021c87e44e20_0;  1 drivers
v0000021c87ed8e30_0 .net "ansY", 7 0, v0000021c87e44ec0_0;  1 drivers
v0000021c87ed8610_0 .var/i "charcount", 31 0;
v0000021c87ed8070_0 .var "clk", 0 0;
v0000021c87ed84d0_0 .var "correct", 8 0;
v0000021c87ed8f70_0 .var/i "cycle", 31 0;
v0000021c87ed8d90_0 .var "dataX", 7 0;
v0000021c87ed86b0_0 .var "dataY", 7 0;
v0000021c87ed8930 .array "datx", 18 0, 6 0;
v0000021c87ed89d0 .array "daty", 18 0, 6 0;
v0000021c87ed8a70_0 .var "fail", 0 0;
v0000021c87ed8ed0_0 .var/i "fd", 31 0;
v0000021c87ed8570_0 .var "getdata", 0 0;
v0000021c87ed8750_0 .var "give_valid", 0 0;
v0000021c87ed8110 .array "goldx", 18 0, 6 0;
v0000021c87ed8b10 .array "goldy", 18 0, 6 0;
v0000021c87ed81b0_0 .var/i "i", 31 0;
v0000021c87ed87f0_0 .var "inout_flag", 2 0;
v0000021c87ed8250_0 .var "line", 99 0;
v0000021c87edade0_0 .var "loop", 3 0;
v0000021c87ed9580_0 .var/i "loop_gold", 31 0;
v0000021c87ed9a80_0 .var/i "loop_in", 31 0;
v0000021c87eda660_0 .net "out_valid", 0 0, v0000021c87ed8bb0_0;  1 drivers
v0000021c87edaa20_0 .var "reset", 0 0;
v0000021c87eda7a0_0 .var "state", 3 0;
v0000021c87eda200_0 .var "testset", 3 0;
E_0000021c87e77080 .event negedge, v0000021c87e5dcd0_0;
E_0000021c87e77100 .event posedge, v0000021c87e5dcd0_0;
S_0000021c87e44bf0 .scope module, "xa" "lab8" 2 55, 3 9 0, S_0000021c87e79190;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "give_valid";
    .port_info 3 /INPUT 8 "dataX";
    .port_info 4 /INPUT 8 "dataY";
    .port_info 5 /OUTPUT 8 "ansX";
    .port_info 6 /OUTPUT 8 "ansY";
    .port_info 7 /OUTPUT 1 "out_valid";
v0000021c87e44d80 .array "address", 5 0, 3 0;
v0000021c87e44e20_0 .var "ansX", 7 0;
v0000021c87e44ec0_0 .var "ansY", 7 0;
v0000021c87e5dcd0_0 .net "clk", 0 0, v0000021c87ed8070_0;  1 drivers
v0000021c87e5dd70_0 .var "cnt", 7 0;
v0000021c87e5de10 .array "count", 5 0, 3 0;
v0000021c87e5deb0_0 .net "dataX", 7 0, v0000021c87ed8d90_0;  1 drivers
v0000021c87e5df50_0 .net "dataY", 7 0, v0000021c87ed86b0_0;  1 drivers
v0000021c87e5dff0_0 .net "give_valid", 0 0, v0000021c87ed8750_0;  1 drivers
v0000021c87e5e090_0 .var/i "i", 31 0;
v0000021c87e12fe0 .array "inX", 5 0, 7 0;
v0000021c87e13080 .array "inY", 5 0, 7 0;
v0000021c87e13120 .array "negcount", 5 0, 7 0;
v0000021c87ed8bb0_0 .var "out_valid", 0 0;
v0000021c87ed8c50_0 .net "reset", 0 0, v0000021c87edaa20_0;  1 drivers
v0000021c87ed8890_0 .var "state", 3 0;
v0000021c87ed8cf0 .array/s "tempX", 5 0, 7 0;
v0000021c87ed8390 .array/s "tempY", 5 0, 7 0;
v0000021c87ed82f0_0 .var "vector2_idx", 7 0;
E_0000021c87e77f00 .event posedge, v0000021c87ed8c50_0, v0000021c87e5dcd0_0;
    .scope S_0000021c87e44bf0;
T_0 ;
    %vpi_call 3 32 "$dumpfile", "Lab.vcd" {0 0 0};
    %vpi_call 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021c87e79190 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021c87e5e090_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 3 35 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000021c87e12fe0, v0000021c87e5e090_0 >, &A<v0000021c87e13080, v0000021c87e5e090_0 >, &A<v0000021c87ed8cf0, v0000021c87e5e090_0 >, &A<v0000021c87ed8390, v0000021c87e5e090_0 >, &A<v0000021c87e5de10, v0000021c87e5e090_0 > {0 0 0};
    %load/vec4 v0000021c87e5e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000021c87e44bf0;
T_1 ;
    %wait E_0000021c87e77f00;
    %load/vec4 v0000021c87ed8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000021c87e5e090_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e12fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13080, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8cf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8390, 0, 4;
    %load/vec4 v0000021c87e5e090_0;
    %pad/s 4;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e5de10, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e44d80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13120, 0, 4;
    %load/vec4 v0000021c87e5e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87ed82f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c87ed8bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021c87ed8890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
T_1.11 ;
    %load/vec4 v0000021c87e5e090_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.12, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e12fe0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13080, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8cf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8390, 0, 4;
    %load/vec4 v0000021c87e5e090_0;
    %pad/s 4;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e5de10, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e44d80, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000021c87e5e090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13120, 0, 4;
    %load/vec4 v0000021c87e5e090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87e5e090_0, 0, 32;
    %jmp T_1.11;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87ed82f0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0000021c87e5dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0000021c87e5deb0_0;
    %ix/getv 3, v0000021c87e5dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e12fe0, 0, 4;
    %load/vec4 v0000021c87e5df50_0;
    %ix/getv 3, v0000021c87e5dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13080, 0, 4;
    %load/vec4 v0000021c87e5dd70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
T_1.15 ;
T_1.14 ;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e12fe0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021c87e12fe0, 4;
    %sub;
    %ix/getv 3, v0000021c87e5dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8cf0, 0, 4;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e13080, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000021c87e13080, 4;
    %sub;
    %ix/getv 3, v0000021c87e5dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87ed8390, 0, 4;
    %load/vec4 v0000021c87e5dd70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
T_1.18 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %load/vec4 v0000021c87ed82f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0000021c87ed82f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87ed82f0_0, 0;
T_1.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0000021c87e5dd70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
T_1.20 ;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87ed8cf0, 4;
    %pad/s 32;
    %ix/getv 4, v0000021c87ed82f0_0;
    %load/vec4a v0000021c87ed8390, 4;
    %pad/s 32;
    %mul;
    %ix/getv 4, v0000021c87ed82f0_0;
    %load/vec4a v0000021c87ed8cf0, 4;
    %pad/s 32;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87ed8390, 4;
    %pad/s 32;
    %mul;
    %sub;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.23, 5;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e13120, 4;
    %addi 1, 0, 8;
    %ix/getv 3, v0000021c87e5dd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e13120, 0, 4;
T_1.23 ;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.25, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 4;
    %ix/getv 4, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e13120, 4;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021c87e44d80, 0, 4;
    %load/vec4 v0000021c87e5dd70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
T_1.26 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0000021c87e5dd70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021c87ed8890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021c87ed8bb0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0000021c87ed8bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021c87ed8bb0_0, 0;
T_1.29 ;
    %ix/getv 5, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e44d80, 5;
    %ix/vec4 4;
    %load/vec4a v0000021c87e12fe0, 4;
    %assign/vec4 v0000021c87e44e20_0, 0;
    %ix/getv 5, v0000021c87e5dd70_0;
    %load/vec4a v0000021c87e44d80, 5;
    %ix/vec4 4;
    %load/vec4a v0000021c87e13080, 4;
    %assign/vec4 v0000021c87e44ec0_0, 0;
    %load/vec4 v0000021c87e5dd70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021c87e5dd70_0, 0;
T_1.28 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021c87e79190;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87ed8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87edaa20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed8f70_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000021c87e79190;
T_3 ;
    %delay 25, 0;
    %load/vec4 v0000021c87ed8070_0;
    %inv;
    %store/vec4 v0000021c87ed8070_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021c87e79190;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed81b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000021c87ed81b0_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000021c87ed8930, v0000021c87ed81b0_0 >, &A<v0000021c87ed89d0, v0000021c87ed81b0_0 >, &A<v0000021c87ed8110, v0000021c87ed81b0_0 >, &A<v0000021c87ed8b10, v0000021c87ed81b0_0 > {0 0 0};
    %load/vec4 v0000021c87ed81b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed81b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000021c87e79190;
T_5 ;
    %vpi_call 2 74 "$display", "----------------------" {0 0 0};
    %vpi_call 2 75 "$display", "-- Simulation Start --" {0 0 0};
    %vpi_call 2 76 "$display", "----------------------" {0 0 0};
    %wait E_0000021c87e77100;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c87edaa20_0, 0, 1;
    %delay 100, 0;
    %wait E_0000021c87e77100;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87edaa20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000021c87e79190;
T_6 ;
    %wait E_0000021c87e77100;
    %load/vec4 v0000021c87ed8f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed8f70_0, 0, 32;
    %load/vec4 v0000021c87ed8f70_0;
    %cmpi/s 1000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.0, 5;
    %vpi_call 2 86 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 87 "$display", "-- Failed waiting valid signal, Simulation STOP --" {0 0 0};
    %vpi_call 2 88 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021c87e79190;
T_7 ;
    %vpi_func 2 94 "$fopen" 32, "data.dat", "r" {0 0 0};
    %store/vec4 v0000021c87ed8ed0_0, 0, 32;
    %load/vec4 v0000021c87ed8ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 96 "$display", "pattern handle null" {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_func 2 99 "$feof" 32, v0000021c87ed8ed0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed9a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed9580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c87ed8570_0, 0, 1;
    %vpi_func 2 103 "$fgets" 32, v0000021c87ed8250_0, v0000021c87ed8ed0_0 {0 0 0};
    %store/vec4 v0000021c87ed8610_0, 0, 32;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021c87ed8610_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0000021c87ed8570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_7.5, 8;
    %load/vec4 v0000021c87ed8250_0;
    %cmpi/e 1701733386, 0, 100;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87ed8570_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000021c87ed8250_0;
    %pushi/vec4 3537690858, 0, 85;
    %concati/vec4 29706, 0, 15;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021c87ed87f0_0, 0, 3;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0000021c87ed8250_0;
    %pushi/vec4 3739936992, 0, 77;
    %concati/vec4 7697418, 0, 23;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000021c87ed87f0_0, 0, 3;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0000021c87ed87f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %vpi_func 2 110 "$sscanf" 32, v0000021c87ed8250_0, "%d %d", &A<v0000021c87ed8930, v0000021c87ed9a80_0 >, &A<v0000021c87ed89d0, v0000021c87ed9a80_0 > {0 0 0};
    %store/vec4 v0000021c87ed8610_0, 0, 32;
    %load/vec4 v0000021c87ed9a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed9a80_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0000021c87ed87f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %vpi_func 2 116 "$sscanf" 32, v0000021c87ed8250_0, "%d %d", &A<v0000021c87ed8110, v0000021c87ed9580_0 >, &A<v0000021c87ed8b10, v0000021c87ed9580_0 > {0 0 0};
    %store/vec4 v0000021c87ed8610_0, 0, 32;
    %load/vec4 v0000021c87ed9580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed9580_0, 0, 32;
T_7.14 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
    %vpi_func 2 120 "$fgets" 32, v0000021c87ed8250_0, v0000021c87ed8ed0_0 {0 0 0};
    %store/vec4 v0000021c87ed8610_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 122 "$fclose", v0000021c87ed8ed0_0 {0 0 0};
T_7.2 ;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000021c87e79190;
T_8 ;
    %wait E_0000021c87e77080;
    %load/vec4 v0000021c87edaa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87ed8a70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87eda7a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87edaa20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed9a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021c87ed9580_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000021c87ed84d0_0, 0, 9;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021c87eda200_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021c87eda7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87ed8a70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021c87eda7a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000021c87edade0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.7, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021c87eda7a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021c87ed8750_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c87ed8750_0, 0, 1;
    %ix/getv/s 4, v0000021c87ed9a80_0;
    %load/vec4a v0000021c87ed8930, 4;
    %pad/u 8;
    %store/vec4 v0000021c87ed8d90_0, 0, 8;
    %ix/getv/s 4, v0000021c87ed9a80_0;
    %load/vec4a v0000021c87ed89d0, 4;
    %pad/u 8;
    %store/vec4 v0000021c87ed86b0_0, 0, 8;
    %load/vec4 v0000021c87edade0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %load/vec4 v0000021c87ed9a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed9a80_0, 0, 32;
T_8.8 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000021c87eda660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %vpi_call 2 165 "$display", "cycle %d", v0000021c87ed8f70_0 {0 0 0};
    %load/vec4 v0000021c87ed8430_0;
    %ix/getv/s 4, v0000021c87ed9580_0;
    %load/vec4a v0000021c87ed8110, 4;
    %pad/u 8;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0000021c87ed8e30_0;
    %ix/getv/s 4, v0000021c87ed9580_0;
    %load/vec4a v0000021c87ed8b10, 4;
    %pad/u 8;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_8.11, 4;
    %vpi_call 2 168 "$display", "Set %d, expect (%d, %d), but get (%d, %d).", v0000021c87eda200_0, &A<v0000021c87ed8110, v0000021c87ed9580_0 >, &A<v0000021c87ed8b10, v0000021c87ed9580_0 >, v0000021c87ed8430_0, v0000021c87ed8e30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021c87ed8a70_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0000021c87ed8430_0;
    %ix/getv/s 4, v0000021c87ed9580_0;
    %load/vec4a v0000021c87ed8110, 4;
    %pad/u 8;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0000021c87ed8e30_0;
    %ix/getv/s 4, v0000021c87ed9580_0;
    %load/vec4a v0000021c87ed8b10, 4;
    %pad/u 8;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_8.13, 4;
    %vpi_call 2 173 "$display", "Set %d, expect (%d, %d), get (%d, %d) correctly.", v0000021c87eda200_0, &A<v0000021c87ed8110, v0000021c87ed9580_0 >, &A<v0000021c87ed8b10, v0000021c87ed9580_0 >, v0000021c87ed8430_0, v0000021c87ed8e30_0 {0 0 0};
    %load/vec4 v0000021c87ed84d0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021c87ed84d0_0, 0, 9;
T_8.13 ;
T_8.12 ;
    %load/vec4 v0000021c87edade0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_8.15, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %load/vec4 v0000021c87eda200_0;
    %addi 1, 0, 4;
    %store/vec4 v0000021c87eda200_0, 0, 4;
    %load/vec4 v0000021c87eda200_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.17, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021c87eda7a0_0, 0, 4;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021c87eda7a0_0, 0, 4;
T_8.18 ;
T_8.15 ;
    %load/vec4 v0000021c87edade0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000021c87edade0_0, 0, 4;
    %load/vec4 v0000021c87ed9580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021c87ed9580_0, 0, 32;
T_8.9 ;
    %jmp T_8.6;
T_8.5 ;
    %vpi_call 2 190 "$display", "-------------------------------------------------" {0 0 0};
    %load/vec4 v0000021c87ed8a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000021c87ed84d0_0;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %vpi_call 2 192 "$display", "--    Simulation finish,  ALL PASS             --" {0 0 0};
    %jmp T_8.20;
T_8.19 ;
    %vpi_call 2 194 "$display", "--    Simulation Failed.                       --" {0 0 0};
T_8.20 ;
    %vpi_call 2 195 "$display", "-------------------------------------------------" {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\lab8_tb.v";
    ".\lab8_sample.v";
