Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_add_sim_behav xil_defaultlib.fp_add_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fp_pkg
Compiling module xil_defaultlib.fp_sorter
Compiling module xil_defaultlib.fp_alignment
Compiling module xil_defaultlib.fp_sum_frac
Compiling module xil_defaultlib.fp_leading_zeros
Compiling module xil_defaultlib.fp_norm
Compiling module xil_defaultlib.fp_add
Compiling module xil_defaultlib.fp_add_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fp_add_sim_behav
