{"vcs1":{"timestamp_begin":1697155593.996515873, "rt":1.05, "ut":0.48, "st":0.25}}
{"vcselab":{"timestamp_begin":1697155595.131276957, "rt":0.61, "ut":0.43, "st":0.11}}
{"link":{"timestamp_begin":1697155595.803661246, "rt":0.71, "ut":0.27, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1697155593.303958289}
{"VCS_COMP_START_TIME": 1697155593.303958289}
{"VCS_COMP_END_TIME": 1697155597.440152754}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R Lab3.sv"}
{"vcs1": {"peak_mem": 336400}}
{"stitch_vcselab": {"peak_mem": 222628}}
