{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512310263943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512310263948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:11:03 2017 " "Processing started: Sun Dec 03 12:11:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512310263948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310263948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310263949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512310264928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2-rtl " "Found design unit 1: sopc_2-rtl" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280648 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2 " "Found entity 1: sopc_2" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_irq_mapper " "Found entity 1: sopc_2_irq_mapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0 " "Found entity 1: sopc_2_mm_interconnect_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280706 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux_004 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux_004" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux_004 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux_004" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_006_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_006_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280726 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_006 " "Found entity 2: sopc_2_mm_interconnect_0_router_006" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280731 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_002 " "Found entity 2: sopc_2_mm_interconnect_0_router_002" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280734 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_001 " "Found entity 2: sopc_2_mm_interconnect_0_router_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512310280735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280736 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router " "Found entity 2: sopc_2_mm_interconnect_0_router" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_watchdog_timer " "Found entity 1: sopc_2_watchdog_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_uart_tx " "Found entity 1: sopc_2_uart_tx" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280758 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_uart_rx_stimulus_source " "Found entity 2: sopc_2_uart_rx_stimulus_source" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280758 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_uart_rx " "Found entity 3: sopc_2_uart_rx" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280758 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_uart_regs " "Found entity 4: sopc_2_uart_regs" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280758 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_uart " "Found entity 5: sopc_2_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timestamp_timer " "Found entity 1: sopc_2_timestamp_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timer_geral.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timer_geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timer_geral " "Found entity 1: sopc_2_timer_geral" {  } { { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sysid " "Found entity 1: sopc_2_sysid" {  } { { "sopc_2/synthesis/submodules/sopc_2_sysid.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sys_clk_timer " "Found entity 1: sopc_2_sys_clk_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sw " "Found entity 1: sopc_2_sw" {  } { { "sopc_2/synthesis/submodules/sopc_2_sw.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_spi " "Found entity 1: sopc_2_spi" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_saida_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_saida_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_saida_C " "Found entity 1: sopc_2_saida_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_saida_C.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_saida_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_memoria " "Found entity 1: sopc_2_memoria" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_2_jtag_uart_sim_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280781 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_jtag_uart_scfifo_w " "Found entity 2: sopc_2_jtag_uart_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280781 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_2_jtag_uart_sim_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280781 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_jtag_uart_scfifo_r " "Found entity 4: sopc_2_jtag_uart_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280781 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_jtag_uart " "Found entity 5: sopc_2_jtag_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_hex_0 " "Found entity 1: sopc_2_hex_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_entrada_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_entrada_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_entrada_C " "Found entity 1: sopc_2_entrada_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_entrada_C.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_entrada_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu " "Found entity 1: sopc_2_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_register_bank_a_module " "Found entity 1: sopc_2_cpu_cpu_register_bank_a_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_cpu_cpu_register_bank_b_module " "Found entity 2: sopc_2_cpu_cpu_register_bank_b_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_cpu_cpu_nios2_oci_debug " "Found entity 3: sopc_2_cpu_cpu_nios2_oci_debug" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_cpu_cpu_nios2_oci_break " "Found entity 4: sopc_2_cpu_cpu_nios2_oci_break" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: sopc_2_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: sopc_2_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_2_cpu_cpu_nios2_oci_itrace " "Found entity 7: sopc_2_cpu_cpu_nios2_oci_itrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: sopc_2_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: sopc_2_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_2_cpu_cpu_nios2_oci_fifo " "Found entity 13: sopc_2_cpu_cpu_nios2_oci_fifo" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_2_cpu_cpu_nios2_oci_pib " "Found entity 14: sopc_2_cpu_cpu_nios2_oci_pib" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_2_cpu_cpu_nios2_oci_im " "Found entity 15: sopc_2_cpu_cpu_nios2_oci_im" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_2_cpu_cpu_nios2_performance_monitors " "Found entity 16: sopc_2_cpu_cpu_nios2_performance_monitors" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_2_cpu_cpu_nios2_avalon_reg " "Found entity 17: sopc_2_cpu_cpu_nios2_avalon_reg" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: sopc_2_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_2_cpu_cpu_nios2_ocimem " "Found entity 19: sopc_2_cpu_cpu_nios2_ocimem" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_2_cpu_cpu_nios2_oci " "Found entity 20: sopc_2_cpu_cpu_nios2_oci" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_2_cpu_cpu " "Found entity 21: sopc_2_cpu_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc_2_cpu_cpu_debug_slave_sysclk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_tck " "Found entity 1: sopc_2_cpu_cpu_debug_slave_tck" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc_2_cpu_cpu_debug_slave_wrapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_test_bench " "Found entity 1: sopc_2_cpu_cpu_test_bench" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_botao " "Found entity 1: sopc_2_botao" {  } { { "sopc_2/synthesis/submodules/sopc_2_botao.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_B " "Found entity 1: sopc_2_PORTA_B" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_a.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_A " "Found entity 1: sopc_2_PORTA_A" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_basico2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema_basico2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_basico2 " "Found entity 1: sistema_basico2" {  } { { "sistema_basico2.bdf" "" { Schematic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sistema_basico2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310280830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310280830 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_2_spi.v(402) " "Verilog HDL or VHDL warning at sopc_2_spi.v(402): conditional expression evaluates to a constant" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1512310280876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_basico2 " "Elaborating entity \"sistema_basico2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512310281070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2 sopc_2:inst " "Elaborating entity \"sopc_2\" for hierarchy \"sopc_2:inst\"" {  } { { "sistema_basico2.bdf" "inst" { Schematic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sistema_basico2.bdf" { { 16 472 792 824 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_A sopc_2:inst\|sopc_2_PORTA_A:porta_a " "Elaborating entity \"sopc_2_PORTA_A\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_A:porta_a\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_a" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_B sopc_2:inst\|sopc_2_PORTA_B:porta_b " "Elaborating entity \"sopc_2_PORTA_B\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_B:porta_b\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_b" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_botao sopc_2:inst\|sopc_2_botao:botao " "Elaborating entity \"sopc_2_botao\" for hierarchy \"sopc_2:inst\|sopc_2_botao:botao\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "botao" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu sopc_2:inst\|sopc_2_cpu:cpu " "Elaborating entity \"sopc_2_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "cpu" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu " "Elaborating entity \"sopc_2_cpu_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "cpu" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_test_bench sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench " "Elaborating entity \"sopc_2_cpu_cpu_test_bench\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_test_bench" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_a_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_a" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310281845 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310281845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310281967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310281967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310281968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_b_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_b" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_debug sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282208 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310282208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_break sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_xbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_itrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dtrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_td_mode sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_pib sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_im sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_avalon_reg sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_ocimem sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc_2_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_ociram_sp_ram_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310282746 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310282746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310282800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310282800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_wrapper sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_tck sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_sysclk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310282909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "sopc_2_cpu_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310283044 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310283044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_entrada_C sopc_2:inst\|sopc_2_entrada_C:entrada_c " "Elaborating entity \"sopc_2_entrada_C\" for hierarchy \"sopc_2:inst\|sopc_2_entrada_C:entrada_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "entrada_c" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_hex_0 sopc_2:inst\|sopc_2_hex_0:hex_0 " "Elaborating entity \"sopc_2_hex_0\" for hierarchy \"sopc_2:inst\|sopc_2_hex_0:hex_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "hex_0" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart sopc_2:inst\|sopc_2_jtag_uart:jtag_uart " "Elaborating entity \"sopc_2_jtag_uart\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "jtag_uart" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_w sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w " "Elaborating entity \"sopc_2_jtag_uart_scfifo_w\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_w" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310283733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "wfifo" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284153 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310284153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310284516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310284516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_r sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r " "Elaborating entity \"sopc_2_jtag_uart_scfifo_r\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_r" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "sopc_2_jtag_uart_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310284969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310284969 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310284969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_memoria sopc_2:inst\|sopc_2_memoria:memoria " "Elaborating entity \"sopc_2_memoria\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "memoria" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "the_altsyncram" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_2_memoria.hex " "Parameter \"init_file\" = \"sopc_2_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512310285173 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512310285173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aif1 " "Found entity 1: altsyncram_aif1" {  } { { "db/altsyncram_aif1.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310285239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310285239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aif1 sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated " "Elaborating entity \"altsyncram_aif1\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310285791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310285791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_aif1.tdf" "decode3" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310285864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310285864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_aif1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_aif1.tdf" "mux2" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/altsyncram_aif1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_saida_C sopc_2:inst\|sopc_2_saida_C:saida_c " "Elaborating entity \"sopc_2_saida_C\" for hierarchy \"sopc_2:inst\|sopc_2_saida_C:saida_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "saida_c" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310285975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_spi sopc_2:inst\|sopc_2_spi:spi " "Elaborating entity \"sopc_2_spi\" for hierarchy \"sopc_2:inst\|sopc_2_spi:spi\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "spi" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sw sopc_2:inst\|sopc_2_sw:sw " "Elaborating entity \"sopc_2_sw\" for hierarchy \"sopc_2:inst\|sopc_2_sw:sw\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sw" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sys_clk_timer sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer " "Elaborating entity \"sopc_2_sys_clk_timer\" for hierarchy \"sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sys_clk_timer" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sysid sopc_2:inst\|sopc_2_sysid:sysid " "Elaborating entity \"sopc_2_sysid\" for hierarchy \"sopc_2:inst\|sopc_2_sysid:sysid\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sysid" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timer_geral sopc_2:inst\|sopc_2_timer_geral:timer_geral " "Elaborating entity \"sopc_2_timer_geral\" for hierarchy \"sopc_2:inst\|sopc_2_timer_geral:timer_geral\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timer_geral" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timestamp_timer sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer " "Elaborating entity \"sopc_2_timestamp_timer\" for hierarchy \"sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timestamp_timer" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart sopc_2:inst\|sopc_2_uart:uart " "Elaborating entity \"sopc_2_uart\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "uart" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_tx sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_tx:the_sopc_2_uart_tx " "Elaborating entity \"sopc_2_uart_tx\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_tx:the_sopc_2_uart_tx\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_tx" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rx sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx " "Elaborating entity \"sopc_2_uart_rx\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_rx" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rx_stimulus_source sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\|sopc_2_uart_rx_stimulus_source:the_sopc_2_uart_rx_stimulus_source " "Elaborating entity \"sopc_2_uart_rx_stimulus_source\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_rx:the_sopc_2_uart_rx\|sopc_2_uart_rx_stimulus_source:the_sopc_2_uart_rx_stimulus_source\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_rx_stimulus_source" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_regs sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_regs:the_sopc_2_uart_regs " "Elaborating entity \"sopc_2_uart_regs\" for hierarchy \"sopc_2:inst\|sopc_2_uart:uart\|sopc_2_uart_regs:the_sopc_2_uart_regs\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "the_sopc_2_uart_regs" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_watchdog_timer sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer " "Elaborating entity \"sopc_2_watchdog_timer\" for hierarchy \"sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "watchdog_timer" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_2_mm_interconnect_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "mm_interconnect_0" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310286558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "porta_a_s1_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "saida_c_s1_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310287971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router " "Elaborating entity \"sopc_2_mm_interconnect_0_router\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 5982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_006 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_006\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_006" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_006_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\|sopc_2_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_006_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_006:router_006\|sopc_2_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux_004 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux_004\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310288948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 6917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux_004 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux_004\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_irq_mapper sopc_2:inst\|sopc_2_irq_mapper:irq_mapper " "Elaborating entity \"sopc_2_irq_mapper\" for hierarchy \"sopc_2:inst\|sopc_2_irq_mapper:irq_mapper\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "irq_mapper" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/sopc_2.vhd" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310289610 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512310293918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.03.12:11:41 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl " "2017.12.03.12:11:41 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310301441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310305831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310306076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310310673 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1512310311400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcde35d92/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310311793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310311793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310311917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310311917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310311919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310311919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310312023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310312023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310312145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310312145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310312145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512310312248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310312248 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512310320797 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 44 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 58 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 132 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 243 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v" 253 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 179 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 352 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2878 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3896 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3500 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 398 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 42 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_uart.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_uart.v" 43 -1 0 } } { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 161 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1512310321076 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1512310321077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310324324 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "207 " "207 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512310329030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/output_files/sistema_basico2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/output_files/sistema_basico2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310330204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512310334955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512310334955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3826 " "Implemented 3826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512310336012 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512310336012 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512310336012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3560 " "Implemented 3560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512310336012 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512310336012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512310336012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512310336215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:12:16 2017 " "Processing ended: Sun Dec 03 12:12:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512310336215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512310336215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512310336215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512310336215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512310338695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512310338701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:12:17 2017 " "Processing started: Sun Dec 03 12:12:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512310338701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512310338701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512310338701 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512310340136 ""}
{ "Info" "0" "" "Project  = sistema_basico2" {  } {  } 0 0 "Project  = sistema_basico2" 0 0 "Fitter" 0 0 1512310340138 ""}
{ "Info" "0" "" "Revision = sistema_basico2" {  } {  } 0 0 "Revision = sistema_basico2" 0 0 "Fitter" 0 0 1512310340138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512310340449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sistema_basico2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sistema_basico2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512310340513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512310340582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512310340582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512310341078 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512310341114 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512310341787 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512310341787 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 10096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512310341848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 10098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512310341848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 10100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512310341848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 10102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512310341848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512310341848 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512310341850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512310341850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512310341850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512310341850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512310341870 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512310342506 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310345203 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1512310345203 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512310345291 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512310345300 ""}
{ "Info" "ISTA_SDC_FOUND" "sistema_basico2.out.sdc " "Reading SDC File: 'sistema_basico2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512310345322 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512310345349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512310345349 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310345416 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310345416 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310345416 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1512310345416 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512310345416 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512310345417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512310345417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512310345417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512310345417 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512310345417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512310345891 ""}  } { { "sistema_basico2.bdf" "" { Schematic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sistema_basico2.bdf" { { 120 280 448 136 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 10071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512310345891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512310345892 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 9558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512310345892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_2:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512310345892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_2:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 4217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512310345892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 2986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512310345892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512310345892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512310345892 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512310345892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node sopc_2:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512310345892 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 0 { 0 ""} 0 6289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512310345892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512310347678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512310347693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512310347694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512310347715 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512310347743 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512310347776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512310347776 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512310347790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512310348438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1512310348453 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512310348453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512310349417 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512310349453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512310352520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512310354055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512310354148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512310356822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512310356822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512310358581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512310364696 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512310364696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512310365459 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1512310365459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512310365459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512310365460 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.07 " "Total time spent on timing analysis during the Fitter is 3.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512310365889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512310365986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512310369687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512310369690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512310373732 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512310375422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/output_files/sistema_basico2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/output_files/sistema_basico2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512310377042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1352 " "Peak virtual memory: 1352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512310378959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:12:58 2017 " "Processing ended: Sun Dec 03 12:12:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512310378959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512310378959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512310378959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512310378959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512310380768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512310380774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:13:00 2017 " "Processing started: Sun Dec 03 12:13:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512310380774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512310380774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512310380774 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512310384994 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512310385155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512310386962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:13:06 2017 " "Processing ended: Sun Dec 03 12:13:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512310386962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512310386962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512310386962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512310386962 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512310388129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512310389049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512310389054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:13:08 2017 " "Processing started: Sun Dec 03 12:13:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512310389054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310389054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sistema_basico2 -c sistema_basico2 " "Command: quartus_sta sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310389055 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512310389213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310389599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310389645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310389646 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512310390227 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390227 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390264 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390282 ""}
{ "Info" "ISTA_SDC_FOUND" "sistema_basico2.out.sdc " "Reading SDC File: 'sistema_basico2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512310390334 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390334 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310390372 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310390372 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310390372 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390372 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512310390374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512310390405 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1512310390478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.357 " "Worst-case setup slack is 4.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.357               0.000 clock  " "    4.357               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.489               0.000 altera_reserved_tck  " "   46.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.248 " "Worst-case hold slack is 0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clock  " "    0.248               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.791 " "Worst-case recovery slack is 11.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.791               0.000 clock  " "   11.791               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.088               0.000 altera_reserved_tck  " "   48.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.966 " "Worst-case removal slack is 0.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 altera_reserved_tck  " "    0.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.273               0.000 clock  " "    4.273               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.543 " "Worst-case minimum pulse width slack is 9.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.543               0.000 clock  " "    9.543               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310390624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390624 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.815 ns " "Worst Case Available Settling Time: 31.815 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310390656 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512310390668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310390711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310394760 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512310395097 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395097 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395099 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395099 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395099 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.355 " "Worst-case setup slack is 5.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.355               0.000 clock  " "    5.355               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.716               0.000 altera_reserved_tck  " "   46.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clock  " "    0.235               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.211 " "Worst-case recovery slack is 12.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.211               0.000 clock  " "   12.211               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.258               0.000 altera_reserved_tck  " "   48.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.892 " "Worst-case removal slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 altera_reserved_tck  " "    0.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.887               0.000 clock  " "    3.887               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.570 " "Worst-case minimum pulse width slack is 9.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.570               0.000 clock  " "    9.570               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.650               0.000 altera_reserved_tck  " "   49.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395291 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.006 ns " "Worst Case Available Settling Time: 32.006 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395318 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395318 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512310395331 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512310395666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395666 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395667 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512310395667 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.421 " "Worst-case setup slack is 11.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.421               0.000 clock  " "   11.421               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.734               0.000 altera_reserved_tck  " "   48.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.080 " "Worst-case hold slack is 0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 clock  " "    0.080               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.407 " "Worst-case recovery slack is 14.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.407               0.000 clock  " "   14.407               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.387               0.000 altera_reserved_tck  " "   49.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.419 " "Worst-case removal slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 altera_reserved_tck  " "    0.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.038               0.000 clock  " "    2.038               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 clock  " "    9.400               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.423               0.000 altera_reserved_tck  " "   49.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512310395791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395791 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.829" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.045 ns " "Worst Case Available Settling Time: 33.045 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512310395815 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310395815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310397072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310397073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512310397250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:13:17 2017 " "Processing ended: Sun Dec 03 12:13:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512310397250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512310397250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512310397250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310397250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512310398940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512310398947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 12:13:18 2017 " "Processing started: Sun Dec 03 12:13:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512310398947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512310398947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512310398947 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1512310400199 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistema_basico2.vho C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim/ simulation " "Generated file sistema_basico2.vho in folder \"C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512310401054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512310402146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:13:22 2017 " "Processing ended: Sun Dec 03 12:13:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512310402146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512310402146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512310402146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512310402146 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus Prime Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512310403125 ""}
