{
  "Top": "MeanShiftFiltering",
  "RtlTop": "MeanShiftFiltering",
  "RtlPrefix": "",
  "RtlSubPrefix": "MeanShiftFiltering_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "24",
      "hwRefs": [{
          "type": "port",
          "interface": "in_r",
          "name": "in_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "24",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r",
          "name": "out_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ap_vld",
          "name": "out_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "ImageWidth": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ImageWidth",
          "name": "ImageWidth",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ImageHeight": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "ImageHeight",
          "name": "ImageHeight",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sd": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "sd",
          "name": "sd",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cd": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "cd",
          "name": "cd",
          "usage": "data",
          "direction": "in"
        }]
    },
    "max_iter": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "max_iter",
          "name": "max_iter",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top MeanShiftFiltering -name MeanShiftFiltering"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MeanShiftFiltering"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "0.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MeanShiftFiltering",
    "Version": "1.0",
    "DisplayName": "Meanshiftfiltering",
    "Revision": "2114153704",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MeanShiftFiltering_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/MeanShiftFilter\/MeanShiftFilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/MeanShiftFiltering_mac_muladd_16s_16s_24ns_24_4_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mac_muladd_16s_16s_24s_24_4_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mac_muladd_17s_17s_24ns_24_4_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mac_muladd_17s_17s_24s_24_4_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_16s_16s_24_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_17s_17s_24_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering_udiv_32s_32ns_16_36_1.vhd",
      "impl\/vhdl\/MeanShiftFiltering.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/MeanShiftFiltering_mac_muladd_16s_16s_24ns_24_4_1.v",
      "impl\/verilog\/MeanShiftFiltering_mac_muladd_16s_16s_24s_24_4_1.v",
      "impl\/verilog\/MeanShiftFiltering_mac_muladd_17s_17s_24ns_24_4_1.v",
      "impl\/verilog\/MeanShiftFiltering_mac_muladd_17s_17s_24s_24_4_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_16s_16s_24_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_17s_17s_24_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/MeanShiftFiltering_udiv_32s_32ns_16_36_1.v",
      "impl\/verilog\/MeanShiftFiltering.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/MeanShiftFiltering.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"in_r": "DATA"},
      "ports": ["in_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"out_r": "DATA"},
      "ports": ["out_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "ImageWidth": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ImageWidth": "DATA"},
      "ports": ["ImageWidth"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ImageWidth"
        }]
    },
    "ImageHeight": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"ImageHeight": "DATA"},
      "ports": ["ImageHeight"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ImageHeight"
        }]
    },
    "sd": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"sd": "DATA"},
      "ports": ["sd"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sd"
        }]
    },
    "cd": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"cd": "DATA"},
      "ports": ["cd"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cd"
        }]
    },
    "max_iter": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"max_iter": "DATA"},
      "ports": ["max_iter"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "max_iter"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r": {
      "dir": "in",
      "width": "24"
    },
    "out_r": {
      "dir": "out",
      "width": "24"
    },
    "out_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ImageWidth": {
      "dir": "in",
      "width": "32"
    },
    "ImageHeight": {
      "dir": "in",
      "width": "32"
    },
    "sd": {
      "dir": "in",
      "width": "8"
    },
    "cd": {
      "dir": "in",
      "width": "8"
    },
    "max_iter": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "MeanShiftFiltering"},
    "Info": {"MeanShiftFiltering": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"MeanShiftFiltering": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.50",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Row_loop_Col_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_27_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "48",
                "PipelineDepthMax": "522798",
                "PipelineDepth": "48 ~ 522798",
                "Loops": [{
                    "Name": "y_window",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "522752",
                    "Latency": "2 ~ 522752",
                    "PipelineII": "",
                    "PipelineDepthMin": "3",
                    "PipelineDepthMax": "1023",
                    "PipelineDepth": "3 ~ 1023",
                    "Loops": [{
                        "Name": "x_window",
                        "TripCount": "",
                        "LatencyMin": "1",
                        "LatencyMax": "1021",
                        "Latency": "1 ~ 1021",
                        "PipelineII": "",
                        "PipelineDepth": "2"
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP": "13",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "8082",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "7227",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-02 18:04:35 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
