{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637688750797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637688750797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 11:32:30 2021 " "Processing started: Tue Nov 23 11:32:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637688750797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688750797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688750797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637688752029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637688752029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file text_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_rom " "Found entity 1: text_rom" {  } { { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta " "Found entity 1: FuerzaBruta" {  } { { "FuerzaBruta.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter2 " "Found entity 1: Counter2" {  } { { "Counter2.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Counter2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta_tb " "Found entity 1: FuerzaBruta_tb" {  } { { "FuerzaBruta_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greaterathanb.sv 1 1 " "Found 1 design units, including 1 entities, in source file greaterathanb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GreaterAThanB " "Found entity 1: GreaterAThanB" {  } { { "GreaterAThanB.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/GreaterAThanB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmkmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmkmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMKMP " "Found entity 1: FSMKMP" {  } { { "FSMKMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSMKMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finTexto FinTexto KMP.sv(3) " "Verilog HDL Declaration information at KMP.sv(3): object \"finTexto\" differs only in case from object \"FinTexto\" in the same scope" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finPatron FinPatron KMP.sv(3) " "Verilog HDL Declaration information at KMP.sv(3): object \"finPatron\" differs only in case from object \"FinPatron\" in the same scope" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file kmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KMP " "Found entity 1: KMP" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finTexto FinTexto TopModule.sv(7) " "Verilog HDL Declaration information at TopModule.sv(7): object \"finTexto\" differs only in case from object \"FinTexto\" in the same scope" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finPatron FinPatron TopModule.sv(7) " "Verilog HDL Declaration information at TopModule.sv(7): object \"finPatron\" differs only in case from object \"FinPatron\" in the same scope" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688777829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TopModule.sv(62) " "Verilog HDL Case Statement warning at TopModule.sv(62): incomplete case statement has no default case item" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_instancias TopModule.sv(62) " "Verilog HDL Always Construct warning at TopModule.sv(62): inferring latch(es) for variable \"display_instancias\", which holds its previous value in one or more paths through the always construct" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[0\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[0\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[1\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[1\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[2\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[2\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[3\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[3\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[4\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[4\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[5\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[5\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_instancias\[6\] TopModule.sv(62) " "Inferred latch for \"display_instancias\[6\]\" at TopModule.sv(62)" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 "|TopModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMKMP FSMKMP:fsm " "Elaborating entity \"FSMKMP\" for hierarchy \"FSMKMP:fsm\"" {  } { { "TopModule.sv" "fsm" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688777976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:FinTexto " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:FinTexto\"" {  } { { "TopModule.sv" "FinTexto" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688777983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:FinPatron " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:FinPatron\"" {  } { { "TopModule.sv" "FinPatron" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688777983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter2 Counter2:contador_instancias " "Elaborating entity \"Counter2\" for hierarchy \"Counter2:contador_instancias\"" {  } { { "TopModule.sv" "contador_instancias" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688777983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:patron_mem " "Elaborating entity \"rom\" for hierarchy \"rom:patron_mem\"" {  } { { "TopModule.sv" "patron_mem" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688777999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:patron_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:patron_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:patron_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:patron_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Patron.mif " "Parameter \"init_file\" = \"Patron.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778099 ""}  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637688778099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2g1 " "Found entity 1: altsyncram_c2g1" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688778199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688778199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2g1 rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated " "Elaborating entity \"altsyncram_c2g1\" for hierarchy \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_rom text_rom:mem_text " "Elaborating entity \"text_rom\" for hierarchy \"text_rom:mem_text\"" {  } { { "TopModule.sv" "mem_text" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_rom:mem_text\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_rom:mem_text\|altsyncram:altsyncram_component\"" {  } { { "text_rom.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_rom:mem_text\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_rom:mem_text\|altsyncram:altsyncram_component\"" {  } { { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_rom:mem_text\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_rom:mem_text\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file textData.mif " "Parameter \"init_file\" = \"textData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637688778230 ""}  } { { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637688778230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cg1 " "Found entity 1: altsyncram_4cg1" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637688778331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688778331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cg1 text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated " "Elaborating entity \"altsyncram_4cg1\" for hierarchy \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688778331 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "TopModule.sv" "clk" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1637688778362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1637688778362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_instancias\[0\]\$latch " "LATCH primitive \"display_instancias\[0\]\$latch\" is permanently enabled" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637688778557 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[7\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[6\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[5\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[4\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[3\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[2\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[1\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[0\] " "Synthesized away node \"rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|rom:patron_mem|altsyncram:altsyncram_component|altsyncram_c2g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[7\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[6\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[5\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[4\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[3\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[2\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[1\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[0\] " "Synthesized away node \"text_rom:mem_text\|altsyncram:altsyncram_component\|altsyncram_4cg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4cg1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_4cg1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 82 0 0 } } { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688779090 "|TopModule|text_rom:mem_text|altsyncram:altsyncram_component|altsyncram_4cg1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637688779090 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637688779090 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637688779548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[0\] GND " "Pin \"display_instancias\[0\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[1\] GND " "Pin \"display_instancias\[1\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[2\] GND " "Pin \"display_instancias\[2\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[3\] GND " "Pin \"display_instancias\[3\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[4\] GND " "Pin \"display_instancias\[4\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[5\] GND " "Pin \"display_instancias\[5\]\" is stuck at GND" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_instancias\[6\] VCC " "Pin \"display_instancias\[6\]\" is stuck at VCC" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637688779599 "|TopModule|display_instancias[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637688779599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637688779609 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688779790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637688780134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637688780134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_inicio " "No output dependent on input pin \"btn_inicio\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|btn_inicio"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_sel " "No output dependent on input pin \"sw_sel\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[0\] " "No output dependent on input pin \"sw_bit_inicial\[0\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[1\] " "No output dependent on input pin \"sw_bit_inicial\[1\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[2\] " "No output dependent on input pin \"sw_bit_inicial\[2\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[3\] " "No output dependent on input pin \"sw_bit_inicial\[3\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[4\] " "No output dependent on input pin \"sw_bit_inicial\[4\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[5\] " "No output dependent on input pin \"sw_bit_inicial\[5\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[6\] " "No output dependent on input pin \"sw_bit_inicial\[6\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_bit_inicial\[7\] " "No output dependent on input pin \"sw_bit_inicial\[7\]\"" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637688780245 "|TopModule|sw_bit_inicial[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637688780245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637688780253 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637688780253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637688780253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637688780326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 11:33:00 2021 " "Processing ended: Tue Nov 23 11:33:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637688780326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637688780326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637688780326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637688780326 ""}
