// Seed: 3346743456
`timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_5 0
`default_nettype id_0 `default_nettype id_4 `timescale 1ps / 1ps `default_nettype wire
`define pp_6 0
`define pp_7 0
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
    , id_5,
    input logic id_3,
    input id_4
);
  logic id_6;
  logic id_7 = id_3 - id_2;
  logic id_8;
endmodule
