/home/ombhilare999/microchip/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis  -sap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.sap  -otap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.tap  -omap  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.map   -part MPFS095T  -package FCVG784  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/synlog/report/OLED_interface_synth_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  OLED_interface_synth  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/scratchproject.prs  -multisrs  -ovm  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.vm   -freq 100.000   -tcl  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/designer/OLED_interface_synth/synthesis.fdc  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/synwork/OLED_interface_synth_prem.srd  -devicelib  /home/ombhilare999/microchip/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/syntmp/OLED_interface_synth.plg  -osyn  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth.srm  -prjdir  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/  -prjname  OLED_interface_synth_syn  -log  /home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/synlog/OLED_interface_synth_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:../../../../../../../../../../../microchip/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../OLED_interface_synth.sap -otap ../OLED_interface_synth.tap -omap ../OLED_interface_synth.map -part MPFS095T -package FCVG784 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/OLED_interface_synth_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module OLED_interface_synth -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../OLED_interface_synth.vm -freq 100.000 -tcl ../../designer/OLED_interface_synth/synthesis.fdc ../synwork/OLED_interface_synth_prem.srd -devicelib ../../../../../../../../../../../microchip/SynplifyPro/lib/generic/acg5.v -ologparam OLED_interface_synth.plg -osyn ../OLED_interface_synth.srm -prjdir ../ -prjname OLED_interface_synth_syn -log ../synlog/OLED_interface_synth_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:../OLED_interface_synth.sap|io:o|time:1721931840|size:2286|exec:0|csum:
file:../OLED_interface_synth.tap|io:o|time:0|size:-1|exec:0|csum:
file:../OLED_interface_synth.map|io:o|time:1721931843|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1721929954|size:4596|exec:0|csum:
file:../OLED_interface_synth.vm|io:o|time:1721931843|size:321155|exec:0|csum:
file:../../designer/OLED_interface_synth/synthesis.fdc|io:i|time:1721931835|size:328|exec:0|csum:C3D813F0279C4F17615802363B5B98F1
file:../synwork/OLED_interface_synth_prem.srd|io:i|time:1721931839|size:49700|exec:0|csum:D7F0E8255A3BA830B81FC5CC3FB27412
file:../../../../../../../../../../../microchip/SynplifyPro/lib/generic/acg5.v|io:i|time:1704385578|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:OLED_interface_synth.plg|io:o|time:1721931843|size:798|exec:0|csum:
file:../OLED_interface_synth.srm|io:o|time:1721931843|size:8412|exec:0|csum:
file:../synlog/OLED_interface_synth_fpga_mapper.srr|io:o|time:1721931843|size:72246|exec:0|csum:
file:../../../../../../../../../../../microchip/SynplifyPro/linux_a_64/m_generic|io:i|time:1704386892|size:124798152|exec:1|csum:BAC174A83CC18513EE59CA04EC0993C0
file:../../../../../../../../../../../microchip/SynplifyPro/bin/m_generic|io:i|time:1704385796|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
