
---------- Begin Simulation Statistics ----------
final_tick                               2542190326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.21                       # Real time elapsed on the host
host_tick_rate                              668870388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197368                       # Number of instructions simulated
sim_ops                                       4197368                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012180                       # Number of seconds simulated
sim_ticks                                 12180481500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.859344                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371717                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               760790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2677                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116225                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            951134                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30621                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          224742                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194121                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1158014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72080                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30240                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197368                       # Number of instructions committed
system.cpu.committedOps                       4197368                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.800649                       # CPI: cycles per instruction
system.cpu.discardedOps                        316896                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619428                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480479                       # DTB hits
system.cpu.dtb.data_misses                       8493                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417598                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876067                       # DTB read hits
system.cpu.dtb.read_misses                       7626                       # DTB read misses
system.cpu.dtb.write_accesses                  201830                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604412                       # DTB write hits
system.cpu.dtb.write_misses                       867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18268                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3699020                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168953                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688310                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17096423                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172394                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992447                       # ITB accesses
system.cpu.itb.fetch_acv                          514                       # ITB acv
system.cpu.itb.fetch_hits                      986674                       # ITB hits
system.cpu.itb.fetch_misses                      5773                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11225239000     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8869000      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19604000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931039000      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12184751000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8207255000     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3977496000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24347459                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542270     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839651     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592757     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197368                       # Class of committed instruction
system.cpu.quiesceCycles                        13504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7251036                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22761457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22761457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22761457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22761457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116725.420513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116725.420513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116725.420513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116725.420513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12998491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12998491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12998491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12998491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66658.928205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66658.928205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66658.928205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66658.928205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22411960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22411960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116728.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116728.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12798994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12798994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66661.427083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66661.427083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.297762                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678728000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.297762                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206110                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206110                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130965                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34894                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88931                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34562                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41338                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11416896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11416896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18149817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160242                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002696                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051852                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159810     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160242                       # Request fanout histogram
system.membus.reqLayer0.occupancy              349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837064037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378282000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474724500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5725312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5725312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5725312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470039875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369383099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839422974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470039875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470039875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183343819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183343819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183343819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470039875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369383099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022766793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114199                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123610                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159759                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10360                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2041561000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842792250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13665.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32415.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81903                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159759                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.035512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.914271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.435046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35461     42.54%     42.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24737     29.68%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10058     12.07%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4773      5.73%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2488      2.98%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          968      1.16%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          555      0.67%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2839      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.966854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.670238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.83%     17.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5664     75.70%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.12%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            77      1.03%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           21      0.28%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7482                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6683     89.32%     89.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.07%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              458      6.12%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              192      2.57%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7482                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7780352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12180476500                       # Total gap between requests
system.mem_ctrls.avgGap                      42984.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5094272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7780352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418232399.105076432228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366755944.746519267559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638755701.077991008759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583937500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258854750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298812540500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28884.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32131.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417381.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320393220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170281650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569779140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315402840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5327291820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191164800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7855610430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.934310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444112750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11329728750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274804320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146035395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496929720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319182120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5257660050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249802080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7705710645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.627753                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    596196500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11177645000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              133500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12173281500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1712507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712507                       # number of overall hits
system.cpu.icache.overall_hits::total         1712507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89522                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89522                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89522                       # number of overall misses
system.cpu.icache.overall_misses::total         89522                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1802029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1802029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1802029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1802029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049678                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61584.498782                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61584.498782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61584.498782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61584.498782                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88931                       # number of writebacks
system.cpu.icache.writebacks::total             88931                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89522                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5423646500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5423646500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5423646500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5423646500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049678                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049678                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60584.509953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60584.509953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60584.509953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60584.509953                       # average overall mshr miss latency
system.cpu.icache.replacements                  88931                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89522                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89522                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1802029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1802029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61584.498782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61584.498782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5423646500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5423646500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049678                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60584.509953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60584.509953                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.832081                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1765809                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.838544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.832081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995766                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3693579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3693579                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337401                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106055                       # number of overall misses
system.cpu.dcache.overall_misses::total        106055                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794877000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794877000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794877000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64069.369667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64069.369667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64069.369667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64069.369667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34718                       # number of writebacks
system.cpu.dcache.writebacks::total             34718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36617                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36617                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36617                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421021500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421021500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63668.618048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63668.618048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63668.618048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63668.618048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69277                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3328633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3328633500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67090.609505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67090.609505                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704887500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704887500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66858.331068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66858.331068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466243500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466243500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587519                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61413.573466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61413.573466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1716134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1716134000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59215.831062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59215.831062                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63223000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63223000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078656                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078656                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71844.318182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71844.318182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078656                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078656                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70844.318182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70844.318182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542190326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.360153                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398763                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.190871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.360153                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978867                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001833                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3291667218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   239696                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.40                       # Real time elapsed on the host
host_tick_rate                              420604404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   425797132                       # Number of instructions simulated
sim_ops                                     425797132                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.747163                       # Number of seconds simulated
sim_ticks                                747162767500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.109888                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                61502802                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             87723435                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             205204                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13521625                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          95738037                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4544283                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12266180                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          7721897                       # Number of indirect misses.
system.cpu.branchPred.lookups               135628959                       # Number of BP lookups
system.cpu.branchPred.usedRAS                12034878                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       580245                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   420860539                       # Number of instructions committed
system.cpu.committedOps                     420860539                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.550275                       # CPI: cycles per instruction
system.cpu.discardedOps                      27721040                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                117091917                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    120945944                       # DTB hits
system.cpu.dtb.data_misses                    1372853                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 80614056                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     80867776                       # DTB read hits
system.cpu.dtb.read_misses                    1329334                       # DTB read misses
system.cpu.dtb.write_accesses                36477861                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    40078168                       # DTB write hits
system.cpu.dtb.write_misses                     43519                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              408822                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          351965112                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          99941137                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43951892                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       682240875                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.281668                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               235268123                       # ITB accesses
system.cpu.itb.fetch_acv                          464                       # ITB acv
system.cpu.itb.fetch_hits                   235266138                       # ITB hits
system.cpu.itb.fetch_misses                      1985                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25808      6.92%      6.97% # number of callpals executed
system.cpu.kern.callpal::rdps                    1715      0.46%      7.43% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.43% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.43% # number of callpals executed
system.cpu.kern.callpal::rti                     3848      1.03%      8.46% # number of callpals executed
system.cpu.kern.callpal::callsys                  196      0.05%      8.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.52% # number of callpals executed
system.cpu.kern.callpal::rdunique              341184     91.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 372955                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1544027                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10874     35.68%     35.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      56      0.18%     35.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     765      2.51%     38.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18780     61.62%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30475                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10873     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       56      0.25%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      765      3.39%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10875     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22569                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             730504967500     97.82%     97.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88096000      0.01%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1054833000      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15115508500      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         746763405000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.579073                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740574                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3758                      
system.cpu.kern.mode_good::user                  3758                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4036                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3758                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.931120                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.964332                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        55846969000      7.48%      7.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         690916436000     92.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1494170511                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32475566      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               253964650     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 228914      0.05%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                240312      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 47492      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 15836      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               81694237     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39895193      9.48%     97.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48595      0.01%     97.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            48615      0.01%     97.10% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12201129      2.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                420860539                       # Class of committed instruction
system.cpu.quiesceCycles                       155024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       811929636                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7084641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14169130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3864724125                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3864724125                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3864724125                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3864724125                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118122.260682                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118122.260682                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118122.260682                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118122.260682                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           430                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2226951164                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2226951164                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2226951164                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2226951164                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68065.015099                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68065.015099                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68065.015099                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68065.015099                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      9005966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      9005966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115461.102564                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115461.102564                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5105966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5105966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65461.102564                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65461.102564                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3855718159                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3855718159                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118128.620067                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118128.620067                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2221845198                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2221845198                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68071.237684                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68071.237684                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1221                       # Transaction distribution
system.membus.trans_dist::ReadResp            6549260                       # Transaction distribution
system.membus.trans_dist::WriteReq               1720                       # Transaction distribution
system.membus.trans_dist::WriteResp              1720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1081198                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4013267                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1990020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq            503807                       # Transaction distribution
system.membus.trans_dist::ReadExResp           503807                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4013268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2534772                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12039803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12039803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9115512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9121396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21226635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    513698240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    513698240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9602                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    261571712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    261581314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               777368514                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7087440                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004600                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7087290    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7087440                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5441000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35870490566                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             423966                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16460974000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        20859193250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      256849152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      194464000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          451313152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    256849152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     256849152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69196672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69196672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4013268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3038500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7051768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1081198                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1081198                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         343765995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         260269928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             604035923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    343765995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        343765995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92612581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92612581                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92612581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        343765995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        260269928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            696648504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4700981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2336034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3026412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152114500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       277560                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       277560                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15663974                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4428627                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7051768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5094425                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7051768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5094425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1689322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                393444                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            186199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            269129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            211814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            392450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            308760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            540688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           660946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           304928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           332080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           241986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           459606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           479331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            122513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            384645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            304079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            351259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            151874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            671310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           507532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           314212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           296985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           136743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           460106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           573829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73543089750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26812230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            174088952250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       146                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3376817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3318861                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7051768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5094425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5175345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  181543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  97492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 104548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 264115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 284370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 280924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 279943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 282933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 296857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 280959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 280751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 277792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 277652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 277777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 277802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    459                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3367747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.243516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.964750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.184508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1268334     37.66%     37.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1320215     39.20%     76.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       333502      9.90%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       169687      5.04%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       118203      3.51%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        41044      1.22%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26815      0.80%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18377      0.55%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71570      2.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3367747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       277560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.319952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.277234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15851      5.71%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          88171     31.77%     37.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         99857     35.98%     73.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         40651     14.65%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24723      8.91%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5482      1.98%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           943      0.34%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           549      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           352      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           257      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           190      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           148      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          113      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           75      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           66      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           56      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           56      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        277560                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       277560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.936785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.888457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.312149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172748     62.24%     62.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4413      1.59%     63.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            62928     22.67%     86.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22240      8.01%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13849      4.99%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1007      0.36%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              177      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              110      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        277560                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              343196544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               108116608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               300862336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               451313152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            326043200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       459.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       402.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    604.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  747162760000                       # Total gap between requests
system.mem_ctrls.avgGap                      61514.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    149506176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    193690368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    300862336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 200098536.093074262142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 259234502.072535365820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 402673084.215214192867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4013268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3038500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5094425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  73733374750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 100355577500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18062616405750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18372.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33028.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3545565.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12840297540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6824761020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20653478160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12871930140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58980239760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     322720950420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15147074400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       450038731440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.330243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36559034500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24949340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 685658513500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11205665940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5955933720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17634814680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11667514320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58980239760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     318686473890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18544528320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       442675170630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.474879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45408364750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24949340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 676809183250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1299                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1299                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34360                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71318                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          922                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9602                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099186                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2135500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4162000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170517125                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1576500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    749395291500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    234802427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        234802427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    234802427                       # number of overall hits
system.cpu.icache.overall_hits::total       234802427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4013267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4013267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4013267                       # number of overall misses
system.cpu.icache.overall_misses::total       4013267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 190938397500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 190938397500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 190938397500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 190938397500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    238815694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238815694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    238815694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238815694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016805                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016805                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47576.799027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47576.799027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47576.799027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47576.799027                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4013267                       # number of writebacks
system.cpu.icache.writebacks::total           4013267                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4013267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4013267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4013267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4013267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 186925129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 186925129500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 186925129500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 186925129500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016805                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016805                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016805                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016805                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46576.798778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46576.798778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46576.798778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46576.798778                       # average overall mshr miss latency
system.cpu.icache.replacements                4013267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    234802427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       234802427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4013267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4013267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 190938397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 190938397500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    238815694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238815694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47576.799027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47576.799027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4013267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4013267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 186925129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 186925129500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016805                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46576.798778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46576.798778                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999984                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           238871701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4013779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.512918                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         481644656                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        481644656                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    113415216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113415216                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    113415216                       # number of overall hits
system.cpu.dcache.overall_hits::total       113415216                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3434753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3434753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3434753                       # number of overall misses
system.cpu.dcache.overall_misses::total       3434753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 224836372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224836372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 224836372500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224836372500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    116849969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    116849969                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    116849969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    116849969                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65459.255003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65459.255003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65459.255003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65459.255003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1048558                       # number of writebacks
system.cpu.dcache.writebacks::total           1048558                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       404579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       404579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       404579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       404579                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3030174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3030174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3030174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3030174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 196729350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 196729350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 196729350000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 196729350000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    243809000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    243809000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025932                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64923.449940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64923.449940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64923.449940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64923.449940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82900.034002                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82900.034002                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3038500                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76118377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76118377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2532523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2532523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 169316975500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 169316975500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78650900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78650900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66857.033677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66857.033677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2526407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2526407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1221                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1221                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 166351657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 166351657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    243809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    243809000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65845.153611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65845.153611                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199679.770680                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199679.770680                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37296839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37296839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       902230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       902230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55519397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55519397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38199069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38199069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61535.746982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61535.746982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       398463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       398463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       503767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       503767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1720                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30377693000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30377693000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60301.077681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60301.077681                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1713557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1713557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8341                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8341                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    617448500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    617448500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1721898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1721898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74025.716341                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74025.716341                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8339                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8339                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    608962500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    608962500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004843                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73025.842427                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73025.842427                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1721602                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1721602                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1721602                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1721602                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 749476891500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           119920351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3039524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.453661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         243625438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        243625438                       # Number of data accesses

---------- End Simulation Statistics   ----------
