#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 16 14:53:58 2025
# Process ID: 17068
# Current directory: C:/Users/saber/Desktop/share/DanDike_NewBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14940 C:\Users\saber\Desktop\share\DanDike_NewBoard\DanDike_NewBoard.xpr
# Log file: C:/Users/saber/Desktop/share/DanDike_NewBoard/vivado.log
# Journal file: C:/Users/saber/Desktop/share/DanDike_NewBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
copy_bd_objs /  [get_bd_cells {key_board/axi_iic_0}]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
delete_bd_objs [get_bd_intf_nets axi_iic_0_IIC]
delete_bd_objs [get_bd_intf_ports IIC_0]
group_bd_cells RTC_EEPROM [get_bd_cells axi_iic_0]
set_property screensize {173 420} [get_bd_cells RTC_EEPROM]
set_property screensize {266 222} [get_bd_cells RTC_EEPROM]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins RTC_EEPROM/axi_iic_0/IIC]
endgroup
set_property name RTCEEPROM_IIC [get_bd_intf_ports IIC_0]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {11}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins RTC_EEPROM/axi_iic_0/iic2intc_irpt] [get_bd_pins xlconcat_0/In10]
connect_bd_intf_net [get_bd_intf_pins RTC_EEPROM/axi_iic_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M14_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M19_AXI]
connect_bd_intf_net [get_bd_intf_pins power_pulse_v1_AXI_0/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M15_AXI]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ps7_0_axi_periph/M16_ACLK]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M16_ARESETN]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ps7_0_axi_periph/M17_ACLK]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M17_ARESETN]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ps7_0_axi_periph/M18_ACLK]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M18_ARESETN]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ps7_0_axi_periph/M19_ACLK]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M19_ARESETN]
connect_bd_net [get_bd_pins RTC_EEPROM/axi_iic_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins RTC_EEPROM/axi_iic_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
set_property screensize {262 152} [get_bd_cells RTC_EEPROM]
set_property screensize {248 152} [get_bd_cells RTC_EEPROM]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
set_property screensize {251 177} [get_bd_cells key_board]
set_property screensize {232 148} [get_bd_cells RTC_EEPROM]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {18}] [get_bd_cells ps7_0_axi_periph]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {16}] [get_bd_cells ps7_0_axi_periph]
endgroup
validate_bd_design
assign_bd_address
validate_bd_design
generate_target all [get_files C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports RTCEEPROM_IIC_scl_io H15
place_ports RTCEEPROM_IIC_sda_io G15
set_property IOSTANDARD LVCMOS33 [get_ports [list RTCEEPROM_IIC_scl_io RTCEEPROM_IIC_sda_io]]
set_property PULLTYPE PULLUP [get_ports [list RTCEEPROM_IIC_scl_io RTCEEPROM_IIC_sda_io]]
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property PULLTYPE PULLUP [get_ports [list AD_0_ad_busy]]
set_property PULLTYPE PULLUP [get_ports [list AD_0_ad_sa]]
set_property PULLTYPE PULLUP [get_ports [list AD_0_ad_sb]]
open_bd_design {C:/Users/saber/Desktop/share/DanDike_NewBoard/DanDike_NewBoard.srcs/sources_1/bd/system/system.bd}
set_property PULLTYPE PULLDOWN [get_ports [list AD_0_ad_busy]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/saber/Desktop/share/DanDike_NewBoard/vitis1/system_wrapper.xsa
