#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 18 14:37:49 2021
# Process ID: 1488
# Current directory: C:/Users/faith/Documents/MAES/AESencryption/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8432 C:\Users\faith\Documents\MAES\AESencryption\FPGA\AESencryption.xpr
# Log file: C:/Users/faith/Documents/MAES/AESencryption/FPGA/vivado.log
# Journal file: C:/Users/faith/Documents/MAES/AESencryption/FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/faith/Documents/MAES/AESencryption/FPGA/AESencryption.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_store_stream [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/faith/Documents/MAES/AESencryption/FPGA/AESencryption.srcs/sim_1/new/uart_store_stream_tb.v w ]
add_files -fileset sim_1 C:/Users/faith/Documents/MAES/AESencryption/FPGA/AESencryption.srcs/sim_1/new/uart_store_stream_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_store_stream_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FlatEncryption_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source FlatEncryption_tb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_store_stream_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source uart_store_stream_tb.tcl
close [ open C:/Users/faith/Documents/MAES/AESencryption/FPGA/AESencryption.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/faith/Documents/MAES/AESencryption/FPGA/AESencryption.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
