{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637023305780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637023305781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 08:41:45 2021 " "Processing started: Tue Nov 16 08:41:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637023305781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023305781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add7seg -c add7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off add7seg -c add7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023305781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637023306368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637023306368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D0 d0 add7seg.v(6) " "Verilog HDL Declaration information at add7seg.v(6): object \"D0\" differs only in case from object \"d0\" in the same scope" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637023319564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 add7seg.v(6) " "Verilog HDL Declaration information at add7seg.v(6): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637023319564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file add7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 add7seg " "Found entity 1: add7seg" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023319571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cira.v 1 1 " "Found 1 design units, including 1 entities, in source file cira.v" { { "Info" "ISGN_ENTITY_NAME" "1 cirA " "Found entity 1: cirA" {  } { { "cirA.v" "" { Text "D:/Quartus_Project/6_Lab2c/cirA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023319598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2c/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023319612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "add7seg.v(46) " "Verilog HDL Instantiation warning at add7seg.v(46): instance has no name" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1637023319614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add7seg " "Elaborating entity \"add7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637023319731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:FA1 " "Elaborating entity \"adder\" for hierarchy \"adder:FA1\"" {  } { { "add7seg.v" "FA1" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319762 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COUT adder.v(20) " "Verilog HDL Always Construct warning at adder.v(20): inferring latch(es) for variable \"COUT\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2c/adder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637023319817 "|add7seg|adder:FA1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S adder.v(20) " "Verilog HDL Always Construct warning at adder.v(20): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2c/adder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637023319817 "|add7seg|adder:FA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S adder.v(26) " "Inferred latch for \"S\" at adder.v(26)" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2c/adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023319817 "|add7seg|adder:FA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT adder.v(26) " "Inferred latch for \"COUT\" at adder.v(26)" {  } { { "adder.v" "" { Text "D:/Quartus_Project/6_Lab2c/adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023319817 "|add7seg|adder:FA1"}
{ "Warning" "WSGN_SEARCH_FILE" "cprt.v 1 1 " "Using design file cprt.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cprt " "Found entity 1: cprt" {  } { { "cprt.v" "" { Text "D:/Quartus_Project/6_Lab2c/cprt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637023319835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gr cprt.v(9) " "Verilog HDL Implicit Net warning at cprt.v(9): created implicit net for \"gr\"" {  } { { "cprt.v" "" { Text "D:/Quartus_Project/6_Lab2c/cprt.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cprt cprt:comp1 " "Elaborating entity \"cprt\" for hierarchy \"cprt:comp1\"" {  } { { "add7seg.v" "comp1" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cprt.v(9) " "Verilog HDL assignment warning at cprt.v(9): truncated value with size 32 to match size of target (1)" {  } { { "cprt.v" "" { Text "D:/Quartus_Project/6_Lab2c/cprt.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637023319857 "|add7seg|cprt:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cirA cirA:A1 " "Elaborating entity \"cirA\" for hierarchy \"cirA:A1\"" {  } { { "add7seg.v" "A1" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.v" "" { Text "D:/Quartus_Project/6_Lab2c/mux21.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637023319893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:mux1 " "Elaborating entity \"mux21\" for hierarchy \"mux21:mux1\"" {  } { { "add7seg.v" "mux1" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d7seg.v 1 1 " "Using design file d7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d7seg " "Found entity 1: d7seg" {  } { { "d7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/d7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637023319935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7seg d7seg:d0 " "Elaborating entity \"d7seg\" for hierarchy \"d7seg:d0\"" {  } { { "add7seg.v" "d0" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cirb.v 1 1 " "Using design file cirb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cirB " "Found entity 1: cirB" {  } { { "cirb.v" "" { Text "D:/Quartus_Project/6_Lab2c/cirb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637023319984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637023319984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cirB cirB:comb_3 " "Elaborating entity \"cirB\" for hierarchy \"cirB:comb_3\"" {  } { { "add7seg.v" "comb_3" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023319985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[6\] GND " "Pin \"D2\[6\]\" is stuck at GND" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637023321183 "|add7seg|D2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[5\] GND " "Pin \"D2\[5\]\" is stuck at GND" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637023321183 "|add7seg|D2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[4\] GND " "Pin \"D2\[4\]\" is stuck at GND" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637023321183 "|add7seg|D2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[3\] GND " "Pin \"D2\[3\]\" is stuck at GND" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637023321183 "|add7seg|D2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2\[0\] GND " "Pin \"D2\[0\]\" is stuck at GND" {  } { { "add7seg.v" "" { Text "D:/Quartus_Project/6_Lab2c/add7seg.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637023321183 "|add7seg|D2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637023321183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637023321289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/6_Lab2c/output_files/add7seg.map.smsg " "Generated suppressed messages file D:/Quartus_Project/6_Lab2c/output_files/add7seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023321752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637023322051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637023322051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637023322264 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637023322264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637023322264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637023322264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637023322285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 08:42:02 2021 " "Processing ended: Tue Nov 16 08:42:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637023322285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637023322285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637023322285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637023322285 ""}
