# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 751 \
    name C_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_3 \
    op interface \
    ports { C_3_address0 { O 8 vector } C_3_ce0 { O 1 bit } C_3_we0 { O 1 bit } C_3_d0 { O 24 vector } C_3_address1 { O 8 vector } C_3_ce1 { O 1 bit } C_3_we1 { O 1 bit } C_3_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 752 \
    name C_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_7 \
    op interface \
    ports { C_7_address0 { O 8 vector } C_7_ce0 { O 1 bit } C_7_we0 { O 1 bit } C_7_d0 { O 24 vector } C_7_address1 { O 8 vector } C_7_ce1 { O 1 bit } C_7_we1 { O 1 bit } C_7_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 753 \
    name C_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_11 \
    op interface \
    ports { C_11_address0 { O 8 vector } C_11_ce0 { O 1 bit } C_11_we0 { O 1 bit } C_11_d0 { O 24 vector } C_11_address1 { O 8 vector } C_11_ce1 { O 1 bit } C_11_we1 { O 1 bit } C_11_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 754 \
    name C_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_15 \
    op interface \
    ports { C_15_address0 { O 8 vector } C_15_ce0 { O 1 bit } C_15_we0 { O 1 bit } C_15_d0 { O 24 vector } C_15_address1 { O 8 vector } C_15_ce1 { O 1 bit } C_15_we1 { O 1 bit } C_15_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 755 \
    name C_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_19 \
    op interface \
    ports { C_19_address0 { O 8 vector } C_19_ce0 { O 1 bit } C_19_we0 { O 1 bit } C_19_d0 { O 24 vector } C_19_address1 { O 8 vector } C_19_ce1 { O 1 bit } C_19_we1 { O 1 bit } C_19_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 756 \
    name C_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_23 \
    op interface \
    ports { C_23_address0 { O 8 vector } C_23_ce0 { O 1 bit } C_23_we0 { O 1 bit } C_23_d0 { O 24 vector } C_23_address1 { O 8 vector } C_23_ce1 { O 1 bit } C_23_we1 { O 1 bit } C_23_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 757 \
    name C_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_27 \
    op interface \
    ports { C_27_address0 { O 8 vector } C_27_ce0 { O 1 bit } C_27_we0 { O 1 bit } C_27_d0 { O 24 vector } C_27_address1 { O 8 vector } C_27_ce1 { O 1 bit } C_27_we1 { O 1 bit } C_27_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 758 \
    name C_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_31 \
    op interface \
    ports { C_31_address0 { O 8 vector } C_31_ce0 { O 1 bit } C_31_we0 { O 1 bit } C_31_d0 { O 24 vector } C_31_address1 { O 8 vector } C_31_ce1 { O 1 bit } C_31_we1 { O 1 bit } C_31_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 759 \
    name C_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_35 \
    op interface \
    ports { C_35_address0 { O 8 vector } C_35_ce0 { O 1 bit } C_35_we0 { O 1 bit } C_35_d0 { O 24 vector } C_35_address1 { O 8 vector } C_35_ce1 { O 1 bit } C_35_we1 { O 1 bit } C_35_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 760 \
    name C_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_39 \
    op interface \
    ports { C_39_address0 { O 8 vector } C_39_ce0 { O 1 bit } C_39_we0 { O 1 bit } C_39_d0 { O 24 vector } C_39_address1 { O 8 vector } C_39_ce1 { O 1 bit } C_39_we1 { O 1 bit } C_39_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 761 \
    name C_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_43 \
    op interface \
    ports { C_43_address0 { O 8 vector } C_43_ce0 { O 1 bit } C_43_we0 { O 1 bit } C_43_d0 { O 24 vector } C_43_address1 { O 8 vector } C_43_ce1 { O 1 bit } C_43_we1 { O 1 bit } C_43_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 762 \
    name C_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_47 \
    op interface \
    ports { C_47_address0 { O 8 vector } C_47_ce0 { O 1 bit } C_47_we0 { O 1 bit } C_47_d0 { O 24 vector } C_47_address1 { O 8 vector } C_47_ce1 { O 1 bit } C_47_we1 { O 1 bit } C_47_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 763 \
    name C_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_51 \
    op interface \
    ports { C_51_address0 { O 8 vector } C_51_ce0 { O 1 bit } C_51_we0 { O 1 bit } C_51_d0 { O 24 vector } C_51_address1 { O 8 vector } C_51_ce1 { O 1 bit } C_51_we1 { O 1 bit } C_51_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 764 \
    name C_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_55 \
    op interface \
    ports { C_55_address0 { O 8 vector } C_55_ce0 { O 1 bit } C_55_we0 { O 1 bit } C_55_d0 { O 24 vector } C_55_address1 { O 8 vector } C_55_ce1 { O 1 bit } C_55_we1 { O 1 bit } C_55_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 765 \
    name C_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_59 \
    op interface \
    ports { C_59_address0 { O 8 vector } C_59_ce0 { O 1 bit } C_59_we0 { O 1 bit } C_59_d0 { O 24 vector } C_59_address1 { O 8 vector } C_59_ce1 { O 1 bit } C_59_we1 { O 1 bit } C_59_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 766 \
    name C_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename C_63 \
    op interface \
    ports { C_63_address0 { O 8 vector } C_63_ce0 { O 1 bit } C_63_we0 { O 1 bit } C_63_d0 { O 24 vector } C_63_address1 { O 8 vector } C_63_ce1 { O 1 bit } C_63_we1 { O 1 bit } C_63_d1 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'C_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 767 \
    name tmp_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_2 \
    op interface \
    ports { tmp_2_address0 { O 8 vector } tmp_2_ce0 { O 1 bit } tmp_2_q0 { I 24 vector } tmp_2_address1 { O 8 vector } tmp_2_ce1 { O 1 bit } tmp_2_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 768 \
    name tmp_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_6 \
    op interface \
    ports { tmp_6_address0 { O 8 vector } tmp_6_ce0 { O 1 bit } tmp_6_q0 { I 24 vector } tmp_6_address1 { O 8 vector } tmp_6_ce1 { O 1 bit } tmp_6_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 769 \
    name tmp_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_10 \
    op interface \
    ports { tmp_10_address0 { O 8 vector } tmp_10_ce0 { O 1 bit } tmp_10_q0 { I 24 vector } tmp_10_address1 { O 8 vector } tmp_10_ce1 { O 1 bit } tmp_10_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 770 \
    name tmp_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_14 \
    op interface \
    ports { tmp_14_address0 { O 8 vector } tmp_14_ce0 { O 1 bit } tmp_14_q0 { I 24 vector } tmp_14_address1 { O 8 vector } tmp_14_ce1 { O 1 bit } tmp_14_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 771 \
    name tmp_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_18 \
    op interface \
    ports { tmp_18_address0 { O 8 vector } tmp_18_ce0 { O 1 bit } tmp_18_q0 { I 24 vector } tmp_18_address1 { O 8 vector } tmp_18_ce1 { O 1 bit } tmp_18_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 772 \
    name tmp_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_22 \
    op interface \
    ports { tmp_22_address0 { O 8 vector } tmp_22_ce0 { O 1 bit } tmp_22_q0 { I 24 vector } tmp_22_address1 { O 8 vector } tmp_22_ce1 { O 1 bit } tmp_22_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 773 \
    name tmp_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_26 \
    op interface \
    ports { tmp_26_address0 { O 8 vector } tmp_26_ce0 { O 1 bit } tmp_26_q0 { I 24 vector } tmp_26_address1 { O 8 vector } tmp_26_ce1 { O 1 bit } tmp_26_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 774 \
    name tmp_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_30 \
    op interface \
    ports { tmp_30_address0 { O 8 vector } tmp_30_ce0 { O 1 bit } tmp_30_q0 { I 24 vector } tmp_30_address1 { O 8 vector } tmp_30_ce1 { O 1 bit } tmp_30_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 775 \
    name tmp_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_34 \
    op interface \
    ports { tmp_34_address0 { O 8 vector } tmp_34_ce0 { O 1 bit } tmp_34_q0 { I 24 vector } tmp_34_address1 { O 8 vector } tmp_34_ce1 { O 1 bit } tmp_34_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 776 \
    name tmp_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_38 \
    op interface \
    ports { tmp_38_address0 { O 8 vector } tmp_38_ce0 { O 1 bit } tmp_38_q0 { I 24 vector } tmp_38_address1 { O 8 vector } tmp_38_ce1 { O 1 bit } tmp_38_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 777 \
    name tmp_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_42 \
    op interface \
    ports { tmp_42_address0 { O 8 vector } tmp_42_ce0 { O 1 bit } tmp_42_q0 { I 24 vector } tmp_42_address1 { O 8 vector } tmp_42_ce1 { O 1 bit } tmp_42_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 778 \
    name tmp_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_46 \
    op interface \
    ports { tmp_46_address0 { O 8 vector } tmp_46_ce0 { O 1 bit } tmp_46_q0 { I 24 vector } tmp_46_address1 { O 8 vector } tmp_46_ce1 { O 1 bit } tmp_46_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 779 \
    name tmp_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_50 \
    op interface \
    ports { tmp_50_address0 { O 8 vector } tmp_50_ce0 { O 1 bit } tmp_50_q0 { I 24 vector } tmp_50_address1 { O 8 vector } tmp_50_ce1 { O 1 bit } tmp_50_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 780 \
    name tmp_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_54 \
    op interface \
    ports { tmp_54_address0 { O 8 vector } tmp_54_ce0 { O 1 bit } tmp_54_q0 { I 24 vector } tmp_54_address1 { O 8 vector } tmp_54_ce1 { O 1 bit } tmp_54_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 781 \
    name tmp_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_58 \
    op interface \
    ports { tmp_58_address0 { O 8 vector } tmp_58_ce0 { O 1 bit } tmp_58_q0 { I 24 vector } tmp_58_address1 { O 8 vector } tmp_58_ce1 { O 1 bit } tmp_58_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 782 \
    name tmp_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tmp_62 \
    op interface \
    ports { tmp_62_address0 { O 8 vector } tmp_62_ce0 { O 1 bit } tmp_62_q0 { I 24 vector } tmp_62_address1 { O 8 vector } tmp_62_ce1 { O 1 bit } tmp_62_q1 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tmp_62'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name lshr_ln7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lshr_ln7 \
    op interface \
    ports { lshr_ln7 { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name conv7_i_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv7_i_2 \
    op interface \
    ports { conv7_i_2 { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


