
pacemaker_c_implementation.elf:     file format elf32-littlenios2
pacemaker_c_implementation.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800244

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x00008204 memsz 0x00008204 flags r-x
    LOAD off    0x00009224 vaddr 0x00808224 paddr 0x00809e7c align 2**12
         filesz 0x00001c58 memsz 0x00001c58 flags rw-
    LOAD off    0x0000bad4 vaddr 0x0080bad4 paddr 0x0080bad4 align 2**12
         filesz 0x00000000 memsz 0x00000164 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00007c64  00800244  00800244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000037c  00807ea8  00807ea8  00008ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c58  00808224  00809e7c  00009224  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000164  0080bad4  0080bad4  0000bad4  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  0080bc38  0080bc38  0000ae7c  2**0
                  CONTENTS
  7 .onchip_mem   00000000  01008000  01008000  0000ae7c  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  0000ae7c  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000b68  00000000  00000000  0000aea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00018df2  00000000  00000000  0000ba08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00006da7  00000000  00000000  000247fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007939  00000000  00000000  0002b5a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001c6c  00000000  00000000  00032edc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000031df  00000000  00000000  00034b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004a4c  00000000  00000000  00037d27  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000060  00000000  00000000  0003c774  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000698  00000000  00000000  0003c7d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0003fe31  2**0
                  CONTENTS, READONLY
 19 .cpu          00000003  00000000  00000000  0003fe34  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0003fe37  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0003fe38  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   00000009  00000000  00000000  0003fe39  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    00000009  00000000  00000000  0003fe42  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   00000009  00000000  00000000  0003fe4b  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000c  00000000  00000000  0003fe54  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 00000030  00000000  00000000  0003fe60  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     000677b7  00000000  00000000  0003fe90  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800244 l    d  .text	00000000 .text
00807ea8 l    d  .rodata	00000000 .rodata
00808224 l    d  .rwdata	00000000 .rwdata
0080bad4 l    d  .bss	00000000 .bss
0080bc38 l    d  .sdram	00000000 .sdram
01008000 l    d  .onchip_mem	00000000 .onchip_mem
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/Projects/University/303-Assignment/pacemaker_c_implementation_bsp//obj/HAL/src/crt0.o
0080028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 buttons_test.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 switches.c
00000000 l    df *ABS*	00000000 uart_test.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
00800fac l     F .text	00000008 __fp_unlock
00800fc0 l     F .text	0000019c __sinit.part.1
0080115c l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
00808224 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00803d34 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00803e40 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00803e6c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
008040d8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
008041b8 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
008042a4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00804478 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00809e68 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_write.c
00804868 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0080499c l     F .text	00000034 alt_dev_reg
00808bf8 l     O .rwdata	00001060 jtag_uart
00809c58 l     O .rwdata	00000120 lcd
00809d78 l     O .rwdata	000000c4 uart
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00804cc4 l     F .text	0000020c altera_avalon_jtag_uart_irq
00804ed0 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
00809e74 l     O .rwdata	00000004 colstart
00805508 l     F .text	000000b8 lcd_write_command
008055c0 l     F .text	000000d8 lcd_write_data
00805698 l     F .text	000000d0 lcd_clear_screen
00805768 l     F .text	000001ec lcd_repaint_screen
00805954 l     F .text	000000cc lcd_scroll_up
00805a20 l     F .text	000002ac lcd_handle_escape
008061a4 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
008063e4 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00806694 l     F .text	0000009c altera_avalon_uart_irq
00806730 l     F .text	000000e4 altera_avalon_uart_rxirq
00806814 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
008069b0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00806bc8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00806df8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0080726c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
008073ac l     F .text	0000003c alt_get_errno
008073e8 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
008080a3 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0080bb0c g     O .bss	00000004 alt_instruction_exception_handler
0080badd g     O .bss	00000001 a_pace_led_timer_already_started
00803a00 g     F .text	00000054 _isatty_r
008043b4 g     F .text	0000007c alt_main
00800e40 g     F .text	000000c0 _puts_r
0080bb38 g     O .bss	00000100 alt_irq
00803728 g     F .text	00000060 _lseek_r
00809e7c g       *ABS*	00000000 __flash_rwdata_start
0080bc38 g       *ABS*	00000000 __alt_heap_start
00802cdc g     F .text	0000005c __sseek
008012fc g     F .text	00000010 __sinit
00801164 g     F .text	00000068 __sfmoreglue
00804454 g     F .text	00000024 __malloc_unlock
00800c54 g     F .text	00000104 clear_sense_led_events
008023c8 g     F .text	0000015c memmove
008012e4 g     F .text	00000018 _cleanup
00800290 g     F .text	000000e0 buttons_interrupts_function
00807630 g     F .text	00000024 altera_nios2_gen2_irq_init
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
008039a4 g     F .text	0000005c _fstat_r
0080baf0 g     O .bss	00000004 errno
00802c58 g     F .text	00000008 __seofread
0080bafc g     O .bss	00000004 alt_argv
00811e3c g       *ABS*	00000000 _gp
00807600 g     F .text	00000030 usleep
0080bad8 g     O .bss	00000001 is_paced
00808a78 g     O .rwdata	00000180 alt_fd_list
00800398 g     F .text	00000028 v_pace_led_timer_isr_function
008077ac g     F .text	00000090 alt_find_dev
00802280 g     F .text	00000148 memcpy
00800fb4 g     F .text	0000000c _cleanup_r
00807330 g     F .text	0000007c alt_io_redirect
00807ea8 g       *ABS*	00000000 __DTOR_END__
00800f00 g     F .text	00000014 puts
00807a78 g     F .text	0000009c alt_exception_cause_generated_bad_addr
008050c8 g     F .text	0000021c altera_avalon_jtag_uart_read
00803b4c g     F .text	00000064 .hidden __udivsi3
00804114 g     F .text	000000a4 isatty
008079e8 g     F .text	00000090 alt_icache_flush
008004fc g     F .text	00000040 v_events_timer_isr_function
0080baec g     O .bss	00000004 __malloc_top_pad
0080134c g     F .text	000004bc __sfvwrite_r
00802bb0 g     F .text	00000054 _sbrk_r
00800370 g     F .text	00000028 a_pace_led_timer_isr_function
00803944 g     F .text	00000060 _read_r
00809e5c g     O .rwdata	00000004 alt_max_fd
00802f48 g     F .text	000000f0 _fclose_r
008032c4 g     F .text	00000030 fflush
0080bae8 g     O .bss	00000004 __malloc_max_sbrked_mem
00803f58 g     F .text	00000180 alt_irq_register
008042e0 g     F .text	000000d4 lseek
008003e8 g     F .text	00000028 v_sense_led_timer_isr_function
00809e3c g     O .rwdata	00000004 _global_impure_ptr
0080264c g     F .text	00000564 _realloc_r
0080bc38 g       *ABS*	00000000 __bss_end
0080717c g     F .text	000000f0 alt_iic_isr_register
00804760 g     F .text	00000108 alt_tick
008065e8 g     F .text	000000ac altera_avalon_uart_init
0080131c g     F .text	00000018 __fp_lock_all
00807130 g     F .text	0000004c alt_ic_irq_enabled
008046c4 g     F .text	0000009c alt_alarm_stop
0080baf4 g     O .bss	00000004 alt_irq_active
0080bad5 g     O .bss	00000001 implementation_mode
01008000 g       *ABS*	00000000 __alt_mem_onchip_mem
008000fc g     F .exceptions	000000d4 alt_irq_handler
00808a50 g     O .rwdata	00000028 alt_dev_null
00806db0 g     F .text	00000048 alt_dcache_flush_all
00800dcc g     F .text	0000002c C_Mode_Reset_Ventricular_Timer
00809e7c g       *ABS*	00000000 __ram_rwdata_end
00809e54 g     O .rwdata	00000008 alt_dev_list
008048a4 g     F .text	000000f8 write
00808224 g       *ABS*	00000000 __ram_rodata_end
00803ea8 g     F .text	000000b0 fstat
008003c0 g     F .text	00000028 a_sense_led_timer_isr_function
00803bb0 g     F .text	00000058 .hidden __umodsi3
00800df8 g     F .text	00000028 C_Mode_Pacemaker
0080bc38 g       *ABS*	00000000 end
00805ccc g     F .text	000004d8 altera_avalon_lcd_16207_write
00800ac4 g     F .text	00000060 send_ventricular_event
00806c04 g     F .text	000001ac altera_avalon_uart_write
00804c04 g     F .text	000000c0 altera_avalon_jtag_uart_init
008001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
00807ea8 g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
0080bad4 g     O .bss	00000001 pulse_mode
0080645c g     F .text	0000007c alt_avalon_timer_sc_init
00806538 g     F .text	00000060 altera_avalon_uart_write_fd
00806598 g     F .text	00000050 altera_avalon_uart_close_fd
008052e4 g     F .text	00000224 altera_avalon_jtag_uart_write
0080130c g     F .text	00000004 __sfp_lock_acquire
0080219c g     F .text	000000e4 memchr
00803418 g     F .text	00000310 _free_r
00807cf4 g     F .text	00000180 __call_exitprocs
00809e44 g     O .rwdata	00000004 __malloc_sbrk_base
00800244 g     F .text	0000004c _start
008004bc g     F .text	00000040 a_events_timer_isr_function
0080bb04 g     O .bss	00000004 _alt_tick_rate
0080bb08 g     O .bss	00000004 _alt_nticks
008044b4 g     F .text	000000fc read
00804a08 g     F .text	00000098 alt_sys_init
00800b50 g     F .text	00000104 clear_pace_led_events
00807bdc g     F .text	00000118 __register_exitproc
00804f70 g     F .text	00000068 altera_avalon_jtag_uart_close
00808224 g       *ABS*	00000000 __ram_rwdata_start
00807ea8 g       *ABS*	00000000 __ram_rodata_start
0080bb10 g     O .bss	00000028 __malloc_current_mallinfo
00804aa0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00807944 g     F .text	000000a4 alt_get_fd
00807654 g     F .text	00000158 alt_busy_sleep
00802ef4 g     F .text	00000054 _close_r
00807b60 g     F .text	0000007c memcmp
00804b60 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0080bc38 g       *ABS*	00000000 __alt_stack_base
00804bb0 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00802da0 g     F .text	00000154 __swsetup_r
008011cc g     F .text	00000118 __sfp
00808648 g     O .rwdata	00000408 __malloc_av_
00801318 g     F .text	00000004 __sinit_lock_release
00802c04 g     F .text	00000054 __sread
0080783c g     F .text	00000108 alt_find_file
00806e34 g     F .text	000000a4 alt_dev_llist_insert
00804430 g     F .text	00000024 __malloc_lock
00804614 g     F .text	000000b0 sbrk
00803268 g     F .text	0000005c _fflush_r
0080bad6 g     O .bss	00000001 atrial_event
0080bad4 g       *ABS*	00000000 __bss_start
00800d58 g     F .text	00000074 C_Mode_Reset_Atrial_Timer
00802524 g     F .text	00000128 memset
0080053c g     F .text	00000528 main
0080bb00 g     O .bss	00000004 alt_envp
0080bae4 g     O .bss	00000004 __malloc_max_total_mem
00804b00 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00806250 g     F .text	00000134 altera_avalon_lcd_16207_init
00802d38 g     F .text	00000008 __sclose
01000000 g       *ABS*	00000000 __alt_heap_limit
00803038 g     F .text	00000014 fclose
00801990 g     F .text	0000080c _malloc_r
00809e60 g     O .rwdata	00000004 alt_errno
00801808 g     F .text	000000c4 _fwalk
00800410 g     F .text	000000ac uart_read_isr_function
00803a54 g     F .text	00000084 .hidden __divsi3
008032f4 g     F .text	00000124 _malloc_trim_r
00807ea8 g       *ABS*	00000000 __CTOR_END__
0080badc g     O .bss	00000001 led_sense_ventricular_event
00807ea8 g       *ABS*	00000000 __flash_rodata_start
00807ea8 g       *ABS*	00000000 __DTOR_LIST__
008049d0 g     F .text	00000038 alt_irq_init
008045b0 g     F .text	00000064 alt_release_fd
00807b14 g     F .text	00000014 atexit
00802d40 g     F .text	00000060 _write_r
00800b24 g     F .text	0000002c clear_heart_flags
00809e40 g     O .rwdata	00000004 _impure_ptr
0080baf8 g     O .bss	00000004 alt_argc
00800e20 g     F .text	00000020 SCCHARTS_Mode_Pacemaker
0080304c g     F .text	0000021c __sflush_r
00806f38 g     F .text	00000060 _do_dtors
00800020 g       .exceptions	00000000 alt_irq_entry
00801334 g     F .text	00000018 __fp_unlock_all
00806384 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
00809e4c g     O .rwdata	00000008 alt_fs_list
00800020 g       *ABS*	00000000 __ram_exceptions_start
00806fcc g     F .text	00000050 alt_ic_isr_register
00809e7c g       *ABS*	00000000 _edata
008064d8 g     F .text	00000060 altera_avalon_uart_read_fd
0080bad7 g     O .bss	00000001 ventricular_event
0080bc38 g       *ABS*	00000000 _end
00800244 g       *ABS*	00000000 __ram_exceptions_end
00804fd8 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
008070a4 g     F .text	0000008c alt_ic_irq_disable
00802c60 g     F .text	0000007c __swrite
00809e48 g     O .rwdata	00000004 __malloc_trim_threshold
00807b28 g     F .text	00000038 exit
0080bad9 g     O .bss	00000001 led_pace_atrial_event
008018cc g     F .text	000000c4 _fwalk_reent
00803ad8 g     F .text	00000074 .hidden __modsi3
00809e78 g     O .rwdata	00000004 __ctype_ptr__
0080badb g     O .bss	00000001 led_sense_atrial_event
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00801310 g     F .text	00000004 __sfp_lock_release
00800000 g       *ABS*	00000000 __alt_mem_sdram
00807fa2 g     O .rodata	00000101 _ctype_
0080695c g     F .text	00000054 altera_avalon_uart_close
00807e74 g     F .text	00000034 _exit
00803c08 g     F .text	0000012c alt_alarm_start
00803788 g     F .text	000001bc __smakebuf_r
00800f14 g     F .text	00000098 strlen
008074ac g     F .text	00000154 open
0080badf g     O .bss	00000001 a_sense_led_timer_already_started
00806f98 g     F .text	00000034 alt_icache_flush_all
00809e64 g     O .rwdata	00000004 alt_priority_mask
0080701c g     F .text	00000088 alt_ic_irq_enable
0080bae0 g     O .bss	00000001 v_sense_led_timer_already_started
008069ec g     F .text	000001dc altera_avalon_uart_read
0080bada g     O .bss	00000001 led_pace_ventricular_event
0080bade g     O .bss	00000001 v_pace_led_timer_already_started
00800a64 g     F .text	00000060 send_atrial_event
00809e6c g     O .rwdata	00000008 alt_alarm_list
00806ed8 g     F .text	00000060 _do_ctors
00803d70 g     F .text	000000d0 close
00804220 g     F .text	00000084 alt_load
00801314 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__alt_mem_onchip_mem+0xff7f8004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08409114 	ori	at,at,580
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	08001d00 	call	8001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defff904 	addi	sp,sp,-28
  800100:	dfc00615 	stw	ra,24(sp)
  800104:	df000515 	stw	fp,20(sp)
  800108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  80010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800110:	0005313a 	rdctl	r2,ipending
  800114:	e0bffe15 	stw	r2,-8(fp)

  return active;
  800118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  80011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
  800120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800124:	00800044 	movi	r2,1
  800128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80012c:	e0fffb17 	ldw	r3,-20(fp)
  800130:	e0bffc17 	ldw	r2,-16(fp)
  800134:	1884703a 	and	r2,r3,r2
  800138:	10001426 	beq	r2,zero,80018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80013c:	00802074 	movhi	r2,129
  800140:	10aece04 	addi	r2,r2,-17608
  800144:	e0fffd17 	ldw	r3,-12(fp)
  800148:	180690fa 	slli	r3,r3,3
  80014c:	10c5883a 	add	r2,r2,r3
  800150:	10c00017 	ldw	r3,0(r2)
  800154:	00802074 	movhi	r2,129
  800158:	10aece04 	addi	r2,r2,-17608
  80015c:	e13ffd17 	ldw	r4,-12(fp)
  800160:	200890fa 	slli	r4,r4,3
  800164:	1105883a 	add	r2,r2,r4
  800168:	10800104 	addi	r2,r2,4
  80016c:	10800017 	ldw	r2,0(r2)
  800170:	1009883a 	mov	r4,r2
  800174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
  800178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  80017c:	0005313a 	rdctl	r2,ipending
  800180:	e0bfff15 	stw	r2,-4(fp)

  return active;
  800184:	e0bfff17 	ldw	r2,-4(fp)
  800188:	00000706 	br	8001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
  80018c:	e0bffc17 	ldw	r2,-16(fp)
  800190:	1085883a 	add	r2,r2,r2
  800194:	e0bffc15 	stw	r2,-16(fp)
      i++;
  800198:	e0bffd17 	ldw	r2,-12(fp)
  80019c:	10800044 	addi	r2,r2,1
  8001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  8001a4:	003fe106 	br	80012c <__alt_mem_onchip_mem+0xff7f812c>

    active = alt_irq_pending ();
  8001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
  8001ac:	e0bffb17 	ldw	r2,-20(fp)
  8001b0:	103fdb1e 	bne	r2,zero,800120 <__alt_mem_onchip_mem+0xff7f8120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
  8001b4:	0001883a 	nop
}
  8001b8:	0001883a 	nop
  8001bc:	e037883a 	mov	sp,fp
  8001c0:	dfc00117 	ldw	ra,4(sp)
  8001c4:	df000017 	ldw	fp,0(sp)
  8001c8:	dec00204 	addi	sp,sp,8
  8001cc:	f800283a 	ret

008001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
  8001d0:	defffb04 	addi	sp,sp,-20
  8001d4:	dfc00415 	stw	ra,16(sp)
  8001d8:	df000315 	stw	fp,12(sp)
  8001dc:	df000304 	addi	fp,sp,12
  8001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
  8001e4:	000531fa 	rdctl	r2,exception
  8001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
  8001ec:	e0bffd17 	ldw	r2,-12(fp)
  8001f0:	10801f0c 	andi	r2,r2,124
  8001f4:	1004d0ba 	srli	r2,r2,2
  8001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
  8001fc:	0005333a 	rdctl	r2,badaddr
  800200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  800204:	d0a73417 	ldw	r2,-25392(gp)
  800208:	10000726 	beq	r2,zero,800228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  80020c:	d0a73417 	ldw	r2,-25392(gp)
  800210:	e0fffd17 	ldw	r3,-12(fp)
  800214:	e1bffe17 	ldw	r6,-8(fp)
  800218:	e17fff17 	ldw	r5,-4(fp)
  80021c:	1809883a 	mov	r4,r3
  800220:	103ee83a 	callr	r2
  800224:	00000206 	br	800230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
  80022c:	0005883a 	mov	r2,zero
}
  800230:	e037883a 	mov	sp,fp
  800234:	dfc00117 	ldw	ra,4(sp)
  800238:	df000017 	ldw	fp,0(sp)
  80023c:	dec00204 	addi	sp,sp,8
  800240:	f800283a 	ret

Disassembly of section .text:

00800244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  800244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  800248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  80024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
  800250:	00bffd16 	blt	zero,r2,800248 <__alt_mem_onchip_mem+0xff7f8248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800254:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  80025c:	06802074 	movhi	gp,129
    ori gp, gp, %lo(_gp)
  800260:	d6878f14 	ori	gp,gp,7740
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800264:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800268:	10aeb514 	ori	r2,r2,47828

    movhi r3, %hi(__bss_end)
  80026c:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  800270:	18ef0e14 	ori	r3,r3,48184

    beq r2, r3, 1f
  800274:	10c00326 	beq	r2,r3,800284 <_start+0x40>

0:
    stw zero, (r2)
  800278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  80027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  800280:	10fffd36 	bltu	r2,r3,800278 <__alt_mem_onchip_mem+0xff7f8278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  800284:	08042200 	call	804220 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  800288:	08043b40 	call	8043b4 <alt_main>

0080028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  80028c:	003fff06 	br	80028c <__alt_mem_onchip_mem+0xff7f828c>

00800290 <buttons_interrupts_function>:

bool a_sense_led_timer_already_started = false;
bool v_sense_led_timer_already_started = false;

void buttons_interrupts_function(void* context, alt_u32 id)
{
  800290:	defffb04 	addi	sp,sp,-20
  800294:	dfc00415 	stw	ra,16(sp)
  800298:	df000315 	stw	fp,12(sp)
  80029c:	df000304 	addi	fp,sp,12
  8002a0:	e13ffe15 	stw	r4,-8(fp)
  8002a4:	e17fff15 	stw	r5,-4(fp)

	int* temp_button_value = (int*) context; // Cast the context before using it
  8002a8:	e0bffe17 	ldw	r2,-8(fp)
  8002ac:	e0bffd15 	stw	r2,-12(fp)
	(*temp_button_value) = IORD_ALTERA_AVALON_PIO_EDGE_CAP(KEYS_BASE);
  8002b0:	00804074 	movhi	r2,257
  8002b4:	10842b04 	addi	r2,r2,4268
  8002b8:	10c00037 	ldwio	r3,0(r2)
  8002bc:	e0bffd17 	ldw	r2,-12(fp)
  8002c0:	10c00015 	stw	r3,0(r2)

	// clear the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEYS_BASE, 0);
  8002c4:	0007883a 	mov	r3,zero
  8002c8:	00804074 	movhi	r2,257
  8002cc:	10842b04 	addi	r2,r2,4268
  8002d0:	10c00035 	stwio	r3,0(r2)

	// If we are NOT in button mode, we exit early.
	if (pulse_mode == UART_MODE) {
  8002d4:	d0a72603 	ldbu	r2,-25448(gp)
  8002d8:	1080005c 	xori	r2,r2,1
  8002dc:	10803fcc 	andi	r2,r2,255
  8002e0:	10001d1e 	bne	r2,zero,800358 <buttons_interrupts_function+0xc8>
		return;
	}


	if ((*temp_button_value & (1 << KEY0))) {
  8002e4:	e0bffd17 	ldw	r2,-12(fp)
  8002e8:	10800017 	ldw	r2,0(r2)
  8002ec:	1080004c 	andi	r2,r2,1
  8002f0:	10000526 	beq	r2,zero,800308 <buttons_interrupts_function+0x78>
		//printf("KEY0 : ATRIAL EVENT!\n");
		send_atrial_event(true);
  8002f4:	01000044 	movi	r4,1
  8002f8:	0800a640 	call	800a64 <send_atrial_event>
		printf("Atrium Paced!\n");
  8002fc:	01002034 	movhi	r4,128
  800300:	211faa04 	addi	r4,r4,32424
  800304:	0800f000 	call	800f00 <puts>
	}

	if ((*temp_button_value & (1 << KEY1))) {
  800308:	e0bffd17 	ldw	r2,-12(fp)
  80030c:	10800017 	ldw	r2,0(r2)
  800310:	1080008c 	andi	r2,r2,2
  800314:	10000526 	beq	r2,zero,80032c <buttons_interrupts_function+0x9c>
		//printf("KEY1 : VENTRICULAR EVENT!\n");
		send_ventricular_event(true);
  800318:	01000044 	movi	r4,1
  80031c:	0800ac40 	call	800ac4 <send_ventricular_event>
		printf("Ventricular Paced!\n");
  800320:	01002034 	movhi	r4,128
  800324:	211fae04 	addi	r4,r4,32440
  800328:	0800f000 	call	800f00 <puts>
	}

	if ((*temp_button_value & (1 << 2))) {
  80032c:	e0bffd17 	ldw	r2,-12(fp)
  800330:	10800017 	ldw	r2,0(r2)
  800334:	1080010c 	andi	r2,r2,4
  800338:	10000826 	beq	r2,zero,80035c <buttons_interrupts_function+0xcc>
		// reset leds -- DEBUGGING / CLEAR EVENTS
		atrial_event = false;
  80033c:	d0272685 	stb	zero,-25446(gp)
		ventricular_event = false;
  800340:	d02726c5 	stb	zero,-25445(gp)
		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, 0);
  800344:	0007883a 	mov	r3,zero
  800348:	00804074 	movhi	r2,257
  80034c:	10841c04 	addi	r2,r2,4208
  800350:	10c00035 	stwio	r3,0(r2)
  800354:	00000106 	br	80035c <buttons_interrupts_function+0xcc>
	// clear the edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEYS_BASE, 0);

	// If we are NOT in button mode, we exit early.
	if (pulse_mode == UART_MODE) {
		return;
  800358:	0001883a 	nop
		ventricular_event = false;
		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, 0);
	}

	//printf("button pressed: %i\n", *temp_button_value); DEBUGGING PURPOSES
}
  80035c:	e037883a 	mov	sp,fp
  800360:	dfc00117 	ldw	ra,4(sp)
  800364:	df000017 	ldw	fp,0(sp)
  800368:	dec00204 	addi	sp,sp,8
  80036c:	f800283a 	ret

00800370 <a_pace_led_timer_isr_function>:

alt_u32 a_pace_led_timer_isr_function(void* context) {
  800370:	defffe04 	addi	sp,sp,-8
  800374:	df000115 	stw	fp,4(sp)
  800378:	df000104 	addi	fp,sp,4
  80037c:	e13fff15 	stw	r4,-4(fp)

	//IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, 0);
	//int *led_time_count = (int*) context;
	led_pace_atrial_event = false;
  800380:	d0272745 	stb	zero,-25443(gp)
	return LED_ON_MILLISECONDS;
  800384:	00801904 	movi	r2,100
}
  800388:	e037883a 	mov	sp,fp
  80038c:	df000017 	ldw	fp,0(sp)
  800390:	dec00104 	addi	sp,sp,4
  800394:	f800283a 	ret

00800398 <v_pace_led_timer_isr_function>:

alt_u32 v_pace_led_timer_isr_function(void* context) {
  800398:	defffe04 	addi	sp,sp,-8
  80039c:	df000115 	stw	fp,4(sp)
  8003a0:	df000104 	addi	fp,sp,4
  8003a4:	e13fff15 	stw	r4,-4(fp)

	//IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, 0);
	//int *(led_time_count) = (int*) context;
	led_pace_ventricular_event = false;
  8003a8:	d0272785 	stb	zero,-25442(gp)
	return LED_ON_MILLISECONDS;
  8003ac:	00801904 	movi	r2,100
}
  8003b0:	e037883a 	mov	sp,fp
  8003b4:	df000017 	ldw	fp,0(sp)
  8003b8:	dec00104 	addi	sp,sp,4
  8003bc:	f800283a 	ret

008003c0 <a_sense_led_timer_isr_function>:

alt_u32 a_sense_led_timer_isr_function(void* contxet) {
  8003c0:	defffe04 	addi	sp,sp,-8
  8003c4:	df000115 	stw	fp,4(sp)
  8003c8:	df000104 	addi	fp,sp,4
  8003cc:	e13fff15 	stw	r4,-4(fp)
	led_sense_atrial_event = false;
  8003d0:	d02727c5 	stb	zero,-25441(gp)
	return LED_ON_MILLISECONDS;
  8003d4:	00801904 	movi	r2,100
}
  8003d8:	e037883a 	mov	sp,fp
  8003dc:	df000017 	ldw	fp,0(sp)
  8003e0:	dec00104 	addi	sp,sp,4
  8003e4:	f800283a 	ret

008003e8 <v_sense_led_timer_isr_function>:

alt_u32 v_sense_led_timer_isr_function(void* contxet) {
  8003e8:	defffe04 	addi	sp,sp,-8
  8003ec:	df000115 	stw	fp,4(sp)
  8003f0:	df000104 	addi	fp,sp,4
  8003f4:	e13fff15 	stw	r4,-4(fp)
	led_sense_ventricular_event = false;
  8003f8:	d0272805 	stb	zero,-25440(gp)
	return LED_ON_MILLISECONDS;
  8003fc:	00801904 	movi	r2,100
}
  800400:	e037883a 	mov	sp,fp
  800404:	df000017 	ldw	fp,0(sp)
  800408:	dec00104 	addi	sp,sp,4
  80040c:	f800283a 	ret

00800410 <uart_read_isr_function>:

void uart_read_isr_function(void* context, alt_u32 id)
{
  800410:	defffb04 	addi	sp,sp,-20
  800414:	dfc00415 	stw	ra,16(sp)
  800418:	df000315 	stw	fp,12(sp)
  80041c:	df000304 	addi	fp,sp,12
  800420:	e13ffe15 	stw	r4,-8(fp)
  800424:	e17fff15 	stw	r5,-4(fp)
	// if we are NOT in UART MODE then exit early;

	char temp;
	temp = IORD_ALTERA_AVALON_UART_RXDATA(UART_BASE);
  800428:	00804074 	movhi	r2,257
  80042c:	10841004 	addi	r2,r2,4160
  800430:	10800037 	ldwio	r2,0(r2)
  800434:	e0bffd05 	stb	r2,-12(fp)

	if (pulse_mode == BUTTON_MODE) {
  800438:	d0a72603 	ldbu	r2,-25448(gp)
  80043c:	10803fcc 	andi	r2,r2,255
  800440:	10000d26 	beq	r2,zero,800478 <uart_read_isr_function+0x68>

		if (atrial_event) {
  800444:	d0a72683 	ldbu	r2,-25446(gp)
  800448:	10803fcc 	andi	r2,r2,255
  80044c:	10000326 	beq	r2,zero,80045c <uart_read_isr_function+0x4c>
			printf("Atrial Sent!\n");
  800450:	01002034 	movhi	r4,128
  800454:	211fb304 	addi	r4,r4,32460
  800458:	0800f000 	call	800f00 <puts>
		}

		if (ventricular_event) {
  80045c:	d0a726c3 	ldbu	r2,-25445(gp)
  800460:	10803fcc 	andi	r2,r2,255
  800464:	10000f26 	beq	r2,zero,8004a4 <uart_read_isr_function+0x94>
			printf("Ventricular Sent!\n");
  800468:	01002034 	movhi	r4,128
  80046c:	211fb704 	addi	r4,r4,32476
  800470:	0800f000 	call	800f00 <puts>
		}
		return;
  800474:	00000b06 	br	8004a4 <uart_read_isr_function+0x94>
	}

	if (temp == 'A') {
  800478:	e0bffd07 	ldb	r2,-12(fp)
  80047c:	10801058 	cmpnei	r2,r2,65
  800480:	1000021e 	bne	r2,zero,80048c <uart_read_isr_function+0x7c>
		send_atrial_event(false);
  800484:	0009883a 	mov	r4,zero
  800488:	0800a640 	call	800a64 <send_atrial_event>
	}
	if (temp == 'V') {
  80048c:	e0bffd07 	ldb	r2,-12(fp)
  800490:	10801598 	cmpnei	r2,r2,86
  800494:	1000041e 	bne	r2,zero,8004a8 <uart_read_isr_function+0x98>
		send_ventricular_event(false);
  800498:	0009883a 	mov	r4,zero
  80049c:	0800ac40 	call	800ac4 <send_ventricular_event>
  8004a0:	00000106 	br	8004a8 <uart_read_isr_function+0x98>
		}

		if (ventricular_event) {
			printf("Ventricular Sent!\n");
		}
		return;
  8004a4:	0001883a 	nop
	}
	if (temp == 'V') {
		send_ventricular_event(false);
	}
	//printf("UART read: %c\n", temp);
}
  8004a8:	e037883a 	mov	sp,fp
  8004ac:	dfc00117 	ldw	ra,4(sp)
  8004b0:	df000017 	ldw	fp,0(sp)
  8004b4:	dec00204 	addi	sp,sp,8
  8004b8:	f800283a 	ret

008004bc <a_events_timer_isr_function>:

alt_u32 a_events_timer_isr_function(void* context) {
  8004bc:	defffd04 	addi	sp,sp,-12
  8004c0:	df000215 	stw	fp,8(sp)
  8004c4:	df000204 	addi	fp,sp,8
  8004c8:	e13fff15 	stw	r4,-4(fp)
	int *a_timer_count =(int*) context;
  8004cc:	e0bfff17 	ldw	r2,-4(fp)
  8004d0:	e0bffe15 	stw	r2,-8(fp)
	(*a_timer_count)++;
  8004d4:	e0bffe17 	ldw	r2,-8(fp)
  8004d8:	10800017 	ldw	r2,0(r2)
  8004dc:	10c00044 	addi	r3,r2,1
  8004e0:	e0bffe17 	ldw	r2,-8(fp)
  8004e4:	10c00015 	stw	r3,0(r2)
	return 1; // return 1 millisecond
  8004e8:	00800044 	movi	r2,1
}
  8004ec:	e037883a 	mov	sp,fp
  8004f0:	df000017 	ldw	fp,0(sp)
  8004f4:	dec00104 	addi	sp,sp,4
  8004f8:	f800283a 	ret

008004fc <v_events_timer_isr_function>:

alt_u32 v_events_timer_isr_function(void* context) {
  8004fc:	defffd04 	addi	sp,sp,-12
  800500:	df000215 	stw	fp,8(sp)
  800504:	df000204 	addi	fp,sp,8
  800508:	e13fff15 	stw	r4,-4(fp)
	int *v_timer_count =(int*) context;
  80050c:	e0bfff17 	ldw	r2,-4(fp)
  800510:	e0bffe15 	stw	r2,-8(fp)
	(*v_timer_count)++;
  800514:	e0bffe17 	ldw	r2,-8(fp)
  800518:	10800017 	ldw	r2,0(r2)
  80051c:	10c00044 	addi	r3,r2,1
  800520:	e0bffe17 	ldw	r2,-8(fp)
  800524:	10c00015 	stw	r3,0(r2)
	return 1; // return 1 millisecond
  800528:	00800044 	movi	r2,1
}
  80052c:	e037883a 	mov	sp,fp
  800530:	df000017 	ldw	fp,0(sp)
  800534:	dec00104 	addi	sp,sp,4
  800538:	f800283a 	ret

0080053c <main>:

int main(void)
{
  80053c:	deffcb04 	addi	sp,sp,-212
  800540:	dfc03415 	stw	ra,208(sp)
  800544:	df003315 	stw	fp,204(sp)
  800548:	df003304 	addi	fp,sp,204
	printf("Starting.\n");
  80054c:	01002034 	movhi	r4,128
  800550:	211fbc04 	addi	r4,r4,32496
  800554:	0800f000 	call	800f00 <puts>

	unsigned int switch_value = 0;
  800558:	e03fd515 	stw	zero,-172(fp)
	int button_value = 1;
  80055c:	00800044 	movi	r2,1
  800560:	e0bfd915 	stw	r2,-156(fp)
	void* button_context = (void*) &button_value; // Cast before passing context to isr
  800564:	e0bfd904 	addi	r2,fp,-156
  800568:	e0bfd615 	stw	r2,-168(fp)
	//========= 	  INTERRUPTS  	   =========

	// Clear edge capture register
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(KEYS_BASE, 0);
  80056c:	0007883a 	mov	r3,zero
  800570:	00804074 	movhi	r2,257
  800574:	10842b04 	addi	r2,r2,4268
  800578:	10c00035 	stwio	r3,0(r2)

	// Enable interrupts
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(KEYS_BASE, 0x7);
  80057c:	00c001c4 	movi	r3,7
  800580:	00804074 	movhi	r2,257
  800584:	10842a04 	addi	r2,r2,4264
  800588:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_PIO_IRQ_MASK(UART_BASE, 0x0080);
  80058c:	00c02004 	movi	r3,128
  800590:	00804074 	movhi	r2,257
  800594:	10841204 	addi	r2,r2,4168
  800598:	10c00035 	stwio	r3,0(r2)

	// Register the isr
	alt_irq_register(KEYS_IRQ, button_context, buttons_interrupts_function);
  80059c:	01802034 	movhi	r6,128
  8005a0:	3180a404 	addi	r6,r6,656
  8005a4:	e17fd617 	ldw	r5,-168(fp)
  8005a8:	01000104 	movi	r4,4
  8005ac:	0803f580 	call	803f58 <alt_irq_register>
	alt_irq_register(UART_IRQ, NULL, uart_read_isr_function);
  8005b0:	01802034 	movhi	r6,128
  8005b4:	31810404 	addi	r6,r6,1040
  8005b8:	000b883a 	mov	r5,zero
  8005bc:	0009883a 	mov	r4,zero
  8005c0:	0803f580 	call	803f58 <alt_irq_register>

	printf("Interrupts Initialised.\n");
  8005c4:	01002034 	movhi	r4,128
  8005c8:	211fbf04 	addi	r4,r4,32508
  8005cc:	0800f000 	call	800f00 <puts>
	//========= 	  INTERRUPTS  	   =========
	//========= 	    TIMERS  	   =========
	// Lets LEDs stay on for 500 seconds.
	alt_alarm a_pace_led_timer;
	alt_alarm_start(&a_pace_led_timer, LED_ON_MILLISECONDS, a_pace_led_timer_isr_function, NULL);
  8005d0:	e0bfda04 	addi	r2,fp,-152
  8005d4:	000f883a 	mov	r7,zero
  8005d8:	01802034 	movhi	r6,128
  8005dc:	3180dc04 	addi	r6,r6,880
  8005e0:	01401904 	movi	r5,100
  8005e4:	1009883a 	mov	r4,r2
  8005e8:	0803c080 	call	803c08 <alt_alarm_start>

	alt_alarm v_pace_led_timer;
	alt_alarm_start(&v_pace_led_timer, LED_ON_MILLISECONDS, v_pace_led_timer_isr_function, NULL);
  8005ec:	e0bfe004 	addi	r2,fp,-128
  8005f0:	000f883a 	mov	r7,zero
  8005f4:	01802034 	movhi	r6,128
  8005f8:	3180e604 	addi	r6,r6,920
  8005fc:	01401904 	movi	r5,100
  800600:	1009883a 	mov	r4,r2
  800604:	0803c080 	call	803c08 <alt_alarm_start>

	alt_alarm a_sense_led_timer;
	alt_alarm_start(&a_sense_led_timer, LED_ON_MILLISECONDS, a_sense_led_timer_isr_function, NULL);
  800608:	e0bfe604 	addi	r2,fp,-104
  80060c:	000f883a 	mov	r7,zero
  800610:	01802034 	movhi	r6,128
  800614:	3180f004 	addi	r6,r6,960
  800618:	01401904 	movi	r5,100
  80061c:	1009883a 	mov	r4,r2
  800620:	0803c080 	call	803c08 <alt_alarm_start>

	alt_alarm v_sense_led_timer;
	alt_alarm_start(&v_sense_led_timer, LED_ON_MILLISECONDS, v_sense_led_timer_isr_function, NULL);
  800624:	e0bfec04 	addi	r2,fp,-80
  800628:	000f883a 	mov	r7,zero
  80062c:	01802034 	movhi	r6,128
  800630:	3180fa04 	addi	r6,r6,1000
  800634:	01401904 	movi	r5,100
  800638:	1009883a 	mov	r4,r2
  80063c:	0803c080 	call	803c08 <alt_alarm_start>

	alt_alarm a_events_timer;
	int a_timer_count = 0;
  800640:	e03ff815 	stw	zero,-32(fp)
	void *a_events_timer_context = (void*) &a_timer_count;
  800644:	e0bff804 	addi	r2,fp,-32
  800648:	e0bfd715 	stw	r2,-164(fp)
	//alt_alarm_start(&a_events_timer, 1, a_events_timer_isr_function, a_events_timer_context);

	alt_alarm v_events_timer;
	int v_timer_count = 0;
  80064c:	e03fff15 	stw	zero,-4(fp)
	void *v_events_timer_context = (void*) &v_timer_count;
  800650:	e0bfff04 	addi	r2,fp,-4
  800654:	e0bfd815 	stw	r2,-160(fp)
	//alt_alarm_start(&v_events_timer, 1, v_events_timer_isr_function, v_events_timer_context);


	//========= 	    TIMERS  	   =========
	printf("Timers Initialised.\n");
  800658:	01002034 	movhi	r4,128
  80065c:	211fc504 	addi	r4,r4,32532
  800660:	0800f000 	call	800f00 <puts>

	printf("Entering Loop.\n");
  800664:	01002034 	movhi	r4,128
  800668:	211fca04 	addi	r4,r4,32552
  80066c:	0800f000 	call	800f00 <puts>
	while(1) {
		// Get switch state from switch peripheral (returns a binary)
		switch_value = IORD_ALTERA_AVALON_PIO_DATA(SWITCHES_BASE);
  800670:	00804074 	movhi	r2,257
  800674:	10842404 	addi	r2,r2,4240
  800678:	10800037 	ldwio	r2,0(r2)
  80067c:	e0bfd515 	stw	r2,-172(fp)


		// ========= 	  PULSE MODES 	  =========
		if (switch_value & (1 << PULSE_MODE_SWITCH)) {
  800680:	e0bfd517 	ldw	r2,-172(fp)
  800684:	1080004c 	andi	r2,r2,1
  800688:	10000326 	beq	r2,zero,800698 <main+0x15c>
			// SW0 is ON
			pulse_mode = BUTTON_MODE;
  80068c:	00800044 	movi	r2,1
  800690:	d0a72605 	stb	r2,-25448(gp)
  800694:	00000406 	br	8006a8 <main+0x16c>
		} else if (!(switch_value & (1 << PULSE_MODE_SWITCH))) {
  800698:	e0bfd517 	ldw	r2,-172(fp)
  80069c:	1080004c 	andi	r2,r2,1
  8006a0:	1000011e 	bne	r2,zero,8006a8 <main+0x16c>
			// SW0 is OFF
			pulse_mode = UART_MODE;
  8006a4:	d0272605 	stb	zero,-25448(gp)
		}
		// ========= 	  PULSE MODES 	  =========

		// ========= IMPLEMENTATION MODES =========
		if (switch_value & (1 << IMPLEMENTAITON_MODE_SWITCH)) {
  8006a8:	e0bfd517 	ldw	r2,-172(fp)
  8006ac:	1080008c 	andi	r2,r2,2
  8006b0:	10000326 	beq	r2,zero,8006c0 <main+0x184>
			// SW1 is ON
			implementation_mode = SCCHARTS_MODE;
  8006b4:	00800044 	movi	r2,1
  8006b8:	d0a72645 	stb	r2,-25447(gp)
  8006bc:	00000406 	br	8006d0 <main+0x194>
		} else if (!(switch_value & (1 << IMPLEMENTAITON_MODE_SWITCH))) {
  8006c0:	e0bfd517 	ldw	r2,-172(fp)
  8006c4:	1080008c 	andi	r2,r2,2
  8006c8:	1000011e 	bne	r2,zero,8006d0 <main+0x194>
			// SW1 is OFF
			implementation_mode = C_MODE;
  8006cc:	d0272645 	stb	zero,-25447(gp)
		}
		// ========= IMPLEMENTATION MODES =========

		// CHECK FOR ATRIAL AND VENTRICULAR EVENTS -- SENSING
		// CHECK FOR ATRIAL AND VENTRICULAR EVENTS -- SENSING
		if (atrial_event) {
  8006d0:	d0a72683 	ldbu	r2,-25446(gp)
  8006d4:	10803fcc 	andi	r2,r2,255
  8006d8:	10001e26 	beq	r2,zero,800754 <main+0x218>
			if (is_paced) {
  8006dc:	d0a72703 	ldbu	r2,-25444(gp)
  8006e0:	10803fcc 	andi	r2,r2,255
  8006e4:	10000326 	beq	r2,zero,8006f4 <main+0x1b8>
				led_pace_atrial_event = true;
  8006e8:	00800044 	movi	r2,1
  8006ec:	d0a72745 	stb	r2,-25443(gp)
  8006f0:	00000206 	br	8006fc <main+0x1c0>
			} else {
				led_sense_atrial_event = true;
  8006f4:	00800044 	movi	r2,1
  8006f8:	d0a727c5 	stb	r2,-25441(gp)
			}

			// If we are in C_Mode, restart timer
			if (implementation_mode == C_MODE) {
  8006fc:	d0a72643 	ldbu	r2,-25447(gp)
  800700:	1080005c 	xori	r2,r2,1
  800704:	10803fcc 	andi	r2,r2,255
  800708:	10000c26 	beq	r2,zero,80073c <main+0x200>
				a_timer_count = 0;
  80070c:	e03ff815 	stw	zero,-32(fp)
				alt_alarm_stop(&a_events_timer);
  800710:	e0bff204 	addi	r2,fp,-56
  800714:	1009883a 	mov	r4,r2
  800718:	08046c40 	call	8046c4 <alt_alarm_stop>
				alt_alarm_start(&a_events_timer, 1, a_events_timer_isr_function, a_events_timer_context);
  80071c:	e0bff204 	addi	r2,fp,-56
  800720:	e1ffd717 	ldw	r7,-164(fp)
  800724:	01802034 	movhi	r6,128
  800728:	31812f04 	addi	r6,r6,1212
  80072c:	01400044 	movi	r5,1
  800730:	1009883a 	mov	r4,r2
  800734:	0803c080 	call	803c08 <alt_alarm_start>
  800738:	00000406 	br	80074c <main+0x210>
			} else if (implementation_mode == SCCHARTS_MODE) {
  80073c:	d0a72643 	ldbu	r2,-25447(gp)
  800740:	10803fcc 	andi	r2,r2,255
  800744:	10000126 	beq	r2,zero,80074c <main+0x210>
				SCCHARTS_Mode_Pacemaker();
  800748:	0800e200 	call	800e20 <SCCHARTS_Mode_Pacemaker>
			}



			atrial_event = false;
  80074c:	d0272685 	stb	zero,-25446(gp)
			is_paced = false;
  800750:	d0272705 	stb	zero,-25444(gp)
		}

		if (ventricular_event) {
  800754:	d0a726c3 	ldbu	r2,-25445(gp)
  800758:	10803fcc 	andi	r2,r2,255
  80075c:	10000a26 	beq	r2,zero,800788 <main+0x24c>
			if (is_paced) {
  800760:	d0a72703 	ldbu	r2,-25444(gp)
  800764:	10803fcc 	andi	r2,r2,255
  800768:	10000326 	beq	r2,zero,800778 <main+0x23c>
				led_pace_ventricular_event = true;
  80076c:	00800044 	movi	r2,1
  800770:	d0a72785 	stb	r2,-25442(gp)
  800774:	00000206 	br	800780 <main+0x244>
			} else {
				led_sense_ventricular_event = true;
  800778:	00800044 	movi	r2,1
  80077c:	d0a72805 	stb	r2,-25440(gp)
			}

			// do stuff
			ventricular_event = false;
  800780:	d02726c5 	stb	zero,-25445(gp)
			is_paced = false;
  800784:	d0272705 	stb	zero,-25444(gp)
		// CHECK FOR ATRIAL AND VENTRICULAR EVENTS -- SENSING

		// IMPLEMENTATION
		// IMPLEMENTATION

		if (implementation_mode == C_MODE) {
  800788:	d0a72643 	ldbu	r2,-25447(gp)
  80078c:	1080005c 	xori	r2,r2,1
  800790:	10803fcc 	andi	r2,r2,255
  800794:	10000626 	beq	r2,zero,8007b0 <main+0x274>
			C_Mode_Pacemaker(a_timer_count, v_timer_count);
  800798:	e0bff817 	ldw	r2,-32(fp)
  80079c:	e0ffff17 	ldw	r3,-4(fp)
  8007a0:	180b883a 	mov	r5,r3
  8007a4:	1009883a 	mov	r4,r2
  8007a8:	0800df80 	call	800df8 <C_Mode_Pacemaker>
  8007ac:	00000406 	br	8007c0 <main+0x284>
		} else if (implementation_mode == SCCHARTS_MODE) {
  8007b0:	d0a72643 	ldbu	r2,-25447(gp)
  8007b4:	10803fcc 	andi	r2,r2,255
  8007b8:	10000126 	beq	r2,zero,8007c0 <main+0x284>
			SCCHARTS_Mode_Pacemaker();
  8007bc:	0800e200 	call	800e20 <SCCHARTS_Mode_Pacemaker>
		// IMPLEMENTATION


		// PACE LEDS == PACE LEDS == PACE LEDS == PACE LEDS ==
		// PACE LEDS == PACE LEDS == PACE LEDS == PACE LEDS ==
		if (led_pace_atrial_event) {
  8007c0:	d0a72743 	ldbu	r2,-25443(gp)
  8007c4:	10803fcc 	andi	r2,r2,255
  8007c8:	10002626 	beq	r2,zero,800864 <main+0x328>
			if (!a_pace_led_timer_already_started) {
  8007cc:	d0a72843 	ldbu	r2,-25439(gp)
  8007d0:	1080005c 	xori	r2,r2,1
  8007d4:	10803fcc 	andi	r2,r2,255
  8007d8:	10000c26 	beq	r2,zero,80080c <main+0x2d0>
				alt_alarm_stop(&a_pace_led_timer);
  8007dc:	e0bfda04 	addi	r2,fp,-152
  8007e0:	1009883a 	mov	r4,r2
  8007e4:	08046c40 	call	8046c4 <alt_alarm_stop>
				alt_alarm_start(&a_pace_led_timer, LED_ON_MILLISECONDS, a_pace_led_timer_isr_function, NULL);
  8007e8:	e0bfda04 	addi	r2,fp,-152
  8007ec:	000f883a 	mov	r7,zero
  8007f0:	01802034 	movhi	r6,128
  8007f4:	3180dc04 	addi	r6,r6,880
  8007f8:	01401904 	movi	r5,100
  8007fc:	1009883a 	mov	r4,r2
  800800:	0803c080 	call	803c08 <alt_alarm_start>
				a_pace_led_timer_already_started = true;
  800804:	00800044 	movi	r2,1
  800808:	d0a72845 	stb	r2,-25439(gp)
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);
  80080c:	00804074 	movhi	r2,257
  800810:	10841c04 	addi	r2,r2,4208
  800814:	10800037 	ldwio	r2,0(r2)
  800818:	e0bfcd15 	stw	r2,-204(fp)

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = LEDG0; i < LEDG3 + 1; i++) {
  80081c:	e03fce15 	stw	zero,-200(fp)
  800820:	00000906 	br	800848 <main+0x30c>
				led_value = led_value |= (1<<i);
  800824:	00c00044 	movi	r3,1
  800828:	e0bfce17 	ldw	r2,-200(fp)
  80082c:	1884983a 	sll	r2,r3,r2
  800830:	e0ffcd17 	ldw	r3,-204(fp)
  800834:	1884b03a 	or	r2,r3,r2
  800838:	e0bfcd15 	stw	r2,-204(fp)
				a_pace_led_timer_already_started = true;
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = LEDG0; i < LEDG3 + 1; i++) {
  80083c:	e0bfce17 	ldw	r2,-200(fp)
  800840:	10800044 	addi	r2,r2,1
  800844:	e0bfce15 	stw	r2,-200(fp)
  800848:	e0bfce17 	ldw	r2,-200(fp)
  80084c:	10800110 	cmplti	r2,r2,4
  800850:	103ff41e 	bne	r2,zero,800824 <__alt_mem_onchip_mem+0xff7f8824>
				led_value = led_value |= (1<<i);
			}

			IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, led_value);
  800854:	00804074 	movhi	r2,257
  800858:	10841c04 	addi	r2,r2,4208
  80085c:	e0ffcd17 	ldw	r3,-204(fp)
  800860:	10c00035 	stwio	r3,0(r2)

		}

		if (led_pace_ventricular_event) {
  800864:	d0a72783 	ldbu	r2,-25442(gp)
  800868:	10803fcc 	andi	r2,r2,255
  80086c:	10002726 	beq	r2,zero,80090c <main+0x3d0>
			if (!v_pace_led_timer_already_started) {
  800870:	d0a72883 	ldbu	r2,-25438(gp)
  800874:	1080005c 	xori	r2,r2,1
  800878:	10803fcc 	andi	r2,r2,255
  80087c:	10000c26 	beq	r2,zero,8008b0 <main+0x374>
				alt_alarm_stop(&v_pace_led_timer);
  800880:	e0bfe004 	addi	r2,fp,-128
  800884:	1009883a 	mov	r4,r2
  800888:	08046c40 	call	8046c4 <alt_alarm_stop>
				alt_alarm_start(&v_pace_led_timer, LED_ON_MILLISECONDS, v_pace_led_timer_isr_function, NULL);
  80088c:	e0bfe004 	addi	r2,fp,-128
  800890:	000f883a 	mov	r7,zero
  800894:	01802034 	movhi	r6,128
  800898:	3180e604 	addi	r6,r6,920
  80089c:	01401904 	movi	r5,100
  8008a0:	1009883a 	mov	r4,r2
  8008a4:	0803c080 	call	803c08 <alt_alarm_start>
				v_pace_led_timer_already_started = true;
  8008a8:	00800044 	movi	r2,1
  8008ac:	d0a72885 	stb	r2,-25438(gp)
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);
  8008b0:	00804074 	movhi	r2,257
  8008b4:	10841c04 	addi	r2,r2,4208
  8008b8:	10800037 	ldwio	r2,0(r2)
  8008bc:	e0bfcf15 	stw	r2,-196(fp)

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = LEDG4; i < LEDG7 + 1; i++) {
  8008c0:	00800104 	movi	r2,4
  8008c4:	e0bfd015 	stw	r2,-192(fp)
  8008c8:	00000906 	br	8008f0 <main+0x3b4>
				led_value = led_value |= (1<<i);
  8008cc:	00c00044 	movi	r3,1
  8008d0:	e0bfd017 	ldw	r2,-192(fp)
  8008d4:	1884983a 	sll	r2,r3,r2
  8008d8:	e0ffcf17 	ldw	r3,-196(fp)
  8008dc:	1884b03a 	or	r2,r3,r2
  8008e0:	e0bfcf15 	stw	r2,-196(fp)
				v_pace_led_timer_already_started = true;
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = LEDG4; i < LEDG7 + 1; i++) {
  8008e4:	e0bfd017 	ldw	r2,-192(fp)
  8008e8:	10800044 	addi	r2,r2,1
  8008ec:	e0bfd015 	stw	r2,-192(fp)
  8008f0:	e0bfd017 	ldw	r2,-192(fp)
  8008f4:	10800210 	cmplti	r2,r2,8
  8008f8:	103ff41e 	bne	r2,zero,8008cc <__alt_mem_onchip_mem+0xff7f88cc>
				led_value = led_value |= (1<<i);
			}

			IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, led_value);
  8008fc:	00804074 	movhi	r2,257
  800900:	10841c04 	addi	r2,r2,4208
  800904:	e0ffcf17 	ldw	r3,-196(fp)
  800908:	10c00035 	stwio	r3,0(r2)
		}
		// PACE LEDS == PACE LEDS == PACE LEDS == PACE LEDS ==
		// PACE LEDS == PACE LEDS == PACE LEDS == PACE LEDS ==

		// SENSE LEDS == SENSE LEDS == SENSE LEDS == SENSE LEDS ==
		if (led_sense_atrial_event) {
  80090c:	d0a727c3 	ldbu	r2,-25441(gp)
  800910:	10803fcc 	andi	r2,r2,255
  800914:	10002626 	beq	r2,zero,8009b0 <main+0x474>
			if (!a_sense_led_timer_already_started) {
  800918:	d0a728c3 	ldbu	r2,-25437(gp)
  80091c:	1080005c 	xori	r2,r2,1
  800920:	10803fcc 	andi	r2,r2,255
  800924:	10000c26 	beq	r2,zero,800958 <main+0x41c>
				alt_alarm_stop(&a_sense_led_timer);
  800928:	e0bfe604 	addi	r2,fp,-104
  80092c:	1009883a 	mov	r4,r2
  800930:	08046c40 	call	8046c4 <alt_alarm_stop>
				alt_alarm_start(&a_sense_led_timer, LED_ON_MILLISECONDS, a_sense_led_timer_isr_function, NULL);
  800934:	e0bfe604 	addi	r2,fp,-104
  800938:	000f883a 	mov	r7,zero
  80093c:	01802034 	movhi	r6,128
  800940:	3180f004 	addi	r6,r6,960
  800944:	01401904 	movi	r5,100
  800948:	1009883a 	mov	r4,r2
  80094c:	0803c080 	call	803c08 <alt_alarm_start>
				a_sense_led_timer_already_started = true;
  800950:	00800044 	movi	r2,1
  800954:	d0a728c5 	stb	r2,-25437(gp)
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);
  800958:	00804074 	movhi	r2,257
  80095c:	10842004 	addi	r2,r2,4224
  800960:	10800037 	ldwio	r2,0(r2)
  800964:	e0bfd115 	stw	r2,-188(fp)

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = 0; i < 9; i++) {
  800968:	e03fd215 	stw	zero,-184(fp)
  80096c:	00000906 	br	800994 <main+0x458>
				led_value = led_value |= (1<<i);
  800970:	00c00044 	movi	r3,1
  800974:	e0bfd217 	ldw	r2,-184(fp)
  800978:	1884983a 	sll	r2,r3,r2
  80097c:	e0ffd117 	ldw	r3,-188(fp)
  800980:	1884b03a 	or	r2,r3,r2
  800984:	e0bfd115 	stw	r2,-188(fp)
				a_sense_led_timer_already_started = true;
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = 0; i < 9; i++) {
  800988:	e0bfd217 	ldw	r2,-184(fp)
  80098c:	10800044 	addi	r2,r2,1
  800990:	e0bfd215 	stw	r2,-184(fp)
  800994:	e0bfd217 	ldw	r2,-184(fp)
  800998:	10800250 	cmplti	r2,r2,9
  80099c:	103ff41e 	bne	r2,zero,800970 <__alt_mem_onchip_mem+0xff7f8970>
				led_value = led_value |= (1<<i);
			}

			IOWR_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE, led_value);
  8009a0:	00804074 	movhi	r2,257
  8009a4:	10842004 	addi	r2,r2,4224
  8009a8:	e0ffd117 	ldw	r3,-188(fp)
  8009ac:	10c00035 	stwio	r3,0(r2)

		}

		if (led_sense_ventricular_event) {
  8009b0:	d0a72803 	ldbu	r2,-25440(gp)
  8009b4:	10803fcc 	andi	r2,r2,255
  8009b8:	10002726 	beq	r2,zero,800a58 <main+0x51c>
			if (!v_sense_led_timer_already_started) {
  8009bc:	d0a72903 	ldbu	r2,-25436(gp)
  8009c0:	1080005c 	xori	r2,r2,1
  8009c4:	10803fcc 	andi	r2,r2,255
  8009c8:	10000c26 	beq	r2,zero,8009fc <main+0x4c0>
				alt_alarm_stop(&v_sense_led_timer);
  8009cc:	e0bfec04 	addi	r2,fp,-80
  8009d0:	1009883a 	mov	r4,r2
  8009d4:	08046c40 	call	8046c4 <alt_alarm_stop>
				alt_alarm_start(&v_sense_led_timer, LED_ON_MILLISECONDS, v_sense_led_timer_isr_function, NULL);
  8009d8:	e0bfec04 	addi	r2,fp,-80
  8009dc:	000f883a 	mov	r7,zero
  8009e0:	01802034 	movhi	r6,128
  8009e4:	3180fa04 	addi	r6,r6,1000
  8009e8:	01401904 	movi	r5,100
  8009ec:	1009883a 	mov	r4,r2
  8009f0:	0803c080 	call	803c08 <alt_alarm_start>
				v_sense_led_timer_already_started = true;
  8009f4:	00800044 	movi	r2,1
  8009f8:	d0a72905 	stb	r2,-25436(gp)
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);
  8009fc:	00804074 	movhi	r2,257
  800a00:	10842004 	addi	r2,r2,4224
  800a04:	10800037 	ldwio	r2,0(r2)
  800a08:	e0bfd315 	stw	r2,-180(fp)

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = 9; i < 18; i++) {
  800a0c:	00800244 	movi	r2,9
  800a10:	e0bfd415 	stw	r2,-176(fp)
  800a14:	00000906 	br	800a3c <main+0x500>
				led_value = led_value |= (1<<i);
  800a18:	00c00044 	movi	r3,1
  800a1c:	e0bfd417 	ldw	r2,-176(fp)
  800a20:	1884983a 	sll	r2,r3,r2
  800a24:	e0ffd317 	ldw	r3,-180(fp)
  800a28:	1884b03a 	or	r2,r3,r2
  800a2c:	e0bfd315 	stw	r2,-180(fp)
				v_sense_led_timer_already_started = true;
			}
			int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);

			// SET ALL BITS UP FROM LEDG0 TO LEDG3
			for (int i = 9; i < 18; i++) {
  800a30:	e0bfd417 	ldw	r2,-176(fp)
  800a34:	10800044 	addi	r2,r2,1
  800a38:	e0bfd415 	stw	r2,-176(fp)
  800a3c:	e0bfd417 	ldw	r2,-176(fp)
  800a40:	10800490 	cmplti	r2,r2,18
  800a44:	103ff41e 	bne	r2,zero,800a18 <__alt_mem_onchip_mem+0xff7f8a18>
				led_value = led_value |= (1<<i);
			}

			IOWR_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE, led_value);
  800a48:	00804074 	movhi	r2,257
  800a4c:	10842004 	addi	r2,r2,4224
  800a50:	e0ffd317 	ldw	r3,-180(fp)
  800a54:	10c00035 	stwio	r3,0(r2)

		}

		clear_pace_led_events();
  800a58:	0800b500 	call	800b50 <clear_pace_led_events>
		clear_sense_led_events();
  800a5c:	0800c540 	call	800c54 <clear_sense_led_events>
		//clear_heart_flags();
	}
  800a60:	003f0306 	br	800670 <__alt_mem_onchip_mem+0xff7f8670>

00800a64 <send_atrial_event>:
	printf("Exiting Loop.\n");
	return 0;
}

void send_atrial_event(bool isThisEventPaced) {
  800a64:	defffd04 	addi	sp,sp,-12
  800a68:	df000215 	stw	fp,8(sp)
  800a6c:	df000204 	addi	fp,sp,8
  800a70:	2005883a 	mov	r2,r4
  800a74:	e0bfff05 	stb	r2,-4(fp)
	if (isThisEventPaced) {
  800a78:	e0bfff03 	ldbu	r2,-4(fp)
  800a7c:	10000926 	beq	r2,zero,800aa4 <send_atrial_event+0x40>
		is_paced = true;
  800a80:	00800044 	movi	r2,1
  800a84:	d0a72705 	stb	r2,-25444(gp)
		char atrial_char = 'A';
  800a88:	00801044 	movi	r2,65
  800a8c:	e0bffe05 	stb	r2,-8(fp)
		IOWR_ALTERA_AVALON_UART_TXDATA(UART_BASE, atrial_char);
  800a90:	e0fffe07 	ldb	r3,-8(fp)
  800a94:	00804074 	movhi	r2,257
  800a98:	10841104 	addi	r2,r2,4164
  800a9c:	10c00035 	stwio	r3,0(r2)
  800aa0:	00000106 	br	800aa8 <send_atrial_event+0x44>
	} else {
		is_paced = false;
  800aa4:	d0272705 	stb	zero,-25444(gp)
	}
	atrial_event = true;
  800aa8:	00800044 	movi	r2,1
  800aac:	d0a72685 	stb	r2,-25446(gp)
}
  800ab0:	0001883a 	nop
  800ab4:	e037883a 	mov	sp,fp
  800ab8:	df000017 	ldw	fp,0(sp)
  800abc:	dec00104 	addi	sp,sp,4
  800ac0:	f800283a 	ret

00800ac4 <send_ventricular_event>:

void send_ventricular_event(bool isThisEventPaced) {
  800ac4:	defffd04 	addi	sp,sp,-12
  800ac8:	df000215 	stw	fp,8(sp)
  800acc:	df000204 	addi	fp,sp,8
  800ad0:	2005883a 	mov	r2,r4
  800ad4:	e0bfff05 	stb	r2,-4(fp)
	if (isThisEventPaced) {
  800ad8:	e0bfff03 	ldbu	r2,-4(fp)
  800adc:	10000926 	beq	r2,zero,800b04 <send_ventricular_event+0x40>
		is_paced = true;
  800ae0:	00800044 	movi	r2,1
  800ae4:	d0a72705 	stb	r2,-25444(gp)
		char ventricular_char = 'V';
  800ae8:	00801584 	movi	r2,86
  800aec:	e0bffe05 	stb	r2,-8(fp)
		IOWR_ALTERA_AVALON_UART_TXDATA(UART_BASE, ventricular_char);
  800af0:	e0fffe07 	ldb	r3,-8(fp)
  800af4:	00804074 	movhi	r2,257
  800af8:	10841104 	addi	r2,r2,4164
  800afc:	10c00035 	stwio	r3,0(r2)
  800b00:	00000106 	br	800b08 <send_ventricular_event+0x44>
	} else {
		is_paced = false;
  800b04:	d0272705 	stb	zero,-25444(gp)
	}
	ventricular_event = true;
  800b08:	00800044 	movi	r2,1
  800b0c:	d0a726c5 	stb	r2,-25445(gp)

}
  800b10:	0001883a 	nop
  800b14:	e037883a 	mov	sp,fp
  800b18:	df000017 	ldw	fp,0(sp)
  800b1c:	dec00104 	addi	sp,sp,4
  800b20:	f800283a 	ret

00800b24 <clear_heart_flags>:

void clear_heart_flags() {
  800b24:	deffff04 	addi	sp,sp,-4
  800b28:	df000015 	stw	fp,0(sp)
  800b2c:	d839883a 	mov	fp,sp
	atrial_event = false;
  800b30:	d0272685 	stb	zero,-25446(gp)
	ventricular_event = false;
  800b34:	d02726c5 	stb	zero,-25445(gp)
	is_paced = false;
  800b38:	d0272705 	stb	zero,-25444(gp)
}
  800b3c:	0001883a 	nop
  800b40:	e037883a 	mov	sp,fp
  800b44:	df000017 	ldw	fp,0(sp)
  800b48:	dec00104 	addi	sp,sp,4
  800b4c:	f800283a 	ret

00800b50 <clear_pace_led_events>:

void clear_pace_led_events() {
  800b50:	defffb04 	addi	sp,sp,-20
  800b54:	df000415 	stw	fp,16(sp)
  800b58:	df000404 	addi	fp,sp,16
	if (!led_pace_atrial_event) {
  800b5c:	d0a72743 	ldbu	r2,-25443(gp)
  800b60:	1080005c 	xori	r2,r2,1
  800b64:	10803fcc 	andi	r2,r2,255
  800b68:	10001826 	beq	r2,zero,800bcc <clear_pace_led_events+0x7c>
		a_pace_led_timer_already_started = false;
  800b6c:	d0272845 	stb	zero,-25439(gp)
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);
  800b70:	00804074 	movhi	r2,257
  800b74:	10841c04 	addi	r2,r2,4208
  800b78:	10800037 	ldwio	r2,0(r2)
  800b7c:	e0bffc15 	stw	r2,-16(fp)

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = LEDG0; i < LEDG3 + 1; i++) {
  800b80:	e03ffd15 	stw	zero,-12(fp)
  800b84:	00000a06 	br	800bb0 <clear_pace_led_events+0x60>
			led_value = led_value &= ~(1<<i);
  800b88:	00c00044 	movi	r3,1
  800b8c:	e0bffd17 	ldw	r2,-12(fp)
  800b90:	1884983a 	sll	r2,r3,r2
  800b94:	0084303a 	nor	r2,zero,r2
  800b98:	e0fffc17 	ldw	r3,-16(fp)
  800b9c:	1884703a 	and	r2,r3,r2
  800ba0:	e0bffc15 	stw	r2,-16(fp)
	if (!led_pace_atrial_event) {
		a_pace_led_timer_already_started = false;
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = LEDG0; i < LEDG3 + 1; i++) {
  800ba4:	e0bffd17 	ldw	r2,-12(fp)
  800ba8:	10800044 	addi	r2,r2,1
  800bac:	e0bffd15 	stw	r2,-12(fp)
  800bb0:	e0bffd17 	ldw	r2,-12(fp)
  800bb4:	10800110 	cmplti	r2,r2,4
  800bb8:	103ff31e 	bne	r2,zero,800b88 <__alt_mem_onchip_mem+0xff7f8b88>
			led_value = led_value &= ~(1<<i);
		}

		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, led_value);
  800bbc:	00804074 	movhi	r2,257
  800bc0:	10841c04 	addi	r2,r2,4208
  800bc4:	e0fffc17 	ldw	r3,-16(fp)
  800bc8:	10c00035 	stwio	r3,0(r2)
	}

	if (!led_pace_ventricular_event) {
  800bcc:	d0a72783 	ldbu	r2,-25442(gp)
  800bd0:	1080005c 	xori	r2,r2,1
  800bd4:	10803fcc 	andi	r2,r2,255
  800bd8:	10001926 	beq	r2,zero,800c40 <clear_pace_led_events+0xf0>
		v_pace_led_timer_already_started = false;
  800bdc:	d0272885 	stb	zero,-25438(gp)
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);
  800be0:	00804074 	movhi	r2,257
  800be4:	10841c04 	addi	r2,r2,4208
  800be8:	10800037 	ldwio	r2,0(r2)
  800bec:	e0bffe15 	stw	r2,-8(fp)

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = LEDG4; i < LEDG7 + 1; i++) {
  800bf0:	00800104 	movi	r2,4
  800bf4:	e0bfff15 	stw	r2,-4(fp)
  800bf8:	00000a06 	br	800c24 <clear_pace_led_events+0xd4>
			led_value = led_value &= ~(1<<i);
  800bfc:	00c00044 	movi	r3,1
  800c00:	e0bfff17 	ldw	r2,-4(fp)
  800c04:	1884983a 	sll	r2,r3,r2
  800c08:	0084303a 	nor	r2,zero,r2
  800c0c:	e0fffe17 	ldw	r3,-8(fp)
  800c10:	1884703a 	and	r2,r3,r2
  800c14:	e0bffe15 	stw	r2,-8(fp)
	if (!led_pace_ventricular_event) {
		v_pace_led_timer_already_started = false;
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE);

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = LEDG4; i < LEDG7 + 1; i++) {
  800c18:	e0bfff17 	ldw	r2,-4(fp)
  800c1c:	10800044 	addi	r2,r2,1
  800c20:	e0bfff15 	stw	r2,-4(fp)
  800c24:	e0bfff17 	ldw	r2,-4(fp)
  800c28:	10800210 	cmplti	r2,r2,8
  800c2c:	103ff31e 	bne	r2,zero,800bfc <__alt_mem_onchip_mem+0xff7f8bfc>
			led_value = led_value &= ~(1<<i);
		}

		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_GREEN_BASE, led_value);
  800c30:	00804074 	movhi	r2,257
  800c34:	10841c04 	addi	r2,r2,4208
  800c38:	e0fffe17 	ldw	r3,-8(fp)
  800c3c:	10c00035 	stwio	r3,0(r2)
	}
}
  800c40:	0001883a 	nop
  800c44:	e037883a 	mov	sp,fp
  800c48:	df000017 	ldw	fp,0(sp)
  800c4c:	dec00104 	addi	sp,sp,4
  800c50:	f800283a 	ret

00800c54 <clear_sense_led_events>:

void clear_sense_led_events() {
  800c54:	defffb04 	addi	sp,sp,-20
  800c58:	df000415 	stw	fp,16(sp)
  800c5c:	df000404 	addi	fp,sp,16
	if (!led_sense_atrial_event) {
  800c60:	d0a727c3 	ldbu	r2,-25441(gp)
  800c64:	1080005c 	xori	r2,r2,1
  800c68:	10803fcc 	andi	r2,r2,255
  800c6c:	10001826 	beq	r2,zero,800cd0 <clear_sense_led_events+0x7c>
		a_sense_led_timer_already_started = false;
  800c70:	d02728c5 	stb	zero,-25437(gp)
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);
  800c74:	00804074 	movhi	r2,257
  800c78:	10842004 	addi	r2,r2,4224
  800c7c:	10800037 	ldwio	r2,0(r2)
  800c80:	e0bffc15 	stw	r2,-16(fp)

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = 0; i < 9; i++) {
  800c84:	e03ffd15 	stw	zero,-12(fp)
  800c88:	00000a06 	br	800cb4 <clear_sense_led_events+0x60>
			led_value = led_value &= ~(1<<i);
  800c8c:	00c00044 	movi	r3,1
  800c90:	e0bffd17 	ldw	r2,-12(fp)
  800c94:	1884983a 	sll	r2,r3,r2
  800c98:	0084303a 	nor	r2,zero,r2
  800c9c:	e0fffc17 	ldw	r3,-16(fp)
  800ca0:	1884703a 	and	r2,r3,r2
  800ca4:	e0bffc15 	stw	r2,-16(fp)
	if (!led_sense_atrial_event) {
		a_sense_led_timer_already_started = false;
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = 0; i < 9; i++) {
  800ca8:	e0bffd17 	ldw	r2,-12(fp)
  800cac:	10800044 	addi	r2,r2,1
  800cb0:	e0bffd15 	stw	r2,-12(fp)
  800cb4:	e0bffd17 	ldw	r2,-12(fp)
  800cb8:	10800250 	cmplti	r2,r2,9
  800cbc:	103ff31e 	bne	r2,zero,800c8c <__alt_mem_onchip_mem+0xff7f8c8c>
			led_value = led_value &= ~(1<<i);
		}

		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE, led_value);
  800cc0:	00804074 	movhi	r2,257
  800cc4:	10842004 	addi	r2,r2,4224
  800cc8:	e0fffc17 	ldw	r3,-16(fp)
  800ccc:	10c00035 	stwio	r3,0(r2)
	}

	if (!led_sense_ventricular_event) {
  800cd0:	d0a72803 	ldbu	r2,-25440(gp)
  800cd4:	1080005c 	xori	r2,r2,1
  800cd8:	10803fcc 	andi	r2,r2,255
  800cdc:	10001926 	beq	r2,zero,800d44 <clear_sense_led_events+0xf0>
		v_sense_led_timer_already_started = false;
  800ce0:	d0272905 	stb	zero,-25436(gp)
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);
  800ce4:	00804074 	movhi	r2,257
  800ce8:	10842004 	addi	r2,r2,4224
  800cec:	10800037 	ldwio	r2,0(r2)
  800cf0:	e0bffe15 	stw	r2,-8(fp)

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = 9; i < 18; i++) {
  800cf4:	00800244 	movi	r2,9
  800cf8:	e0bfff15 	stw	r2,-4(fp)
  800cfc:	00000a06 	br	800d28 <clear_sense_led_events+0xd4>
			led_value = led_value &= ~(1<<i);
  800d00:	00c00044 	movi	r3,1
  800d04:	e0bfff17 	ldw	r2,-4(fp)
  800d08:	1884983a 	sll	r2,r3,r2
  800d0c:	0084303a 	nor	r2,zero,r2
  800d10:	e0fffe17 	ldw	r3,-8(fp)
  800d14:	1884703a 	and	r2,r3,r2
  800d18:	e0bffe15 	stw	r2,-8(fp)
	if (!led_sense_ventricular_event) {
		v_sense_led_timer_already_started = false;
		int led_value = IORD_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE);

		// CLEAR ALL BITS UP FROM LEDG0 TO LEDG3
		for (int i = 9; i < 18; i++) {
  800d1c:	e0bfff17 	ldw	r2,-4(fp)
  800d20:	10800044 	addi	r2,r2,1
  800d24:	e0bfff15 	stw	r2,-4(fp)
  800d28:	e0bfff17 	ldw	r2,-4(fp)
  800d2c:	10800490 	cmplti	r2,r2,18
  800d30:	103ff31e 	bne	r2,zero,800d00 <__alt_mem_onchip_mem+0xff7f8d00>
			led_value = led_value &= ~(1<<i);
		}

		IOWR_ALTERA_AVALON_PIO_DATA(LEDS_RED_BASE, led_value);
  800d34:	00804074 	movhi	r2,257
  800d38:	10842004 	addi	r2,r2,4224
  800d3c:	e0fffe17 	ldw	r3,-8(fp)
  800d40:	10c00035 	stwio	r3,0(r2)
	}
}
  800d44:	0001883a 	nop
  800d48:	e037883a 	mov	sp,fp
  800d4c:	df000017 	ldw	fp,0(sp)
  800d50:	dec00104 	addi	sp,sp,4
  800d54:	f800283a 	ret

00800d58 <C_Mode_Reset_Atrial_Timer>:



void C_Mode_Reset_Atrial_Timer(alt_alarm* a_alarm_timer, void* a_timer_context, int* a_timer_count) {
  800d58:	defffb04 	addi	sp,sp,-20
  800d5c:	dfc00415 	stw	ra,16(sp)
  800d60:	df000315 	stw	fp,12(sp)
  800d64:	df000304 	addi	fp,sp,12
  800d68:	e13ffd15 	stw	r4,-12(fp)
  800d6c:	e17ffe15 	stw	r5,-8(fp)
  800d70:	e1bfff15 	stw	r6,-4(fp)

	printf("Atrial Timer Started/Restarted!\n");
  800d74:	01002034 	movhi	r4,128
  800d78:	211fce04 	addi	r4,r4,32568
  800d7c:	0800f000 	call	800f00 <puts>
	// Start/Restart Atrial events timer

	alt_alarm_stop(&a_alarm_timer);
  800d80:	e13ffd04 	addi	r4,fp,-12
  800d84:	08046c40 	call	8046c4 <alt_alarm_stop>
	a_timer_count = 0;
  800d88:	e03fff15 	stw	zero,-4(fp)
	alt_alarm_start(&a_alarm_timer, 1, a_events_timer_isr_function, &a_timer_context);
  800d8c:	e0bffe04 	addi	r2,fp,-8
  800d90:	100f883a 	mov	r7,r2
  800d94:	01802034 	movhi	r6,128
  800d98:	31812f04 	addi	r6,r6,1212
  800d9c:	01400044 	movi	r5,1
  800da0:	e13ffd04 	addi	r4,fp,-12
  800da4:	0803c080 	call	803c08 <alt_alarm_start>
	printf("Atrial Timer Started/Restarted!\n");
  800da8:	01002034 	movhi	r4,128
  800dac:	211fce04 	addi	r4,r4,32568
  800db0:	0800f000 	call	800f00 <puts>



}
  800db4:	0001883a 	nop
  800db8:	e037883a 	mov	sp,fp
  800dbc:	dfc00117 	ldw	ra,4(sp)
  800dc0:	df000017 	ldw	fp,0(sp)
  800dc4:	dec00204 	addi	sp,sp,8
  800dc8:	f800283a 	ret

00800dcc <C_Mode_Reset_Ventricular_Timer>:

void C_Mode_Reset_Ventricular_Timer(alt_alarm* v_alarm_timer, void* v_timer_context, int* v_timer_count) {
  800dcc:	defffc04 	addi	sp,sp,-16
  800dd0:	df000315 	stw	fp,12(sp)
  800dd4:	df000304 	addi	fp,sp,12
  800dd8:	e13ffd15 	stw	r4,-12(fp)
  800ddc:	e17ffe15 	stw	r5,-8(fp)
  800de0:	e1bfff15 	stw	r6,-4(fp)

}
  800de4:	0001883a 	nop
  800de8:	e037883a 	mov	sp,fp
  800dec:	df000017 	ldw	fp,0(sp)
  800df0:	dec00104 	addi	sp,sp,4
  800df4:	f800283a 	ret

00800df8 <C_Mode_Pacemaker>:
void C_Mode_Pacemaker(int a_timer_count, int v_timer_count) {
  800df8:	defffd04 	addi	sp,sp,-12
  800dfc:	df000215 	stw	fp,8(sp)
  800e00:	df000204 	addi	fp,sp,8
  800e04:	e13ffe15 	stw	r4,-8(fp)
  800e08:	e17fff15 	stw	r5,-4(fp)
	// AEvents Logic
	//int a_count = (int)a_timer_count;
	if (a_timer_count >= AVI_VALUE) {
		//printf("bruh moment\n");
	}
}
  800e0c:	0001883a 	nop
  800e10:	e037883a 	mov	sp,fp
  800e14:	df000017 	ldw	fp,0(sp)
  800e18:	dec00104 	addi	sp,sp,4
  800e1c:	f800283a 	ret

00800e20 <SCCHARTS_Mode_Pacemaker>:

void SCCHARTS_Mode_Pacemaker() {
  800e20:	deffff04 	addi	sp,sp,-4
  800e24:	df000015 	stw	fp,0(sp)
  800e28:	d839883a 	mov	fp,sp

}
  800e2c:	0001883a 	nop
  800e30:	e037883a 	mov	sp,fp
  800e34:	df000017 	ldw	fp,0(sp)
  800e38:	dec00104 	addi	sp,sp,4
  800e3c:	f800283a 	ret

00800e40 <_puts_r>:
  800e40:	defff604 	addi	sp,sp,-40
  800e44:	dc000715 	stw	r16,28(sp)
  800e48:	2021883a 	mov	r16,r4
  800e4c:	2809883a 	mov	r4,r5
  800e50:	dc400815 	stw	r17,32(sp)
  800e54:	dfc00915 	stw	ra,36(sp)
  800e58:	2823883a 	mov	r17,r5
  800e5c:	0800f140 	call	800f14 <strlen>
  800e60:	10c00044 	addi	r3,r2,1
  800e64:	d8800115 	stw	r2,4(sp)
  800e68:	00802034 	movhi	r2,128
  800e6c:	109fd604 	addi	r2,r2,32600
  800e70:	d8800215 	stw	r2,8(sp)
  800e74:	00800044 	movi	r2,1
  800e78:	d8800315 	stw	r2,12(sp)
  800e7c:	00800084 	movi	r2,2
  800e80:	dc400015 	stw	r17,0(sp)
  800e84:	d8c00615 	stw	r3,24(sp)
  800e88:	dec00415 	stw	sp,16(sp)
  800e8c:	d8800515 	stw	r2,20(sp)
  800e90:	80000226 	beq	r16,zero,800e9c <_puts_r+0x5c>
  800e94:	80800e17 	ldw	r2,56(r16)
  800e98:	10001426 	beq	r2,zero,800eec <_puts_r+0xac>
  800e9c:	81400217 	ldw	r5,8(r16)
  800ea0:	2880030b 	ldhu	r2,12(r5)
  800ea4:	10c8000c 	andi	r3,r2,8192
  800ea8:	1800061e 	bne	r3,zero,800ec4 <_puts_r+0x84>
  800eac:	29001917 	ldw	r4,100(r5)
  800eb0:	00f7ffc4 	movi	r3,-8193
  800eb4:	10880014 	ori	r2,r2,8192
  800eb8:	20c6703a 	and	r3,r4,r3
  800ebc:	2880030d 	sth	r2,12(r5)
  800ec0:	28c01915 	stw	r3,100(r5)
  800ec4:	d9800404 	addi	r6,sp,16
  800ec8:	8009883a 	mov	r4,r16
  800ecc:	080134c0 	call	80134c <__sfvwrite_r>
  800ed0:	1000091e 	bne	r2,zero,800ef8 <_puts_r+0xb8>
  800ed4:	00800284 	movi	r2,10
  800ed8:	dfc00917 	ldw	ra,36(sp)
  800edc:	dc400817 	ldw	r17,32(sp)
  800ee0:	dc000717 	ldw	r16,28(sp)
  800ee4:	dec00a04 	addi	sp,sp,40
  800ee8:	f800283a 	ret
  800eec:	8009883a 	mov	r4,r16
  800ef0:	08012fc0 	call	8012fc <__sinit>
  800ef4:	003fe906 	br	800e9c <__alt_mem_onchip_mem+0xff7f8e9c>
  800ef8:	00bfffc4 	movi	r2,-1
  800efc:	003ff606 	br	800ed8 <__alt_mem_onchip_mem+0xff7f8ed8>

00800f00 <puts>:
  800f00:	00802074 	movhi	r2,129
  800f04:	10a79004 	addi	r2,r2,-25024
  800f08:	200b883a 	mov	r5,r4
  800f0c:	11000017 	ldw	r4,0(r2)
  800f10:	0800e401 	jmpi	800e40 <_puts_r>

00800f14 <strlen>:
  800f14:	208000cc 	andi	r2,r4,3
  800f18:	10002026 	beq	r2,zero,800f9c <strlen+0x88>
  800f1c:	20800007 	ldb	r2,0(r4)
  800f20:	10002026 	beq	r2,zero,800fa4 <strlen+0x90>
  800f24:	2005883a 	mov	r2,r4
  800f28:	00000206 	br	800f34 <strlen+0x20>
  800f2c:	10c00007 	ldb	r3,0(r2)
  800f30:	18001826 	beq	r3,zero,800f94 <strlen+0x80>
  800f34:	10800044 	addi	r2,r2,1
  800f38:	10c000cc 	andi	r3,r2,3
  800f3c:	183ffb1e 	bne	r3,zero,800f2c <__alt_mem_onchip_mem+0xff7f8f2c>
  800f40:	10c00017 	ldw	r3,0(r2)
  800f44:	01ffbff4 	movhi	r7,65279
  800f48:	39ffbfc4 	addi	r7,r7,-257
  800f4c:	00ca303a 	nor	r5,zero,r3
  800f50:	01a02074 	movhi	r6,32897
  800f54:	19c7883a 	add	r3,r3,r7
  800f58:	31a02004 	addi	r6,r6,-32640
  800f5c:	1946703a 	and	r3,r3,r5
  800f60:	1986703a 	and	r3,r3,r6
  800f64:	1800091e 	bne	r3,zero,800f8c <strlen+0x78>
  800f68:	10800104 	addi	r2,r2,4
  800f6c:	10c00017 	ldw	r3,0(r2)
  800f70:	19cb883a 	add	r5,r3,r7
  800f74:	00c6303a 	nor	r3,zero,r3
  800f78:	28c6703a 	and	r3,r5,r3
  800f7c:	1986703a 	and	r3,r3,r6
  800f80:	183ff926 	beq	r3,zero,800f68 <__alt_mem_onchip_mem+0xff7f8f68>
  800f84:	00000106 	br	800f8c <strlen+0x78>
  800f88:	10800044 	addi	r2,r2,1
  800f8c:	10c00007 	ldb	r3,0(r2)
  800f90:	183ffd1e 	bne	r3,zero,800f88 <__alt_mem_onchip_mem+0xff7f8f88>
  800f94:	1105c83a 	sub	r2,r2,r4
  800f98:	f800283a 	ret
  800f9c:	2005883a 	mov	r2,r4
  800fa0:	003fe706 	br	800f40 <__alt_mem_onchip_mem+0xff7f8f40>
  800fa4:	0005883a 	mov	r2,zero
  800fa8:	f800283a 	ret

00800fac <__fp_unlock>:
  800fac:	0005883a 	mov	r2,zero
  800fb0:	f800283a 	ret

00800fb4 <_cleanup_r>:
  800fb4:	01402034 	movhi	r5,128
  800fb8:	294bd204 	addi	r5,r5,12104
  800fbc:	08018cc1 	jmpi	8018cc <_fwalk_reent>

00800fc0 <__sinit.part.1>:
  800fc0:	defff704 	addi	sp,sp,-36
  800fc4:	00c02034 	movhi	r3,128
  800fc8:	dfc00815 	stw	ra,32(sp)
  800fcc:	ddc00715 	stw	r23,28(sp)
  800fd0:	dd800615 	stw	r22,24(sp)
  800fd4:	dd400515 	stw	r21,20(sp)
  800fd8:	dd000415 	stw	r20,16(sp)
  800fdc:	dcc00315 	stw	r19,12(sp)
  800fe0:	dc800215 	stw	r18,8(sp)
  800fe4:	dc400115 	stw	r17,4(sp)
  800fe8:	dc000015 	stw	r16,0(sp)
  800fec:	18c3ed04 	addi	r3,r3,4020
  800ff0:	24000117 	ldw	r16,4(r4)
  800ff4:	20c00f15 	stw	r3,60(r4)
  800ff8:	2080bb04 	addi	r2,r4,748
  800ffc:	00c000c4 	movi	r3,3
  801000:	20c0b915 	stw	r3,740(r4)
  801004:	2080ba15 	stw	r2,744(r4)
  801008:	2000b815 	stw	zero,736(r4)
  80100c:	05c00204 	movi	r23,8
  801010:	00800104 	movi	r2,4
  801014:	2025883a 	mov	r18,r4
  801018:	b80d883a 	mov	r6,r23
  80101c:	81001704 	addi	r4,r16,92
  801020:	000b883a 	mov	r5,zero
  801024:	80000015 	stw	zero,0(r16)
  801028:	80000115 	stw	zero,4(r16)
  80102c:	80000215 	stw	zero,8(r16)
  801030:	8080030d 	sth	r2,12(r16)
  801034:	80001915 	stw	zero,100(r16)
  801038:	8000038d 	sth	zero,14(r16)
  80103c:	80000415 	stw	zero,16(r16)
  801040:	80000515 	stw	zero,20(r16)
  801044:	80000615 	stw	zero,24(r16)
  801048:	08025240 	call	802524 <memset>
  80104c:	05802034 	movhi	r22,128
  801050:	94400217 	ldw	r17,8(r18)
  801054:	05402034 	movhi	r21,128
  801058:	05002034 	movhi	r20,128
  80105c:	04c02034 	movhi	r19,128
  801060:	b58b0104 	addi	r22,r22,11268
  801064:	ad4b1804 	addi	r21,r21,11360
  801068:	a50b3704 	addi	r20,r20,11484
  80106c:	9ccb4e04 	addi	r19,r19,11576
  801070:	85800815 	stw	r22,32(r16)
  801074:	85400915 	stw	r21,36(r16)
  801078:	85000a15 	stw	r20,40(r16)
  80107c:	84c00b15 	stw	r19,44(r16)
  801080:	84000715 	stw	r16,28(r16)
  801084:	00800284 	movi	r2,10
  801088:	8880030d 	sth	r2,12(r17)
  80108c:	00800044 	movi	r2,1
  801090:	b80d883a 	mov	r6,r23
  801094:	89001704 	addi	r4,r17,92
  801098:	000b883a 	mov	r5,zero
  80109c:	88000015 	stw	zero,0(r17)
  8010a0:	88000115 	stw	zero,4(r17)
  8010a4:	88000215 	stw	zero,8(r17)
  8010a8:	88001915 	stw	zero,100(r17)
  8010ac:	8880038d 	sth	r2,14(r17)
  8010b0:	88000415 	stw	zero,16(r17)
  8010b4:	88000515 	stw	zero,20(r17)
  8010b8:	88000615 	stw	zero,24(r17)
  8010bc:	08025240 	call	802524 <memset>
  8010c0:	94000317 	ldw	r16,12(r18)
  8010c4:	00800484 	movi	r2,18
  8010c8:	8c400715 	stw	r17,28(r17)
  8010cc:	8d800815 	stw	r22,32(r17)
  8010d0:	8d400915 	stw	r21,36(r17)
  8010d4:	8d000a15 	stw	r20,40(r17)
  8010d8:	8cc00b15 	stw	r19,44(r17)
  8010dc:	8080030d 	sth	r2,12(r16)
  8010e0:	00800084 	movi	r2,2
  8010e4:	80000015 	stw	zero,0(r16)
  8010e8:	80000115 	stw	zero,4(r16)
  8010ec:	80000215 	stw	zero,8(r16)
  8010f0:	80001915 	stw	zero,100(r16)
  8010f4:	8080038d 	sth	r2,14(r16)
  8010f8:	80000415 	stw	zero,16(r16)
  8010fc:	80000515 	stw	zero,20(r16)
  801100:	80000615 	stw	zero,24(r16)
  801104:	b80d883a 	mov	r6,r23
  801108:	000b883a 	mov	r5,zero
  80110c:	81001704 	addi	r4,r16,92
  801110:	08025240 	call	802524 <memset>
  801114:	00800044 	movi	r2,1
  801118:	84000715 	stw	r16,28(r16)
  80111c:	85800815 	stw	r22,32(r16)
  801120:	85400915 	stw	r21,36(r16)
  801124:	85000a15 	stw	r20,40(r16)
  801128:	84c00b15 	stw	r19,44(r16)
  80112c:	90800e15 	stw	r2,56(r18)
  801130:	dfc00817 	ldw	ra,32(sp)
  801134:	ddc00717 	ldw	r23,28(sp)
  801138:	dd800617 	ldw	r22,24(sp)
  80113c:	dd400517 	ldw	r21,20(sp)
  801140:	dd000417 	ldw	r20,16(sp)
  801144:	dcc00317 	ldw	r19,12(sp)
  801148:	dc800217 	ldw	r18,8(sp)
  80114c:	dc400117 	ldw	r17,4(sp)
  801150:	dc000017 	ldw	r16,0(sp)
  801154:	dec00904 	addi	sp,sp,36
  801158:	f800283a 	ret

0080115c <__fp_lock>:
  80115c:	0005883a 	mov	r2,zero
  801160:	f800283a 	ret

00801164 <__sfmoreglue>:
  801164:	defffc04 	addi	sp,sp,-16
  801168:	dc400115 	stw	r17,4(sp)
  80116c:	2c7fffc4 	addi	r17,r5,-1
  801170:	8c401a24 	muli	r17,r17,104
  801174:	dc800215 	stw	r18,8(sp)
  801178:	2825883a 	mov	r18,r5
  80117c:	89401d04 	addi	r5,r17,116
  801180:	dc000015 	stw	r16,0(sp)
  801184:	dfc00315 	stw	ra,12(sp)
  801188:	08019900 	call	801990 <_malloc_r>
  80118c:	1021883a 	mov	r16,r2
  801190:	10000726 	beq	r2,zero,8011b0 <__sfmoreglue+0x4c>
  801194:	11000304 	addi	r4,r2,12
  801198:	10000015 	stw	zero,0(r2)
  80119c:	14800115 	stw	r18,4(r2)
  8011a0:	11000215 	stw	r4,8(r2)
  8011a4:	89801a04 	addi	r6,r17,104
  8011a8:	000b883a 	mov	r5,zero
  8011ac:	08025240 	call	802524 <memset>
  8011b0:	8005883a 	mov	r2,r16
  8011b4:	dfc00317 	ldw	ra,12(sp)
  8011b8:	dc800217 	ldw	r18,8(sp)
  8011bc:	dc400117 	ldw	r17,4(sp)
  8011c0:	dc000017 	ldw	r16,0(sp)
  8011c4:	dec00404 	addi	sp,sp,16
  8011c8:	f800283a 	ret

008011cc <__sfp>:
  8011cc:	defffb04 	addi	sp,sp,-20
  8011d0:	dc000015 	stw	r16,0(sp)
  8011d4:	04002074 	movhi	r16,129
  8011d8:	84278f04 	addi	r16,r16,-25028
  8011dc:	dcc00315 	stw	r19,12(sp)
  8011e0:	2027883a 	mov	r19,r4
  8011e4:	81000017 	ldw	r4,0(r16)
  8011e8:	dfc00415 	stw	ra,16(sp)
  8011ec:	dc800215 	stw	r18,8(sp)
  8011f0:	20800e17 	ldw	r2,56(r4)
  8011f4:	dc400115 	stw	r17,4(sp)
  8011f8:	1000021e 	bne	r2,zero,801204 <__sfp+0x38>
  8011fc:	0800fc00 	call	800fc0 <__sinit.part.1>
  801200:	81000017 	ldw	r4,0(r16)
  801204:	2480b804 	addi	r18,r4,736
  801208:	047fffc4 	movi	r17,-1
  80120c:	91000117 	ldw	r4,4(r18)
  801210:	94000217 	ldw	r16,8(r18)
  801214:	213fffc4 	addi	r4,r4,-1
  801218:	20000a16 	blt	r4,zero,801244 <__sfp+0x78>
  80121c:	8080030f 	ldh	r2,12(r16)
  801220:	10000c26 	beq	r2,zero,801254 <__sfp+0x88>
  801224:	80c01d04 	addi	r3,r16,116
  801228:	00000206 	br	801234 <__sfp+0x68>
  80122c:	18bfe60f 	ldh	r2,-104(r3)
  801230:	10000826 	beq	r2,zero,801254 <__sfp+0x88>
  801234:	213fffc4 	addi	r4,r4,-1
  801238:	1c3ffd04 	addi	r16,r3,-12
  80123c:	18c01a04 	addi	r3,r3,104
  801240:	247ffa1e 	bne	r4,r17,80122c <__alt_mem_onchip_mem+0xff7f922c>
  801244:	90800017 	ldw	r2,0(r18)
  801248:	10001d26 	beq	r2,zero,8012c0 <__sfp+0xf4>
  80124c:	1025883a 	mov	r18,r2
  801250:	003fee06 	br	80120c <__alt_mem_onchip_mem+0xff7f920c>
  801254:	00bfffc4 	movi	r2,-1
  801258:	8080038d 	sth	r2,14(r16)
  80125c:	00800044 	movi	r2,1
  801260:	8080030d 	sth	r2,12(r16)
  801264:	80001915 	stw	zero,100(r16)
  801268:	80000015 	stw	zero,0(r16)
  80126c:	80000215 	stw	zero,8(r16)
  801270:	80000115 	stw	zero,4(r16)
  801274:	80000415 	stw	zero,16(r16)
  801278:	80000515 	stw	zero,20(r16)
  80127c:	80000615 	stw	zero,24(r16)
  801280:	01800204 	movi	r6,8
  801284:	000b883a 	mov	r5,zero
  801288:	81001704 	addi	r4,r16,92
  80128c:	08025240 	call	802524 <memset>
  801290:	8005883a 	mov	r2,r16
  801294:	80000c15 	stw	zero,48(r16)
  801298:	80000d15 	stw	zero,52(r16)
  80129c:	80001115 	stw	zero,68(r16)
  8012a0:	80001215 	stw	zero,72(r16)
  8012a4:	dfc00417 	ldw	ra,16(sp)
  8012a8:	dcc00317 	ldw	r19,12(sp)
  8012ac:	dc800217 	ldw	r18,8(sp)
  8012b0:	dc400117 	ldw	r17,4(sp)
  8012b4:	dc000017 	ldw	r16,0(sp)
  8012b8:	dec00504 	addi	sp,sp,20
  8012bc:	f800283a 	ret
  8012c0:	01400104 	movi	r5,4
  8012c4:	9809883a 	mov	r4,r19
  8012c8:	08011640 	call	801164 <__sfmoreglue>
  8012cc:	90800015 	stw	r2,0(r18)
  8012d0:	103fde1e 	bne	r2,zero,80124c <__alt_mem_onchip_mem+0xff7f924c>
  8012d4:	00800304 	movi	r2,12
  8012d8:	98800015 	stw	r2,0(r19)
  8012dc:	0005883a 	mov	r2,zero
  8012e0:	003ff006 	br	8012a4 <__alt_mem_onchip_mem+0xff7f92a4>

008012e4 <_cleanup>:
  8012e4:	00802074 	movhi	r2,129
  8012e8:	10a78f04 	addi	r2,r2,-25028
  8012ec:	11000017 	ldw	r4,0(r2)
  8012f0:	01402034 	movhi	r5,128
  8012f4:	294bd204 	addi	r5,r5,12104
  8012f8:	08018cc1 	jmpi	8018cc <_fwalk_reent>

008012fc <__sinit>:
  8012fc:	20800e17 	ldw	r2,56(r4)
  801300:	10000126 	beq	r2,zero,801308 <__sinit+0xc>
  801304:	f800283a 	ret
  801308:	0800fc01 	jmpi	800fc0 <__sinit.part.1>

0080130c <__sfp_lock_acquire>:
  80130c:	f800283a 	ret

00801310 <__sfp_lock_release>:
  801310:	f800283a 	ret

00801314 <__sinit_lock_acquire>:
  801314:	f800283a 	ret

00801318 <__sinit_lock_release>:
  801318:	f800283a 	ret

0080131c <__fp_lock_all>:
  80131c:	00802074 	movhi	r2,129
  801320:	10a79004 	addi	r2,r2,-25024
  801324:	11000017 	ldw	r4,0(r2)
  801328:	01402034 	movhi	r5,128
  80132c:	29445704 	addi	r5,r5,4444
  801330:	08018081 	jmpi	801808 <_fwalk>

00801334 <__fp_unlock_all>:
  801334:	00802074 	movhi	r2,129
  801338:	10a79004 	addi	r2,r2,-25024
  80133c:	11000017 	ldw	r4,0(r2)
  801340:	01402034 	movhi	r5,128
  801344:	2943eb04 	addi	r5,r5,4012
  801348:	08018081 	jmpi	801808 <_fwalk>

0080134c <__sfvwrite_r>:
  80134c:	30800217 	ldw	r2,8(r6)
  801350:	10006726 	beq	r2,zero,8014f0 <__sfvwrite_r+0x1a4>
  801354:	28c0030b 	ldhu	r3,12(r5)
  801358:	defff404 	addi	sp,sp,-48
  80135c:	dd400715 	stw	r21,28(sp)
  801360:	dd000615 	stw	r20,24(sp)
  801364:	dc000215 	stw	r16,8(sp)
  801368:	dfc00b15 	stw	ra,44(sp)
  80136c:	df000a15 	stw	fp,40(sp)
  801370:	ddc00915 	stw	r23,36(sp)
  801374:	dd800815 	stw	r22,32(sp)
  801378:	dcc00515 	stw	r19,20(sp)
  80137c:	dc800415 	stw	r18,16(sp)
  801380:	dc400315 	stw	r17,12(sp)
  801384:	1880020c 	andi	r2,r3,8
  801388:	2821883a 	mov	r16,r5
  80138c:	202b883a 	mov	r21,r4
  801390:	3029883a 	mov	r20,r6
  801394:	10002726 	beq	r2,zero,801434 <__sfvwrite_r+0xe8>
  801398:	28800417 	ldw	r2,16(r5)
  80139c:	10002526 	beq	r2,zero,801434 <__sfvwrite_r+0xe8>
  8013a0:	1880008c 	andi	r2,r3,2
  8013a4:	a4400017 	ldw	r17,0(r20)
  8013a8:	10002a26 	beq	r2,zero,801454 <__sfvwrite_r+0x108>
  8013ac:	05a00034 	movhi	r22,32768
  8013b0:	0027883a 	mov	r19,zero
  8013b4:	0025883a 	mov	r18,zero
  8013b8:	b5bf0004 	addi	r22,r22,-1024
  8013bc:	980d883a 	mov	r6,r19
  8013c0:	a809883a 	mov	r4,r21
  8013c4:	90004626 	beq	r18,zero,8014e0 <__sfvwrite_r+0x194>
  8013c8:	900f883a 	mov	r7,r18
  8013cc:	b480022e 	bgeu	r22,r18,8013d8 <__sfvwrite_r+0x8c>
  8013d0:	01e00034 	movhi	r7,32768
  8013d4:	39ff0004 	addi	r7,r7,-1024
  8013d8:	80800917 	ldw	r2,36(r16)
  8013dc:	81400717 	ldw	r5,28(r16)
  8013e0:	103ee83a 	callr	r2
  8013e4:	0080570e 	bge	zero,r2,801544 <__sfvwrite_r+0x1f8>
  8013e8:	a0c00217 	ldw	r3,8(r20)
  8013ec:	98a7883a 	add	r19,r19,r2
  8013f0:	90a5c83a 	sub	r18,r18,r2
  8013f4:	1885c83a 	sub	r2,r3,r2
  8013f8:	a0800215 	stw	r2,8(r20)
  8013fc:	103fef1e 	bne	r2,zero,8013bc <__alt_mem_onchip_mem+0xff7f93bc>
  801400:	0005883a 	mov	r2,zero
  801404:	dfc00b17 	ldw	ra,44(sp)
  801408:	df000a17 	ldw	fp,40(sp)
  80140c:	ddc00917 	ldw	r23,36(sp)
  801410:	dd800817 	ldw	r22,32(sp)
  801414:	dd400717 	ldw	r21,28(sp)
  801418:	dd000617 	ldw	r20,24(sp)
  80141c:	dcc00517 	ldw	r19,20(sp)
  801420:	dc800417 	ldw	r18,16(sp)
  801424:	dc400317 	ldw	r17,12(sp)
  801428:	dc000217 	ldw	r16,8(sp)
  80142c:	dec00c04 	addi	sp,sp,48
  801430:	f800283a 	ret
  801434:	800b883a 	mov	r5,r16
  801438:	a809883a 	mov	r4,r21
  80143c:	0802da00 	call	802da0 <__swsetup_r>
  801440:	1000eb1e 	bne	r2,zero,8017f0 <__sfvwrite_r+0x4a4>
  801444:	80c0030b 	ldhu	r3,12(r16)
  801448:	a4400017 	ldw	r17,0(r20)
  80144c:	1880008c 	andi	r2,r3,2
  801450:	103fd61e 	bne	r2,zero,8013ac <__alt_mem_onchip_mem+0xff7f93ac>
  801454:	1880004c 	andi	r2,r3,1
  801458:	10003f1e 	bne	r2,zero,801558 <__sfvwrite_r+0x20c>
  80145c:	0039883a 	mov	fp,zero
  801460:	0025883a 	mov	r18,zero
  801464:	90001a26 	beq	r18,zero,8014d0 <__sfvwrite_r+0x184>
  801468:	1880800c 	andi	r2,r3,512
  80146c:	84c00217 	ldw	r19,8(r16)
  801470:	10002126 	beq	r2,zero,8014f8 <__sfvwrite_r+0x1ac>
  801474:	982f883a 	mov	r23,r19
  801478:	94c09336 	bltu	r18,r19,8016c8 <__sfvwrite_r+0x37c>
  80147c:	1881200c 	andi	r2,r3,1152
  801480:	10009e1e 	bne	r2,zero,8016fc <__sfvwrite_r+0x3b0>
  801484:	81000017 	ldw	r4,0(r16)
  801488:	b80d883a 	mov	r6,r23
  80148c:	e00b883a 	mov	r5,fp
  801490:	08023c80 	call	8023c8 <memmove>
  801494:	80c00217 	ldw	r3,8(r16)
  801498:	81000017 	ldw	r4,0(r16)
  80149c:	9005883a 	mov	r2,r18
  8014a0:	1ce7c83a 	sub	r19,r3,r19
  8014a4:	25cf883a 	add	r7,r4,r23
  8014a8:	84c00215 	stw	r19,8(r16)
  8014ac:	81c00015 	stw	r7,0(r16)
  8014b0:	a0c00217 	ldw	r3,8(r20)
  8014b4:	e0b9883a 	add	fp,fp,r2
  8014b8:	90a5c83a 	sub	r18,r18,r2
  8014bc:	18a7c83a 	sub	r19,r3,r2
  8014c0:	a4c00215 	stw	r19,8(r20)
  8014c4:	983fce26 	beq	r19,zero,801400 <__alt_mem_onchip_mem+0xff7f9400>
  8014c8:	80c0030b 	ldhu	r3,12(r16)
  8014cc:	903fe61e 	bne	r18,zero,801468 <__alt_mem_onchip_mem+0xff7f9468>
  8014d0:	8f000017 	ldw	fp,0(r17)
  8014d4:	8c800117 	ldw	r18,4(r17)
  8014d8:	8c400204 	addi	r17,r17,8
  8014dc:	003fe106 	br	801464 <__alt_mem_onchip_mem+0xff7f9464>
  8014e0:	8cc00017 	ldw	r19,0(r17)
  8014e4:	8c800117 	ldw	r18,4(r17)
  8014e8:	8c400204 	addi	r17,r17,8
  8014ec:	003fb306 	br	8013bc <__alt_mem_onchip_mem+0xff7f93bc>
  8014f0:	0005883a 	mov	r2,zero
  8014f4:	f800283a 	ret
  8014f8:	81000017 	ldw	r4,0(r16)
  8014fc:	80800417 	ldw	r2,16(r16)
  801500:	11005736 	bltu	r2,r4,801660 <__sfvwrite_r+0x314>
  801504:	85c00517 	ldw	r23,20(r16)
  801508:	95c05536 	bltu	r18,r23,801660 <__sfvwrite_r+0x314>
  80150c:	00a00034 	movhi	r2,32768
  801510:	10bfffc4 	addi	r2,r2,-1
  801514:	9009883a 	mov	r4,r18
  801518:	1480012e 	bgeu	r2,r18,801520 <__sfvwrite_r+0x1d4>
  80151c:	1009883a 	mov	r4,r2
  801520:	b80b883a 	mov	r5,r23
  801524:	0803a540 	call	803a54 <__divsi3>
  801528:	15cf383a 	mul	r7,r2,r23
  80152c:	81400717 	ldw	r5,28(r16)
  801530:	80800917 	ldw	r2,36(r16)
  801534:	e00d883a 	mov	r6,fp
  801538:	a809883a 	mov	r4,r21
  80153c:	103ee83a 	callr	r2
  801540:	00bfdb16 	blt	zero,r2,8014b0 <__alt_mem_onchip_mem+0xff7f94b0>
  801544:	8080030b 	ldhu	r2,12(r16)
  801548:	10801014 	ori	r2,r2,64
  80154c:	8080030d 	sth	r2,12(r16)
  801550:	00bfffc4 	movi	r2,-1
  801554:	003fab06 	br	801404 <__alt_mem_onchip_mem+0xff7f9404>
  801558:	0027883a 	mov	r19,zero
  80155c:	0011883a 	mov	r8,zero
  801560:	0039883a 	mov	fp,zero
  801564:	0025883a 	mov	r18,zero
  801568:	90001f26 	beq	r18,zero,8015e8 <__sfvwrite_r+0x29c>
  80156c:	40005a26 	beq	r8,zero,8016d8 <__sfvwrite_r+0x38c>
  801570:	982d883a 	mov	r22,r19
  801574:	94c0012e 	bgeu	r18,r19,80157c <__sfvwrite_r+0x230>
  801578:	902d883a 	mov	r22,r18
  80157c:	81000017 	ldw	r4,0(r16)
  801580:	80800417 	ldw	r2,16(r16)
  801584:	b02f883a 	mov	r23,r22
  801588:	81c00517 	ldw	r7,20(r16)
  80158c:	1100032e 	bgeu	r2,r4,80159c <__sfvwrite_r+0x250>
  801590:	80c00217 	ldw	r3,8(r16)
  801594:	38c7883a 	add	r3,r7,r3
  801598:	1d801816 	blt	r3,r22,8015fc <__sfvwrite_r+0x2b0>
  80159c:	b1c03e16 	blt	r22,r7,801698 <__sfvwrite_r+0x34c>
  8015a0:	80800917 	ldw	r2,36(r16)
  8015a4:	81400717 	ldw	r5,28(r16)
  8015a8:	e00d883a 	mov	r6,fp
  8015ac:	da000115 	stw	r8,4(sp)
  8015b0:	a809883a 	mov	r4,r21
  8015b4:	103ee83a 	callr	r2
  8015b8:	102f883a 	mov	r23,r2
  8015bc:	da000117 	ldw	r8,4(sp)
  8015c0:	00bfe00e 	bge	zero,r2,801544 <__alt_mem_onchip_mem+0xff7f9544>
  8015c4:	9de7c83a 	sub	r19,r19,r23
  8015c8:	98001f26 	beq	r19,zero,801648 <__sfvwrite_r+0x2fc>
  8015cc:	a0800217 	ldw	r2,8(r20)
  8015d0:	e5f9883a 	add	fp,fp,r23
  8015d4:	95e5c83a 	sub	r18,r18,r23
  8015d8:	15efc83a 	sub	r23,r2,r23
  8015dc:	a5c00215 	stw	r23,8(r20)
  8015e0:	b83f8726 	beq	r23,zero,801400 <__alt_mem_onchip_mem+0xff7f9400>
  8015e4:	903fe11e 	bne	r18,zero,80156c <__alt_mem_onchip_mem+0xff7f956c>
  8015e8:	8f000017 	ldw	fp,0(r17)
  8015ec:	8c800117 	ldw	r18,4(r17)
  8015f0:	0011883a 	mov	r8,zero
  8015f4:	8c400204 	addi	r17,r17,8
  8015f8:	003fdb06 	br	801568 <__alt_mem_onchip_mem+0xff7f9568>
  8015fc:	180d883a 	mov	r6,r3
  801600:	e00b883a 	mov	r5,fp
  801604:	da000115 	stw	r8,4(sp)
  801608:	d8c00015 	stw	r3,0(sp)
  80160c:	08023c80 	call	8023c8 <memmove>
  801610:	d8c00017 	ldw	r3,0(sp)
  801614:	80800017 	ldw	r2,0(r16)
  801618:	800b883a 	mov	r5,r16
  80161c:	a809883a 	mov	r4,r21
  801620:	10c5883a 	add	r2,r2,r3
  801624:	80800015 	stw	r2,0(r16)
  801628:	d8c00015 	stw	r3,0(sp)
  80162c:	08032680 	call	803268 <_fflush_r>
  801630:	d8c00017 	ldw	r3,0(sp)
  801634:	da000117 	ldw	r8,4(sp)
  801638:	103fc21e 	bne	r2,zero,801544 <__alt_mem_onchip_mem+0xff7f9544>
  80163c:	182f883a 	mov	r23,r3
  801640:	9de7c83a 	sub	r19,r19,r23
  801644:	983fe11e 	bne	r19,zero,8015cc <__alt_mem_onchip_mem+0xff7f95cc>
  801648:	800b883a 	mov	r5,r16
  80164c:	a809883a 	mov	r4,r21
  801650:	08032680 	call	803268 <_fflush_r>
  801654:	103fbb1e 	bne	r2,zero,801544 <__alt_mem_onchip_mem+0xff7f9544>
  801658:	0011883a 	mov	r8,zero
  80165c:	003fdb06 	br	8015cc <__alt_mem_onchip_mem+0xff7f95cc>
  801660:	94c0012e 	bgeu	r18,r19,801668 <__sfvwrite_r+0x31c>
  801664:	9027883a 	mov	r19,r18
  801668:	980d883a 	mov	r6,r19
  80166c:	e00b883a 	mov	r5,fp
  801670:	08023c80 	call	8023c8 <memmove>
  801674:	80800217 	ldw	r2,8(r16)
  801678:	80c00017 	ldw	r3,0(r16)
  80167c:	14c5c83a 	sub	r2,r2,r19
  801680:	1cc7883a 	add	r3,r3,r19
  801684:	80800215 	stw	r2,8(r16)
  801688:	80c00015 	stw	r3,0(r16)
  80168c:	10004326 	beq	r2,zero,80179c <__sfvwrite_r+0x450>
  801690:	9805883a 	mov	r2,r19
  801694:	003f8606 	br	8014b0 <__alt_mem_onchip_mem+0xff7f94b0>
  801698:	b00d883a 	mov	r6,r22
  80169c:	e00b883a 	mov	r5,fp
  8016a0:	da000115 	stw	r8,4(sp)
  8016a4:	08023c80 	call	8023c8 <memmove>
  8016a8:	80800217 	ldw	r2,8(r16)
  8016ac:	80c00017 	ldw	r3,0(r16)
  8016b0:	da000117 	ldw	r8,4(sp)
  8016b4:	1585c83a 	sub	r2,r2,r22
  8016b8:	1dad883a 	add	r22,r3,r22
  8016bc:	80800215 	stw	r2,8(r16)
  8016c0:	85800015 	stw	r22,0(r16)
  8016c4:	003fbf06 	br	8015c4 <__alt_mem_onchip_mem+0xff7f95c4>
  8016c8:	81000017 	ldw	r4,0(r16)
  8016cc:	9027883a 	mov	r19,r18
  8016d0:	902f883a 	mov	r23,r18
  8016d4:	003f6c06 	br	801488 <__alt_mem_onchip_mem+0xff7f9488>
  8016d8:	900d883a 	mov	r6,r18
  8016dc:	01400284 	movi	r5,10
  8016e0:	e009883a 	mov	r4,fp
  8016e4:	080219c0 	call	80219c <memchr>
  8016e8:	10003e26 	beq	r2,zero,8017e4 <__sfvwrite_r+0x498>
  8016ec:	10800044 	addi	r2,r2,1
  8016f0:	1727c83a 	sub	r19,r2,fp
  8016f4:	02000044 	movi	r8,1
  8016f8:	003f9d06 	br	801570 <__alt_mem_onchip_mem+0xff7f9570>
  8016fc:	80800517 	ldw	r2,20(r16)
  801700:	81400417 	ldw	r5,16(r16)
  801704:	81c00017 	ldw	r7,0(r16)
  801708:	10a7883a 	add	r19,r2,r2
  80170c:	9885883a 	add	r2,r19,r2
  801710:	1026d7fa 	srli	r19,r2,31
  801714:	396dc83a 	sub	r22,r7,r5
  801718:	b1000044 	addi	r4,r22,1
  80171c:	9885883a 	add	r2,r19,r2
  801720:	1027d07a 	srai	r19,r2,1
  801724:	2485883a 	add	r2,r4,r18
  801728:	980d883a 	mov	r6,r19
  80172c:	9880022e 	bgeu	r19,r2,801738 <__sfvwrite_r+0x3ec>
  801730:	1027883a 	mov	r19,r2
  801734:	100d883a 	mov	r6,r2
  801738:	18c1000c 	andi	r3,r3,1024
  80173c:	18001c26 	beq	r3,zero,8017b0 <__sfvwrite_r+0x464>
  801740:	300b883a 	mov	r5,r6
  801744:	a809883a 	mov	r4,r21
  801748:	08019900 	call	801990 <_malloc_r>
  80174c:	102f883a 	mov	r23,r2
  801750:	10002926 	beq	r2,zero,8017f8 <__sfvwrite_r+0x4ac>
  801754:	81400417 	ldw	r5,16(r16)
  801758:	b00d883a 	mov	r6,r22
  80175c:	1009883a 	mov	r4,r2
  801760:	08022800 	call	802280 <memcpy>
  801764:	8080030b 	ldhu	r2,12(r16)
  801768:	00fedfc4 	movi	r3,-1153
  80176c:	10c4703a 	and	r2,r2,r3
  801770:	10802014 	ori	r2,r2,128
  801774:	8080030d 	sth	r2,12(r16)
  801778:	bd89883a 	add	r4,r23,r22
  80177c:	9d8fc83a 	sub	r7,r19,r22
  801780:	85c00415 	stw	r23,16(r16)
  801784:	84c00515 	stw	r19,20(r16)
  801788:	81000015 	stw	r4,0(r16)
  80178c:	9027883a 	mov	r19,r18
  801790:	81c00215 	stw	r7,8(r16)
  801794:	902f883a 	mov	r23,r18
  801798:	003f3b06 	br	801488 <__alt_mem_onchip_mem+0xff7f9488>
  80179c:	800b883a 	mov	r5,r16
  8017a0:	a809883a 	mov	r4,r21
  8017a4:	08032680 	call	803268 <_fflush_r>
  8017a8:	103fb926 	beq	r2,zero,801690 <__alt_mem_onchip_mem+0xff7f9690>
  8017ac:	003f6506 	br	801544 <__alt_mem_onchip_mem+0xff7f9544>
  8017b0:	a809883a 	mov	r4,r21
  8017b4:	080264c0 	call	80264c <_realloc_r>
  8017b8:	102f883a 	mov	r23,r2
  8017bc:	103fee1e 	bne	r2,zero,801778 <__alt_mem_onchip_mem+0xff7f9778>
  8017c0:	81400417 	ldw	r5,16(r16)
  8017c4:	a809883a 	mov	r4,r21
  8017c8:	08034180 	call	803418 <_free_r>
  8017cc:	8080030b 	ldhu	r2,12(r16)
  8017d0:	00ffdfc4 	movi	r3,-129
  8017d4:	1884703a 	and	r2,r3,r2
  8017d8:	00c00304 	movi	r3,12
  8017dc:	a8c00015 	stw	r3,0(r21)
  8017e0:	003f5906 	br	801548 <__alt_mem_onchip_mem+0xff7f9548>
  8017e4:	94c00044 	addi	r19,r18,1
  8017e8:	02000044 	movi	r8,1
  8017ec:	003f6006 	br	801570 <__alt_mem_onchip_mem+0xff7f9570>
  8017f0:	00bfffc4 	movi	r2,-1
  8017f4:	003f0306 	br	801404 <__alt_mem_onchip_mem+0xff7f9404>
  8017f8:	00800304 	movi	r2,12
  8017fc:	a8800015 	stw	r2,0(r21)
  801800:	8080030b 	ldhu	r2,12(r16)
  801804:	003f5006 	br	801548 <__alt_mem_onchip_mem+0xff7f9548>

00801808 <_fwalk>:
  801808:	defff704 	addi	sp,sp,-36
  80180c:	dd000415 	stw	r20,16(sp)
  801810:	dfc00815 	stw	ra,32(sp)
  801814:	ddc00715 	stw	r23,28(sp)
  801818:	dd800615 	stw	r22,24(sp)
  80181c:	dd400515 	stw	r21,20(sp)
  801820:	dcc00315 	stw	r19,12(sp)
  801824:	dc800215 	stw	r18,8(sp)
  801828:	dc400115 	stw	r17,4(sp)
  80182c:	dc000015 	stw	r16,0(sp)
  801830:	2500b804 	addi	r20,r4,736
  801834:	a0002326 	beq	r20,zero,8018c4 <_fwalk+0xbc>
  801838:	282b883a 	mov	r21,r5
  80183c:	002f883a 	mov	r23,zero
  801840:	05800044 	movi	r22,1
  801844:	04ffffc4 	movi	r19,-1
  801848:	a4400117 	ldw	r17,4(r20)
  80184c:	a4800217 	ldw	r18,8(r20)
  801850:	8c7fffc4 	addi	r17,r17,-1
  801854:	88000d16 	blt	r17,zero,80188c <_fwalk+0x84>
  801858:	94000304 	addi	r16,r18,12
  80185c:	94800384 	addi	r18,r18,14
  801860:	8080000b 	ldhu	r2,0(r16)
  801864:	8c7fffc4 	addi	r17,r17,-1
  801868:	813ffd04 	addi	r4,r16,-12
  80186c:	b080042e 	bgeu	r22,r2,801880 <_fwalk+0x78>
  801870:	9080000f 	ldh	r2,0(r18)
  801874:	14c00226 	beq	r2,r19,801880 <_fwalk+0x78>
  801878:	a83ee83a 	callr	r21
  80187c:	b8aeb03a 	or	r23,r23,r2
  801880:	84001a04 	addi	r16,r16,104
  801884:	94801a04 	addi	r18,r18,104
  801888:	8cfff51e 	bne	r17,r19,801860 <__alt_mem_onchip_mem+0xff7f9860>
  80188c:	a5000017 	ldw	r20,0(r20)
  801890:	a03fed1e 	bne	r20,zero,801848 <__alt_mem_onchip_mem+0xff7f9848>
  801894:	b805883a 	mov	r2,r23
  801898:	dfc00817 	ldw	ra,32(sp)
  80189c:	ddc00717 	ldw	r23,28(sp)
  8018a0:	dd800617 	ldw	r22,24(sp)
  8018a4:	dd400517 	ldw	r21,20(sp)
  8018a8:	dd000417 	ldw	r20,16(sp)
  8018ac:	dcc00317 	ldw	r19,12(sp)
  8018b0:	dc800217 	ldw	r18,8(sp)
  8018b4:	dc400117 	ldw	r17,4(sp)
  8018b8:	dc000017 	ldw	r16,0(sp)
  8018bc:	dec00904 	addi	sp,sp,36
  8018c0:	f800283a 	ret
  8018c4:	002f883a 	mov	r23,zero
  8018c8:	003ff206 	br	801894 <__alt_mem_onchip_mem+0xff7f9894>

008018cc <_fwalk_reent>:
  8018cc:	defff704 	addi	sp,sp,-36
  8018d0:	dd000415 	stw	r20,16(sp)
  8018d4:	dfc00815 	stw	ra,32(sp)
  8018d8:	ddc00715 	stw	r23,28(sp)
  8018dc:	dd800615 	stw	r22,24(sp)
  8018e0:	dd400515 	stw	r21,20(sp)
  8018e4:	dcc00315 	stw	r19,12(sp)
  8018e8:	dc800215 	stw	r18,8(sp)
  8018ec:	dc400115 	stw	r17,4(sp)
  8018f0:	dc000015 	stw	r16,0(sp)
  8018f4:	2500b804 	addi	r20,r4,736
  8018f8:	a0002326 	beq	r20,zero,801988 <_fwalk_reent+0xbc>
  8018fc:	282b883a 	mov	r21,r5
  801900:	2027883a 	mov	r19,r4
  801904:	002f883a 	mov	r23,zero
  801908:	05800044 	movi	r22,1
  80190c:	04bfffc4 	movi	r18,-1
  801910:	a4400117 	ldw	r17,4(r20)
  801914:	a4000217 	ldw	r16,8(r20)
  801918:	8c7fffc4 	addi	r17,r17,-1
  80191c:	88000c16 	blt	r17,zero,801950 <_fwalk_reent+0x84>
  801920:	84000304 	addi	r16,r16,12
  801924:	8080000b 	ldhu	r2,0(r16)
  801928:	8c7fffc4 	addi	r17,r17,-1
  80192c:	817ffd04 	addi	r5,r16,-12
  801930:	b080052e 	bgeu	r22,r2,801948 <_fwalk_reent+0x7c>
  801934:	8080008f 	ldh	r2,2(r16)
  801938:	9809883a 	mov	r4,r19
  80193c:	14800226 	beq	r2,r18,801948 <_fwalk_reent+0x7c>
  801940:	a83ee83a 	callr	r21
  801944:	b8aeb03a 	or	r23,r23,r2
  801948:	84001a04 	addi	r16,r16,104
  80194c:	8cbff51e 	bne	r17,r18,801924 <__alt_mem_onchip_mem+0xff7f9924>
  801950:	a5000017 	ldw	r20,0(r20)
  801954:	a03fee1e 	bne	r20,zero,801910 <__alt_mem_onchip_mem+0xff7f9910>
  801958:	b805883a 	mov	r2,r23
  80195c:	dfc00817 	ldw	ra,32(sp)
  801960:	ddc00717 	ldw	r23,28(sp)
  801964:	dd800617 	ldw	r22,24(sp)
  801968:	dd400517 	ldw	r21,20(sp)
  80196c:	dd000417 	ldw	r20,16(sp)
  801970:	dcc00317 	ldw	r19,12(sp)
  801974:	dc800217 	ldw	r18,8(sp)
  801978:	dc400117 	ldw	r17,4(sp)
  80197c:	dc000017 	ldw	r16,0(sp)
  801980:	dec00904 	addi	sp,sp,36
  801984:	f800283a 	ret
  801988:	002f883a 	mov	r23,zero
  80198c:	003ff206 	br	801958 <__alt_mem_onchip_mem+0xff7f9958>

00801990 <_malloc_r>:
  801990:	defff504 	addi	sp,sp,-44
  801994:	dc800315 	stw	r18,12(sp)
  801998:	dfc00a15 	stw	ra,40(sp)
  80199c:	df000915 	stw	fp,36(sp)
  8019a0:	ddc00815 	stw	r23,32(sp)
  8019a4:	dd800715 	stw	r22,28(sp)
  8019a8:	dd400615 	stw	r21,24(sp)
  8019ac:	dd000515 	stw	r20,20(sp)
  8019b0:	dcc00415 	stw	r19,16(sp)
  8019b4:	dc400215 	stw	r17,8(sp)
  8019b8:	dc000115 	stw	r16,4(sp)
  8019bc:	288002c4 	addi	r2,r5,11
  8019c0:	00c00584 	movi	r3,22
  8019c4:	2025883a 	mov	r18,r4
  8019c8:	18807f2e 	bgeu	r3,r2,801bc8 <_malloc_r+0x238>
  8019cc:	047ffe04 	movi	r17,-8
  8019d0:	1462703a 	and	r17,r2,r17
  8019d4:	8800a316 	blt	r17,zero,801c64 <_malloc_r+0x2d4>
  8019d8:	8940a236 	bltu	r17,r5,801c64 <_malloc_r+0x2d4>
  8019dc:	08044300 	call	804430 <__malloc_lock>
  8019e0:	00807dc4 	movi	r2,503
  8019e4:	1441e92e 	bgeu	r2,r17,80218c <_malloc_r+0x7fc>
  8019e8:	8804d27a 	srli	r2,r17,9
  8019ec:	1000a126 	beq	r2,zero,801c74 <_malloc_r+0x2e4>
  8019f0:	00c00104 	movi	r3,4
  8019f4:	18811e36 	bltu	r3,r2,801e70 <_malloc_r+0x4e0>
  8019f8:	8804d1ba 	srli	r2,r17,6
  8019fc:	12000e44 	addi	r8,r2,57
  801a00:	11c00e04 	addi	r7,r2,56
  801a04:	4209883a 	add	r4,r8,r8
  801a08:	04c02074 	movhi	r19,129
  801a0c:	2109883a 	add	r4,r4,r4
  801a10:	9ce19204 	addi	r19,r19,-31160
  801a14:	2109883a 	add	r4,r4,r4
  801a18:	9909883a 	add	r4,r19,r4
  801a1c:	24000117 	ldw	r16,4(r4)
  801a20:	213ffe04 	addi	r4,r4,-8
  801a24:	24009726 	beq	r4,r16,801c84 <_malloc_r+0x2f4>
  801a28:	80800117 	ldw	r2,4(r16)
  801a2c:	01bfff04 	movi	r6,-4
  801a30:	014003c4 	movi	r5,15
  801a34:	1184703a 	and	r2,r2,r6
  801a38:	1447c83a 	sub	r3,r2,r17
  801a3c:	28c00716 	blt	r5,r3,801a5c <_malloc_r+0xcc>
  801a40:	1800920e 	bge	r3,zero,801c8c <_malloc_r+0x2fc>
  801a44:	84000317 	ldw	r16,12(r16)
  801a48:	24008e26 	beq	r4,r16,801c84 <_malloc_r+0x2f4>
  801a4c:	80800117 	ldw	r2,4(r16)
  801a50:	1184703a 	and	r2,r2,r6
  801a54:	1447c83a 	sub	r3,r2,r17
  801a58:	28fff90e 	bge	r5,r3,801a40 <__alt_mem_onchip_mem+0xff7f9a40>
  801a5c:	3809883a 	mov	r4,r7
  801a60:	01802074 	movhi	r6,129
  801a64:	9c000417 	ldw	r16,16(r19)
  801a68:	31a19204 	addi	r6,r6,-31160
  801a6c:	32000204 	addi	r8,r6,8
  801a70:	82013426 	beq	r16,r8,801f44 <_malloc_r+0x5b4>
  801a74:	80c00117 	ldw	r3,4(r16)
  801a78:	00bfff04 	movi	r2,-4
  801a7c:	188e703a 	and	r7,r3,r2
  801a80:	3c45c83a 	sub	r2,r7,r17
  801a84:	00c003c4 	movi	r3,15
  801a88:	18811f16 	blt	r3,r2,801f08 <_malloc_r+0x578>
  801a8c:	32000515 	stw	r8,20(r6)
  801a90:	32000415 	stw	r8,16(r6)
  801a94:	10007f0e 	bge	r2,zero,801c94 <_malloc_r+0x304>
  801a98:	00807fc4 	movi	r2,511
  801a9c:	11c0fd36 	bltu	r2,r7,801e94 <_malloc_r+0x504>
  801aa0:	3806d0fa 	srli	r3,r7,3
  801aa4:	01c00044 	movi	r7,1
  801aa8:	30800117 	ldw	r2,4(r6)
  801aac:	19400044 	addi	r5,r3,1
  801ab0:	294b883a 	add	r5,r5,r5
  801ab4:	1807d0ba 	srai	r3,r3,2
  801ab8:	294b883a 	add	r5,r5,r5
  801abc:	294b883a 	add	r5,r5,r5
  801ac0:	298b883a 	add	r5,r5,r6
  801ac4:	38c6983a 	sll	r3,r7,r3
  801ac8:	29c00017 	ldw	r7,0(r5)
  801acc:	2a7ffe04 	addi	r9,r5,-8
  801ad0:	1886b03a 	or	r3,r3,r2
  801ad4:	82400315 	stw	r9,12(r16)
  801ad8:	81c00215 	stw	r7,8(r16)
  801adc:	30c00115 	stw	r3,4(r6)
  801ae0:	2c000015 	stw	r16,0(r5)
  801ae4:	3c000315 	stw	r16,12(r7)
  801ae8:	2005d0ba 	srai	r2,r4,2
  801aec:	01400044 	movi	r5,1
  801af0:	288a983a 	sll	r5,r5,r2
  801af4:	19406f36 	bltu	r3,r5,801cb4 <_malloc_r+0x324>
  801af8:	28c4703a 	and	r2,r5,r3
  801afc:	10000a1e 	bne	r2,zero,801b28 <_malloc_r+0x198>
  801b00:	00bfff04 	movi	r2,-4
  801b04:	294b883a 	add	r5,r5,r5
  801b08:	2088703a 	and	r4,r4,r2
  801b0c:	28c4703a 	and	r2,r5,r3
  801b10:	21000104 	addi	r4,r4,4
  801b14:	1000041e 	bne	r2,zero,801b28 <_malloc_r+0x198>
  801b18:	294b883a 	add	r5,r5,r5
  801b1c:	28c4703a 	and	r2,r5,r3
  801b20:	21000104 	addi	r4,r4,4
  801b24:	103ffc26 	beq	r2,zero,801b18 <__alt_mem_onchip_mem+0xff7f9b18>
  801b28:	02bfff04 	movi	r10,-4
  801b2c:	024003c4 	movi	r9,15
  801b30:	21800044 	addi	r6,r4,1
  801b34:	318d883a 	add	r6,r6,r6
  801b38:	318d883a 	add	r6,r6,r6
  801b3c:	318d883a 	add	r6,r6,r6
  801b40:	998d883a 	add	r6,r19,r6
  801b44:	333ffe04 	addi	r12,r6,-8
  801b48:	2017883a 	mov	r11,r4
  801b4c:	31800104 	addi	r6,r6,4
  801b50:	34000017 	ldw	r16,0(r6)
  801b54:	31fffd04 	addi	r7,r6,-12
  801b58:	81c0041e 	bne	r16,r7,801b6c <_malloc_r+0x1dc>
  801b5c:	0000fb06 	br	801f4c <_malloc_r+0x5bc>
  801b60:	1801030e 	bge	r3,zero,801f70 <_malloc_r+0x5e0>
  801b64:	84000317 	ldw	r16,12(r16)
  801b68:	81c0f826 	beq	r16,r7,801f4c <_malloc_r+0x5bc>
  801b6c:	80800117 	ldw	r2,4(r16)
  801b70:	1284703a 	and	r2,r2,r10
  801b74:	1447c83a 	sub	r3,r2,r17
  801b78:	48fff90e 	bge	r9,r3,801b60 <__alt_mem_onchip_mem+0xff7f9b60>
  801b7c:	80800317 	ldw	r2,12(r16)
  801b80:	81000217 	ldw	r4,8(r16)
  801b84:	89400054 	ori	r5,r17,1
  801b88:	81400115 	stw	r5,4(r16)
  801b8c:	20800315 	stw	r2,12(r4)
  801b90:	11000215 	stw	r4,8(r2)
  801b94:	8463883a 	add	r17,r16,r17
  801b98:	9c400515 	stw	r17,20(r19)
  801b9c:	9c400415 	stw	r17,16(r19)
  801ba0:	18800054 	ori	r2,r3,1
  801ba4:	88800115 	stw	r2,4(r17)
  801ba8:	8a000315 	stw	r8,12(r17)
  801bac:	8a000215 	stw	r8,8(r17)
  801bb0:	88e3883a 	add	r17,r17,r3
  801bb4:	88c00015 	stw	r3,0(r17)
  801bb8:	9009883a 	mov	r4,r18
  801bbc:	08044540 	call	804454 <__malloc_unlock>
  801bc0:	80800204 	addi	r2,r16,8
  801bc4:	00001b06 	br	801c34 <_malloc_r+0x2a4>
  801bc8:	04400404 	movi	r17,16
  801bcc:	89402536 	bltu	r17,r5,801c64 <_malloc_r+0x2d4>
  801bd0:	08044300 	call	804430 <__malloc_lock>
  801bd4:	00800184 	movi	r2,6
  801bd8:	01000084 	movi	r4,2
  801bdc:	04c02074 	movhi	r19,129
  801be0:	1085883a 	add	r2,r2,r2
  801be4:	9ce19204 	addi	r19,r19,-31160
  801be8:	1085883a 	add	r2,r2,r2
  801bec:	9885883a 	add	r2,r19,r2
  801bf0:	14000117 	ldw	r16,4(r2)
  801bf4:	10fffe04 	addi	r3,r2,-8
  801bf8:	80c0d926 	beq	r16,r3,801f60 <_malloc_r+0x5d0>
  801bfc:	80c00117 	ldw	r3,4(r16)
  801c00:	81000317 	ldw	r4,12(r16)
  801c04:	00bfff04 	movi	r2,-4
  801c08:	1884703a 	and	r2,r3,r2
  801c0c:	81400217 	ldw	r5,8(r16)
  801c10:	8085883a 	add	r2,r16,r2
  801c14:	10c00117 	ldw	r3,4(r2)
  801c18:	29000315 	stw	r4,12(r5)
  801c1c:	21400215 	stw	r5,8(r4)
  801c20:	18c00054 	ori	r3,r3,1
  801c24:	10c00115 	stw	r3,4(r2)
  801c28:	9009883a 	mov	r4,r18
  801c2c:	08044540 	call	804454 <__malloc_unlock>
  801c30:	80800204 	addi	r2,r16,8
  801c34:	dfc00a17 	ldw	ra,40(sp)
  801c38:	df000917 	ldw	fp,36(sp)
  801c3c:	ddc00817 	ldw	r23,32(sp)
  801c40:	dd800717 	ldw	r22,28(sp)
  801c44:	dd400617 	ldw	r21,24(sp)
  801c48:	dd000517 	ldw	r20,20(sp)
  801c4c:	dcc00417 	ldw	r19,16(sp)
  801c50:	dc800317 	ldw	r18,12(sp)
  801c54:	dc400217 	ldw	r17,8(sp)
  801c58:	dc000117 	ldw	r16,4(sp)
  801c5c:	dec00b04 	addi	sp,sp,44
  801c60:	f800283a 	ret
  801c64:	00800304 	movi	r2,12
  801c68:	90800015 	stw	r2,0(r18)
  801c6c:	0005883a 	mov	r2,zero
  801c70:	003ff006 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801c74:	01002004 	movi	r4,128
  801c78:	02001004 	movi	r8,64
  801c7c:	01c00fc4 	movi	r7,63
  801c80:	003f6106 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  801c84:	4009883a 	mov	r4,r8
  801c88:	003f7506 	br	801a60 <__alt_mem_onchip_mem+0xff7f9a60>
  801c8c:	81000317 	ldw	r4,12(r16)
  801c90:	003fde06 	br	801c0c <__alt_mem_onchip_mem+0xff7f9c0c>
  801c94:	81c5883a 	add	r2,r16,r7
  801c98:	11400117 	ldw	r5,4(r2)
  801c9c:	9009883a 	mov	r4,r18
  801ca0:	29400054 	ori	r5,r5,1
  801ca4:	11400115 	stw	r5,4(r2)
  801ca8:	08044540 	call	804454 <__malloc_unlock>
  801cac:	80800204 	addi	r2,r16,8
  801cb0:	003fe006 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801cb4:	9c000217 	ldw	r16,8(r19)
  801cb8:	00bfff04 	movi	r2,-4
  801cbc:	85800117 	ldw	r22,4(r16)
  801cc0:	b0ac703a 	and	r22,r22,r2
  801cc4:	b4400336 	bltu	r22,r17,801cd4 <_malloc_r+0x344>
  801cc8:	b445c83a 	sub	r2,r22,r17
  801ccc:	00c003c4 	movi	r3,15
  801cd0:	18805d16 	blt	r3,r2,801e48 <_malloc_r+0x4b8>
  801cd4:	05c02074 	movhi	r23,129
  801cd8:	00802074 	movhi	r2,129
  801cdc:	10aebb04 	addi	r2,r2,-17684
  801ce0:	bde79104 	addi	r23,r23,-25020
  801ce4:	15400017 	ldw	r21,0(r2)
  801ce8:	b8c00017 	ldw	r3,0(r23)
  801cec:	00bfffc4 	movi	r2,-1
  801cf0:	858d883a 	add	r6,r16,r22
  801cf4:	8d6b883a 	add	r21,r17,r21
  801cf8:	1880ea26 	beq	r3,r2,8020a4 <_malloc_r+0x714>
  801cfc:	ad4403c4 	addi	r21,r21,4111
  801d00:	00bc0004 	movi	r2,-4096
  801d04:	a8aa703a 	and	r21,r21,r2
  801d08:	a80b883a 	mov	r5,r21
  801d0c:	9009883a 	mov	r4,r18
  801d10:	d9800015 	stw	r6,0(sp)
  801d14:	0802bb00 	call	802bb0 <_sbrk_r>
  801d18:	1029883a 	mov	r20,r2
  801d1c:	00bfffc4 	movi	r2,-1
  801d20:	d9800017 	ldw	r6,0(sp)
  801d24:	a080e826 	beq	r20,r2,8020c8 <_malloc_r+0x738>
  801d28:	a180a636 	bltu	r20,r6,801fc4 <_malloc_r+0x634>
  801d2c:	07002074 	movhi	fp,129
  801d30:	e72ec404 	addi	fp,fp,-17648
  801d34:	e0800017 	ldw	r2,0(fp)
  801d38:	a887883a 	add	r3,r21,r2
  801d3c:	e0c00015 	stw	r3,0(fp)
  801d40:	3500e626 	beq	r6,r20,8020dc <_malloc_r+0x74c>
  801d44:	b9000017 	ldw	r4,0(r23)
  801d48:	00bfffc4 	movi	r2,-1
  801d4c:	2080ee26 	beq	r4,r2,802108 <_malloc_r+0x778>
  801d50:	a185c83a 	sub	r2,r20,r6
  801d54:	10c5883a 	add	r2,r2,r3
  801d58:	e0800015 	stw	r2,0(fp)
  801d5c:	a0c001cc 	andi	r3,r20,7
  801d60:	1800bc26 	beq	r3,zero,802054 <_malloc_r+0x6c4>
  801d64:	a0e9c83a 	sub	r20,r20,r3
  801d68:	00840204 	movi	r2,4104
  801d6c:	a5000204 	addi	r20,r20,8
  801d70:	10c7c83a 	sub	r3,r2,r3
  801d74:	a545883a 	add	r2,r20,r21
  801d78:	1083ffcc 	andi	r2,r2,4095
  801d7c:	18abc83a 	sub	r21,r3,r2
  801d80:	a80b883a 	mov	r5,r21
  801d84:	9009883a 	mov	r4,r18
  801d88:	0802bb00 	call	802bb0 <_sbrk_r>
  801d8c:	00ffffc4 	movi	r3,-1
  801d90:	10c0e126 	beq	r2,r3,802118 <_malloc_r+0x788>
  801d94:	1505c83a 	sub	r2,r2,r20
  801d98:	1545883a 	add	r2,r2,r21
  801d9c:	10800054 	ori	r2,r2,1
  801da0:	e0c00017 	ldw	r3,0(fp)
  801da4:	9d000215 	stw	r20,8(r19)
  801da8:	a0800115 	stw	r2,4(r20)
  801dac:	a8c7883a 	add	r3,r21,r3
  801db0:	e0c00015 	stw	r3,0(fp)
  801db4:	84c00e26 	beq	r16,r19,801df0 <_malloc_r+0x460>
  801db8:	018003c4 	movi	r6,15
  801dbc:	3580a72e 	bgeu	r6,r22,80205c <_malloc_r+0x6cc>
  801dc0:	81400117 	ldw	r5,4(r16)
  801dc4:	013ffe04 	movi	r4,-8
  801dc8:	b0bffd04 	addi	r2,r22,-12
  801dcc:	1104703a 	and	r2,r2,r4
  801dd0:	2900004c 	andi	r4,r5,1
  801dd4:	2088b03a 	or	r4,r4,r2
  801dd8:	81000115 	stw	r4,4(r16)
  801ddc:	01400144 	movi	r5,5
  801de0:	8089883a 	add	r4,r16,r2
  801de4:	21400115 	stw	r5,4(r4)
  801de8:	21400215 	stw	r5,8(r4)
  801dec:	3080cd36 	bltu	r6,r2,802124 <_malloc_r+0x794>
  801df0:	00802074 	movhi	r2,129
  801df4:	10aeba04 	addi	r2,r2,-17688
  801df8:	11000017 	ldw	r4,0(r2)
  801dfc:	20c0012e 	bgeu	r4,r3,801e04 <_malloc_r+0x474>
  801e00:	10c00015 	stw	r3,0(r2)
  801e04:	00802074 	movhi	r2,129
  801e08:	10aeb904 	addi	r2,r2,-17692
  801e0c:	11000017 	ldw	r4,0(r2)
  801e10:	9c000217 	ldw	r16,8(r19)
  801e14:	20c0012e 	bgeu	r4,r3,801e1c <_malloc_r+0x48c>
  801e18:	10c00015 	stw	r3,0(r2)
  801e1c:	80c00117 	ldw	r3,4(r16)
  801e20:	00bfff04 	movi	r2,-4
  801e24:	1886703a 	and	r3,r3,r2
  801e28:	1c45c83a 	sub	r2,r3,r17
  801e2c:	1c400236 	bltu	r3,r17,801e38 <_malloc_r+0x4a8>
  801e30:	00c003c4 	movi	r3,15
  801e34:	18800416 	blt	r3,r2,801e48 <_malloc_r+0x4b8>
  801e38:	9009883a 	mov	r4,r18
  801e3c:	08044540 	call	804454 <__malloc_unlock>
  801e40:	0005883a 	mov	r2,zero
  801e44:	003f7b06 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801e48:	88c00054 	ori	r3,r17,1
  801e4c:	80c00115 	stw	r3,4(r16)
  801e50:	8463883a 	add	r17,r16,r17
  801e54:	10800054 	ori	r2,r2,1
  801e58:	9c400215 	stw	r17,8(r19)
  801e5c:	88800115 	stw	r2,4(r17)
  801e60:	9009883a 	mov	r4,r18
  801e64:	08044540 	call	804454 <__malloc_unlock>
  801e68:	80800204 	addi	r2,r16,8
  801e6c:	003f7106 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801e70:	00c00504 	movi	r3,20
  801e74:	18804a2e 	bgeu	r3,r2,801fa0 <_malloc_r+0x610>
  801e78:	00c01504 	movi	r3,84
  801e7c:	18806e36 	bltu	r3,r2,802038 <_malloc_r+0x6a8>
  801e80:	8804d33a 	srli	r2,r17,12
  801e84:	12001bc4 	addi	r8,r2,111
  801e88:	11c01b84 	addi	r7,r2,110
  801e8c:	4209883a 	add	r4,r8,r8
  801e90:	003edd06 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  801e94:	3804d27a 	srli	r2,r7,9
  801e98:	00c00104 	movi	r3,4
  801e9c:	1880442e 	bgeu	r3,r2,801fb0 <_malloc_r+0x620>
  801ea0:	00c00504 	movi	r3,20
  801ea4:	18808136 	bltu	r3,r2,8020ac <_malloc_r+0x71c>
  801ea8:	11401704 	addi	r5,r2,92
  801eac:	10c016c4 	addi	r3,r2,91
  801eb0:	294b883a 	add	r5,r5,r5
  801eb4:	294b883a 	add	r5,r5,r5
  801eb8:	294b883a 	add	r5,r5,r5
  801ebc:	994b883a 	add	r5,r19,r5
  801ec0:	28800017 	ldw	r2,0(r5)
  801ec4:	01802074 	movhi	r6,129
  801ec8:	297ffe04 	addi	r5,r5,-8
  801ecc:	31a19204 	addi	r6,r6,-31160
  801ed0:	28806526 	beq	r5,r2,802068 <_malloc_r+0x6d8>
  801ed4:	01bfff04 	movi	r6,-4
  801ed8:	10c00117 	ldw	r3,4(r2)
  801edc:	1986703a 	and	r3,r3,r6
  801ee0:	38c0022e 	bgeu	r7,r3,801eec <_malloc_r+0x55c>
  801ee4:	10800217 	ldw	r2,8(r2)
  801ee8:	28bffb1e 	bne	r5,r2,801ed8 <__alt_mem_onchip_mem+0xff7f9ed8>
  801eec:	11400317 	ldw	r5,12(r2)
  801ef0:	98c00117 	ldw	r3,4(r19)
  801ef4:	81400315 	stw	r5,12(r16)
  801ef8:	80800215 	stw	r2,8(r16)
  801efc:	2c000215 	stw	r16,8(r5)
  801f00:	14000315 	stw	r16,12(r2)
  801f04:	003ef806 	br	801ae8 <__alt_mem_onchip_mem+0xff7f9ae8>
  801f08:	88c00054 	ori	r3,r17,1
  801f0c:	80c00115 	stw	r3,4(r16)
  801f10:	8463883a 	add	r17,r16,r17
  801f14:	34400515 	stw	r17,20(r6)
  801f18:	34400415 	stw	r17,16(r6)
  801f1c:	10c00054 	ori	r3,r2,1
  801f20:	8a000315 	stw	r8,12(r17)
  801f24:	8a000215 	stw	r8,8(r17)
  801f28:	88c00115 	stw	r3,4(r17)
  801f2c:	88a3883a 	add	r17,r17,r2
  801f30:	88800015 	stw	r2,0(r17)
  801f34:	9009883a 	mov	r4,r18
  801f38:	08044540 	call	804454 <__malloc_unlock>
  801f3c:	80800204 	addi	r2,r16,8
  801f40:	003f3c06 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801f44:	30c00117 	ldw	r3,4(r6)
  801f48:	003ee706 	br	801ae8 <__alt_mem_onchip_mem+0xff7f9ae8>
  801f4c:	5ac00044 	addi	r11,r11,1
  801f50:	588000cc 	andi	r2,r11,3
  801f54:	31800204 	addi	r6,r6,8
  801f58:	103efd1e 	bne	r2,zero,801b50 <__alt_mem_onchip_mem+0xff7f9b50>
  801f5c:	00002406 	br	801ff0 <_malloc_r+0x660>
  801f60:	14000317 	ldw	r16,12(r2)
  801f64:	143f251e 	bne	r2,r16,801bfc <__alt_mem_onchip_mem+0xff7f9bfc>
  801f68:	21000084 	addi	r4,r4,2
  801f6c:	003ebc06 	br	801a60 <__alt_mem_onchip_mem+0xff7f9a60>
  801f70:	8085883a 	add	r2,r16,r2
  801f74:	10c00117 	ldw	r3,4(r2)
  801f78:	81000317 	ldw	r4,12(r16)
  801f7c:	81400217 	ldw	r5,8(r16)
  801f80:	18c00054 	ori	r3,r3,1
  801f84:	10c00115 	stw	r3,4(r2)
  801f88:	29000315 	stw	r4,12(r5)
  801f8c:	21400215 	stw	r5,8(r4)
  801f90:	9009883a 	mov	r4,r18
  801f94:	08044540 	call	804454 <__malloc_unlock>
  801f98:	80800204 	addi	r2,r16,8
  801f9c:	003f2506 	br	801c34 <__alt_mem_onchip_mem+0xff7f9c34>
  801fa0:	12001704 	addi	r8,r2,92
  801fa4:	11c016c4 	addi	r7,r2,91
  801fa8:	4209883a 	add	r4,r8,r8
  801fac:	003e9606 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  801fb0:	3804d1ba 	srli	r2,r7,6
  801fb4:	11400e44 	addi	r5,r2,57
  801fb8:	10c00e04 	addi	r3,r2,56
  801fbc:	294b883a 	add	r5,r5,r5
  801fc0:	003fbc06 	br	801eb4 <__alt_mem_onchip_mem+0xff7f9eb4>
  801fc4:	84ff5926 	beq	r16,r19,801d2c <__alt_mem_onchip_mem+0xff7f9d2c>
  801fc8:	00802074 	movhi	r2,129
  801fcc:	10a19204 	addi	r2,r2,-31160
  801fd0:	14000217 	ldw	r16,8(r2)
  801fd4:	00bfff04 	movi	r2,-4
  801fd8:	80c00117 	ldw	r3,4(r16)
  801fdc:	1886703a 	and	r3,r3,r2
  801fe0:	003f9106 	br	801e28 <__alt_mem_onchip_mem+0xff7f9e28>
  801fe4:	60800217 	ldw	r2,8(r12)
  801fe8:	213fffc4 	addi	r4,r4,-1
  801fec:	1300651e 	bne	r2,r12,802184 <_malloc_r+0x7f4>
  801ff0:	208000cc 	andi	r2,r4,3
  801ff4:	633ffe04 	addi	r12,r12,-8
  801ff8:	103ffa1e 	bne	r2,zero,801fe4 <__alt_mem_onchip_mem+0xff7f9fe4>
  801ffc:	98800117 	ldw	r2,4(r19)
  802000:	0146303a 	nor	r3,zero,r5
  802004:	1884703a 	and	r2,r3,r2
  802008:	98800115 	stw	r2,4(r19)
  80200c:	294b883a 	add	r5,r5,r5
  802010:	117f2836 	bltu	r2,r5,801cb4 <__alt_mem_onchip_mem+0xff7f9cb4>
  802014:	283f2726 	beq	r5,zero,801cb4 <__alt_mem_onchip_mem+0xff7f9cb4>
  802018:	2886703a 	and	r3,r5,r2
  80201c:	5809883a 	mov	r4,r11
  802020:	183ec31e 	bne	r3,zero,801b30 <__alt_mem_onchip_mem+0xff7f9b30>
  802024:	294b883a 	add	r5,r5,r5
  802028:	2886703a 	and	r3,r5,r2
  80202c:	21000104 	addi	r4,r4,4
  802030:	183ffc26 	beq	r3,zero,802024 <__alt_mem_onchip_mem+0xff7fa024>
  802034:	003ebe06 	br	801b30 <__alt_mem_onchip_mem+0xff7f9b30>
  802038:	00c05504 	movi	r3,340
  80203c:	18801236 	bltu	r3,r2,802088 <_malloc_r+0x6f8>
  802040:	8804d3fa 	srli	r2,r17,15
  802044:	12001e04 	addi	r8,r2,120
  802048:	11c01dc4 	addi	r7,r2,119
  80204c:	4209883a 	add	r4,r8,r8
  802050:	003e6d06 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  802054:	00c40004 	movi	r3,4096
  802058:	003f4606 	br	801d74 <__alt_mem_onchip_mem+0xff7f9d74>
  80205c:	00800044 	movi	r2,1
  802060:	a0800115 	stw	r2,4(r20)
  802064:	003f7406 	br	801e38 <__alt_mem_onchip_mem+0xff7f9e38>
  802068:	1805d0ba 	srai	r2,r3,2
  80206c:	01c00044 	movi	r7,1
  802070:	30c00117 	ldw	r3,4(r6)
  802074:	388e983a 	sll	r7,r7,r2
  802078:	2805883a 	mov	r2,r5
  80207c:	38c6b03a 	or	r3,r7,r3
  802080:	30c00115 	stw	r3,4(r6)
  802084:	003f9b06 	br	801ef4 <__alt_mem_onchip_mem+0xff7f9ef4>
  802088:	00c15504 	movi	r3,1364
  80208c:	18801a36 	bltu	r3,r2,8020f8 <_malloc_r+0x768>
  802090:	8804d4ba 	srli	r2,r17,18
  802094:	12001f44 	addi	r8,r2,125
  802098:	11c01f04 	addi	r7,r2,124
  80209c:	4209883a 	add	r4,r8,r8
  8020a0:	003e5906 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  8020a4:	ad400404 	addi	r21,r21,16
  8020a8:	003f1706 	br	801d08 <__alt_mem_onchip_mem+0xff7f9d08>
  8020ac:	00c01504 	movi	r3,84
  8020b0:	18802336 	bltu	r3,r2,802140 <_malloc_r+0x7b0>
  8020b4:	3804d33a 	srli	r2,r7,12
  8020b8:	11401bc4 	addi	r5,r2,111
  8020bc:	10c01b84 	addi	r3,r2,110
  8020c0:	294b883a 	add	r5,r5,r5
  8020c4:	003f7b06 	br	801eb4 <__alt_mem_onchip_mem+0xff7f9eb4>
  8020c8:	9c000217 	ldw	r16,8(r19)
  8020cc:	00bfff04 	movi	r2,-4
  8020d0:	80c00117 	ldw	r3,4(r16)
  8020d4:	1886703a 	and	r3,r3,r2
  8020d8:	003f5306 	br	801e28 <__alt_mem_onchip_mem+0xff7f9e28>
  8020dc:	3083ffcc 	andi	r2,r6,4095
  8020e0:	103f181e 	bne	r2,zero,801d44 <__alt_mem_onchip_mem+0xff7f9d44>
  8020e4:	99000217 	ldw	r4,8(r19)
  8020e8:	b545883a 	add	r2,r22,r21
  8020ec:	10800054 	ori	r2,r2,1
  8020f0:	20800115 	stw	r2,4(r4)
  8020f4:	003f3e06 	br	801df0 <__alt_mem_onchip_mem+0xff7f9df0>
  8020f8:	01003f84 	movi	r4,254
  8020fc:	02001fc4 	movi	r8,127
  802100:	01c01f84 	movi	r7,126
  802104:	003e4006 	br	801a08 <__alt_mem_onchip_mem+0xff7f9a08>
  802108:	00802074 	movhi	r2,129
  80210c:	10a79104 	addi	r2,r2,-25020
  802110:	15000015 	stw	r20,0(r2)
  802114:	003f1106 	br	801d5c <__alt_mem_onchip_mem+0xff7f9d5c>
  802118:	00800044 	movi	r2,1
  80211c:	002b883a 	mov	r21,zero
  802120:	003f1f06 	br	801da0 <__alt_mem_onchip_mem+0xff7f9da0>
  802124:	81400204 	addi	r5,r16,8
  802128:	9009883a 	mov	r4,r18
  80212c:	08034180 	call	803418 <_free_r>
  802130:	00802074 	movhi	r2,129
  802134:	10aec404 	addi	r2,r2,-17648
  802138:	10c00017 	ldw	r3,0(r2)
  80213c:	003f2c06 	br	801df0 <__alt_mem_onchip_mem+0xff7f9df0>
  802140:	00c05504 	movi	r3,340
  802144:	18800536 	bltu	r3,r2,80215c <_malloc_r+0x7cc>
  802148:	3804d3fa 	srli	r2,r7,15
  80214c:	11401e04 	addi	r5,r2,120
  802150:	10c01dc4 	addi	r3,r2,119
  802154:	294b883a 	add	r5,r5,r5
  802158:	003f5606 	br	801eb4 <__alt_mem_onchip_mem+0xff7f9eb4>
  80215c:	00c15504 	movi	r3,1364
  802160:	18800536 	bltu	r3,r2,802178 <_malloc_r+0x7e8>
  802164:	3804d4ba 	srli	r2,r7,18
  802168:	11401f44 	addi	r5,r2,125
  80216c:	10c01f04 	addi	r3,r2,124
  802170:	294b883a 	add	r5,r5,r5
  802174:	003f4f06 	br	801eb4 <__alt_mem_onchip_mem+0xff7f9eb4>
  802178:	01403f84 	movi	r5,254
  80217c:	00c01f84 	movi	r3,126
  802180:	003f4c06 	br	801eb4 <__alt_mem_onchip_mem+0xff7f9eb4>
  802184:	98800117 	ldw	r2,4(r19)
  802188:	003fa006 	br	80200c <__alt_mem_onchip_mem+0xff7fa00c>
  80218c:	8808d0fa 	srli	r4,r17,3
  802190:	20800044 	addi	r2,r4,1
  802194:	1085883a 	add	r2,r2,r2
  802198:	003e9006 	br	801bdc <__alt_mem_onchip_mem+0xff7f9bdc>

0080219c <memchr>:
  80219c:	208000cc 	andi	r2,r4,3
  8021a0:	280f883a 	mov	r7,r5
  8021a4:	10003426 	beq	r2,zero,802278 <memchr+0xdc>
  8021a8:	30bfffc4 	addi	r2,r6,-1
  8021ac:	30001a26 	beq	r6,zero,802218 <memchr+0x7c>
  8021b0:	20c00003 	ldbu	r3,0(r4)
  8021b4:	29803fcc 	andi	r6,r5,255
  8021b8:	30c0051e 	bne	r6,r3,8021d0 <memchr+0x34>
  8021bc:	00001806 	br	802220 <memchr+0x84>
  8021c0:	10001526 	beq	r2,zero,802218 <memchr+0x7c>
  8021c4:	20c00003 	ldbu	r3,0(r4)
  8021c8:	10bfffc4 	addi	r2,r2,-1
  8021cc:	30c01426 	beq	r6,r3,802220 <memchr+0x84>
  8021d0:	21000044 	addi	r4,r4,1
  8021d4:	20c000cc 	andi	r3,r4,3
  8021d8:	183ff91e 	bne	r3,zero,8021c0 <__alt_mem_onchip_mem+0xff7fa1c0>
  8021dc:	020000c4 	movi	r8,3
  8021e0:	40801136 	bltu	r8,r2,802228 <memchr+0x8c>
  8021e4:	10000c26 	beq	r2,zero,802218 <memchr+0x7c>
  8021e8:	20c00003 	ldbu	r3,0(r4)
  8021ec:	29403fcc 	andi	r5,r5,255
  8021f0:	28c00b26 	beq	r5,r3,802220 <memchr+0x84>
  8021f4:	20c00044 	addi	r3,r4,1
  8021f8:	39803fcc 	andi	r6,r7,255
  8021fc:	2089883a 	add	r4,r4,r2
  802200:	00000306 	br	802210 <memchr+0x74>
  802204:	18c00044 	addi	r3,r3,1
  802208:	197fffc3 	ldbu	r5,-1(r3)
  80220c:	31400526 	beq	r6,r5,802224 <memchr+0x88>
  802210:	1805883a 	mov	r2,r3
  802214:	20fffb1e 	bne	r4,r3,802204 <__alt_mem_onchip_mem+0xff7fa204>
  802218:	0005883a 	mov	r2,zero
  80221c:	f800283a 	ret
  802220:	2005883a 	mov	r2,r4
  802224:	f800283a 	ret
  802228:	28c03fcc 	andi	r3,r5,255
  80222c:	1812923a 	slli	r9,r3,8
  802230:	02ffbff4 	movhi	r11,65279
  802234:	02a02074 	movhi	r10,32897
  802238:	48d2b03a 	or	r9,r9,r3
  80223c:	4806943a 	slli	r3,r9,16
  802240:	5affbfc4 	addi	r11,r11,-257
  802244:	52a02004 	addi	r10,r10,-32640
  802248:	48d2b03a 	or	r9,r9,r3
  80224c:	20c00017 	ldw	r3,0(r4)
  802250:	48c6f03a 	xor	r3,r9,r3
  802254:	1acd883a 	add	r6,r3,r11
  802258:	00c6303a 	nor	r3,zero,r3
  80225c:	30c6703a 	and	r3,r6,r3
  802260:	1a86703a 	and	r3,r3,r10
  802264:	183fe01e 	bne	r3,zero,8021e8 <__alt_mem_onchip_mem+0xff7fa1e8>
  802268:	10bfff04 	addi	r2,r2,-4
  80226c:	21000104 	addi	r4,r4,4
  802270:	40bff636 	bltu	r8,r2,80224c <__alt_mem_onchip_mem+0xff7fa24c>
  802274:	003fdb06 	br	8021e4 <__alt_mem_onchip_mem+0xff7fa1e4>
  802278:	3005883a 	mov	r2,r6
  80227c:	003fd706 	br	8021dc <__alt_mem_onchip_mem+0xff7fa1dc>

00802280 <memcpy>:
  802280:	defffd04 	addi	sp,sp,-12
  802284:	dfc00215 	stw	ra,8(sp)
  802288:	dc400115 	stw	r17,4(sp)
  80228c:	dc000015 	stw	r16,0(sp)
  802290:	00c003c4 	movi	r3,15
  802294:	2005883a 	mov	r2,r4
  802298:	1980452e 	bgeu	r3,r6,8023b0 <memcpy+0x130>
  80229c:	2906b03a 	or	r3,r5,r4
  8022a0:	18c000cc 	andi	r3,r3,3
  8022a4:	1800441e 	bne	r3,zero,8023b8 <memcpy+0x138>
  8022a8:	347ffc04 	addi	r17,r6,-16
  8022ac:	8822d13a 	srli	r17,r17,4
  8022b0:	28c00104 	addi	r3,r5,4
  8022b4:	23400104 	addi	r13,r4,4
  8022b8:	8820913a 	slli	r16,r17,4
  8022bc:	2b000204 	addi	r12,r5,8
  8022c0:	22c00204 	addi	r11,r4,8
  8022c4:	84000504 	addi	r16,r16,20
  8022c8:	2a800304 	addi	r10,r5,12
  8022cc:	22400304 	addi	r9,r4,12
  8022d0:	2c21883a 	add	r16,r5,r16
  8022d4:	2811883a 	mov	r8,r5
  8022d8:	200f883a 	mov	r7,r4
  8022dc:	41000017 	ldw	r4,0(r8)
  8022e0:	1fc00017 	ldw	ra,0(r3)
  8022e4:	63c00017 	ldw	r15,0(r12)
  8022e8:	39000015 	stw	r4,0(r7)
  8022ec:	53800017 	ldw	r14,0(r10)
  8022f0:	6fc00015 	stw	ra,0(r13)
  8022f4:	5bc00015 	stw	r15,0(r11)
  8022f8:	4b800015 	stw	r14,0(r9)
  8022fc:	18c00404 	addi	r3,r3,16
  802300:	39c00404 	addi	r7,r7,16
  802304:	42000404 	addi	r8,r8,16
  802308:	6b400404 	addi	r13,r13,16
  80230c:	63000404 	addi	r12,r12,16
  802310:	5ac00404 	addi	r11,r11,16
  802314:	52800404 	addi	r10,r10,16
  802318:	4a400404 	addi	r9,r9,16
  80231c:	1c3fef1e 	bne	r3,r16,8022dc <__alt_mem_onchip_mem+0xff7fa2dc>
  802320:	89c00044 	addi	r7,r17,1
  802324:	380e913a 	slli	r7,r7,4
  802328:	310003cc 	andi	r4,r6,15
  80232c:	02c000c4 	movi	r11,3
  802330:	11c7883a 	add	r3,r2,r7
  802334:	29cb883a 	add	r5,r5,r7
  802338:	5900212e 	bgeu	r11,r4,8023c0 <memcpy+0x140>
  80233c:	1813883a 	mov	r9,r3
  802340:	2811883a 	mov	r8,r5
  802344:	200f883a 	mov	r7,r4
  802348:	42800017 	ldw	r10,0(r8)
  80234c:	4a400104 	addi	r9,r9,4
  802350:	39ffff04 	addi	r7,r7,-4
  802354:	4abfff15 	stw	r10,-4(r9)
  802358:	42000104 	addi	r8,r8,4
  80235c:	59fffa36 	bltu	r11,r7,802348 <__alt_mem_onchip_mem+0xff7fa348>
  802360:	213fff04 	addi	r4,r4,-4
  802364:	2008d0ba 	srli	r4,r4,2
  802368:	318000cc 	andi	r6,r6,3
  80236c:	21000044 	addi	r4,r4,1
  802370:	2109883a 	add	r4,r4,r4
  802374:	2109883a 	add	r4,r4,r4
  802378:	1907883a 	add	r3,r3,r4
  80237c:	290b883a 	add	r5,r5,r4
  802380:	30000626 	beq	r6,zero,80239c <memcpy+0x11c>
  802384:	198d883a 	add	r6,r3,r6
  802388:	29c00003 	ldbu	r7,0(r5)
  80238c:	18c00044 	addi	r3,r3,1
  802390:	29400044 	addi	r5,r5,1
  802394:	19ffffc5 	stb	r7,-1(r3)
  802398:	19bffb1e 	bne	r3,r6,802388 <__alt_mem_onchip_mem+0xff7fa388>
  80239c:	dfc00217 	ldw	ra,8(sp)
  8023a0:	dc400117 	ldw	r17,4(sp)
  8023a4:	dc000017 	ldw	r16,0(sp)
  8023a8:	dec00304 	addi	sp,sp,12
  8023ac:	f800283a 	ret
  8023b0:	2007883a 	mov	r3,r4
  8023b4:	003ff206 	br	802380 <__alt_mem_onchip_mem+0xff7fa380>
  8023b8:	2007883a 	mov	r3,r4
  8023bc:	003ff106 	br	802384 <__alt_mem_onchip_mem+0xff7fa384>
  8023c0:	200d883a 	mov	r6,r4
  8023c4:	003fee06 	br	802380 <__alt_mem_onchip_mem+0xff7fa380>

008023c8 <memmove>:
  8023c8:	2005883a 	mov	r2,r4
  8023cc:	29000b2e 	bgeu	r5,r4,8023fc <memmove+0x34>
  8023d0:	298f883a 	add	r7,r5,r6
  8023d4:	21c0092e 	bgeu	r4,r7,8023fc <memmove+0x34>
  8023d8:	2187883a 	add	r3,r4,r6
  8023dc:	198bc83a 	sub	r5,r3,r6
  8023e0:	30004826 	beq	r6,zero,802504 <memmove+0x13c>
  8023e4:	39ffffc4 	addi	r7,r7,-1
  8023e8:	39000003 	ldbu	r4,0(r7)
  8023ec:	18ffffc4 	addi	r3,r3,-1
  8023f0:	19000005 	stb	r4,0(r3)
  8023f4:	28fffb1e 	bne	r5,r3,8023e4 <__alt_mem_onchip_mem+0xff7fa3e4>
  8023f8:	f800283a 	ret
  8023fc:	00c003c4 	movi	r3,15
  802400:	1980412e 	bgeu	r3,r6,802508 <memmove+0x140>
  802404:	2886b03a 	or	r3,r5,r2
  802408:	18c000cc 	andi	r3,r3,3
  80240c:	1800401e 	bne	r3,zero,802510 <memmove+0x148>
  802410:	33fffc04 	addi	r15,r6,-16
  802414:	781ed13a 	srli	r15,r15,4
  802418:	28c00104 	addi	r3,r5,4
  80241c:	13400104 	addi	r13,r2,4
  802420:	781c913a 	slli	r14,r15,4
  802424:	2b000204 	addi	r12,r5,8
  802428:	12c00204 	addi	r11,r2,8
  80242c:	73800504 	addi	r14,r14,20
  802430:	2a800304 	addi	r10,r5,12
  802434:	12400304 	addi	r9,r2,12
  802438:	2b9d883a 	add	r14,r5,r14
  80243c:	2811883a 	mov	r8,r5
  802440:	100f883a 	mov	r7,r2
  802444:	41000017 	ldw	r4,0(r8)
  802448:	39c00404 	addi	r7,r7,16
  80244c:	18c00404 	addi	r3,r3,16
  802450:	393ffc15 	stw	r4,-16(r7)
  802454:	193ffc17 	ldw	r4,-16(r3)
  802458:	6b400404 	addi	r13,r13,16
  80245c:	5ac00404 	addi	r11,r11,16
  802460:	693ffc15 	stw	r4,-16(r13)
  802464:	61000017 	ldw	r4,0(r12)
  802468:	4a400404 	addi	r9,r9,16
  80246c:	42000404 	addi	r8,r8,16
  802470:	593ffc15 	stw	r4,-16(r11)
  802474:	51000017 	ldw	r4,0(r10)
  802478:	63000404 	addi	r12,r12,16
  80247c:	52800404 	addi	r10,r10,16
  802480:	493ffc15 	stw	r4,-16(r9)
  802484:	1bbfef1e 	bne	r3,r14,802444 <__alt_mem_onchip_mem+0xff7fa444>
  802488:	79000044 	addi	r4,r15,1
  80248c:	2008913a 	slli	r4,r4,4
  802490:	328003cc 	andi	r10,r6,15
  802494:	02c000c4 	movi	r11,3
  802498:	1107883a 	add	r3,r2,r4
  80249c:	290b883a 	add	r5,r5,r4
  8024a0:	5a801e2e 	bgeu	r11,r10,80251c <memmove+0x154>
  8024a4:	1813883a 	mov	r9,r3
  8024a8:	2811883a 	mov	r8,r5
  8024ac:	500f883a 	mov	r7,r10
  8024b0:	41000017 	ldw	r4,0(r8)
  8024b4:	4a400104 	addi	r9,r9,4
  8024b8:	39ffff04 	addi	r7,r7,-4
  8024bc:	493fff15 	stw	r4,-4(r9)
  8024c0:	42000104 	addi	r8,r8,4
  8024c4:	59fffa36 	bltu	r11,r7,8024b0 <__alt_mem_onchip_mem+0xff7fa4b0>
  8024c8:	513fff04 	addi	r4,r10,-4
  8024cc:	2008d0ba 	srli	r4,r4,2
  8024d0:	318000cc 	andi	r6,r6,3
  8024d4:	21000044 	addi	r4,r4,1
  8024d8:	2109883a 	add	r4,r4,r4
  8024dc:	2109883a 	add	r4,r4,r4
  8024e0:	1907883a 	add	r3,r3,r4
  8024e4:	290b883a 	add	r5,r5,r4
  8024e8:	30000b26 	beq	r6,zero,802518 <memmove+0x150>
  8024ec:	198d883a 	add	r6,r3,r6
  8024f0:	29c00003 	ldbu	r7,0(r5)
  8024f4:	18c00044 	addi	r3,r3,1
  8024f8:	29400044 	addi	r5,r5,1
  8024fc:	19ffffc5 	stb	r7,-1(r3)
  802500:	19bffb1e 	bne	r3,r6,8024f0 <__alt_mem_onchip_mem+0xff7fa4f0>
  802504:	f800283a 	ret
  802508:	1007883a 	mov	r3,r2
  80250c:	003ff606 	br	8024e8 <__alt_mem_onchip_mem+0xff7fa4e8>
  802510:	1007883a 	mov	r3,r2
  802514:	003ff506 	br	8024ec <__alt_mem_onchip_mem+0xff7fa4ec>
  802518:	f800283a 	ret
  80251c:	500d883a 	mov	r6,r10
  802520:	003ff106 	br	8024e8 <__alt_mem_onchip_mem+0xff7fa4e8>

00802524 <memset>:
  802524:	20c000cc 	andi	r3,r4,3
  802528:	2005883a 	mov	r2,r4
  80252c:	18004426 	beq	r3,zero,802640 <memset+0x11c>
  802530:	31ffffc4 	addi	r7,r6,-1
  802534:	30004026 	beq	r6,zero,802638 <memset+0x114>
  802538:	2813883a 	mov	r9,r5
  80253c:	200d883a 	mov	r6,r4
  802540:	2007883a 	mov	r3,r4
  802544:	00000406 	br	802558 <memset+0x34>
  802548:	3a3fffc4 	addi	r8,r7,-1
  80254c:	31800044 	addi	r6,r6,1
  802550:	38003926 	beq	r7,zero,802638 <memset+0x114>
  802554:	400f883a 	mov	r7,r8
  802558:	18c00044 	addi	r3,r3,1
  80255c:	32400005 	stb	r9,0(r6)
  802560:	1a0000cc 	andi	r8,r3,3
  802564:	403ff81e 	bne	r8,zero,802548 <__alt_mem_onchip_mem+0xff7fa548>
  802568:	010000c4 	movi	r4,3
  80256c:	21c02d2e 	bgeu	r4,r7,802624 <memset+0x100>
  802570:	29003fcc 	andi	r4,r5,255
  802574:	200c923a 	slli	r6,r4,8
  802578:	3108b03a 	or	r4,r6,r4
  80257c:	200c943a 	slli	r6,r4,16
  802580:	218cb03a 	or	r6,r4,r6
  802584:	010003c4 	movi	r4,15
  802588:	21c0182e 	bgeu	r4,r7,8025ec <memset+0xc8>
  80258c:	3b3ffc04 	addi	r12,r7,-16
  802590:	6018d13a 	srli	r12,r12,4
  802594:	1a000104 	addi	r8,r3,4
  802598:	1ac00204 	addi	r11,r3,8
  80259c:	6008913a 	slli	r4,r12,4
  8025a0:	1a800304 	addi	r10,r3,12
  8025a4:	1813883a 	mov	r9,r3
  8025a8:	21000504 	addi	r4,r4,20
  8025ac:	1909883a 	add	r4,r3,r4
  8025b0:	49800015 	stw	r6,0(r9)
  8025b4:	41800015 	stw	r6,0(r8)
  8025b8:	59800015 	stw	r6,0(r11)
  8025bc:	51800015 	stw	r6,0(r10)
  8025c0:	42000404 	addi	r8,r8,16
  8025c4:	4a400404 	addi	r9,r9,16
  8025c8:	5ac00404 	addi	r11,r11,16
  8025cc:	52800404 	addi	r10,r10,16
  8025d0:	413ff71e 	bne	r8,r4,8025b0 <__alt_mem_onchip_mem+0xff7fa5b0>
  8025d4:	63000044 	addi	r12,r12,1
  8025d8:	6018913a 	slli	r12,r12,4
  8025dc:	39c003cc 	andi	r7,r7,15
  8025e0:	010000c4 	movi	r4,3
  8025e4:	1b07883a 	add	r3,r3,r12
  8025e8:	21c00e2e 	bgeu	r4,r7,802624 <memset+0x100>
  8025ec:	1813883a 	mov	r9,r3
  8025f0:	3811883a 	mov	r8,r7
  8025f4:	010000c4 	movi	r4,3
  8025f8:	49800015 	stw	r6,0(r9)
  8025fc:	423fff04 	addi	r8,r8,-4
  802600:	4a400104 	addi	r9,r9,4
  802604:	223ffc36 	bltu	r4,r8,8025f8 <__alt_mem_onchip_mem+0xff7fa5f8>
  802608:	393fff04 	addi	r4,r7,-4
  80260c:	2008d0ba 	srli	r4,r4,2
  802610:	39c000cc 	andi	r7,r7,3
  802614:	21000044 	addi	r4,r4,1
  802618:	2109883a 	add	r4,r4,r4
  80261c:	2109883a 	add	r4,r4,r4
  802620:	1907883a 	add	r3,r3,r4
  802624:	38000526 	beq	r7,zero,80263c <memset+0x118>
  802628:	19cf883a 	add	r7,r3,r7
  80262c:	19400005 	stb	r5,0(r3)
  802630:	18c00044 	addi	r3,r3,1
  802634:	38fffd1e 	bne	r7,r3,80262c <__alt_mem_onchip_mem+0xff7fa62c>
  802638:	f800283a 	ret
  80263c:	f800283a 	ret
  802640:	2007883a 	mov	r3,r4
  802644:	300f883a 	mov	r7,r6
  802648:	003fc706 	br	802568 <__alt_mem_onchip_mem+0xff7fa568>

0080264c <_realloc_r>:
  80264c:	defff604 	addi	sp,sp,-40
  802650:	dc800215 	stw	r18,8(sp)
  802654:	dfc00915 	stw	ra,36(sp)
  802658:	df000815 	stw	fp,32(sp)
  80265c:	ddc00715 	stw	r23,28(sp)
  802660:	dd800615 	stw	r22,24(sp)
  802664:	dd400515 	stw	r21,20(sp)
  802668:	dd000415 	stw	r20,16(sp)
  80266c:	dcc00315 	stw	r19,12(sp)
  802670:	dc400115 	stw	r17,4(sp)
  802674:	dc000015 	stw	r16,0(sp)
  802678:	3025883a 	mov	r18,r6
  80267c:	2800b726 	beq	r5,zero,80295c <_realloc_r+0x310>
  802680:	282b883a 	mov	r21,r5
  802684:	2029883a 	mov	r20,r4
  802688:	08044300 	call	804430 <__malloc_lock>
  80268c:	a8bfff17 	ldw	r2,-4(r21)
  802690:	043fff04 	movi	r16,-4
  802694:	90c002c4 	addi	r3,r18,11
  802698:	01000584 	movi	r4,22
  80269c:	acfffe04 	addi	r19,r21,-8
  8026a0:	1420703a 	and	r16,r2,r16
  8026a4:	20c0332e 	bgeu	r4,r3,802774 <_realloc_r+0x128>
  8026a8:	047ffe04 	movi	r17,-8
  8026ac:	1c62703a 	and	r17,r3,r17
  8026b0:	8807883a 	mov	r3,r17
  8026b4:	88005816 	blt	r17,zero,802818 <_realloc_r+0x1cc>
  8026b8:	8c805736 	bltu	r17,r18,802818 <_realloc_r+0x1cc>
  8026bc:	80c0300e 	bge	r16,r3,802780 <_realloc_r+0x134>
  8026c0:	07002074 	movhi	fp,129
  8026c4:	e7219204 	addi	fp,fp,-31160
  8026c8:	e1c00217 	ldw	r7,8(fp)
  8026cc:	9c09883a 	add	r4,r19,r16
  8026d0:	22000117 	ldw	r8,4(r4)
  8026d4:	21c06326 	beq	r4,r7,802864 <_realloc_r+0x218>
  8026d8:	017fff84 	movi	r5,-2
  8026dc:	414a703a 	and	r5,r8,r5
  8026e0:	214b883a 	add	r5,r4,r5
  8026e4:	29800117 	ldw	r6,4(r5)
  8026e8:	3180004c 	andi	r6,r6,1
  8026ec:	30003f26 	beq	r6,zero,8027ec <_realloc_r+0x1a0>
  8026f0:	1080004c 	andi	r2,r2,1
  8026f4:	10008326 	beq	r2,zero,802904 <_realloc_r+0x2b8>
  8026f8:	900b883a 	mov	r5,r18
  8026fc:	a009883a 	mov	r4,r20
  802700:	08019900 	call	801990 <_malloc_r>
  802704:	1025883a 	mov	r18,r2
  802708:	10011e26 	beq	r2,zero,802b84 <_realloc_r+0x538>
  80270c:	a93fff17 	ldw	r4,-4(r21)
  802710:	10fffe04 	addi	r3,r2,-8
  802714:	00bfff84 	movi	r2,-2
  802718:	2084703a 	and	r2,r4,r2
  80271c:	9885883a 	add	r2,r19,r2
  802720:	1880ee26 	beq	r3,r2,802adc <_realloc_r+0x490>
  802724:	81bfff04 	addi	r6,r16,-4
  802728:	00800904 	movi	r2,36
  80272c:	1180b836 	bltu	r2,r6,802a10 <_realloc_r+0x3c4>
  802730:	00c004c4 	movi	r3,19
  802734:	19809636 	bltu	r3,r6,802990 <_realloc_r+0x344>
  802738:	9005883a 	mov	r2,r18
  80273c:	a807883a 	mov	r3,r21
  802740:	19000017 	ldw	r4,0(r3)
  802744:	11000015 	stw	r4,0(r2)
  802748:	19000117 	ldw	r4,4(r3)
  80274c:	11000115 	stw	r4,4(r2)
  802750:	18c00217 	ldw	r3,8(r3)
  802754:	10c00215 	stw	r3,8(r2)
  802758:	a80b883a 	mov	r5,r21
  80275c:	a009883a 	mov	r4,r20
  802760:	08034180 	call	803418 <_free_r>
  802764:	a009883a 	mov	r4,r20
  802768:	08044540 	call	804454 <__malloc_unlock>
  80276c:	9005883a 	mov	r2,r18
  802770:	00001206 	br	8027bc <_realloc_r+0x170>
  802774:	00c00404 	movi	r3,16
  802778:	1823883a 	mov	r17,r3
  80277c:	003fce06 	br	8026b8 <__alt_mem_onchip_mem+0xff7fa6b8>
  802780:	a825883a 	mov	r18,r21
  802784:	8445c83a 	sub	r2,r16,r17
  802788:	00c003c4 	movi	r3,15
  80278c:	18802636 	bltu	r3,r2,802828 <_realloc_r+0x1dc>
  802790:	99800117 	ldw	r6,4(r19)
  802794:	9c07883a 	add	r3,r19,r16
  802798:	3180004c 	andi	r6,r6,1
  80279c:	3420b03a 	or	r16,r6,r16
  8027a0:	9c000115 	stw	r16,4(r19)
  8027a4:	18800117 	ldw	r2,4(r3)
  8027a8:	10800054 	ori	r2,r2,1
  8027ac:	18800115 	stw	r2,4(r3)
  8027b0:	a009883a 	mov	r4,r20
  8027b4:	08044540 	call	804454 <__malloc_unlock>
  8027b8:	9005883a 	mov	r2,r18
  8027bc:	dfc00917 	ldw	ra,36(sp)
  8027c0:	df000817 	ldw	fp,32(sp)
  8027c4:	ddc00717 	ldw	r23,28(sp)
  8027c8:	dd800617 	ldw	r22,24(sp)
  8027cc:	dd400517 	ldw	r21,20(sp)
  8027d0:	dd000417 	ldw	r20,16(sp)
  8027d4:	dcc00317 	ldw	r19,12(sp)
  8027d8:	dc800217 	ldw	r18,8(sp)
  8027dc:	dc400117 	ldw	r17,4(sp)
  8027e0:	dc000017 	ldw	r16,0(sp)
  8027e4:	dec00a04 	addi	sp,sp,40
  8027e8:	f800283a 	ret
  8027ec:	017fff04 	movi	r5,-4
  8027f0:	414a703a 	and	r5,r8,r5
  8027f4:	814d883a 	add	r6,r16,r5
  8027f8:	30c01f16 	blt	r6,r3,802878 <_realloc_r+0x22c>
  8027fc:	20800317 	ldw	r2,12(r4)
  802800:	20c00217 	ldw	r3,8(r4)
  802804:	a825883a 	mov	r18,r21
  802808:	3021883a 	mov	r16,r6
  80280c:	18800315 	stw	r2,12(r3)
  802810:	10c00215 	stw	r3,8(r2)
  802814:	003fdb06 	br	802784 <__alt_mem_onchip_mem+0xff7fa784>
  802818:	00800304 	movi	r2,12
  80281c:	a0800015 	stw	r2,0(r20)
  802820:	0005883a 	mov	r2,zero
  802824:	003fe506 	br	8027bc <__alt_mem_onchip_mem+0xff7fa7bc>
  802828:	98c00117 	ldw	r3,4(r19)
  80282c:	9c4b883a 	add	r5,r19,r17
  802830:	11000054 	ori	r4,r2,1
  802834:	18c0004c 	andi	r3,r3,1
  802838:	1c62b03a 	or	r17,r3,r17
  80283c:	9c400115 	stw	r17,4(r19)
  802840:	29000115 	stw	r4,4(r5)
  802844:	2885883a 	add	r2,r5,r2
  802848:	10c00117 	ldw	r3,4(r2)
  80284c:	29400204 	addi	r5,r5,8
  802850:	a009883a 	mov	r4,r20
  802854:	18c00054 	ori	r3,r3,1
  802858:	10c00115 	stw	r3,4(r2)
  80285c:	08034180 	call	803418 <_free_r>
  802860:	003fd306 	br	8027b0 <__alt_mem_onchip_mem+0xff7fa7b0>
  802864:	017fff04 	movi	r5,-4
  802868:	414a703a 	and	r5,r8,r5
  80286c:	89800404 	addi	r6,r17,16
  802870:	8151883a 	add	r8,r16,r5
  802874:	4180590e 	bge	r8,r6,8029dc <_realloc_r+0x390>
  802878:	1080004c 	andi	r2,r2,1
  80287c:	103f9e1e 	bne	r2,zero,8026f8 <__alt_mem_onchip_mem+0xff7fa6f8>
  802880:	adbffe17 	ldw	r22,-8(r21)
  802884:	00bfff04 	movi	r2,-4
  802888:	9dadc83a 	sub	r22,r19,r22
  80288c:	b1800117 	ldw	r6,4(r22)
  802890:	3084703a 	and	r2,r6,r2
  802894:	20002026 	beq	r4,zero,802918 <_realloc_r+0x2cc>
  802898:	80af883a 	add	r23,r16,r2
  80289c:	b96f883a 	add	r23,r23,r5
  8028a0:	21c05f26 	beq	r4,r7,802a20 <_realloc_r+0x3d4>
  8028a4:	b8c01c16 	blt	r23,r3,802918 <_realloc_r+0x2cc>
  8028a8:	20800317 	ldw	r2,12(r4)
  8028ac:	20c00217 	ldw	r3,8(r4)
  8028b0:	81bfff04 	addi	r6,r16,-4
  8028b4:	01000904 	movi	r4,36
  8028b8:	18800315 	stw	r2,12(r3)
  8028bc:	10c00215 	stw	r3,8(r2)
  8028c0:	b0c00217 	ldw	r3,8(r22)
  8028c4:	b0800317 	ldw	r2,12(r22)
  8028c8:	b4800204 	addi	r18,r22,8
  8028cc:	18800315 	stw	r2,12(r3)
  8028d0:	10c00215 	stw	r3,8(r2)
  8028d4:	21801b36 	bltu	r4,r6,802944 <_realloc_r+0x2f8>
  8028d8:	008004c4 	movi	r2,19
  8028dc:	1180352e 	bgeu	r2,r6,8029b4 <_realloc_r+0x368>
  8028e0:	a8800017 	ldw	r2,0(r21)
  8028e4:	b0800215 	stw	r2,8(r22)
  8028e8:	a8800117 	ldw	r2,4(r21)
  8028ec:	b0800315 	stw	r2,12(r22)
  8028f0:	008006c4 	movi	r2,27
  8028f4:	11807f36 	bltu	r2,r6,802af4 <_realloc_r+0x4a8>
  8028f8:	b0800404 	addi	r2,r22,16
  8028fc:	ad400204 	addi	r21,r21,8
  802900:	00002d06 	br	8029b8 <_realloc_r+0x36c>
  802904:	adbffe17 	ldw	r22,-8(r21)
  802908:	00bfff04 	movi	r2,-4
  80290c:	9dadc83a 	sub	r22,r19,r22
  802910:	b1000117 	ldw	r4,4(r22)
  802914:	2084703a 	and	r2,r4,r2
  802918:	b03f7726 	beq	r22,zero,8026f8 <__alt_mem_onchip_mem+0xff7fa6f8>
  80291c:	80af883a 	add	r23,r16,r2
  802920:	b8ff7516 	blt	r23,r3,8026f8 <__alt_mem_onchip_mem+0xff7fa6f8>
  802924:	b0800317 	ldw	r2,12(r22)
  802928:	b0c00217 	ldw	r3,8(r22)
  80292c:	81bfff04 	addi	r6,r16,-4
  802930:	01000904 	movi	r4,36
  802934:	18800315 	stw	r2,12(r3)
  802938:	10c00215 	stw	r3,8(r2)
  80293c:	b4800204 	addi	r18,r22,8
  802940:	21bfe52e 	bgeu	r4,r6,8028d8 <__alt_mem_onchip_mem+0xff7fa8d8>
  802944:	a80b883a 	mov	r5,r21
  802948:	9009883a 	mov	r4,r18
  80294c:	08023c80 	call	8023c8 <memmove>
  802950:	b821883a 	mov	r16,r23
  802954:	b027883a 	mov	r19,r22
  802958:	003f8a06 	br	802784 <__alt_mem_onchip_mem+0xff7fa784>
  80295c:	300b883a 	mov	r5,r6
  802960:	dfc00917 	ldw	ra,36(sp)
  802964:	df000817 	ldw	fp,32(sp)
  802968:	ddc00717 	ldw	r23,28(sp)
  80296c:	dd800617 	ldw	r22,24(sp)
  802970:	dd400517 	ldw	r21,20(sp)
  802974:	dd000417 	ldw	r20,16(sp)
  802978:	dcc00317 	ldw	r19,12(sp)
  80297c:	dc800217 	ldw	r18,8(sp)
  802980:	dc400117 	ldw	r17,4(sp)
  802984:	dc000017 	ldw	r16,0(sp)
  802988:	dec00a04 	addi	sp,sp,40
  80298c:	08019901 	jmpi	801990 <_malloc_r>
  802990:	a8c00017 	ldw	r3,0(r21)
  802994:	90c00015 	stw	r3,0(r18)
  802998:	a8c00117 	ldw	r3,4(r21)
  80299c:	90c00115 	stw	r3,4(r18)
  8029a0:	00c006c4 	movi	r3,27
  8029a4:	19804536 	bltu	r3,r6,802abc <_realloc_r+0x470>
  8029a8:	90800204 	addi	r2,r18,8
  8029ac:	a8c00204 	addi	r3,r21,8
  8029b0:	003f6306 	br	802740 <__alt_mem_onchip_mem+0xff7fa740>
  8029b4:	9005883a 	mov	r2,r18
  8029b8:	a8c00017 	ldw	r3,0(r21)
  8029bc:	b821883a 	mov	r16,r23
  8029c0:	b027883a 	mov	r19,r22
  8029c4:	10c00015 	stw	r3,0(r2)
  8029c8:	a8c00117 	ldw	r3,4(r21)
  8029cc:	10c00115 	stw	r3,4(r2)
  8029d0:	a8c00217 	ldw	r3,8(r21)
  8029d4:	10c00215 	stw	r3,8(r2)
  8029d8:	003f6a06 	br	802784 <__alt_mem_onchip_mem+0xff7fa784>
  8029dc:	9c67883a 	add	r19,r19,r17
  8029e0:	4445c83a 	sub	r2,r8,r17
  8029e4:	e4c00215 	stw	r19,8(fp)
  8029e8:	10800054 	ori	r2,r2,1
  8029ec:	98800115 	stw	r2,4(r19)
  8029f0:	a8bfff17 	ldw	r2,-4(r21)
  8029f4:	a009883a 	mov	r4,r20
  8029f8:	1080004c 	andi	r2,r2,1
  8029fc:	1462b03a 	or	r17,r2,r17
  802a00:	ac7fff15 	stw	r17,-4(r21)
  802a04:	08044540 	call	804454 <__malloc_unlock>
  802a08:	a805883a 	mov	r2,r21
  802a0c:	003f6b06 	br	8027bc <__alt_mem_onchip_mem+0xff7fa7bc>
  802a10:	a80b883a 	mov	r5,r21
  802a14:	9009883a 	mov	r4,r18
  802a18:	08023c80 	call	8023c8 <memmove>
  802a1c:	003f4e06 	br	802758 <__alt_mem_onchip_mem+0xff7fa758>
  802a20:	89000404 	addi	r4,r17,16
  802a24:	b93fbc16 	blt	r23,r4,802918 <__alt_mem_onchip_mem+0xff7fa918>
  802a28:	b0800317 	ldw	r2,12(r22)
  802a2c:	b0c00217 	ldw	r3,8(r22)
  802a30:	81bfff04 	addi	r6,r16,-4
  802a34:	01000904 	movi	r4,36
  802a38:	18800315 	stw	r2,12(r3)
  802a3c:	10c00215 	stw	r3,8(r2)
  802a40:	b4800204 	addi	r18,r22,8
  802a44:	21804336 	bltu	r4,r6,802b54 <_realloc_r+0x508>
  802a48:	008004c4 	movi	r2,19
  802a4c:	11803f2e 	bgeu	r2,r6,802b4c <_realloc_r+0x500>
  802a50:	a8800017 	ldw	r2,0(r21)
  802a54:	b0800215 	stw	r2,8(r22)
  802a58:	a8800117 	ldw	r2,4(r21)
  802a5c:	b0800315 	stw	r2,12(r22)
  802a60:	008006c4 	movi	r2,27
  802a64:	11803f36 	bltu	r2,r6,802b64 <_realloc_r+0x518>
  802a68:	b0800404 	addi	r2,r22,16
  802a6c:	ad400204 	addi	r21,r21,8
  802a70:	a8c00017 	ldw	r3,0(r21)
  802a74:	10c00015 	stw	r3,0(r2)
  802a78:	a8c00117 	ldw	r3,4(r21)
  802a7c:	10c00115 	stw	r3,4(r2)
  802a80:	a8c00217 	ldw	r3,8(r21)
  802a84:	10c00215 	stw	r3,8(r2)
  802a88:	b447883a 	add	r3,r22,r17
  802a8c:	bc45c83a 	sub	r2,r23,r17
  802a90:	e0c00215 	stw	r3,8(fp)
  802a94:	10800054 	ori	r2,r2,1
  802a98:	18800115 	stw	r2,4(r3)
  802a9c:	b0800117 	ldw	r2,4(r22)
  802aa0:	a009883a 	mov	r4,r20
  802aa4:	1080004c 	andi	r2,r2,1
  802aa8:	1462b03a 	or	r17,r2,r17
  802aac:	b4400115 	stw	r17,4(r22)
  802ab0:	08044540 	call	804454 <__malloc_unlock>
  802ab4:	9005883a 	mov	r2,r18
  802ab8:	003f4006 	br	8027bc <__alt_mem_onchip_mem+0xff7fa7bc>
  802abc:	a8c00217 	ldw	r3,8(r21)
  802ac0:	90c00215 	stw	r3,8(r18)
  802ac4:	a8c00317 	ldw	r3,12(r21)
  802ac8:	90c00315 	stw	r3,12(r18)
  802acc:	30801126 	beq	r6,r2,802b14 <_realloc_r+0x4c8>
  802ad0:	90800404 	addi	r2,r18,16
  802ad4:	a8c00404 	addi	r3,r21,16
  802ad8:	003f1906 	br	802740 <__alt_mem_onchip_mem+0xff7fa740>
  802adc:	90ffff17 	ldw	r3,-4(r18)
  802ae0:	00bfff04 	movi	r2,-4
  802ae4:	a825883a 	mov	r18,r21
  802ae8:	1884703a 	and	r2,r3,r2
  802aec:	80a1883a 	add	r16,r16,r2
  802af0:	003f2406 	br	802784 <__alt_mem_onchip_mem+0xff7fa784>
  802af4:	a8800217 	ldw	r2,8(r21)
  802af8:	b0800415 	stw	r2,16(r22)
  802afc:	a8800317 	ldw	r2,12(r21)
  802b00:	b0800515 	stw	r2,20(r22)
  802b04:	31000a26 	beq	r6,r4,802b30 <_realloc_r+0x4e4>
  802b08:	b0800604 	addi	r2,r22,24
  802b0c:	ad400404 	addi	r21,r21,16
  802b10:	003fa906 	br	8029b8 <__alt_mem_onchip_mem+0xff7fa9b8>
  802b14:	a9000417 	ldw	r4,16(r21)
  802b18:	90800604 	addi	r2,r18,24
  802b1c:	a8c00604 	addi	r3,r21,24
  802b20:	91000415 	stw	r4,16(r18)
  802b24:	a9000517 	ldw	r4,20(r21)
  802b28:	91000515 	stw	r4,20(r18)
  802b2c:	003f0406 	br	802740 <__alt_mem_onchip_mem+0xff7fa740>
  802b30:	a8c00417 	ldw	r3,16(r21)
  802b34:	ad400604 	addi	r21,r21,24
  802b38:	b0800804 	addi	r2,r22,32
  802b3c:	b0c00615 	stw	r3,24(r22)
  802b40:	a8ffff17 	ldw	r3,-4(r21)
  802b44:	b0c00715 	stw	r3,28(r22)
  802b48:	003f9b06 	br	8029b8 <__alt_mem_onchip_mem+0xff7fa9b8>
  802b4c:	9005883a 	mov	r2,r18
  802b50:	003fc706 	br	802a70 <__alt_mem_onchip_mem+0xff7faa70>
  802b54:	a80b883a 	mov	r5,r21
  802b58:	9009883a 	mov	r4,r18
  802b5c:	08023c80 	call	8023c8 <memmove>
  802b60:	003fc906 	br	802a88 <__alt_mem_onchip_mem+0xff7faa88>
  802b64:	a8800217 	ldw	r2,8(r21)
  802b68:	b0800415 	stw	r2,16(r22)
  802b6c:	a8800317 	ldw	r2,12(r21)
  802b70:	b0800515 	stw	r2,20(r22)
  802b74:	31000726 	beq	r6,r4,802b94 <_realloc_r+0x548>
  802b78:	b0800604 	addi	r2,r22,24
  802b7c:	ad400404 	addi	r21,r21,16
  802b80:	003fbb06 	br	802a70 <__alt_mem_onchip_mem+0xff7faa70>
  802b84:	a009883a 	mov	r4,r20
  802b88:	08044540 	call	804454 <__malloc_unlock>
  802b8c:	0005883a 	mov	r2,zero
  802b90:	003f0a06 	br	8027bc <__alt_mem_onchip_mem+0xff7fa7bc>
  802b94:	a8c00417 	ldw	r3,16(r21)
  802b98:	ad400604 	addi	r21,r21,24
  802b9c:	b0800804 	addi	r2,r22,32
  802ba0:	b0c00615 	stw	r3,24(r22)
  802ba4:	a8ffff17 	ldw	r3,-4(r21)
  802ba8:	b0c00715 	stw	r3,28(r22)
  802bac:	003fb006 	br	802a70 <__alt_mem_onchip_mem+0xff7faa70>

00802bb0 <_sbrk_r>:
  802bb0:	defffd04 	addi	sp,sp,-12
  802bb4:	dc000015 	stw	r16,0(sp)
  802bb8:	04002074 	movhi	r16,129
  802bbc:	dc400115 	stw	r17,4(sp)
  802bc0:	842ebc04 	addi	r16,r16,-17680
  802bc4:	2023883a 	mov	r17,r4
  802bc8:	2809883a 	mov	r4,r5
  802bcc:	dfc00215 	stw	ra,8(sp)
  802bd0:	80000015 	stw	zero,0(r16)
  802bd4:	08046140 	call	804614 <sbrk>
  802bd8:	00ffffc4 	movi	r3,-1
  802bdc:	10c00526 	beq	r2,r3,802bf4 <_sbrk_r+0x44>
  802be0:	dfc00217 	ldw	ra,8(sp)
  802be4:	dc400117 	ldw	r17,4(sp)
  802be8:	dc000017 	ldw	r16,0(sp)
  802bec:	dec00304 	addi	sp,sp,12
  802bf0:	f800283a 	ret
  802bf4:	80c00017 	ldw	r3,0(r16)
  802bf8:	183ff926 	beq	r3,zero,802be0 <__alt_mem_onchip_mem+0xff7fabe0>
  802bfc:	88c00015 	stw	r3,0(r17)
  802c00:	003ff706 	br	802be0 <__alt_mem_onchip_mem+0xff7fabe0>

00802c04 <__sread>:
  802c04:	defffe04 	addi	sp,sp,-8
  802c08:	dc000015 	stw	r16,0(sp)
  802c0c:	2821883a 	mov	r16,r5
  802c10:	2940038f 	ldh	r5,14(r5)
  802c14:	dfc00115 	stw	ra,4(sp)
  802c18:	08039440 	call	803944 <_read_r>
  802c1c:	10000716 	blt	r2,zero,802c3c <__sread+0x38>
  802c20:	80c01417 	ldw	r3,80(r16)
  802c24:	1887883a 	add	r3,r3,r2
  802c28:	80c01415 	stw	r3,80(r16)
  802c2c:	dfc00117 	ldw	ra,4(sp)
  802c30:	dc000017 	ldw	r16,0(sp)
  802c34:	dec00204 	addi	sp,sp,8
  802c38:	f800283a 	ret
  802c3c:	80c0030b 	ldhu	r3,12(r16)
  802c40:	18fbffcc 	andi	r3,r3,61439
  802c44:	80c0030d 	sth	r3,12(r16)
  802c48:	dfc00117 	ldw	ra,4(sp)
  802c4c:	dc000017 	ldw	r16,0(sp)
  802c50:	dec00204 	addi	sp,sp,8
  802c54:	f800283a 	ret

00802c58 <__seofread>:
  802c58:	0005883a 	mov	r2,zero
  802c5c:	f800283a 	ret

00802c60 <__swrite>:
  802c60:	2880030b 	ldhu	r2,12(r5)
  802c64:	defffb04 	addi	sp,sp,-20
  802c68:	dcc00315 	stw	r19,12(sp)
  802c6c:	dc800215 	stw	r18,8(sp)
  802c70:	dc400115 	stw	r17,4(sp)
  802c74:	dc000015 	stw	r16,0(sp)
  802c78:	dfc00415 	stw	ra,16(sp)
  802c7c:	10c0400c 	andi	r3,r2,256
  802c80:	2821883a 	mov	r16,r5
  802c84:	2023883a 	mov	r17,r4
  802c88:	3025883a 	mov	r18,r6
  802c8c:	3827883a 	mov	r19,r7
  802c90:	18000526 	beq	r3,zero,802ca8 <__swrite+0x48>
  802c94:	2940038f 	ldh	r5,14(r5)
  802c98:	01c00084 	movi	r7,2
  802c9c:	000d883a 	mov	r6,zero
  802ca0:	08037280 	call	803728 <_lseek_r>
  802ca4:	8080030b 	ldhu	r2,12(r16)
  802ca8:	8140038f 	ldh	r5,14(r16)
  802cac:	10bbffcc 	andi	r2,r2,61439
  802cb0:	980f883a 	mov	r7,r19
  802cb4:	900d883a 	mov	r6,r18
  802cb8:	8809883a 	mov	r4,r17
  802cbc:	8080030d 	sth	r2,12(r16)
  802cc0:	dfc00417 	ldw	ra,16(sp)
  802cc4:	dcc00317 	ldw	r19,12(sp)
  802cc8:	dc800217 	ldw	r18,8(sp)
  802ccc:	dc400117 	ldw	r17,4(sp)
  802cd0:	dc000017 	ldw	r16,0(sp)
  802cd4:	dec00504 	addi	sp,sp,20
  802cd8:	0802d401 	jmpi	802d40 <_write_r>

00802cdc <__sseek>:
  802cdc:	defffe04 	addi	sp,sp,-8
  802ce0:	dc000015 	stw	r16,0(sp)
  802ce4:	2821883a 	mov	r16,r5
  802ce8:	2940038f 	ldh	r5,14(r5)
  802cec:	dfc00115 	stw	ra,4(sp)
  802cf0:	08037280 	call	803728 <_lseek_r>
  802cf4:	00ffffc4 	movi	r3,-1
  802cf8:	10c00826 	beq	r2,r3,802d1c <__sseek+0x40>
  802cfc:	80c0030b 	ldhu	r3,12(r16)
  802d00:	80801415 	stw	r2,80(r16)
  802d04:	18c40014 	ori	r3,r3,4096
  802d08:	80c0030d 	sth	r3,12(r16)
  802d0c:	dfc00117 	ldw	ra,4(sp)
  802d10:	dc000017 	ldw	r16,0(sp)
  802d14:	dec00204 	addi	sp,sp,8
  802d18:	f800283a 	ret
  802d1c:	80c0030b 	ldhu	r3,12(r16)
  802d20:	18fbffcc 	andi	r3,r3,61439
  802d24:	80c0030d 	sth	r3,12(r16)
  802d28:	dfc00117 	ldw	ra,4(sp)
  802d2c:	dc000017 	ldw	r16,0(sp)
  802d30:	dec00204 	addi	sp,sp,8
  802d34:	f800283a 	ret

00802d38 <__sclose>:
  802d38:	2940038f 	ldh	r5,14(r5)
  802d3c:	0802ef41 	jmpi	802ef4 <_close_r>

00802d40 <_write_r>:
  802d40:	defffd04 	addi	sp,sp,-12
  802d44:	2805883a 	mov	r2,r5
  802d48:	dc000015 	stw	r16,0(sp)
  802d4c:	04002074 	movhi	r16,129
  802d50:	dc400115 	stw	r17,4(sp)
  802d54:	300b883a 	mov	r5,r6
  802d58:	842ebc04 	addi	r16,r16,-17680
  802d5c:	2023883a 	mov	r17,r4
  802d60:	380d883a 	mov	r6,r7
  802d64:	1009883a 	mov	r4,r2
  802d68:	dfc00215 	stw	ra,8(sp)
  802d6c:	80000015 	stw	zero,0(r16)
  802d70:	08048a40 	call	8048a4 <write>
  802d74:	00ffffc4 	movi	r3,-1
  802d78:	10c00526 	beq	r2,r3,802d90 <_write_r+0x50>
  802d7c:	dfc00217 	ldw	ra,8(sp)
  802d80:	dc400117 	ldw	r17,4(sp)
  802d84:	dc000017 	ldw	r16,0(sp)
  802d88:	dec00304 	addi	sp,sp,12
  802d8c:	f800283a 	ret
  802d90:	80c00017 	ldw	r3,0(r16)
  802d94:	183ff926 	beq	r3,zero,802d7c <__alt_mem_onchip_mem+0xff7fad7c>
  802d98:	88c00015 	stw	r3,0(r17)
  802d9c:	003ff706 	br	802d7c <__alt_mem_onchip_mem+0xff7fad7c>

00802da0 <__swsetup_r>:
  802da0:	00802074 	movhi	r2,129
  802da4:	defffd04 	addi	sp,sp,-12
  802da8:	10a79004 	addi	r2,r2,-25024
  802dac:	dc400115 	stw	r17,4(sp)
  802db0:	2023883a 	mov	r17,r4
  802db4:	11000017 	ldw	r4,0(r2)
  802db8:	dc000015 	stw	r16,0(sp)
  802dbc:	dfc00215 	stw	ra,8(sp)
  802dc0:	2821883a 	mov	r16,r5
  802dc4:	20000226 	beq	r4,zero,802dd0 <__swsetup_r+0x30>
  802dc8:	20800e17 	ldw	r2,56(r4)
  802dcc:	10003126 	beq	r2,zero,802e94 <__swsetup_r+0xf4>
  802dd0:	8080030b 	ldhu	r2,12(r16)
  802dd4:	10c0020c 	andi	r3,r2,8
  802dd8:	1009883a 	mov	r4,r2
  802ddc:	18000f26 	beq	r3,zero,802e1c <__swsetup_r+0x7c>
  802de0:	80c00417 	ldw	r3,16(r16)
  802de4:	18001526 	beq	r3,zero,802e3c <__swsetup_r+0x9c>
  802de8:	1100004c 	andi	r4,r2,1
  802dec:	20001c1e 	bne	r4,zero,802e60 <__swsetup_r+0xc0>
  802df0:	1080008c 	andi	r2,r2,2
  802df4:	1000291e 	bne	r2,zero,802e9c <__swsetup_r+0xfc>
  802df8:	80800517 	ldw	r2,20(r16)
  802dfc:	80800215 	stw	r2,8(r16)
  802e00:	18001c26 	beq	r3,zero,802e74 <__swsetup_r+0xd4>
  802e04:	0005883a 	mov	r2,zero
  802e08:	dfc00217 	ldw	ra,8(sp)
  802e0c:	dc400117 	ldw	r17,4(sp)
  802e10:	dc000017 	ldw	r16,0(sp)
  802e14:	dec00304 	addi	sp,sp,12
  802e18:	f800283a 	ret
  802e1c:	2080040c 	andi	r2,r4,16
  802e20:	10002e26 	beq	r2,zero,802edc <__swsetup_r+0x13c>
  802e24:	2080010c 	andi	r2,r4,4
  802e28:	10001e1e 	bne	r2,zero,802ea4 <__swsetup_r+0x104>
  802e2c:	80c00417 	ldw	r3,16(r16)
  802e30:	20800214 	ori	r2,r4,8
  802e34:	8080030d 	sth	r2,12(r16)
  802e38:	183feb1e 	bne	r3,zero,802de8 <__alt_mem_onchip_mem+0xff7fade8>
  802e3c:	1100a00c 	andi	r4,r2,640
  802e40:	01408004 	movi	r5,512
  802e44:	217fe826 	beq	r4,r5,802de8 <__alt_mem_onchip_mem+0xff7fade8>
  802e48:	800b883a 	mov	r5,r16
  802e4c:	8809883a 	mov	r4,r17
  802e50:	08037880 	call	803788 <__smakebuf_r>
  802e54:	8080030b 	ldhu	r2,12(r16)
  802e58:	80c00417 	ldw	r3,16(r16)
  802e5c:	003fe206 	br	802de8 <__alt_mem_onchip_mem+0xff7fade8>
  802e60:	80800517 	ldw	r2,20(r16)
  802e64:	80000215 	stw	zero,8(r16)
  802e68:	0085c83a 	sub	r2,zero,r2
  802e6c:	80800615 	stw	r2,24(r16)
  802e70:	183fe41e 	bne	r3,zero,802e04 <__alt_mem_onchip_mem+0xff7fae04>
  802e74:	80c0030b 	ldhu	r3,12(r16)
  802e78:	0005883a 	mov	r2,zero
  802e7c:	1900200c 	andi	r4,r3,128
  802e80:	203fe126 	beq	r4,zero,802e08 <__alt_mem_onchip_mem+0xff7fae08>
  802e84:	18c01014 	ori	r3,r3,64
  802e88:	80c0030d 	sth	r3,12(r16)
  802e8c:	00bfffc4 	movi	r2,-1
  802e90:	003fdd06 	br	802e08 <__alt_mem_onchip_mem+0xff7fae08>
  802e94:	08012fc0 	call	8012fc <__sinit>
  802e98:	003fcd06 	br	802dd0 <__alt_mem_onchip_mem+0xff7fadd0>
  802e9c:	0005883a 	mov	r2,zero
  802ea0:	003fd606 	br	802dfc <__alt_mem_onchip_mem+0xff7fadfc>
  802ea4:	81400c17 	ldw	r5,48(r16)
  802ea8:	28000626 	beq	r5,zero,802ec4 <__swsetup_r+0x124>
  802eac:	80801004 	addi	r2,r16,64
  802eb0:	28800326 	beq	r5,r2,802ec0 <__swsetup_r+0x120>
  802eb4:	8809883a 	mov	r4,r17
  802eb8:	08034180 	call	803418 <_free_r>
  802ebc:	8100030b 	ldhu	r4,12(r16)
  802ec0:	80000c15 	stw	zero,48(r16)
  802ec4:	80c00417 	ldw	r3,16(r16)
  802ec8:	00bff6c4 	movi	r2,-37
  802ecc:	1108703a 	and	r4,r2,r4
  802ed0:	80000115 	stw	zero,4(r16)
  802ed4:	80c00015 	stw	r3,0(r16)
  802ed8:	003fd506 	br	802e30 <__alt_mem_onchip_mem+0xff7fae30>
  802edc:	00800244 	movi	r2,9
  802ee0:	88800015 	stw	r2,0(r17)
  802ee4:	20801014 	ori	r2,r4,64
  802ee8:	8080030d 	sth	r2,12(r16)
  802eec:	00bfffc4 	movi	r2,-1
  802ef0:	003fc506 	br	802e08 <__alt_mem_onchip_mem+0xff7fae08>

00802ef4 <_close_r>:
  802ef4:	defffd04 	addi	sp,sp,-12
  802ef8:	dc000015 	stw	r16,0(sp)
  802efc:	04002074 	movhi	r16,129
  802f00:	dc400115 	stw	r17,4(sp)
  802f04:	842ebc04 	addi	r16,r16,-17680
  802f08:	2023883a 	mov	r17,r4
  802f0c:	2809883a 	mov	r4,r5
  802f10:	dfc00215 	stw	ra,8(sp)
  802f14:	80000015 	stw	zero,0(r16)
  802f18:	0803d700 	call	803d70 <close>
  802f1c:	00ffffc4 	movi	r3,-1
  802f20:	10c00526 	beq	r2,r3,802f38 <_close_r+0x44>
  802f24:	dfc00217 	ldw	ra,8(sp)
  802f28:	dc400117 	ldw	r17,4(sp)
  802f2c:	dc000017 	ldw	r16,0(sp)
  802f30:	dec00304 	addi	sp,sp,12
  802f34:	f800283a 	ret
  802f38:	80c00017 	ldw	r3,0(r16)
  802f3c:	183ff926 	beq	r3,zero,802f24 <__alt_mem_onchip_mem+0xff7faf24>
  802f40:	88c00015 	stw	r3,0(r17)
  802f44:	003ff706 	br	802f24 <__alt_mem_onchip_mem+0xff7faf24>

00802f48 <_fclose_r>:
  802f48:	28003926 	beq	r5,zero,803030 <_fclose_r+0xe8>
  802f4c:	defffc04 	addi	sp,sp,-16
  802f50:	dc400115 	stw	r17,4(sp)
  802f54:	dc000015 	stw	r16,0(sp)
  802f58:	dfc00315 	stw	ra,12(sp)
  802f5c:	dc800215 	stw	r18,8(sp)
  802f60:	2023883a 	mov	r17,r4
  802f64:	2821883a 	mov	r16,r5
  802f68:	20000226 	beq	r4,zero,802f74 <_fclose_r+0x2c>
  802f6c:	20800e17 	ldw	r2,56(r4)
  802f70:	10002726 	beq	r2,zero,803010 <_fclose_r+0xc8>
  802f74:	8080030f 	ldh	r2,12(r16)
  802f78:	1000071e 	bne	r2,zero,802f98 <_fclose_r+0x50>
  802f7c:	0005883a 	mov	r2,zero
  802f80:	dfc00317 	ldw	ra,12(sp)
  802f84:	dc800217 	ldw	r18,8(sp)
  802f88:	dc400117 	ldw	r17,4(sp)
  802f8c:	dc000017 	ldw	r16,0(sp)
  802f90:	dec00404 	addi	sp,sp,16
  802f94:	f800283a 	ret
  802f98:	800b883a 	mov	r5,r16
  802f9c:	8809883a 	mov	r4,r17
  802fa0:	080304c0 	call	80304c <__sflush_r>
  802fa4:	1025883a 	mov	r18,r2
  802fa8:	80800b17 	ldw	r2,44(r16)
  802fac:	10000426 	beq	r2,zero,802fc0 <_fclose_r+0x78>
  802fb0:	81400717 	ldw	r5,28(r16)
  802fb4:	8809883a 	mov	r4,r17
  802fb8:	103ee83a 	callr	r2
  802fbc:	10001616 	blt	r2,zero,803018 <_fclose_r+0xd0>
  802fc0:	8080030b 	ldhu	r2,12(r16)
  802fc4:	1080200c 	andi	r2,r2,128
  802fc8:	1000151e 	bne	r2,zero,803020 <_fclose_r+0xd8>
  802fcc:	81400c17 	ldw	r5,48(r16)
  802fd0:	28000526 	beq	r5,zero,802fe8 <_fclose_r+0xa0>
  802fd4:	80801004 	addi	r2,r16,64
  802fd8:	28800226 	beq	r5,r2,802fe4 <_fclose_r+0x9c>
  802fdc:	8809883a 	mov	r4,r17
  802fe0:	08034180 	call	803418 <_free_r>
  802fe4:	80000c15 	stw	zero,48(r16)
  802fe8:	81401117 	ldw	r5,68(r16)
  802fec:	28000326 	beq	r5,zero,802ffc <_fclose_r+0xb4>
  802ff0:	8809883a 	mov	r4,r17
  802ff4:	08034180 	call	803418 <_free_r>
  802ff8:	80001115 	stw	zero,68(r16)
  802ffc:	080130c0 	call	80130c <__sfp_lock_acquire>
  803000:	8000030d 	sth	zero,12(r16)
  803004:	08013100 	call	801310 <__sfp_lock_release>
  803008:	9005883a 	mov	r2,r18
  80300c:	003fdc06 	br	802f80 <__alt_mem_onchip_mem+0xff7faf80>
  803010:	08012fc0 	call	8012fc <__sinit>
  803014:	003fd706 	br	802f74 <__alt_mem_onchip_mem+0xff7faf74>
  803018:	04bfffc4 	movi	r18,-1
  80301c:	003fe806 	br	802fc0 <__alt_mem_onchip_mem+0xff7fafc0>
  803020:	81400417 	ldw	r5,16(r16)
  803024:	8809883a 	mov	r4,r17
  803028:	08034180 	call	803418 <_free_r>
  80302c:	003fe706 	br	802fcc <__alt_mem_onchip_mem+0xff7fafcc>
  803030:	0005883a 	mov	r2,zero
  803034:	f800283a 	ret

00803038 <fclose>:
  803038:	00802074 	movhi	r2,129
  80303c:	10a79004 	addi	r2,r2,-25024
  803040:	200b883a 	mov	r5,r4
  803044:	11000017 	ldw	r4,0(r2)
  803048:	0802f481 	jmpi	802f48 <_fclose_r>

0080304c <__sflush_r>:
  80304c:	2880030b 	ldhu	r2,12(r5)
  803050:	defffb04 	addi	sp,sp,-20
  803054:	dcc00315 	stw	r19,12(sp)
  803058:	dc400115 	stw	r17,4(sp)
  80305c:	dfc00415 	stw	ra,16(sp)
  803060:	dc800215 	stw	r18,8(sp)
  803064:	dc000015 	stw	r16,0(sp)
  803068:	10c0020c 	andi	r3,r2,8
  80306c:	2823883a 	mov	r17,r5
  803070:	2027883a 	mov	r19,r4
  803074:	1800311e 	bne	r3,zero,80313c <__sflush_r+0xf0>
  803078:	28c00117 	ldw	r3,4(r5)
  80307c:	10820014 	ori	r2,r2,2048
  803080:	2880030d 	sth	r2,12(r5)
  803084:	00c04b0e 	bge	zero,r3,8031b4 <__sflush_r+0x168>
  803088:	8a000a17 	ldw	r8,40(r17)
  80308c:	40002326 	beq	r8,zero,80311c <__sflush_r+0xd0>
  803090:	9c000017 	ldw	r16,0(r19)
  803094:	10c4000c 	andi	r3,r2,4096
  803098:	98000015 	stw	zero,0(r19)
  80309c:	18004826 	beq	r3,zero,8031c0 <__sflush_r+0x174>
  8030a0:	89801417 	ldw	r6,80(r17)
  8030a4:	10c0010c 	andi	r3,r2,4
  8030a8:	18000626 	beq	r3,zero,8030c4 <__sflush_r+0x78>
  8030ac:	88c00117 	ldw	r3,4(r17)
  8030b0:	88800c17 	ldw	r2,48(r17)
  8030b4:	30cdc83a 	sub	r6,r6,r3
  8030b8:	10000226 	beq	r2,zero,8030c4 <__sflush_r+0x78>
  8030bc:	88800f17 	ldw	r2,60(r17)
  8030c0:	308dc83a 	sub	r6,r6,r2
  8030c4:	89400717 	ldw	r5,28(r17)
  8030c8:	000f883a 	mov	r7,zero
  8030cc:	9809883a 	mov	r4,r19
  8030d0:	403ee83a 	callr	r8
  8030d4:	00ffffc4 	movi	r3,-1
  8030d8:	10c04426 	beq	r2,r3,8031ec <__sflush_r+0x1a0>
  8030dc:	88c0030b 	ldhu	r3,12(r17)
  8030e0:	89000417 	ldw	r4,16(r17)
  8030e4:	88000115 	stw	zero,4(r17)
  8030e8:	197dffcc 	andi	r5,r3,63487
  8030ec:	8940030d 	sth	r5,12(r17)
  8030f0:	89000015 	stw	r4,0(r17)
  8030f4:	18c4000c 	andi	r3,r3,4096
  8030f8:	18002c1e 	bne	r3,zero,8031ac <__sflush_r+0x160>
  8030fc:	89400c17 	ldw	r5,48(r17)
  803100:	9c000015 	stw	r16,0(r19)
  803104:	28000526 	beq	r5,zero,80311c <__sflush_r+0xd0>
  803108:	88801004 	addi	r2,r17,64
  80310c:	28800226 	beq	r5,r2,803118 <__sflush_r+0xcc>
  803110:	9809883a 	mov	r4,r19
  803114:	08034180 	call	803418 <_free_r>
  803118:	88000c15 	stw	zero,48(r17)
  80311c:	0005883a 	mov	r2,zero
  803120:	dfc00417 	ldw	ra,16(sp)
  803124:	dcc00317 	ldw	r19,12(sp)
  803128:	dc800217 	ldw	r18,8(sp)
  80312c:	dc400117 	ldw	r17,4(sp)
  803130:	dc000017 	ldw	r16,0(sp)
  803134:	dec00504 	addi	sp,sp,20
  803138:	f800283a 	ret
  80313c:	2c800417 	ldw	r18,16(r5)
  803140:	903ff626 	beq	r18,zero,80311c <__alt_mem_onchip_mem+0xff7fb11c>
  803144:	2c000017 	ldw	r16,0(r5)
  803148:	108000cc 	andi	r2,r2,3
  80314c:	2c800015 	stw	r18,0(r5)
  803150:	84a1c83a 	sub	r16,r16,r18
  803154:	1000131e 	bne	r2,zero,8031a4 <__sflush_r+0x158>
  803158:	28800517 	ldw	r2,20(r5)
  80315c:	88800215 	stw	r2,8(r17)
  803160:	04000316 	blt	zero,r16,803170 <__sflush_r+0x124>
  803164:	003fed06 	br	80311c <__alt_mem_onchip_mem+0xff7fb11c>
  803168:	90a5883a 	add	r18,r18,r2
  80316c:	043feb0e 	bge	zero,r16,80311c <__alt_mem_onchip_mem+0xff7fb11c>
  803170:	88800917 	ldw	r2,36(r17)
  803174:	89400717 	ldw	r5,28(r17)
  803178:	800f883a 	mov	r7,r16
  80317c:	900d883a 	mov	r6,r18
  803180:	9809883a 	mov	r4,r19
  803184:	103ee83a 	callr	r2
  803188:	80a1c83a 	sub	r16,r16,r2
  80318c:	00bff616 	blt	zero,r2,803168 <__alt_mem_onchip_mem+0xff7fb168>
  803190:	88c0030b 	ldhu	r3,12(r17)
  803194:	00bfffc4 	movi	r2,-1
  803198:	18c01014 	ori	r3,r3,64
  80319c:	88c0030d 	sth	r3,12(r17)
  8031a0:	003fdf06 	br	803120 <__alt_mem_onchip_mem+0xff7fb120>
  8031a4:	0005883a 	mov	r2,zero
  8031a8:	003fec06 	br	80315c <__alt_mem_onchip_mem+0xff7fb15c>
  8031ac:	88801415 	stw	r2,80(r17)
  8031b0:	003fd206 	br	8030fc <__alt_mem_onchip_mem+0xff7fb0fc>
  8031b4:	28c00f17 	ldw	r3,60(r5)
  8031b8:	00ffb316 	blt	zero,r3,803088 <__alt_mem_onchip_mem+0xff7fb088>
  8031bc:	003fd706 	br	80311c <__alt_mem_onchip_mem+0xff7fb11c>
  8031c0:	89400717 	ldw	r5,28(r17)
  8031c4:	000d883a 	mov	r6,zero
  8031c8:	01c00044 	movi	r7,1
  8031cc:	9809883a 	mov	r4,r19
  8031d0:	403ee83a 	callr	r8
  8031d4:	100d883a 	mov	r6,r2
  8031d8:	00bfffc4 	movi	r2,-1
  8031dc:	30801426 	beq	r6,r2,803230 <__sflush_r+0x1e4>
  8031e0:	8880030b 	ldhu	r2,12(r17)
  8031e4:	8a000a17 	ldw	r8,40(r17)
  8031e8:	003fae06 	br	8030a4 <__alt_mem_onchip_mem+0xff7fb0a4>
  8031ec:	98c00017 	ldw	r3,0(r19)
  8031f0:	183fba26 	beq	r3,zero,8030dc <__alt_mem_onchip_mem+0xff7fb0dc>
  8031f4:	01000744 	movi	r4,29
  8031f8:	19000626 	beq	r3,r4,803214 <__sflush_r+0x1c8>
  8031fc:	01000584 	movi	r4,22
  803200:	19000426 	beq	r3,r4,803214 <__sflush_r+0x1c8>
  803204:	88c0030b 	ldhu	r3,12(r17)
  803208:	18c01014 	ori	r3,r3,64
  80320c:	88c0030d 	sth	r3,12(r17)
  803210:	003fc306 	br	803120 <__alt_mem_onchip_mem+0xff7fb120>
  803214:	8880030b 	ldhu	r2,12(r17)
  803218:	88c00417 	ldw	r3,16(r17)
  80321c:	88000115 	stw	zero,4(r17)
  803220:	10bdffcc 	andi	r2,r2,63487
  803224:	8880030d 	sth	r2,12(r17)
  803228:	88c00015 	stw	r3,0(r17)
  80322c:	003fb306 	br	8030fc <__alt_mem_onchip_mem+0xff7fb0fc>
  803230:	98800017 	ldw	r2,0(r19)
  803234:	103fea26 	beq	r2,zero,8031e0 <__alt_mem_onchip_mem+0xff7fb1e0>
  803238:	00c00744 	movi	r3,29
  80323c:	10c00226 	beq	r2,r3,803248 <__sflush_r+0x1fc>
  803240:	00c00584 	movi	r3,22
  803244:	10c0031e 	bne	r2,r3,803254 <__sflush_r+0x208>
  803248:	9c000015 	stw	r16,0(r19)
  80324c:	0005883a 	mov	r2,zero
  803250:	003fb306 	br	803120 <__alt_mem_onchip_mem+0xff7fb120>
  803254:	88c0030b 	ldhu	r3,12(r17)
  803258:	3005883a 	mov	r2,r6
  80325c:	18c01014 	ori	r3,r3,64
  803260:	88c0030d 	sth	r3,12(r17)
  803264:	003fae06 	br	803120 <__alt_mem_onchip_mem+0xff7fb120>

00803268 <_fflush_r>:
  803268:	defffd04 	addi	sp,sp,-12
  80326c:	dc000115 	stw	r16,4(sp)
  803270:	dfc00215 	stw	ra,8(sp)
  803274:	2021883a 	mov	r16,r4
  803278:	20000226 	beq	r4,zero,803284 <_fflush_r+0x1c>
  80327c:	20800e17 	ldw	r2,56(r4)
  803280:	10000c26 	beq	r2,zero,8032b4 <_fflush_r+0x4c>
  803284:	2880030f 	ldh	r2,12(r5)
  803288:	1000051e 	bne	r2,zero,8032a0 <_fflush_r+0x38>
  80328c:	0005883a 	mov	r2,zero
  803290:	dfc00217 	ldw	ra,8(sp)
  803294:	dc000117 	ldw	r16,4(sp)
  803298:	dec00304 	addi	sp,sp,12
  80329c:	f800283a 	ret
  8032a0:	8009883a 	mov	r4,r16
  8032a4:	dfc00217 	ldw	ra,8(sp)
  8032a8:	dc000117 	ldw	r16,4(sp)
  8032ac:	dec00304 	addi	sp,sp,12
  8032b0:	080304c1 	jmpi	80304c <__sflush_r>
  8032b4:	d9400015 	stw	r5,0(sp)
  8032b8:	08012fc0 	call	8012fc <__sinit>
  8032bc:	d9400017 	ldw	r5,0(sp)
  8032c0:	003ff006 	br	803284 <__alt_mem_onchip_mem+0xff7fb284>

008032c4 <fflush>:
  8032c4:	20000526 	beq	r4,zero,8032dc <fflush+0x18>
  8032c8:	00802074 	movhi	r2,129
  8032cc:	10a79004 	addi	r2,r2,-25024
  8032d0:	200b883a 	mov	r5,r4
  8032d4:	11000017 	ldw	r4,0(r2)
  8032d8:	08032681 	jmpi	803268 <_fflush_r>
  8032dc:	00802074 	movhi	r2,129
  8032e0:	10a78f04 	addi	r2,r2,-25028
  8032e4:	11000017 	ldw	r4,0(r2)
  8032e8:	01402034 	movhi	r5,128
  8032ec:	294c9a04 	addi	r5,r5,12904
  8032f0:	08018cc1 	jmpi	8018cc <_fwalk_reent>

008032f4 <_malloc_trim_r>:
  8032f4:	defffb04 	addi	sp,sp,-20
  8032f8:	dcc00315 	stw	r19,12(sp)
  8032fc:	04c02074 	movhi	r19,129
  803300:	dc800215 	stw	r18,8(sp)
  803304:	dc400115 	stw	r17,4(sp)
  803308:	dc000015 	stw	r16,0(sp)
  80330c:	dfc00415 	stw	ra,16(sp)
  803310:	2821883a 	mov	r16,r5
  803314:	9ce19204 	addi	r19,r19,-31160
  803318:	2025883a 	mov	r18,r4
  80331c:	08044300 	call	804430 <__malloc_lock>
  803320:	98800217 	ldw	r2,8(r19)
  803324:	14400117 	ldw	r17,4(r2)
  803328:	00bfff04 	movi	r2,-4
  80332c:	88a2703a 	and	r17,r17,r2
  803330:	8c21c83a 	sub	r16,r17,r16
  803334:	8403fbc4 	addi	r16,r16,4079
  803338:	8020d33a 	srli	r16,r16,12
  80333c:	0083ffc4 	movi	r2,4095
  803340:	843fffc4 	addi	r16,r16,-1
  803344:	8020933a 	slli	r16,r16,12
  803348:	1400060e 	bge	r2,r16,803364 <_malloc_trim_r+0x70>
  80334c:	000b883a 	mov	r5,zero
  803350:	9009883a 	mov	r4,r18
  803354:	0802bb00 	call	802bb0 <_sbrk_r>
  803358:	98c00217 	ldw	r3,8(r19)
  80335c:	1c47883a 	add	r3,r3,r17
  803360:	10c00a26 	beq	r2,r3,80338c <_malloc_trim_r+0x98>
  803364:	9009883a 	mov	r4,r18
  803368:	08044540 	call	804454 <__malloc_unlock>
  80336c:	0005883a 	mov	r2,zero
  803370:	dfc00417 	ldw	ra,16(sp)
  803374:	dcc00317 	ldw	r19,12(sp)
  803378:	dc800217 	ldw	r18,8(sp)
  80337c:	dc400117 	ldw	r17,4(sp)
  803380:	dc000017 	ldw	r16,0(sp)
  803384:	dec00504 	addi	sp,sp,20
  803388:	f800283a 	ret
  80338c:	040bc83a 	sub	r5,zero,r16
  803390:	9009883a 	mov	r4,r18
  803394:	0802bb00 	call	802bb0 <_sbrk_r>
  803398:	00ffffc4 	movi	r3,-1
  80339c:	10c00d26 	beq	r2,r3,8033d4 <_malloc_trim_r+0xe0>
  8033a0:	00c02074 	movhi	r3,129
  8033a4:	18eec404 	addi	r3,r3,-17648
  8033a8:	18800017 	ldw	r2,0(r3)
  8033ac:	99000217 	ldw	r4,8(r19)
  8033b0:	8c23c83a 	sub	r17,r17,r16
  8033b4:	8c400054 	ori	r17,r17,1
  8033b8:	1421c83a 	sub	r16,r2,r16
  8033bc:	24400115 	stw	r17,4(r4)
  8033c0:	9009883a 	mov	r4,r18
  8033c4:	1c000015 	stw	r16,0(r3)
  8033c8:	08044540 	call	804454 <__malloc_unlock>
  8033cc:	00800044 	movi	r2,1
  8033d0:	003fe706 	br	803370 <__alt_mem_onchip_mem+0xff7fb370>
  8033d4:	000b883a 	mov	r5,zero
  8033d8:	9009883a 	mov	r4,r18
  8033dc:	0802bb00 	call	802bb0 <_sbrk_r>
  8033e0:	99000217 	ldw	r4,8(r19)
  8033e4:	014003c4 	movi	r5,15
  8033e8:	1107c83a 	sub	r3,r2,r4
  8033ec:	28ffdd0e 	bge	r5,r3,803364 <__alt_mem_onchip_mem+0xff7fb364>
  8033f0:	01402074 	movhi	r5,129
  8033f4:	29679104 	addi	r5,r5,-25020
  8033f8:	29400017 	ldw	r5,0(r5)
  8033fc:	18c00054 	ori	r3,r3,1
  803400:	20c00115 	stw	r3,4(r4)
  803404:	00c02074 	movhi	r3,129
  803408:	1145c83a 	sub	r2,r2,r5
  80340c:	18eec404 	addi	r3,r3,-17648
  803410:	18800015 	stw	r2,0(r3)
  803414:	003fd306 	br	803364 <__alt_mem_onchip_mem+0xff7fb364>

00803418 <_free_r>:
  803418:	28004126 	beq	r5,zero,803520 <_free_r+0x108>
  80341c:	defffd04 	addi	sp,sp,-12
  803420:	dc400115 	stw	r17,4(sp)
  803424:	dc000015 	stw	r16,0(sp)
  803428:	2023883a 	mov	r17,r4
  80342c:	2821883a 	mov	r16,r5
  803430:	dfc00215 	stw	ra,8(sp)
  803434:	08044300 	call	804430 <__malloc_lock>
  803438:	81ffff17 	ldw	r7,-4(r16)
  80343c:	00bfff84 	movi	r2,-2
  803440:	01002074 	movhi	r4,129
  803444:	81bffe04 	addi	r6,r16,-8
  803448:	3884703a 	and	r2,r7,r2
  80344c:	21219204 	addi	r4,r4,-31160
  803450:	308b883a 	add	r5,r6,r2
  803454:	2a400117 	ldw	r9,4(r5)
  803458:	22000217 	ldw	r8,8(r4)
  80345c:	00ffff04 	movi	r3,-4
  803460:	48c6703a 	and	r3,r9,r3
  803464:	2a005726 	beq	r5,r8,8035c4 <_free_r+0x1ac>
  803468:	28c00115 	stw	r3,4(r5)
  80346c:	39c0004c 	andi	r7,r7,1
  803470:	3800091e 	bne	r7,zero,803498 <_free_r+0x80>
  803474:	823ffe17 	ldw	r8,-8(r16)
  803478:	22400204 	addi	r9,r4,8
  80347c:	320dc83a 	sub	r6,r6,r8
  803480:	31c00217 	ldw	r7,8(r6)
  803484:	1205883a 	add	r2,r2,r8
  803488:	3a406526 	beq	r7,r9,803620 <_free_r+0x208>
  80348c:	32000317 	ldw	r8,12(r6)
  803490:	3a000315 	stw	r8,12(r7)
  803494:	41c00215 	stw	r7,8(r8)
  803498:	28cf883a 	add	r7,r5,r3
  80349c:	39c00117 	ldw	r7,4(r7)
  8034a0:	39c0004c 	andi	r7,r7,1
  8034a4:	38003a26 	beq	r7,zero,803590 <_free_r+0x178>
  8034a8:	10c00054 	ori	r3,r2,1
  8034ac:	30c00115 	stw	r3,4(r6)
  8034b0:	3087883a 	add	r3,r6,r2
  8034b4:	18800015 	stw	r2,0(r3)
  8034b8:	00c07fc4 	movi	r3,511
  8034bc:	18801936 	bltu	r3,r2,803524 <_free_r+0x10c>
  8034c0:	1004d0fa 	srli	r2,r2,3
  8034c4:	01c00044 	movi	r7,1
  8034c8:	21400117 	ldw	r5,4(r4)
  8034cc:	10c00044 	addi	r3,r2,1
  8034d0:	18c7883a 	add	r3,r3,r3
  8034d4:	1005d0ba 	srai	r2,r2,2
  8034d8:	18c7883a 	add	r3,r3,r3
  8034dc:	18c7883a 	add	r3,r3,r3
  8034e0:	1907883a 	add	r3,r3,r4
  8034e4:	3884983a 	sll	r2,r7,r2
  8034e8:	19c00017 	ldw	r7,0(r3)
  8034ec:	1a3ffe04 	addi	r8,r3,-8
  8034f0:	1144b03a 	or	r2,r2,r5
  8034f4:	32000315 	stw	r8,12(r6)
  8034f8:	31c00215 	stw	r7,8(r6)
  8034fc:	20800115 	stw	r2,4(r4)
  803500:	19800015 	stw	r6,0(r3)
  803504:	39800315 	stw	r6,12(r7)
  803508:	8809883a 	mov	r4,r17
  80350c:	dfc00217 	ldw	ra,8(sp)
  803510:	dc400117 	ldw	r17,4(sp)
  803514:	dc000017 	ldw	r16,0(sp)
  803518:	dec00304 	addi	sp,sp,12
  80351c:	08044541 	jmpi	804454 <__malloc_unlock>
  803520:	f800283a 	ret
  803524:	100ad27a 	srli	r5,r2,9
  803528:	00c00104 	movi	r3,4
  80352c:	19404a36 	bltu	r3,r5,803658 <_free_r+0x240>
  803530:	100ad1ba 	srli	r5,r2,6
  803534:	28c00e44 	addi	r3,r5,57
  803538:	18c7883a 	add	r3,r3,r3
  80353c:	29400e04 	addi	r5,r5,56
  803540:	18c7883a 	add	r3,r3,r3
  803544:	18c7883a 	add	r3,r3,r3
  803548:	1909883a 	add	r4,r3,r4
  80354c:	20c00017 	ldw	r3,0(r4)
  803550:	01c02074 	movhi	r7,129
  803554:	213ffe04 	addi	r4,r4,-8
  803558:	39e19204 	addi	r7,r7,-31160
  80355c:	20c04426 	beq	r4,r3,803670 <_free_r+0x258>
  803560:	01ffff04 	movi	r7,-4
  803564:	19400117 	ldw	r5,4(r3)
  803568:	29ca703a 	and	r5,r5,r7
  80356c:	1140022e 	bgeu	r2,r5,803578 <_free_r+0x160>
  803570:	18c00217 	ldw	r3,8(r3)
  803574:	20fffb1e 	bne	r4,r3,803564 <__alt_mem_onchip_mem+0xff7fb564>
  803578:	19000317 	ldw	r4,12(r3)
  80357c:	31000315 	stw	r4,12(r6)
  803580:	30c00215 	stw	r3,8(r6)
  803584:	21800215 	stw	r6,8(r4)
  803588:	19800315 	stw	r6,12(r3)
  80358c:	003fde06 	br	803508 <__alt_mem_onchip_mem+0xff7fb508>
  803590:	29c00217 	ldw	r7,8(r5)
  803594:	10c5883a 	add	r2,r2,r3
  803598:	00c02074 	movhi	r3,129
  80359c:	18e19404 	addi	r3,r3,-31152
  8035a0:	38c03b26 	beq	r7,r3,803690 <_free_r+0x278>
  8035a4:	2a000317 	ldw	r8,12(r5)
  8035a8:	11400054 	ori	r5,r2,1
  8035ac:	3087883a 	add	r3,r6,r2
  8035b0:	3a000315 	stw	r8,12(r7)
  8035b4:	41c00215 	stw	r7,8(r8)
  8035b8:	31400115 	stw	r5,4(r6)
  8035bc:	18800015 	stw	r2,0(r3)
  8035c0:	003fbd06 	br	8034b8 <__alt_mem_onchip_mem+0xff7fb4b8>
  8035c4:	39c0004c 	andi	r7,r7,1
  8035c8:	10c5883a 	add	r2,r2,r3
  8035cc:	3800071e 	bne	r7,zero,8035ec <_free_r+0x1d4>
  8035d0:	81fffe17 	ldw	r7,-8(r16)
  8035d4:	31cdc83a 	sub	r6,r6,r7
  8035d8:	30c00317 	ldw	r3,12(r6)
  8035dc:	31400217 	ldw	r5,8(r6)
  8035e0:	11c5883a 	add	r2,r2,r7
  8035e4:	28c00315 	stw	r3,12(r5)
  8035e8:	19400215 	stw	r5,8(r3)
  8035ec:	10c00054 	ori	r3,r2,1
  8035f0:	30c00115 	stw	r3,4(r6)
  8035f4:	00c02074 	movhi	r3,129
  8035f8:	18e79204 	addi	r3,r3,-25016
  8035fc:	18c00017 	ldw	r3,0(r3)
  803600:	21800215 	stw	r6,8(r4)
  803604:	10ffc036 	bltu	r2,r3,803508 <__alt_mem_onchip_mem+0xff7fb508>
  803608:	00802074 	movhi	r2,129
  80360c:	10aebb04 	addi	r2,r2,-17684
  803610:	11400017 	ldw	r5,0(r2)
  803614:	8809883a 	mov	r4,r17
  803618:	08032f40 	call	8032f4 <_malloc_trim_r>
  80361c:	003fba06 	br	803508 <__alt_mem_onchip_mem+0xff7fb508>
  803620:	28c9883a 	add	r4,r5,r3
  803624:	21000117 	ldw	r4,4(r4)
  803628:	2100004c 	andi	r4,r4,1
  80362c:	2000391e 	bne	r4,zero,803714 <_free_r+0x2fc>
  803630:	29c00217 	ldw	r7,8(r5)
  803634:	29000317 	ldw	r4,12(r5)
  803638:	1885883a 	add	r2,r3,r2
  80363c:	10c00054 	ori	r3,r2,1
  803640:	39000315 	stw	r4,12(r7)
  803644:	21c00215 	stw	r7,8(r4)
  803648:	30c00115 	stw	r3,4(r6)
  80364c:	308d883a 	add	r6,r6,r2
  803650:	30800015 	stw	r2,0(r6)
  803654:	003fac06 	br	803508 <__alt_mem_onchip_mem+0xff7fb508>
  803658:	00c00504 	movi	r3,20
  80365c:	19401536 	bltu	r3,r5,8036b4 <_free_r+0x29c>
  803660:	28c01704 	addi	r3,r5,92
  803664:	18c7883a 	add	r3,r3,r3
  803668:	294016c4 	addi	r5,r5,91
  80366c:	003fb406 	br	803540 <__alt_mem_onchip_mem+0xff7fb540>
  803670:	280bd0ba 	srai	r5,r5,2
  803674:	00c00044 	movi	r3,1
  803678:	38800117 	ldw	r2,4(r7)
  80367c:	194a983a 	sll	r5,r3,r5
  803680:	2007883a 	mov	r3,r4
  803684:	2884b03a 	or	r2,r5,r2
  803688:	38800115 	stw	r2,4(r7)
  80368c:	003fbb06 	br	80357c <__alt_mem_onchip_mem+0xff7fb57c>
  803690:	21800515 	stw	r6,20(r4)
  803694:	21800415 	stw	r6,16(r4)
  803698:	10c00054 	ori	r3,r2,1
  80369c:	31c00315 	stw	r7,12(r6)
  8036a0:	31c00215 	stw	r7,8(r6)
  8036a4:	30c00115 	stw	r3,4(r6)
  8036a8:	308d883a 	add	r6,r6,r2
  8036ac:	30800015 	stw	r2,0(r6)
  8036b0:	003f9506 	br	803508 <__alt_mem_onchip_mem+0xff7fb508>
  8036b4:	00c01504 	movi	r3,84
  8036b8:	19400536 	bltu	r3,r5,8036d0 <_free_r+0x2b8>
  8036bc:	100ad33a 	srli	r5,r2,12
  8036c0:	28c01bc4 	addi	r3,r5,111
  8036c4:	18c7883a 	add	r3,r3,r3
  8036c8:	29401b84 	addi	r5,r5,110
  8036cc:	003f9c06 	br	803540 <__alt_mem_onchip_mem+0xff7fb540>
  8036d0:	00c05504 	movi	r3,340
  8036d4:	19400536 	bltu	r3,r5,8036ec <_free_r+0x2d4>
  8036d8:	100ad3fa 	srli	r5,r2,15
  8036dc:	28c01e04 	addi	r3,r5,120
  8036e0:	18c7883a 	add	r3,r3,r3
  8036e4:	29401dc4 	addi	r5,r5,119
  8036e8:	003f9506 	br	803540 <__alt_mem_onchip_mem+0xff7fb540>
  8036ec:	00c15504 	movi	r3,1364
  8036f0:	19400536 	bltu	r3,r5,803708 <_free_r+0x2f0>
  8036f4:	100ad4ba 	srli	r5,r2,18
  8036f8:	28c01f44 	addi	r3,r5,125
  8036fc:	18c7883a 	add	r3,r3,r3
  803700:	29401f04 	addi	r5,r5,124
  803704:	003f8e06 	br	803540 <__alt_mem_onchip_mem+0xff7fb540>
  803708:	00c03f84 	movi	r3,254
  80370c:	01401f84 	movi	r5,126
  803710:	003f8b06 	br	803540 <__alt_mem_onchip_mem+0xff7fb540>
  803714:	10c00054 	ori	r3,r2,1
  803718:	30c00115 	stw	r3,4(r6)
  80371c:	308d883a 	add	r6,r6,r2
  803720:	30800015 	stw	r2,0(r6)
  803724:	003f7806 	br	803508 <__alt_mem_onchip_mem+0xff7fb508>

00803728 <_lseek_r>:
  803728:	defffd04 	addi	sp,sp,-12
  80372c:	2805883a 	mov	r2,r5
  803730:	dc000015 	stw	r16,0(sp)
  803734:	04002074 	movhi	r16,129
  803738:	dc400115 	stw	r17,4(sp)
  80373c:	300b883a 	mov	r5,r6
  803740:	842ebc04 	addi	r16,r16,-17680
  803744:	2023883a 	mov	r17,r4
  803748:	380d883a 	mov	r6,r7
  80374c:	1009883a 	mov	r4,r2
  803750:	dfc00215 	stw	ra,8(sp)
  803754:	80000015 	stw	zero,0(r16)
  803758:	08042e00 	call	8042e0 <lseek>
  80375c:	00ffffc4 	movi	r3,-1
  803760:	10c00526 	beq	r2,r3,803778 <_lseek_r+0x50>
  803764:	dfc00217 	ldw	ra,8(sp)
  803768:	dc400117 	ldw	r17,4(sp)
  80376c:	dc000017 	ldw	r16,0(sp)
  803770:	dec00304 	addi	sp,sp,12
  803774:	f800283a 	ret
  803778:	80c00017 	ldw	r3,0(r16)
  80377c:	183ff926 	beq	r3,zero,803764 <__alt_mem_onchip_mem+0xff7fb764>
  803780:	88c00015 	stw	r3,0(r17)
  803784:	003ff706 	br	803764 <__alt_mem_onchip_mem+0xff7fb764>

00803788 <__smakebuf_r>:
  803788:	2880030b 	ldhu	r2,12(r5)
  80378c:	10c0008c 	andi	r3,r2,2
  803790:	1800411e 	bne	r3,zero,803898 <__smakebuf_r+0x110>
  803794:	deffec04 	addi	sp,sp,-80
  803798:	dc000f15 	stw	r16,60(sp)
  80379c:	2821883a 	mov	r16,r5
  8037a0:	2940038f 	ldh	r5,14(r5)
  8037a4:	dc401015 	stw	r17,64(sp)
  8037a8:	dfc01315 	stw	ra,76(sp)
  8037ac:	dcc01215 	stw	r19,72(sp)
  8037b0:	dc801115 	stw	r18,68(sp)
  8037b4:	2023883a 	mov	r17,r4
  8037b8:	28001c16 	blt	r5,zero,80382c <__smakebuf_r+0xa4>
  8037bc:	d80d883a 	mov	r6,sp
  8037c0:	08039a40 	call	8039a4 <_fstat_r>
  8037c4:	10001816 	blt	r2,zero,803828 <__smakebuf_r+0xa0>
  8037c8:	d8800117 	ldw	r2,4(sp)
  8037cc:	00e00014 	movui	r3,32768
  8037d0:	10bc000c 	andi	r2,r2,61440
  8037d4:	14c80020 	cmpeqi	r19,r2,8192
  8037d8:	10c03726 	beq	r2,r3,8038b8 <__smakebuf_r+0x130>
  8037dc:	80c0030b 	ldhu	r3,12(r16)
  8037e0:	18c20014 	ori	r3,r3,2048
  8037e4:	80c0030d 	sth	r3,12(r16)
  8037e8:	00c80004 	movi	r3,8192
  8037ec:	10c0521e 	bne	r2,r3,803938 <__smakebuf_r+0x1b0>
  8037f0:	8140038f 	ldh	r5,14(r16)
  8037f4:	8809883a 	mov	r4,r17
  8037f8:	0803a000 	call	803a00 <_isatty_r>
  8037fc:	10004c26 	beq	r2,zero,803930 <__smakebuf_r+0x1a8>
  803800:	8080030b 	ldhu	r2,12(r16)
  803804:	80c010c4 	addi	r3,r16,67
  803808:	80c00015 	stw	r3,0(r16)
  80380c:	10800054 	ori	r2,r2,1
  803810:	8080030d 	sth	r2,12(r16)
  803814:	00800044 	movi	r2,1
  803818:	80c00415 	stw	r3,16(r16)
  80381c:	80800515 	stw	r2,20(r16)
  803820:	04810004 	movi	r18,1024
  803824:	00000706 	br	803844 <__smakebuf_r+0xbc>
  803828:	8080030b 	ldhu	r2,12(r16)
  80382c:	10c0200c 	andi	r3,r2,128
  803830:	18001f1e 	bne	r3,zero,8038b0 <__smakebuf_r+0x128>
  803834:	04810004 	movi	r18,1024
  803838:	10820014 	ori	r2,r2,2048
  80383c:	8080030d 	sth	r2,12(r16)
  803840:	0027883a 	mov	r19,zero
  803844:	900b883a 	mov	r5,r18
  803848:	8809883a 	mov	r4,r17
  80384c:	08019900 	call	801990 <_malloc_r>
  803850:	10002c26 	beq	r2,zero,803904 <__smakebuf_r+0x17c>
  803854:	80c0030b 	ldhu	r3,12(r16)
  803858:	01002034 	movhi	r4,128
  80385c:	2103ed04 	addi	r4,r4,4020
  803860:	89000f15 	stw	r4,60(r17)
  803864:	18c02014 	ori	r3,r3,128
  803868:	80c0030d 	sth	r3,12(r16)
  80386c:	80800015 	stw	r2,0(r16)
  803870:	80800415 	stw	r2,16(r16)
  803874:	84800515 	stw	r18,20(r16)
  803878:	98001a1e 	bne	r19,zero,8038e4 <__smakebuf_r+0x15c>
  80387c:	dfc01317 	ldw	ra,76(sp)
  803880:	dcc01217 	ldw	r19,72(sp)
  803884:	dc801117 	ldw	r18,68(sp)
  803888:	dc401017 	ldw	r17,64(sp)
  80388c:	dc000f17 	ldw	r16,60(sp)
  803890:	dec01404 	addi	sp,sp,80
  803894:	f800283a 	ret
  803898:	288010c4 	addi	r2,r5,67
  80389c:	28800015 	stw	r2,0(r5)
  8038a0:	28800415 	stw	r2,16(r5)
  8038a4:	00800044 	movi	r2,1
  8038a8:	28800515 	stw	r2,20(r5)
  8038ac:	f800283a 	ret
  8038b0:	04801004 	movi	r18,64
  8038b4:	003fe006 	br	803838 <__alt_mem_onchip_mem+0xff7fb838>
  8038b8:	81000a17 	ldw	r4,40(r16)
  8038bc:	00c02034 	movhi	r3,128
  8038c0:	18cb3704 	addi	r3,r3,11484
  8038c4:	20ffc51e 	bne	r4,r3,8037dc <__alt_mem_onchip_mem+0xff7fb7dc>
  8038c8:	8080030b 	ldhu	r2,12(r16)
  8038cc:	04810004 	movi	r18,1024
  8038d0:	84801315 	stw	r18,76(r16)
  8038d4:	1484b03a 	or	r2,r2,r18
  8038d8:	8080030d 	sth	r2,12(r16)
  8038dc:	0027883a 	mov	r19,zero
  8038e0:	003fd806 	br	803844 <__alt_mem_onchip_mem+0xff7fb844>
  8038e4:	8140038f 	ldh	r5,14(r16)
  8038e8:	8809883a 	mov	r4,r17
  8038ec:	0803a000 	call	803a00 <_isatty_r>
  8038f0:	103fe226 	beq	r2,zero,80387c <__alt_mem_onchip_mem+0xff7fb87c>
  8038f4:	8080030b 	ldhu	r2,12(r16)
  8038f8:	10800054 	ori	r2,r2,1
  8038fc:	8080030d 	sth	r2,12(r16)
  803900:	003fde06 	br	80387c <__alt_mem_onchip_mem+0xff7fb87c>
  803904:	8080030b 	ldhu	r2,12(r16)
  803908:	10c0800c 	andi	r3,r2,512
  80390c:	183fdb1e 	bne	r3,zero,80387c <__alt_mem_onchip_mem+0xff7fb87c>
  803910:	10800094 	ori	r2,r2,2
  803914:	80c010c4 	addi	r3,r16,67
  803918:	8080030d 	sth	r2,12(r16)
  80391c:	00800044 	movi	r2,1
  803920:	80c00015 	stw	r3,0(r16)
  803924:	80c00415 	stw	r3,16(r16)
  803928:	80800515 	stw	r2,20(r16)
  80392c:	003fd306 	br	80387c <__alt_mem_onchip_mem+0xff7fb87c>
  803930:	04810004 	movi	r18,1024
  803934:	003fc306 	br	803844 <__alt_mem_onchip_mem+0xff7fb844>
  803938:	0027883a 	mov	r19,zero
  80393c:	04810004 	movi	r18,1024
  803940:	003fc006 	br	803844 <__alt_mem_onchip_mem+0xff7fb844>

00803944 <_read_r>:
  803944:	defffd04 	addi	sp,sp,-12
  803948:	2805883a 	mov	r2,r5
  80394c:	dc000015 	stw	r16,0(sp)
  803950:	04002074 	movhi	r16,129
  803954:	dc400115 	stw	r17,4(sp)
  803958:	300b883a 	mov	r5,r6
  80395c:	842ebc04 	addi	r16,r16,-17680
  803960:	2023883a 	mov	r17,r4
  803964:	380d883a 	mov	r6,r7
  803968:	1009883a 	mov	r4,r2
  80396c:	dfc00215 	stw	ra,8(sp)
  803970:	80000015 	stw	zero,0(r16)
  803974:	08044b40 	call	8044b4 <read>
  803978:	00ffffc4 	movi	r3,-1
  80397c:	10c00526 	beq	r2,r3,803994 <_read_r+0x50>
  803980:	dfc00217 	ldw	ra,8(sp)
  803984:	dc400117 	ldw	r17,4(sp)
  803988:	dc000017 	ldw	r16,0(sp)
  80398c:	dec00304 	addi	sp,sp,12
  803990:	f800283a 	ret
  803994:	80c00017 	ldw	r3,0(r16)
  803998:	183ff926 	beq	r3,zero,803980 <__alt_mem_onchip_mem+0xff7fb980>
  80399c:	88c00015 	stw	r3,0(r17)
  8039a0:	003ff706 	br	803980 <__alt_mem_onchip_mem+0xff7fb980>

008039a4 <_fstat_r>:
  8039a4:	defffd04 	addi	sp,sp,-12
  8039a8:	2805883a 	mov	r2,r5
  8039ac:	dc000015 	stw	r16,0(sp)
  8039b0:	04002074 	movhi	r16,129
  8039b4:	dc400115 	stw	r17,4(sp)
  8039b8:	842ebc04 	addi	r16,r16,-17680
  8039bc:	2023883a 	mov	r17,r4
  8039c0:	300b883a 	mov	r5,r6
  8039c4:	1009883a 	mov	r4,r2
  8039c8:	dfc00215 	stw	ra,8(sp)
  8039cc:	80000015 	stw	zero,0(r16)
  8039d0:	0803ea80 	call	803ea8 <fstat>
  8039d4:	00ffffc4 	movi	r3,-1
  8039d8:	10c00526 	beq	r2,r3,8039f0 <_fstat_r+0x4c>
  8039dc:	dfc00217 	ldw	ra,8(sp)
  8039e0:	dc400117 	ldw	r17,4(sp)
  8039e4:	dc000017 	ldw	r16,0(sp)
  8039e8:	dec00304 	addi	sp,sp,12
  8039ec:	f800283a 	ret
  8039f0:	80c00017 	ldw	r3,0(r16)
  8039f4:	183ff926 	beq	r3,zero,8039dc <__alt_mem_onchip_mem+0xff7fb9dc>
  8039f8:	88c00015 	stw	r3,0(r17)
  8039fc:	003ff706 	br	8039dc <__alt_mem_onchip_mem+0xff7fb9dc>

00803a00 <_isatty_r>:
  803a00:	defffd04 	addi	sp,sp,-12
  803a04:	dc000015 	stw	r16,0(sp)
  803a08:	04002074 	movhi	r16,129
  803a0c:	dc400115 	stw	r17,4(sp)
  803a10:	842ebc04 	addi	r16,r16,-17680
  803a14:	2023883a 	mov	r17,r4
  803a18:	2809883a 	mov	r4,r5
  803a1c:	dfc00215 	stw	ra,8(sp)
  803a20:	80000015 	stw	zero,0(r16)
  803a24:	08041140 	call	804114 <isatty>
  803a28:	00ffffc4 	movi	r3,-1
  803a2c:	10c00526 	beq	r2,r3,803a44 <_isatty_r+0x44>
  803a30:	dfc00217 	ldw	ra,8(sp)
  803a34:	dc400117 	ldw	r17,4(sp)
  803a38:	dc000017 	ldw	r16,0(sp)
  803a3c:	dec00304 	addi	sp,sp,12
  803a40:	f800283a 	ret
  803a44:	80c00017 	ldw	r3,0(r16)
  803a48:	183ff926 	beq	r3,zero,803a30 <__alt_mem_onchip_mem+0xff7fba30>
  803a4c:	88c00015 	stw	r3,0(r17)
  803a50:	003ff706 	br	803a30 <__alt_mem_onchip_mem+0xff7fba30>

00803a54 <__divsi3>:
  803a54:	20001b16 	blt	r4,zero,803ac4 <__divsi3+0x70>
  803a58:	000f883a 	mov	r7,zero
  803a5c:	28001616 	blt	r5,zero,803ab8 <__divsi3+0x64>
  803a60:	200d883a 	mov	r6,r4
  803a64:	29001a2e 	bgeu	r5,r4,803ad0 <__divsi3+0x7c>
  803a68:	00800804 	movi	r2,32
  803a6c:	00c00044 	movi	r3,1
  803a70:	00000106 	br	803a78 <__divsi3+0x24>
  803a74:	10000d26 	beq	r2,zero,803aac <__divsi3+0x58>
  803a78:	294b883a 	add	r5,r5,r5
  803a7c:	10bfffc4 	addi	r2,r2,-1
  803a80:	18c7883a 	add	r3,r3,r3
  803a84:	293ffb36 	bltu	r5,r4,803a74 <__alt_mem_onchip_mem+0xff7fba74>
  803a88:	0005883a 	mov	r2,zero
  803a8c:	18000726 	beq	r3,zero,803aac <__divsi3+0x58>
  803a90:	0005883a 	mov	r2,zero
  803a94:	31400236 	bltu	r6,r5,803aa0 <__divsi3+0x4c>
  803a98:	314dc83a 	sub	r6,r6,r5
  803a9c:	10c4b03a 	or	r2,r2,r3
  803aa0:	1806d07a 	srli	r3,r3,1
  803aa4:	280ad07a 	srli	r5,r5,1
  803aa8:	183ffa1e 	bne	r3,zero,803a94 <__alt_mem_onchip_mem+0xff7fba94>
  803aac:	38000126 	beq	r7,zero,803ab4 <__divsi3+0x60>
  803ab0:	0085c83a 	sub	r2,zero,r2
  803ab4:	f800283a 	ret
  803ab8:	014bc83a 	sub	r5,zero,r5
  803abc:	39c0005c 	xori	r7,r7,1
  803ac0:	003fe706 	br	803a60 <__alt_mem_onchip_mem+0xff7fba60>
  803ac4:	0109c83a 	sub	r4,zero,r4
  803ac8:	01c00044 	movi	r7,1
  803acc:	003fe306 	br	803a5c <__alt_mem_onchip_mem+0xff7fba5c>
  803ad0:	00c00044 	movi	r3,1
  803ad4:	003fee06 	br	803a90 <__alt_mem_onchip_mem+0xff7fba90>

00803ad8 <__modsi3>:
  803ad8:	20001716 	blt	r4,zero,803b38 <__modsi3+0x60>
  803adc:	000f883a 	mov	r7,zero
  803ae0:	2005883a 	mov	r2,r4
  803ae4:	28001216 	blt	r5,zero,803b30 <__modsi3+0x58>
  803ae8:	2900162e 	bgeu	r5,r4,803b44 <__modsi3+0x6c>
  803aec:	01800804 	movi	r6,32
  803af0:	00c00044 	movi	r3,1
  803af4:	00000106 	br	803afc <__modsi3+0x24>
  803af8:	30000a26 	beq	r6,zero,803b24 <__modsi3+0x4c>
  803afc:	294b883a 	add	r5,r5,r5
  803b00:	31bfffc4 	addi	r6,r6,-1
  803b04:	18c7883a 	add	r3,r3,r3
  803b08:	293ffb36 	bltu	r5,r4,803af8 <__alt_mem_onchip_mem+0xff7fbaf8>
  803b0c:	18000526 	beq	r3,zero,803b24 <__modsi3+0x4c>
  803b10:	1806d07a 	srli	r3,r3,1
  803b14:	11400136 	bltu	r2,r5,803b1c <__modsi3+0x44>
  803b18:	1145c83a 	sub	r2,r2,r5
  803b1c:	280ad07a 	srli	r5,r5,1
  803b20:	183ffb1e 	bne	r3,zero,803b10 <__alt_mem_onchip_mem+0xff7fbb10>
  803b24:	38000126 	beq	r7,zero,803b2c <__modsi3+0x54>
  803b28:	0085c83a 	sub	r2,zero,r2
  803b2c:	f800283a 	ret
  803b30:	014bc83a 	sub	r5,zero,r5
  803b34:	003fec06 	br	803ae8 <__alt_mem_onchip_mem+0xff7fbae8>
  803b38:	0109c83a 	sub	r4,zero,r4
  803b3c:	01c00044 	movi	r7,1
  803b40:	003fe706 	br	803ae0 <__alt_mem_onchip_mem+0xff7fbae0>
  803b44:	00c00044 	movi	r3,1
  803b48:	003ff106 	br	803b10 <__alt_mem_onchip_mem+0xff7fbb10>

00803b4c <__udivsi3>:
  803b4c:	200d883a 	mov	r6,r4
  803b50:	2900152e 	bgeu	r5,r4,803ba8 <__udivsi3+0x5c>
  803b54:	28001416 	blt	r5,zero,803ba8 <__udivsi3+0x5c>
  803b58:	00800804 	movi	r2,32
  803b5c:	00c00044 	movi	r3,1
  803b60:	00000206 	br	803b6c <__udivsi3+0x20>
  803b64:	10000e26 	beq	r2,zero,803ba0 <__udivsi3+0x54>
  803b68:	28000516 	blt	r5,zero,803b80 <__udivsi3+0x34>
  803b6c:	294b883a 	add	r5,r5,r5
  803b70:	10bfffc4 	addi	r2,r2,-1
  803b74:	18c7883a 	add	r3,r3,r3
  803b78:	293ffa36 	bltu	r5,r4,803b64 <__alt_mem_onchip_mem+0xff7fbb64>
  803b7c:	18000826 	beq	r3,zero,803ba0 <__udivsi3+0x54>
  803b80:	0005883a 	mov	r2,zero
  803b84:	31400236 	bltu	r6,r5,803b90 <__udivsi3+0x44>
  803b88:	314dc83a 	sub	r6,r6,r5
  803b8c:	10c4b03a 	or	r2,r2,r3
  803b90:	1806d07a 	srli	r3,r3,1
  803b94:	280ad07a 	srli	r5,r5,1
  803b98:	183ffa1e 	bne	r3,zero,803b84 <__alt_mem_onchip_mem+0xff7fbb84>
  803b9c:	f800283a 	ret
  803ba0:	0005883a 	mov	r2,zero
  803ba4:	f800283a 	ret
  803ba8:	00c00044 	movi	r3,1
  803bac:	003ff406 	br	803b80 <__alt_mem_onchip_mem+0xff7fbb80>

00803bb0 <__umodsi3>:
  803bb0:	2005883a 	mov	r2,r4
  803bb4:	2900122e 	bgeu	r5,r4,803c00 <__umodsi3+0x50>
  803bb8:	28001116 	blt	r5,zero,803c00 <__umodsi3+0x50>
  803bbc:	01800804 	movi	r6,32
  803bc0:	00c00044 	movi	r3,1
  803bc4:	00000206 	br	803bd0 <__umodsi3+0x20>
  803bc8:	30000c26 	beq	r6,zero,803bfc <__umodsi3+0x4c>
  803bcc:	28000516 	blt	r5,zero,803be4 <__umodsi3+0x34>
  803bd0:	294b883a 	add	r5,r5,r5
  803bd4:	31bfffc4 	addi	r6,r6,-1
  803bd8:	18c7883a 	add	r3,r3,r3
  803bdc:	293ffa36 	bltu	r5,r4,803bc8 <__alt_mem_onchip_mem+0xff7fbbc8>
  803be0:	18000626 	beq	r3,zero,803bfc <__umodsi3+0x4c>
  803be4:	1806d07a 	srli	r3,r3,1
  803be8:	11400136 	bltu	r2,r5,803bf0 <__umodsi3+0x40>
  803bec:	1145c83a 	sub	r2,r2,r5
  803bf0:	280ad07a 	srli	r5,r5,1
  803bf4:	183ffb1e 	bne	r3,zero,803be4 <__alt_mem_onchip_mem+0xff7fbbe4>
  803bf8:	f800283a 	ret
  803bfc:	f800283a 	ret
  803c00:	00c00044 	movi	r3,1
  803c04:	003ff706 	br	803be4 <__alt_mem_onchip_mem+0xff7fbbe4>

00803c08 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  803c08:	defff504 	addi	sp,sp,-44
  803c0c:	df000a15 	stw	fp,40(sp)
  803c10:	df000a04 	addi	fp,sp,40
  803c14:	e13ffc15 	stw	r4,-16(fp)
  803c18:	e17ffd15 	stw	r5,-12(fp)
  803c1c:	e1bffe15 	stw	r6,-8(fp)
  803c20:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  803c24:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  803c28:	d0a73217 	ldw	r2,-25400(gp)
  
  if (alt_ticks_per_second ())
  803c2c:	10003c26 	beq	r2,zero,803d20 <alt_alarm_start+0x118>
  {
    if (alarm)
  803c30:	e0bffc17 	ldw	r2,-16(fp)
  803c34:	10003826 	beq	r2,zero,803d18 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
  803c38:	e0bffc17 	ldw	r2,-16(fp)
  803c3c:	e0fffe17 	ldw	r3,-8(fp)
  803c40:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
  803c44:	e0bffc17 	ldw	r2,-16(fp)
  803c48:	e0ffff17 	ldw	r3,-4(fp)
  803c4c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803c50:	0005303a 	rdctl	r2,status
  803c54:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803c58:	e0fff917 	ldw	r3,-28(fp)
  803c5c:	00bfff84 	movi	r2,-2
  803c60:	1884703a 	and	r2,r3,r2
  803c64:	1001703a 	wrctl	status,r2
  
  return context;
  803c68:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
  803c6c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  803c70:	d0a73317 	ldw	r2,-25396(gp)
      
      current_nticks = alt_nticks();
  803c74:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  803c78:	e0fffd17 	ldw	r3,-12(fp)
  803c7c:	e0bff617 	ldw	r2,-40(fp)
  803c80:	1885883a 	add	r2,r3,r2
  803c84:	10c00044 	addi	r3,r2,1
  803c88:	e0bffc17 	ldw	r2,-16(fp)
  803c8c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  803c90:	e0bffc17 	ldw	r2,-16(fp)
  803c94:	10c00217 	ldw	r3,8(r2)
  803c98:	e0bff617 	ldw	r2,-40(fp)
  803c9c:	1880042e 	bgeu	r3,r2,803cb0 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
  803ca0:	e0bffc17 	ldw	r2,-16(fp)
  803ca4:	00c00044 	movi	r3,1
  803ca8:	10c00405 	stb	r3,16(r2)
  803cac:	00000206 	br	803cb8 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
  803cb0:	e0bffc17 	ldw	r2,-16(fp)
  803cb4:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  803cb8:	e0bffc17 	ldw	r2,-16(fp)
  803cbc:	d0e00c04 	addi	r3,gp,-32720
  803cc0:	e0fffa15 	stw	r3,-24(fp)
  803cc4:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  803cc8:	e0bffb17 	ldw	r2,-20(fp)
  803ccc:	e0fffa17 	ldw	r3,-24(fp)
  803cd0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  803cd4:	e0bffa17 	ldw	r2,-24(fp)
  803cd8:	10c00017 	ldw	r3,0(r2)
  803cdc:	e0bffb17 	ldw	r2,-20(fp)
  803ce0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  803ce4:	e0bffa17 	ldw	r2,-24(fp)
  803ce8:	10800017 	ldw	r2,0(r2)
  803cec:	e0fffb17 	ldw	r3,-20(fp)
  803cf0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  803cf4:	e0bffa17 	ldw	r2,-24(fp)
  803cf8:	e0fffb17 	ldw	r3,-20(fp)
  803cfc:	10c00015 	stw	r3,0(r2)
  803d00:	e0bff817 	ldw	r2,-32(fp)
  803d04:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803d08:	e0bff717 	ldw	r2,-36(fp)
  803d0c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  803d10:	0005883a 	mov	r2,zero
  803d14:	00000306 	br	803d24 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
  803d18:	00bffa84 	movi	r2,-22
  803d1c:	00000106 	br	803d24 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
  803d20:	00bfde84 	movi	r2,-134
  }
}
  803d24:	e037883a 	mov	sp,fp
  803d28:	df000017 	ldw	fp,0(sp)
  803d2c:	dec00104 	addi	sp,sp,4
  803d30:	f800283a 	ret

00803d34 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803d34:	defffe04 	addi	sp,sp,-8
  803d38:	dfc00115 	stw	ra,4(sp)
  803d3c:	df000015 	stw	fp,0(sp)
  803d40:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803d44:	d0a00917 	ldw	r2,-32732(gp)
  803d48:	10000326 	beq	r2,zero,803d58 <alt_get_errno+0x24>
  803d4c:	d0a00917 	ldw	r2,-32732(gp)
  803d50:	103ee83a 	callr	r2
  803d54:	00000106 	br	803d5c <alt_get_errno+0x28>
  803d58:	d0a72d04 	addi	r2,gp,-25420
}
  803d5c:	e037883a 	mov	sp,fp
  803d60:	dfc00117 	ldw	ra,4(sp)
  803d64:	df000017 	ldw	fp,0(sp)
  803d68:	dec00204 	addi	sp,sp,8
  803d6c:	f800283a 	ret

00803d70 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  803d70:	defffb04 	addi	sp,sp,-20
  803d74:	dfc00415 	stw	ra,16(sp)
  803d78:	df000315 	stw	fp,12(sp)
  803d7c:	df000304 	addi	fp,sp,12
  803d80:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803d84:	e0bfff17 	ldw	r2,-4(fp)
  803d88:	10000616 	blt	r2,zero,803da4 <close+0x34>
  803d8c:	e0bfff17 	ldw	r2,-4(fp)
  803d90:	10c00324 	muli	r3,r2,12
  803d94:	00802074 	movhi	r2,129
  803d98:	10a29e04 	addi	r2,r2,-30088
  803d9c:	1885883a 	add	r2,r3,r2
  803da0:	00000106 	br	803da8 <close+0x38>
  803da4:	0005883a 	mov	r2,zero
  803da8:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
  803dac:	e0bffd17 	ldw	r2,-12(fp)
  803db0:	10001926 	beq	r2,zero,803e18 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803db4:	e0bffd17 	ldw	r2,-12(fp)
  803db8:	10800017 	ldw	r2,0(r2)
  803dbc:	10800417 	ldw	r2,16(r2)
  803dc0:	10000626 	beq	r2,zero,803ddc <close+0x6c>
  803dc4:	e0bffd17 	ldw	r2,-12(fp)
  803dc8:	10800017 	ldw	r2,0(r2)
  803dcc:	10800417 	ldw	r2,16(r2)
  803dd0:	e13ffd17 	ldw	r4,-12(fp)
  803dd4:	103ee83a 	callr	r2
  803dd8:	00000106 	br	803de0 <close+0x70>
  803ddc:	0005883a 	mov	r2,zero
  803de0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  803de4:	e13fff17 	ldw	r4,-4(fp)
  803de8:	08045b00 	call	8045b0 <alt_release_fd>
    if (rval < 0)
  803dec:	e0bffe17 	ldw	r2,-8(fp)
  803df0:	1000070e 	bge	r2,zero,803e10 <close+0xa0>
    {
      ALT_ERRNO = -rval;
  803df4:	0803d340 	call	803d34 <alt_get_errno>
  803df8:	1007883a 	mov	r3,r2
  803dfc:	e0bffe17 	ldw	r2,-8(fp)
  803e00:	0085c83a 	sub	r2,zero,r2
  803e04:	18800015 	stw	r2,0(r3)
      return -1;
  803e08:	00bfffc4 	movi	r2,-1
  803e0c:	00000706 	br	803e2c <close+0xbc>
    }
    return 0;
  803e10:	0005883a 	mov	r2,zero
  803e14:	00000506 	br	803e2c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  803e18:	0803d340 	call	803d34 <alt_get_errno>
  803e1c:	1007883a 	mov	r3,r2
  803e20:	00801444 	movi	r2,81
  803e24:	18800015 	stw	r2,0(r3)
    return -1;
  803e28:	00bfffc4 	movi	r2,-1
  }
}
  803e2c:	e037883a 	mov	sp,fp
  803e30:	dfc00117 	ldw	ra,4(sp)
  803e34:	df000017 	ldw	fp,0(sp)
  803e38:	dec00204 	addi	sp,sp,8
  803e3c:	f800283a 	ret

00803e40 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  803e40:	defffc04 	addi	sp,sp,-16
  803e44:	df000315 	stw	fp,12(sp)
  803e48:	df000304 	addi	fp,sp,12
  803e4c:	e13ffd15 	stw	r4,-12(fp)
  803e50:	e17ffe15 	stw	r5,-8(fp)
  803e54:	e1bfff15 	stw	r6,-4(fp)
  return len;
  803e58:	e0bfff17 	ldw	r2,-4(fp)
}
  803e5c:	e037883a 	mov	sp,fp
  803e60:	df000017 	ldw	fp,0(sp)
  803e64:	dec00104 	addi	sp,sp,4
  803e68:	f800283a 	ret

00803e6c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803e6c:	defffe04 	addi	sp,sp,-8
  803e70:	dfc00115 	stw	ra,4(sp)
  803e74:	df000015 	stw	fp,0(sp)
  803e78:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  803e7c:	d0a00917 	ldw	r2,-32732(gp)
  803e80:	10000326 	beq	r2,zero,803e90 <alt_get_errno+0x24>
  803e84:	d0a00917 	ldw	r2,-32732(gp)
  803e88:	103ee83a 	callr	r2
  803e8c:	00000106 	br	803e94 <alt_get_errno+0x28>
  803e90:	d0a72d04 	addi	r2,gp,-25420
}
  803e94:	e037883a 	mov	sp,fp
  803e98:	dfc00117 	ldw	ra,4(sp)
  803e9c:	df000017 	ldw	fp,0(sp)
  803ea0:	dec00204 	addi	sp,sp,8
  803ea4:	f800283a 	ret

00803ea8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
  803ea8:	defffb04 	addi	sp,sp,-20
  803eac:	dfc00415 	stw	ra,16(sp)
  803eb0:	df000315 	stw	fp,12(sp)
  803eb4:	df000304 	addi	fp,sp,12
  803eb8:	e13ffe15 	stw	r4,-8(fp)
  803ebc:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  803ec0:	e0bffe17 	ldw	r2,-8(fp)
  803ec4:	10000616 	blt	r2,zero,803ee0 <fstat+0x38>
  803ec8:	e0bffe17 	ldw	r2,-8(fp)
  803ecc:	10c00324 	muli	r3,r2,12
  803ed0:	00802074 	movhi	r2,129
  803ed4:	10a29e04 	addi	r2,r2,-30088
  803ed8:	1885883a 	add	r2,r3,r2
  803edc:	00000106 	br	803ee4 <fstat+0x3c>
  803ee0:	0005883a 	mov	r2,zero
  803ee4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
  803ee8:	e0bffd17 	ldw	r2,-12(fp)
  803eec:	10001026 	beq	r2,zero,803f30 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
  803ef0:	e0bffd17 	ldw	r2,-12(fp)
  803ef4:	10800017 	ldw	r2,0(r2)
  803ef8:	10800817 	ldw	r2,32(r2)
  803efc:	10000726 	beq	r2,zero,803f1c <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
  803f00:	e0bffd17 	ldw	r2,-12(fp)
  803f04:	10800017 	ldw	r2,0(r2)
  803f08:	10800817 	ldw	r2,32(r2)
  803f0c:	e17fff17 	ldw	r5,-4(fp)
  803f10:	e13ffd17 	ldw	r4,-12(fp)
  803f14:	103ee83a 	callr	r2
  803f18:	00000a06 	br	803f44 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
  803f1c:	e0bfff17 	ldw	r2,-4(fp)
  803f20:	00c80004 	movi	r3,8192
  803f24:	10c00115 	stw	r3,4(r2)
      return 0;
  803f28:	0005883a 	mov	r2,zero
  803f2c:	00000506 	br	803f44 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  803f30:	0803e6c0 	call	803e6c <alt_get_errno>
  803f34:	1007883a 	mov	r3,r2
  803f38:	00801444 	movi	r2,81
  803f3c:	18800015 	stw	r2,0(r3)
    return -1;
  803f40:	00bfffc4 	movi	r2,-1
  }
}
  803f44:	e037883a 	mov	sp,fp
  803f48:	dfc00117 	ldw	ra,4(sp)
  803f4c:	df000017 	ldw	fp,0(sp)
  803f50:	dec00204 	addi	sp,sp,8
  803f54:	f800283a 	ret

00803f58 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  803f58:	defff004 	addi	sp,sp,-64
  803f5c:	df000f15 	stw	fp,60(sp)
  803f60:	df000f04 	addi	fp,sp,60
  803f64:	e13ffd15 	stw	r4,-12(fp)
  803f68:	e17ffe15 	stw	r5,-8(fp)
  803f6c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
  803f70:	00bffa84 	movi	r2,-22
  803f74:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  803f78:	e0bffd17 	ldw	r2,-12(fp)
  803f7c:	10800828 	cmpgeui	r2,r2,32
  803f80:	1000501e 	bne	r2,zero,8040c4 <alt_irq_register+0x16c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803f84:	0005303a 	rdctl	r2,status
  803f88:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803f8c:	e0fff617 	ldw	r3,-40(fp)
  803f90:	00bfff84 	movi	r2,-2
  803f94:	1884703a 	and	r2,r3,r2
  803f98:	1001703a 	wrctl	status,r2
  
  return context;
  803f9c:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
  803fa0:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
  803fa4:	00802074 	movhi	r2,129
  803fa8:	10aece04 	addi	r2,r2,-17608
  803fac:	e0fffd17 	ldw	r3,-12(fp)
  803fb0:	180690fa 	slli	r3,r3,3
  803fb4:	10c5883a 	add	r2,r2,r3
  803fb8:	e0ffff17 	ldw	r3,-4(fp)
  803fbc:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
  803fc0:	00802074 	movhi	r2,129
  803fc4:	10aece04 	addi	r2,r2,-17608
  803fc8:	e0fffd17 	ldw	r3,-12(fp)
  803fcc:	180690fa 	slli	r3,r3,3
  803fd0:	10c5883a 	add	r2,r2,r3
  803fd4:	10800104 	addi	r2,r2,4
  803fd8:	e0fffe17 	ldw	r3,-8(fp)
  803fdc:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  803fe0:	e0bfff17 	ldw	r2,-4(fp)
  803fe4:	10001926 	beq	r2,zero,80404c <alt_irq_register+0xf4>
  803fe8:	e0bffd17 	ldw	r2,-12(fp)
  803fec:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803ff0:	0005303a 	rdctl	r2,status
  803ff4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803ff8:	e0fff717 	ldw	r3,-36(fp)
  803ffc:	00bfff84 	movi	r2,-2
  804000:	1884703a 	and	r2,r3,r2
  804004:	1001703a 	wrctl	status,r2
  
  return context;
  804008:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  80400c:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
  804010:	00c00044 	movi	r3,1
  804014:	e0bff217 	ldw	r2,-56(fp)
  804018:	1884983a 	sll	r2,r3,r2
  80401c:	1007883a 	mov	r3,r2
  804020:	d0a72e17 	ldw	r2,-25416(gp)
  804024:	1884b03a 	or	r2,r3,r2
  804028:	d0a72e15 	stw	r2,-25416(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80402c:	d0a72e17 	ldw	r2,-25416(gp)
  804030:	100170fa 	wrctl	ienable,r2
  804034:	e0bff817 	ldw	r2,-32(fp)
  804038:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80403c:	e0bff917 	ldw	r2,-28(fp)
  804040:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  804044:	0005883a 	mov	r2,zero
  804048:	00001906 	br	8040b0 <alt_irq_register+0x158>
  80404c:	e0bffd17 	ldw	r2,-12(fp)
  804050:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804054:	0005303a 	rdctl	r2,status
  804058:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80405c:	e0fffa17 	ldw	r3,-24(fp)
  804060:	00bfff84 	movi	r2,-2
  804064:	1884703a 	and	r2,r3,r2
  804068:	1001703a 	wrctl	status,r2
  
  return context;
  80406c:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  804070:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
  804074:	00c00044 	movi	r3,1
  804078:	e0bff417 	ldw	r2,-48(fp)
  80407c:	1884983a 	sll	r2,r3,r2
  804080:	0084303a 	nor	r2,zero,r2
  804084:	1007883a 	mov	r3,r2
  804088:	d0a72e17 	ldw	r2,-25416(gp)
  80408c:	1884703a 	and	r2,r3,r2
  804090:	d0a72e15 	stw	r2,-25416(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  804094:	d0a72e17 	ldw	r2,-25416(gp)
  804098:	100170fa 	wrctl	ienable,r2
  80409c:	e0bffb17 	ldw	r2,-20(fp)
  8040a0:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8040a4:	e0bffc17 	ldw	r2,-16(fp)
  8040a8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  8040ac:	0005883a 	mov	r2,zero
  8040b0:	e0bff115 	stw	r2,-60(fp)
  8040b4:	e0bff317 	ldw	r2,-52(fp)
  8040b8:	e0bff515 	stw	r2,-44(fp)
  8040bc:	e0bff517 	ldw	r2,-44(fp)
  8040c0:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
  8040c4:	e0bff117 	ldw	r2,-60(fp)
}
  8040c8:	e037883a 	mov	sp,fp
  8040cc:	df000017 	ldw	fp,0(sp)
  8040d0:	dec00104 	addi	sp,sp,4
  8040d4:	f800283a 	ret

008040d8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8040d8:	defffe04 	addi	sp,sp,-8
  8040dc:	dfc00115 	stw	ra,4(sp)
  8040e0:	df000015 	stw	fp,0(sp)
  8040e4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8040e8:	d0a00917 	ldw	r2,-32732(gp)
  8040ec:	10000326 	beq	r2,zero,8040fc <alt_get_errno+0x24>
  8040f0:	d0a00917 	ldw	r2,-32732(gp)
  8040f4:	103ee83a 	callr	r2
  8040f8:	00000106 	br	804100 <alt_get_errno+0x28>
  8040fc:	d0a72d04 	addi	r2,gp,-25420
}
  804100:	e037883a 	mov	sp,fp
  804104:	dfc00117 	ldw	ra,4(sp)
  804108:	df000017 	ldw	fp,0(sp)
  80410c:	dec00204 	addi	sp,sp,8
  804110:	f800283a 	ret

00804114 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
  804114:	deffed04 	addi	sp,sp,-76
  804118:	dfc01215 	stw	ra,72(sp)
  80411c:	df001115 	stw	fp,68(sp)
  804120:	df001104 	addi	fp,sp,68
  804124:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  804128:	e0bfff17 	ldw	r2,-4(fp)
  80412c:	10000616 	blt	r2,zero,804148 <isatty+0x34>
  804130:	e0bfff17 	ldw	r2,-4(fp)
  804134:	10c00324 	muli	r3,r2,12
  804138:	00802074 	movhi	r2,129
  80413c:	10a29e04 	addi	r2,r2,-30088
  804140:	1885883a 	add	r2,r3,r2
  804144:	00000106 	br	80414c <isatty+0x38>
  804148:	0005883a 	mov	r2,zero
  80414c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
  804150:	e0bfef17 	ldw	r2,-68(fp)
  804154:	10000e26 	beq	r2,zero,804190 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
  804158:	e0bfef17 	ldw	r2,-68(fp)
  80415c:	10800017 	ldw	r2,0(r2)
  804160:	10800817 	ldw	r2,32(r2)
  804164:	1000021e 	bne	r2,zero,804170 <isatty+0x5c>
    {
      return 1;
  804168:	00800044 	movi	r2,1
  80416c:	00000d06 	br	8041a4 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
  804170:	e0bff004 	addi	r2,fp,-64
  804174:	100b883a 	mov	r5,r2
  804178:	e13fff17 	ldw	r4,-4(fp)
  80417c:	0803ea80 	call	803ea8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
  804180:	e0bff117 	ldw	r2,-60(fp)
  804184:	10880020 	cmpeqi	r2,r2,8192
  804188:	10803fcc 	andi	r2,r2,255
  80418c:	00000506 	br	8041a4 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
  804190:	08040d80 	call	8040d8 <alt_get_errno>
  804194:	1007883a 	mov	r3,r2
  804198:	00801444 	movi	r2,81
  80419c:	18800015 	stw	r2,0(r3)
    return 0;
  8041a0:	0005883a 	mov	r2,zero
  }
}
  8041a4:	e037883a 	mov	sp,fp
  8041a8:	dfc00117 	ldw	ra,4(sp)
  8041ac:	df000017 	ldw	fp,0(sp)
  8041b0:	dec00204 	addi	sp,sp,8
  8041b4:	f800283a 	ret

008041b8 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  8041b8:	defffc04 	addi	sp,sp,-16
  8041bc:	df000315 	stw	fp,12(sp)
  8041c0:	df000304 	addi	fp,sp,12
  8041c4:	e13ffd15 	stw	r4,-12(fp)
  8041c8:	e17ffe15 	stw	r5,-8(fp)
  8041cc:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  8041d0:	e0fffe17 	ldw	r3,-8(fp)
  8041d4:	e0bffd17 	ldw	r2,-12(fp)
  8041d8:	18800c26 	beq	r3,r2,80420c <alt_load_section+0x54>
  {
    while( to != end )
  8041dc:	00000806 	br	804200 <alt_load_section+0x48>
    {
      *to++ = *from++;
  8041e0:	e0bffe17 	ldw	r2,-8(fp)
  8041e4:	10c00104 	addi	r3,r2,4
  8041e8:	e0fffe15 	stw	r3,-8(fp)
  8041ec:	e0fffd17 	ldw	r3,-12(fp)
  8041f0:	19000104 	addi	r4,r3,4
  8041f4:	e13ffd15 	stw	r4,-12(fp)
  8041f8:	18c00017 	ldw	r3,0(r3)
  8041fc:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  804200:	e0fffe17 	ldw	r3,-8(fp)
  804204:	e0bfff17 	ldw	r2,-4(fp)
  804208:	18bff51e 	bne	r3,r2,8041e0 <__alt_mem_onchip_mem+0xff7fc1e0>
    {
      *to++ = *from++;
    }
  }
}
  80420c:	0001883a 	nop
  804210:	e037883a 	mov	sp,fp
  804214:	df000017 	ldw	fp,0(sp)
  804218:	dec00104 	addi	sp,sp,4
  80421c:	f800283a 	ret

00804220 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  804220:	defffe04 	addi	sp,sp,-8
  804224:	dfc00115 	stw	ra,4(sp)
  804228:	df000015 	stw	fp,0(sp)
  80422c:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  804230:	01802074 	movhi	r6,129
  804234:	31a79f04 	addi	r6,r6,-24964
  804238:	01402074 	movhi	r5,129
  80423c:	29608904 	addi	r5,r5,-32220
  804240:	01002074 	movhi	r4,129
  804244:	21279f04 	addi	r4,r4,-24964
  804248:	08041b80 	call	8041b8 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  80424c:	01802034 	movhi	r6,128
  804250:	31809104 	addi	r6,r6,580
  804254:	01402034 	movhi	r5,128
  804258:	29400804 	addi	r5,r5,32
  80425c:	01002034 	movhi	r4,128
  804260:	21000804 	addi	r4,r4,32
  804264:	08041b80 	call	8041b8 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  804268:	01802074 	movhi	r6,129
  80426c:	31a08904 	addi	r6,r6,-32220
  804270:	01402034 	movhi	r5,128
  804274:	295faa04 	addi	r5,r5,32424
  804278:	01002034 	movhi	r4,128
  80427c:	211faa04 	addi	r4,r4,32424
  804280:	08041b80 	call	8041b8 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  804284:	0806db00 	call	806db0 <alt_dcache_flush_all>
  alt_icache_flush_all();
  804288:	0806f980 	call	806f98 <alt_icache_flush_all>
}
  80428c:	0001883a 	nop
  804290:	e037883a 	mov	sp,fp
  804294:	dfc00117 	ldw	ra,4(sp)
  804298:	df000017 	ldw	fp,0(sp)
  80429c:	dec00204 	addi	sp,sp,8
  8042a0:	f800283a 	ret

008042a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8042a4:	defffe04 	addi	sp,sp,-8
  8042a8:	dfc00115 	stw	ra,4(sp)
  8042ac:	df000015 	stw	fp,0(sp)
  8042b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8042b4:	d0a00917 	ldw	r2,-32732(gp)
  8042b8:	10000326 	beq	r2,zero,8042c8 <alt_get_errno+0x24>
  8042bc:	d0a00917 	ldw	r2,-32732(gp)
  8042c0:	103ee83a 	callr	r2
  8042c4:	00000106 	br	8042cc <alt_get_errno+0x28>
  8042c8:	d0a72d04 	addi	r2,gp,-25420
}
  8042cc:	e037883a 	mov	sp,fp
  8042d0:	dfc00117 	ldw	ra,4(sp)
  8042d4:	df000017 	ldw	fp,0(sp)
  8042d8:	dec00204 	addi	sp,sp,8
  8042dc:	f800283a 	ret

008042e0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
  8042e0:	defff904 	addi	sp,sp,-28
  8042e4:	dfc00615 	stw	ra,24(sp)
  8042e8:	df000515 	stw	fp,20(sp)
  8042ec:	df000504 	addi	fp,sp,20
  8042f0:	e13ffd15 	stw	r4,-12(fp)
  8042f4:	e17ffe15 	stw	r5,-8(fp)
  8042f8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
  8042fc:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  804300:	e0bffd17 	ldw	r2,-12(fp)
  804304:	10000616 	blt	r2,zero,804320 <lseek+0x40>
  804308:	e0bffd17 	ldw	r2,-12(fp)
  80430c:	10c00324 	muli	r3,r2,12
  804310:	00802074 	movhi	r2,129
  804314:	10a29e04 	addi	r2,r2,-30088
  804318:	1885883a 	add	r2,r3,r2
  80431c:	00000106 	br	804324 <lseek+0x44>
  804320:	0005883a 	mov	r2,zero
  804324:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
  804328:	e0bffc17 	ldw	r2,-16(fp)
  80432c:	10001026 	beq	r2,zero,804370 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
  804330:	e0bffc17 	ldw	r2,-16(fp)
  804334:	10800017 	ldw	r2,0(r2)
  804338:	10800717 	ldw	r2,28(r2)
  80433c:	10000926 	beq	r2,zero,804364 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
  804340:	e0bffc17 	ldw	r2,-16(fp)
  804344:	10800017 	ldw	r2,0(r2)
  804348:	10800717 	ldw	r2,28(r2)
  80434c:	e1bfff17 	ldw	r6,-4(fp)
  804350:	e17ffe17 	ldw	r5,-8(fp)
  804354:	e13ffc17 	ldw	r4,-16(fp)
  804358:	103ee83a 	callr	r2
  80435c:	e0bffb15 	stw	r2,-20(fp)
  804360:	00000506 	br	804378 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
  804364:	00bfde84 	movi	r2,-134
  804368:	e0bffb15 	stw	r2,-20(fp)
  80436c:	00000206 	br	804378 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
  804370:	00bfebc4 	movi	r2,-81
  804374:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
  804378:	e0bffb17 	ldw	r2,-20(fp)
  80437c:	1000070e 	bge	r2,zero,80439c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
  804380:	08042a40 	call	8042a4 <alt_get_errno>
  804384:	1007883a 	mov	r3,r2
  804388:	e0bffb17 	ldw	r2,-20(fp)
  80438c:	0085c83a 	sub	r2,zero,r2
  804390:	18800015 	stw	r2,0(r3)
    rc = -1;
  804394:	00bfffc4 	movi	r2,-1
  804398:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
  80439c:	e0bffb17 	ldw	r2,-20(fp)
}
  8043a0:	e037883a 	mov	sp,fp
  8043a4:	dfc00117 	ldw	ra,4(sp)
  8043a8:	df000017 	ldw	fp,0(sp)
  8043ac:	dec00204 	addi	sp,sp,8
  8043b0:	f800283a 	ret

008043b4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  8043b4:	defffd04 	addi	sp,sp,-12
  8043b8:	dfc00215 	stw	ra,8(sp)
  8043bc:	df000115 	stw	fp,4(sp)
  8043c0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  8043c4:	0009883a 	mov	r4,zero
  8043c8:	08049d00 	call	8049d0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
  8043cc:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  8043d0:	0804a080 	call	804a08 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  8043d4:	01802034 	movhi	r6,128
  8043d8:	319fdb04 	addi	r6,r6,32620
  8043dc:	01402034 	movhi	r5,128
  8043e0:	295fdb04 	addi	r5,r5,32620
  8043e4:	01002034 	movhi	r4,128
  8043e8:	211fdb04 	addi	r4,r4,32620
  8043ec:	08073300 	call	807330 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  8043f0:	0806ed80 	call	806ed8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  8043f4:	01002034 	movhi	r4,128
  8043f8:	211bce04 	addi	r4,r4,28472
  8043fc:	0807b140 	call	807b14 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  804400:	d0a72f17 	ldw	r2,-25412(gp)
  804404:	d0e73017 	ldw	r3,-25408(gp)
  804408:	d1273117 	ldw	r4,-25404(gp)
  80440c:	200d883a 	mov	r6,r4
  804410:	180b883a 	mov	r5,r3
  804414:	1009883a 	mov	r4,r2
  804418:	080053c0 	call	80053c <main>
  80441c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  804420:	01000044 	movi	r4,1
  804424:	0803d700 	call	803d70 <close>
  exit (result);
  804428:	e13fff17 	ldw	r4,-4(fp)
  80442c:	0807b280 	call	807b28 <exit>

00804430 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
  804430:	defffe04 	addi	sp,sp,-8
  804434:	df000115 	stw	fp,4(sp)
  804438:	df000104 	addi	fp,sp,4
  80443c:	e13fff15 	stw	r4,-4(fp)
}
  804440:	0001883a 	nop
  804444:	e037883a 	mov	sp,fp
  804448:	df000017 	ldw	fp,0(sp)
  80444c:	dec00104 	addi	sp,sp,4
  804450:	f800283a 	ret

00804454 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
  804454:	defffe04 	addi	sp,sp,-8
  804458:	df000115 	stw	fp,4(sp)
  80445c:	df000104 	addi	fp,sp,4
  804460:	e13fff15 	stw	r4,-4(fp)
}
  804464:	0001883a 	nop
  804468:	e037883a 	mov	sp,fp
  80446c:	df000017 	ldw	fp,0(sp)
  804470:	dec00104 	addi	sp,sp,4
  804474:	f800283a 	ret

00804478 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804478:	defffe04 	addi	sp,sp,-8
  80447c:	dfc00115 	stw	ra,4(sp)
  804480:	df000015 	stw	fp,0(sp)
  804484:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  804488:	d0a00917 	ldw	r2,-32732(gp)
  80448c:	10000326 	beq	r2,zero,80449c <alt_get_errno+0x24>
  804490:	d0a00917 	ldw	r2,-32732(gp)
  804494:	103ee83a 	callr	r2
  804498:	00000106 	br	8044a0 <alt_get_errno+0x28>
  80449c:	d0a72d04 	addi	r2,gp,-25420
}
  8044a0:	e037883a 	mov	sp,fp
  8044a4:	dfc00117 	ldw	ra,4(sp)
  8044a8:	df000017 	ldw	fp,0(sp)
  8044ac:	dec00204 	addi	sp,sp,8
  8044b0:	f800283a 	ret

008044b4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
  8044b4:	defff904 	addi	sp,sp,-28
  8044b8:	dfc00615 	stw	ra,24(sp)
  8044bc:	df000515 	stw	fp,20(sp)
  8044c0:	df000504 	addi	fp,sp,20
  8044c4:	e13ffd15 	stw	r4,-12(fp)
  8044c8:	e17ffe15 	stw	r5,-8(fp)
  8044cc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8044d0:	e0bffd17 	ldw	r2,-12(fp)
  8044d4:	10000616 	blt	r2,zero,8044f0 <read+0x3c>
  8044d8:	e0bffd17 	ldw	r2,-12(fp)
  8044dc:	10c00324 	muli	r3,r2,12
  8044e0:	00802074 	movhi	r2,129
  8044e4:	10a29e04 	addi	r2,r2,-30088
  8044e8:	1885883a 	add	r2,r3,r2
  8044ec:	00000106 	br	8044f4 <read+0x40>
  8044f0:	0005883a 	mov	r2,zero
  8044f4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  8044f8:	e0bffb17 	ldw	r2,-20(fp)
  8044fc:	10002226 	beq	r2,zero,804588 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  804500:	e0bffb17 	ldw	r2,-20(fp)
  804504:	10800217 	ldw	r2,8(r2)
  804508:	108000cc 	andi	r2,r2,3
  80450c:	10800060 	cmpeqi	r2,r2,1
  804510:	1000181e 	bne	r2,zero,804574 <read+0xc0>
        (fd->dev->read))
  804514:	e0bffb17 	ldw	r2,-20(fp)
  804518:	10800017 	ldw	r2,0(r2)
  80451c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
  804520:	10001426 	beq	r2,zero,804574 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
  804524:	e0bffb17 	ldw	r2,-20(fp)
  804528:	10800017 	ldw	r2,0(r2)
  80452c:	10800517 	ldw	r2,20(r2)
  804530:	e0ffff17 	ldw	r3,-4(fp)
  804534:	180d883a 	mov	r6,r3
  804538:	e17ffe17 	ldw	r5,-8(fp)
  80453c:	e13ffb17 	ldw	r4,-20(fp)
  804540:	103ee83a 	callr	r2
  804544:	e0bffc15 	stw	r2,-16(fp)
  804548:	e0bffc17 	ldw	r2,-16(fp)
  80454c:	1000070e 	bge	r2,zero,80456c <read+0xb8>
        {
          ALT_ERRNO = -rval;
  804550:	08044780 	call	804478 <alt_get_errno>
  804554:	1007883a 	mov	r3,r2
  804558:	e0bffc17 	ldw	r2,-16(fp)
  80455c:	0085c83a 	sub	r2,zero,r2
  804560:	18800015 	stw	r2,0(r3)
          return -1;
  804564:	00bfffc4 	movi	r2,-1
  804568:	00000c06 	br	80459c <read+0xe8>
        }
        return rval;
  80456c:	e0bffc17 	ldw	r2,-16(fp)
  804570:	00000a06 	br	80459c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
  804574:	08044780 	call	804478 <alt_get_errno>
  804578:	1007883a 	mov	r3,r2
  80457c:	00800344 	movi	r2,13
  804580:	18800015 	stw	r2,0(r3)
  804584:	00000406 	br	804598 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
  804588:	08044780 	call	804478 <alt_get_errno>
  80458c:	1007883a 	mov	r3,r2
  804590:	00801444 	movi	r2,81
  804594:	18800015 	stw	r2,0(r3)
  }
  return -1;
  804598:	00bfffc4 	movi	r2,-1
}
  80459c:	e037883a 	mov	sp,fp
  8045a0:	dfc00117 	ldw	ra,4(sp)
  8045a4:	df000017 	ldw	fp,0(sp)
  8045a8:	dec00204 	addi	sp,sp,8
  8045ac:	f800283a 	ret

008045b0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  8045b0:	defffe04 	addi	sp,sp,-8
  8045b4:	df000115 	stw	fp,4(sp)
  8045b8:	df000104 	addi	fp,sp,4
  8045bc:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  8045c0:	e0bfff17 	ldw	r2,-4(fp)
  8045c4:	108000d0 	cmplti	r2,r2,3
  8045c8:	10000d1e 	bne	r2,zero,804600 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  8045cc:	00802074 	movhi	r2,129
  8045d0:	10a29e04 	addi	r2,r2,-30088
  8045d4:	e0ffff17 	ldw	r3,-4(fp)
  8045d8:	18c00324 	muli	r3,r3,12
  8045dc:	10c5883a 	add	r2,r2,r3
  8045e0:	10800204 	addi	r2,r2,8
  8045e4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  8045e8:	00802074 	movhi	r2,129
  8045ec:	10a29e04 	addi	r2,r2,-30088
  8045f0:	e0ffff17 	ldw	r3,-4(fp)
  8045f4:	18c00324 	muli	r3,r3,12
  8045f8:	10c5883a 	add	r2,r2,r3
  8045fc:	10000015 	stw	zero,0(r2)
  }
}
  804600:	0001883a 	nop
  804604:	e037883a 	mov	sp,fp
  804608:	df000017 	ldw	fp,0(sp)
  80460c:	dec00104 	addi	sp,sp,4
  804610:	f800283a 	ret

00804614 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
  804614:	defff904 	addi	sp,sp,-28
  804618:	df000615 	stw	fp,24(sp)
  80461c:	df000604 	addi	fp,sp,24
  804620:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804624:	0005303a 	rdctl	r2,status
  804628:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80462c:	e0fffe17 	ldw	r3,-8(fp)
  804630:	00bfff84 	movi	r2,-2
  804634:	1884703a 	and	r2,r3,r2
  804638:	1001703a 	wrctl	status,r2
  
  return context;
  80463c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
  804640:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  804644:	d0a00b17 	ldw	r2,-32724(gp)
  804648:	10c000c4 	addi	r3,r2,3
  80464c:	00bfff04 	movi	r2,-4
  804650:	1884703a 	and	r2,r3,r2
  804654:	d0a00b15 	stw	r2,-32724(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  804658:	d0e00b17 	ldw	r3,-32724(gp)
  80465c:	e0bfff17 	ldw	r2,-4(fp)
  804660:	1887883a 	add	r3,r3,r2
  804664:	00804034 	movhi	r2,256
  804668:	10800004 	addi	r2,r2,0
  80466c:	10c0062e 	bgeu	r2,r3,804688 <sbrk+0x74>
  804670:	e0bffb17 	ldw	r2,-20(fp)
  804674:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804678:	e0bffa17 	ldw	r2,-24(fp)
  80467c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  804680:	00bfffc4 	movi	r2,-1
  804684:	00000b06 	br	8046b4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
  804688:	d0a00b17 	ldw	r2,-32724(gp)
  80468c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
  804690:	d0e00b17 	ldw	r3,-32724(gp)
  804694:	e0bfff17 	ldw	r2,-4(fp)
  804698:	1885883a 	add	r2,r3,r2
  80469c:	d0a00b15 	stw	r2,-32724(gp)
  8046a0:	e0bffb17 	ldw	r2,-20(fp)
  8046a4:	e0bffc15 	stw	r2,-16(fp)
  8046a8:	e0bffc17 	ldw	r2,-16(fp)
  8046ac:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
  8046b0:	e0bffd17 	ldw	r2,-12(fp)
} 
  8046b4:	e037883a 	mov	sp,fp
  8046b8:	df000017 	ldw	fp,0(sp)
  8046bc:	dec00104 	addi	sp,sp,4
  8046c0:	f800283a 	ret

008046c4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  8046c4:	defffa04 	addi	sp,sp,-24
  8046c8:	df000515 	stw	fp,20(sp)
  8046cc:	df000504 	addi	fp,sp,20
  8046d0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8046d4:	0005303a 	rdctl	r2,status
  8046d8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8046dc:	e0fffc17 	ldw	r3,-16(fp)
  8046e0:	00bfff84 	movi	r2,-2
  8046e4:	1884703a 	and	r2,r3,r2
  8046e8:	1001703a 	wrctl	status,r2
  
  return context;
  8046ec:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  8046f0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
  8046f4:	e0bfff17 	ldw	r2,-4(fp)
  8046f8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  8046fc:	e0bffd17 	ldw	r2,-12(fp)
  804700:	10800017 	ldw	r2,0(r2)
  804704:	e0fffd17 	ldw	r3,-12(fp)
  804708:	18c00117 	ldw	r3,4(r3)
  80470c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
  804710:	e0bffd17 	ldw	r2,-12(fp)
  804714:	10800117 	ldw	r2,4(r2)
  804718:	e0fffd17 	ldw	r3,-12(fp)
  80471c:	18c00017 	ldw	r3,0(r3)
  804720:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  804724:	e0bffd17 	ldw	r2,-12(fp)
  804728:	e0fffd17 	ldw	r3,-12(fp)
  80472c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
  804730:	e0bffd17 	ldw	r2,-12(fp)
  804734:	e0fffd17 	ldw	r3,-12(fp)
  804738:	10c00015 	stw	r3,0(r2)
  80473c:	e0bffb17 	ldw	r2,-20(fp)
  804740:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804744:	e0bffe17 	ldw	r2,-8(fp)
  804748:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  80474c:	0001883a 	nop
  804750:	e037883a 	mov	sp,fp
  804754:	df000017 	ldw	fp,0(sp)
  804758:	dec00104 	addi	sp,sp,4
  80475c:	f800283a 	ret

00804760 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  804760:	defffb04 	addi	sp,sp,-20
  804764:	dfc00415 	stw	ra,16(sp)
  804768:	df000315 	stw	fp,12(sp)
  80476c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  804770:	d0a00c17 	ldw	r2,-32720(gp)
  804774:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  804778:	d0a73317 	ldw	r2,-25396(gp)
  80477c:	10800044 	addi	r2,r2,1
  804780:	d0a73315 	stw	r2,-25396(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  804784:	00002e06 	br	804840 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
  804788:	e0bffd17 	ldw	r2,-12(fp)
  80478c:	10800017 	ldw	r2,0(r2)
  804790:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  804794:	e0bffd17 	ldw	r2,-12(fp)
  804798:	10800403 	ldbu	r2,16(r2)
  80479c:	10803fcc 	andi	r2,r2,255
  8047a0:	10000426 	beq	r2,zero,8047b4 <alt_tick+0x54>
  8047a4:	d0a73317 	ldw	r2,-25396(gp)
  8047a8:	1000021e 	bne	r2,zero,8047b4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
  8047ac:	e0bffd17 	ldw	r2,-12(fp)
  8047b0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  8047b4:	e0bffd17 	ldw	r2,-12(fp)
  8047b8:	10800217 	ldw	r2,8(r2)
  8047bc:	d0e73317 	ldw	r3,-25396(gp)
  8047c0:	18801d36 	bltu	r3,r2,804838 <alt_tick+0xd8>
  8047c4:	e0bffd17 	ldw	r2,-12(fp)
  8047c8:	10800403 	ldbu	r2,16(r2)
  8047cc:	10803fcc 	andi	r2,r2,255
  8047d0:	1000191e 	bne	r2,zero,804838 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
  8047d4:	e0bffd17 	ldw	r2,-12(fp)
  8047d8:	10800317 	ldw	r2,12(r2)
  8047dc:	e0fffd17 	ldw	r3,-12(fp)
  8047e0:	18c00517 	ldw	r3,20(r3)
  8047e4:	1809883a 	mov	r4,r3
  8047e8:	103ee83a 	callr	r2
  8047ec:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  8047f0:	e0bfff17 	ldw	r2,-4(fp)
  8047f4:	1000031e 	bne	r2,zero,804804 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
  8047f8:	e13ffd17 	ldw	r4,-12(fp)
  8047fc:	08046c40 	call	8046c4 <alt_alarm_stop>
  804800:	00000d06 	br	804838 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
  804804:	e0bffd17 	ldw	r2,-12(fp)
  804808:	10c00217 	ldw	r3,8(r2)
  80480c:	e0bfff17 	ldw	r2,-4(fp)
  804810:	1887883a 	add	r3,r3,r2
  804814:	e0bffd17 	ldw	r2,-12(fp)
  804818:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  80481c:	e0bffd17 	ldw	r2,-12(fp)
  804820:	10c00217 	ldw	r3,8(r2)
  804824:	d0a73317 	ldw	r2,-25396(gp)
  804828:	1880032e 	bgeu	r3,r2,804838 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
  80482c:	e0bffd17 	ldw	r2,-12(fp)
  804830:	00c00044 	movi	r3,1
  804834:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
  804838:	e0bffe17 	ldw	r2,-8(fp)
  80483c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  804840:	e0fffd17 	ldw	r3,-12(fp)
  804844:	d0a00c04 	addi	r2,gp,-32720
  804848:	18bfcf1e 	bne	r3,r2,804788 <__alt_mem_onchip_mem+0xff7fc788>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
  80484c:	0001883a 	nop
}
  804850:	0001883a 	nop
  804854:	e037883a 	mov	sp,fp
  804858:	dfc00117 	ldw	ra,4(sp)
  80485c:	df000017 	ldw	fp,0(sp)
  804860:	dec00204 	addi	sp,sp,8
  804864:	f800283a 	ret

00804868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804868:	defffe04 	addi	sp,sp,-8
  80486c:	dfc00115 	stw	ra,4(sp)
  804870:	df000015 	stw	fp,0(sp)
  804874:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  804878:	d0a00917 	ldw	r2,-32732(gp)
  80487c:	10000326 	beq	r2,zero,80488c <alt_get_errno+0x24>
  804880:	d0a00917 	ldw	r2,-32732(gp)
  804884:	103ee83a 	callr	r2
  804888:	00000106 	br	804890 <alt_get_errno+0x28>
  80488c:	d0a72d04 	addi	r2,gp,-25420
}
  804890:	e037883a 	mov	sp,fp
  804894:	dfc00117 	ldw	ra,4(sp)
  804898:	df000017 	ldw	fp,0(sp)
  80489c:	dec00204 	addi	sp,sp,8
  8048a0:	f800283a 	ret

008048a4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  8048a4:	defff904 	addi	sp,sp,-28
  8048a8:	dfc00615 	stw	ra,24(sp)
  8048ac:	df000515 	stw	fp,20(sp)
  8048b0:	df000504 	addi	fp,sp,20
  8048b4:	e13ffd15 	stw	r4,-12(fp)
  8048b8:	e17ffe15 	stw	r5,-8(fp)
  8048bc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  8048c0:	e0bffd17 	ldw	r2,-12(fp)
  8048c4:	10000616 	blt	r2,zero,8048e0 <write+0x3c>
  8048c8:	e0bffd17 	ldw	r2,-12(fp)
  8048cc:	10c00324 	muli	r3,r2,12
  8048d0:	00802074 	movhi	r2,129
  8048d4:	10a29e04 	addi	r2,r2,-30088
  8048d8:	1885883a 	add	r2,r3,r2
  8048dc:	00000106 	br	8048e4 <write+0x40>
  8048e0:	0005883a 	mov	r2,zero
  8048e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
  8048e8:	e0bffb17 	ldw	r2,-20(fp)
  8048ec:	10002126 	beq	r2,zero,804974 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
  8048f0:	e0bffb17 	ldw	r2,-20(fp)
  8048f4:	10800217 	ldw	r2,8(r2)
  8048f8:	108000cc 	andi	r2,r2,3
  8048fc:	10001826 	beq	r2,zero,804960 <write+0xbc>
  804900:	e0bffb17 	ldw	r2,-20(fp)
  804904:	10800017 	ldw	r2,0(r2)
  804908:	10800617 	ldw	r2,24(r2)
  80490c:	10001426 	beq	r2,zero,804960 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
  804910:	e0bffb17 	ldw	r2,-20(fp)
  804914:	10800017 	ldw	r2,0(r2)
  804918:	10800617 	ldw	r2,24(r2)
  80491c:	e0ffff17 	ldw	r3,-4(fp)
  804920:	180d883a 	mov	r6,r3
  804924:	e17ffe17 	ldw	r5,-8(fp)
  804928:	e13ffb17 	ldw	r4,-20(fp)
  80492c:	103ee83a 	callr	r2
  804930:	e0bffc15 	stw	r2,-16(fp)
  804934:	e0bffc17 	ldw	r2,-16(fp)
  804938:	1000070e 	bge	r2,zero,804958 <write+0xb4>
      {
        ALT_ERRNO = -rval;
  80493c:	08048680 	call	804868 <alt_get_errno>
  804940:	1007883a 	mov	r3,r2
  804944:	e0bffc17 	ldw	r2,-16(fp)
  804948:	0085c83a 	sub	r2,zero,r2
  80494c:	18800015 	stw	r2,0(r3)
        return -1;
  804950:	00bfffc4 	movi	r2,-1
  804954:	00000c06 	br	804988 <write+0xe4>
      }
      return rval;
  804958:	e0bffc17 	ldw	r2,-16(fp)
  80495c:	00000a06 	br	804988 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
  804960:	08048680 	call	804868 <alt_get_errno>
  804964:	1007883a 	mov	r3,r2
  804968:	00800344 	movi	r2,13
  80496c:	18800015 	stw	r2,0(r3)
  804970:	00000406 	br	804984 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
  804974:	08048680 	call	804868 <alt_get_errno>
  804978:	1007883a 	mov	r3,r2
  80497c:	00801444 	movi	r2,81
  804980:	18800015 	stw	r2,0(r3)
  }
  return -1;
  804984:	00bfffc4 	movi	r2,-1
}
  804988:	e037883a 	mov	sp,fp
  80498c:	dfc00117 	ldw	ra,4(sp)
  804990:	df000017 	ldw	fp,0(sp)
  804994:	dec00204 	addi	sp,sp,8
  804998:	f800283a 	ret

0080499c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  80499c:	defffd04 	addi	sp,sp,-12
  8049a0:	dfc00215 	stw	ra,8(sp)
  8049a4:	df000115 	stw	fp,4(sp)
  8049a8:	df000104 	addi	fp,sp,4
  8049ac:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  8049b0:	d1600604 	addi	r5,gp,-32744
  8049b4:	e13fff17 	ldw	r4,-4(fp)
  8049b8:	0806e340 	call	806e34 <alt_dev_llist_insert>
}
  8049bc:	e037883a 	mov	sp,fp
  8049c0:	dfc00117 	ldw	ra,4(sp)
  8049c4:	df000017 	ldw	fp,0(sp)
  8049c8:	dec00204 	addi	sp,sp,8
  8049cc:	f800283a 	ret

008049d0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  8049d0:	defffd04 	addi	sp,sp,-12
  8049d4:	dfc00215 	stw	ra,8(sp)
  8049d8:	df000115 	stw	fp,4(sp)
  8049dc:	df000104 	addi	fp,sp,4
  8049e0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
  8049e4:	08076300 	call	807630 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  8049e8:	00800044 	movi	r2,1
  8049ec:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  8049f0:	0001883a 	nop
  8049f4:	e037883a 	mov	sp,fp
  8049f8:	dfc00117 	ldw	ra,4(sp)
  8049fc:	df000017 	ldw	fp,0(sp)
  804a00:	dec00204 	addi	sp,sp,8
  804a04:	f800283a 	ret

00804a08 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  804a08:	defffe04 	addi	sp,sp,-8
  804a0c:	dfc00115 	stw	ra,4(sp)
  804a10:	df000015 	stw	fp,0(sp)
  804a14:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
  804a18:	01c0fa04 	movi	r7,1000
  804a1c:	01800084 	movi	r6,2
  804a20:	000b883a 	mov	r5,zero
  804a24:	01004074 	movhi	r4,257
  804a28:	21040804 	addi	r4,r4,4128
  804a2c:	080645c0 	call	80645c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1, timer_1);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  804a30:	01800044 	movi	r6,1
  804a34:	000b883a 	mov	r5,zero
  804a38:	01002074 	movhi	r4,129
  804a3c:	21230804 	addi	r4,r4,-29664
  804a40:	0804c040 	call	804c04 <altera_avalon_jtag_uart_init>
  804a44:	01002074 	movhi	r4,129
  804a48:	2122fe04 	addi	r4,r4,-29704
  804a4c:	080499c0 	call	80499c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
  804a50:	01002074 	movhi	r4,129
  804a54:	21272004 	addi	r4,r4,-25472
  804a58:	08062500 	call	806250 <altera_avalon_lcd_16207_init>
  804a5c:	01002074 	movhi	r4,129
  804a60:	21271604 	addi	r4,r4,-25512
  804a64:	080499c0 	call	80499c <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART, uart);
  804a68:	000d883a 	mov	r6,zero
  804a6c:	000b883a 	mov	r5,zero
  804a70:	01002074 	movhi	r4,129
  804a74:	21276804 	addi	r4,r4,-25184
  804a78:	08065e80 	call	8065e8 <altera_avalon_uart_init>
  804a7c:	01002074 	movhi	r4,129
  804a80:	21275e04 	addi	r4,r4,-25224
  804a84:	080499c0 	call	80499c <alt_dev_reg>
}
  804a88:	0001883a 	nop
  804a8c:	e037883a 	mov	sp,fp
  804a90:	dfc00117 	ldw	ra,4(sp)
  804a94:	df000017 	ldw	fp,0(sp)
  804a98:	dec00204 	addi	sp,sp,8
  804a9c:	f800283a 	ret

00804aa0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  804aa0:	defffa04 	addi	sp,sp,-24
  804aa4:	dfc00515 	stw	ra,20(sp)
  804aa8:	df000415 	stw	fp,16(sp)
  804aac:	df000404 	addi	fp,sp,16
  804ab0:	e13ffd15 	stw	r4,-12(fp)
  804ab4:	e17ffe15 	stw	r5,-8(fp)
  804ab8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  804abc:	e0bffd17 	ldw	r2,-12(fp)
  804ac0:	10800017 	ldw	r2,0(r2)
  804ac4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  804ac8:	e0bffc17 	ldw	r2,-16(fp)
  804acc:	10c00a04 	addi	r3,r2,40
  804ad0:	e0bffd17 	ldw	r2,-12(fp)
  804ad4:	10800217 	ldw	r2,8(r2)
  804ad8:	100f883a 	mov	r7,r2
  804adc:	e1bfff17 	ldw	r6,-4(fp)
  804ae0:	e17ffe17 	ldw	r5,-8(fp)
  804ae4:	1809883a 	mov	r4,r3
  804ae8:	08050c80 	call	8050c8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  804aec:	e037883a 	mov	sp,fp
  804af0:	dfc00117 	ldw	ra,4(sp)
  804af4:	df000017 	ldw	fp,0(sp)
  804af8:	dec00204 	addi	sp,sp,8
  804afc:	f800283a 	ret

00804b00 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  804b00:	defffa04 	addi	sp,sp,-24
  804b04:	dfc00515 	stw	ra,20(sp)
  804b08:	df000415 	stw	fp,16(sp)
  804b0c:	df000404 	addi	fp,sp,16
  804b10:	e13ffd15 	stw	r4,-12(fp)
  804b14:	e17ffe15 	stw	r5,-8(fp)
  804b18:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  804b1c:	e0bffd17 	ldw	r2,-12(fp)
  804b20:	10800017 	ldw	r2,0(r2)
  804b24:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  804b28:	e0bffc17 	ldw	r2,-16(fp)
  804b2c:	10c00a04 	addi	r3,r2,40
  804b30:	e0bffd17 	ldw	r2,-12(fp)
  804b34:	10800217 	ldw	r2,8(r2)
  804b38:	100f883a 	mov	r7,r2
  804b3c:	e1bfff17 	ldw	r6,-4(fp)
  804b40:	e17ffe17 	ldw	r5,-8(fp)
  804b44:	1809883a 	mov	r4,r3
  804b48:	08052e40 	call	8052e4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  804b4c:	e037883a 	mov	sp,fp
  804b50:	dfc00117 	ldw	ra,4(sp)
  804b54:	df000017 	ldw	fp,0(sp)
  804b58:	dec00204 	addi	sp,sp,8
  804b5c:	f800283a 	ret

00804b60 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  804b60:	defffc04 	addi	sp,sp,-16
  804b64:	dfc00315 	stw	ra,12(sp)
  804b68:	df000215 	stw	fp,8(sp)
  804b6c:	df000204 	addi	fp,sp,8
  804b70:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  804b74:	e0bfff17 	ldw	r2,-4(fp)
  804b78:	10800017 	ldw	r2,0(r2)
  804b7c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  804b80:	e0bffe17 	ldw	r2,-8(fp)
  804b84:	10c00a04 	addi	r3,r2,40
  804b88:	e0bfff17 	ldw	r2,-4(fp)
  804b8c:	10800217 	ldw	r2,8(r2)
  804b90:	100b883a 	mov	r5,r2
  804b94:	1809883a 	mov	r4,r3
  804b98:	0804f700 	call	804f70 <altera_avalon_jtag_uart_close>
}
  804b9c:	e037883a 	mov	sp,fp
  804ba0:	dfc00117 	ldw	ra,4(sp)
  804ba4:	df000017 	ldw	fp,0(sp)
  804ba8:	dec00204 	addi	sp,sp,8
  804bac:	f800283a 	ret

00804bb0 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  804bb0:	defffa04 	addi	sp,sp,-24
  804bb4:	dfc00515 	stw	ra,20(sp)
  804bb8:	df000415 	stw	fp,16(sp)
  804bbc:	df000404 	addi	fp,sp,16
  804bc0:	e13ffd15 	stw	r4,-12(fp)
  804bc4:	e17ffe15 	stw	r5,-8(fp)
  804bc8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  804bcc:	e0bffd17 	ldw	r2,-12(fp)
  804bd0:	10800017 	ldw	r2,0(r2)
  804bd4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  804bd8:	e0bffc17 	ldw	r2,-16(fp)
  804bdc:	10800a04 	addi	r2,r2,40
  804be0:	e1bfff17 	ldw	r6,-4(fp)
  804be4:	e17ffe17 	ldw	r5,-8(fp)
  804be8:	1009883a 	mov	r4,r2
  804bec:	0804fd80 	call	804fd8 <altera_avalon_jtag_uart_ioctl>
}
  804bf0:	e037883a 	mov	sp,fp
  804bf4:	dfc00117 	ldw	ra,4(sp)
  804bf8:	df000017 	ldw	fp,0(sp)
  804bfc:	dec00204 	addi	sp,sp,8
  804c00:	f800283a 	ret

00804c04 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  804c04:	defffa04 	addi	sp,sp,-24
  804c08:	dfc00515 	stw	ra,20(sp)
  804c0c:	df000415 	stw	fp,16(sp)
  804c10:	df000404 	addi	fp,sp,16
  804c14:	e13ffd15 	stw	r4,-12(fp)
  804c18:	e17ffe15 	stw	r5,-8(fp)
  804c1c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  804c20:	e0bffd17 	ldw	r2,-12(fp)
  804c24:	00c00044 	movi	r3,1
  804c28:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  804c2c:	e0bffd17 	ldw	r2,-12(fp)
  804c30:	10800017 	ldw	r2,0(r2)
  804c34:	10800104 	addi	r2,r2,4
  804c38:	1007883a 	mov	r3,r2
  804c3c:	e0bffd17 	ldw	r2,-12(fp)
  804c40:	10800817 	ldw	r2,32(r2)
  804c44:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  804c48:	e0bffe17 	ldw	r2,-8(fp)
  804c4c:	e0ffff17 	ldw	r3,-4(fp)
  804c50:	d8000015 	stw	zero,0(sp)
  804c54:	e1fffd17 	ldw	r7,-12(fp)
  804c58:	01802034 	movhi	r6,128
  804c5c:	31933104 	addi	r6,r6,19652
  804c60:	180b883a 	mov	r5,r3
  804c64:	1009883a 	mov	r4,r2
  804c68:	0806fcc0 	call	806fcc <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  804c6c:	e0bffd17 	ldw	r2,-12(fp)
  804c70:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  804c74:	e0bffd17 	ldw	r2,-12(fp)
  804c78:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  804c7c:	d0e73217 	ldw	r3,-25400(gp)
  804c80:	e1fffd17 	ldw	r7,-12(fp)
  804c84:	01802034 	movhi	r6,128
  804c88:	3193b404 	addi	r6,r6,20176
  804c8c:	180b883a 	mov	r5,r3
  804c90:	1009883a 	mov	r4,r2
  804c94:	0803c080 	call	803c08 <alt_alarm_start>
  804c98:	1000040e 	bge	r2,zero,804cac <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  804c9c:	e0fffd17 	ldw	r3,-12(fp)
  804ca0:	00a00034 	movhi	r2,32768
  804ca4:	10bfffc4 	addi	r2,r2,-1
  804ca8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  804cac:	0001883a 	nop
  804cb0:	e037883a 	mov	sp,fp
  804cb4:	dfc00117 	ldw	ra,4(sp)
  804cb8:	df000017 	ldw	fp,0(sp)
  804cbc:	dec00204 	addi	sp,sp,8
  804cc0:	f800283a 	ret

00804cc4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  804cc4:	defff804 	addi	sp,sp,-32
  804cc8:	df000715 	stw	fp,28(sp)
  804ccc:	df000704 	addi	fp,sp,28
  804cd0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  804cd4:	e0bfff17 	ldw	r2,-4(fp)
  804cd8:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
  804cdc:	e0bffb17 	ldw	r2,-20(fp)
  804ce0:	10800017 	ldw	r2,0(r2)
  804ce4:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804ce8:	e0bffc17 	ldw	r2,-16(fp)
  804cec:	10800104 	addi	r2,r2,4
  804cf0:	10800037 	ldwio	r2,0(r2)
  804cf4:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  804cf8:	e0bffd17 	ldw	r2,-12(fp)
  804cfc:	1080c00c 	andi	r2,r2,768
  804d00:	10006d26 	beq	r2,zero,804eb8 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  804d04:	e0bffd17 	ldw	r2,-12(fp)
  804d08:	1080400c 	andi	r2,r2,256
  804d0c:	10003526 	beq	r2,zero,804de4 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  804d10:	00800074 	movhi	r2,1
  804d14:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804d18:	e0bffb17 	ldw	r2,-20(fp)
  804d1c:	10800a17 	ldw	r2,40(r2)
  804d20:	10800044 	addi	r2,r2,1
  804d24:	1081ffcc 	andi	r2,r2,2047
  804d28:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
  804d2c:	e0bffb17 	ldw	r2,-20(fp)
  804d30:	10c00b17 	ldw	r3,44(r2)
  804d34:	e0bffe17 	ldw	r2,-8(fp)
  804d38:	18801526 	beq	r3,r2,804d90 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  804d3c:	e0bffc17 	ldw	r2,-16(fp)
  804d40:	10800037 	ldwio	r2,0(r2)
  804d44:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  804d48:	e0bff917 	ldw	r2,-28(fp)
  804d4c:	10a0000c 	andi	r2,r2,32768
  804d50:	10001126 	beq	r2,zero,804d98 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  804d54:	e0bffb17 	ldw	r2,-20(fp)
  804d58:	10800a17 	ldw	r2,40(r2)
  804d5c:	e0fff917 	ldw	r3,-28(fp)
  804d60:	1809883a 	mov	r4,r3
  804d64:	e0fffb17 	ldw	r3,-20(fp)
  804d68:	1885883a 	add	r2,r3,r2
  804d6c:	10800e04 	addi	r2,r2,56
  804d70:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804d74:	e0bffb17 	ldw	r2,-20(fp)
  804d78:	10800a17 	ldw	r2,40(r2)
  804d7c:	10800044 	addi	r2,r2,1
  804d80:	10c1ffcc 	andi	r3,r2,2047
  804d84:	e0bffb17 	ldw	r2,-20(fp)
  804d88:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  804d8c:	003fe206 	br	804d18 <__alt_mem_onchip_mem+0xff7fcd18>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
  804d90:	0001883a 	nop
  804d94:	00000106 	br	804d9c <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
  804d98:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  804d9c:	e0bff917 	ldw	r2,-28(fp)
  804da0:	10bfffec 	andhi	r2,r2,65535
  804da4:	10000f26 	beq	r2,zero,804de4 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  804da8:	e0bffb17 	ldw	r2,-20(fp)
  804dac:	10c00817 	ldw	r3,32(r2)
  804db0:	00bfff84 	movi	r2,-2
  804db4:	1886703a 	and	r3,r3,r2
  804db8:	e0bffb17 	ldw	r2,-20(fp)
  804dbc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  804dc0:	e0bffc17 	ldw	r2,-16(fp)
  804dc4:	10800104 	addi	r2,r2,4
  804dc8:	1007883a 	mov	r3,r2
  804dcc:	e0bffb17 	ldw	r2,-20(fp)
  804dd0:	10800817 	ldw	r2,32(r2)
  804dd4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804dd8:	e0bffc17 	ldw	r2,-16(fp)
  804ddc:	10800104 	addi	r2,r2,4
  804de0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  804de4:	e0bffd17 	ldw	r2,-12(fp)
  804de8:	1080800c 	andi	r2,r2,512
  804dec:	103fbe26 	beq	r2,zero,804ce8 <__alt_mem_onchip_mem+0xff7fcce8>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  804df0:	e0bffd17 	ldw	r2,-12(fp)
  804df4:	1004d43a 	srli	r2,r2,16
  804df8:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  804dfc:	00001406 	br	804e50 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  804e00:	e0bffc17 	ldw	r2,-16(fp)
  804e04:	e0fffb17 	ldw	r3,-20(fp)
  804e08:	18c00d17 	ldw	r3,52(r3)
  804e0c:	e13ffb17 	ldw	r4,-20(fp)
  804e10:	20c7883a 	add	r3,r4,r3
  804e14:	18c20e04 	addi	r3,r3,2104
  804e18:	18c00003 	ldbu	r3,0(r3)
  804e1c:	18c03fcc 	andi	r3,r3,255
  804e20:	18c0201c 	xori	r3,r3,128
  804e24:	18ffe004 	addi	r3,r3,-128
  804e28:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  804e2c:	e0bffb17 	ldw	r2,-20(fp)
  804e30:	10800d17 	ldw	r2,52(r2)
  804e34:	10800044 	addi	r2,r2,1
  804e38:	10c1ffcc 	andi	r3,r2,2047
  804e3c:	e0bffb17 	ldw	r2,-20(fp)
  804e40:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  804e44:	e0bffa17 	ldw	r2,-24(fp)
  804e48:	10bfffc4 	addi	r2,r2,-1
  804e4c:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  804e50:	e0bffa17 	ldw	r2,-24(fp)
  804e54:	10000526 	beq	r2,zero,804e6c <altera_avalon_jtag_uart_irq+0x1a8>
  804e58:	e0bffb17 	ldw	r2,-20(fp)
  804e5c:	10c00d17 	ldw	r3,52(r2)
  804e60:	e0bffb17 	ldw	r2,-20(fp)
  804e64:	10800c17 	ldw	r2,48(r2)
  804e68:	18bfe51e 	bne	r3,r2,804e00 <__alt_mem_onchip_mem+0xff7fce00>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  804e6c:	e0bffa17 	ldw	r2,-24(fp)
  804e70:	103f9d26 	beq	r2,zero,804ce8 <__alt_mem_onchip_mem+0xff7fcce8>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  804e74:	e0bffb17 	ldw	r2,-20(fp)
  804e78:	10c00817 	ldw	r3,32(r2)
  804e7c:	00bfff44 	movi	r2,-3
  804e80:	1886703a 	and	r3,r3,r2
  804e84:	e0bffb17 	ldw	r2,-20(fp)
  804e88:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  804e8c:	e0bffb17 	ldw	r2,-20(fp)
  804e90:	10800017 	ldw	r2,0(r2)
  804e94:	10800104 	addi	r2,r2,4
  804e98:	1007883a 	mov	r3,r2
  804e9c:	e0bffb17 	ldw	r2,-20(fp)
  804ea0:	10800817 	ldw	r2,32(r2)
  804ea4:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  804ea8:	e0bffc17 	ldw	r2,-16(fp)
  804eac:	10800104 	addi	r2,r2,4
  804eb0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  804eb4:	003f8c06 	br	804ce8 <__alt_mem_onchip_mem+0xff7fcce8>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
  804eb8:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
  804ebc:	0001883a 	nop
  804ec0:	e037883a 	mov	sp,fp
  804ec4:	df000017 	ldw	fp,0(sp)
  804ec8:	dec00104 	addi	sp,sp,4
  804ecc:	f800283a 	ret

00804ed0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  804ed0:	defff804 	addi	sp,sp,-32
  804ed4:	df000715 	stw	fp,28(sp)
  804ed8:	df000704 	addi	fp,sp,28
  804edc:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  804ee0:	e0bffb17 	ldw	r2,-20(fp)
  804ee4:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  804ee8:	e0bff917 	ldw	r2,-28(fp)
  804eec:	10800017 	ldw	r2,0(r2)
  804ef0:	10800104 	addi	r2,r2,4
  804ef4:	10800037 	ldwio	r2,0(r2)
  804ef8:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  804efc:	e0bffa17 	ldw	r2,-24(fp)
  804f00:	1081000c 	andi	r2,r2,1024
  804f04:	10000b26 	beq	r2,zero,804f34 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  804f08:	e0bff917 	ldw	r2,-28(fp)
  804f0c:	10800017 	ldw	r2,0(r2)
  804f10:	10800104 	addi	r2,r2,4
  804f14:	1007883a 	mov	r3,r2
  804f18:	e0bff917 	ldw	r2,-28(fp)
  804f1c:	10800817 	ldw	r2,32(r2)
  804f20:	10810014 	ori	r2,r2,1024
  804f24:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
  804f28:	e0bff917 	ldw	r2,-28(fp)
  804f2c:	10000915 	stw	zero,36(r2)
  804f30:	00000a06 	br	804f5c <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  804f34:	e0bff917 	ldw	r2,-28(fp)
  804f38:	10c00917 	ldw	r3,36(r2)
  804f3c:	00a00034 	movhi	r2,32768
  804f40:	10bfff04 	addi	r2,r2,-4
  804f44:	10c00536 	bltu	r2,r3,804f5c <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
  804f48:	e0bff917 	ldw	r2,-28(fp)
  804f4c:	10800917 	ldw	r2,36(r2)
  804f50:	10c00044 	addi	r3,r2,1
  804f54:	e0bff917 	ldw	r2,-28(fp)
  804f58:	10c00915 	stw	r3,36(r2)
  804f5c:	d0a73217 	ldw	r2,-25400(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  804f60:	e037883a 	mov	sp,fp
  804f64:	df000017 	ldw	fp,0(sp)
  804f68:	dec00104 	addi	sp,sp,4
  804f6c:	f800283a 	ret

00804f70 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  804f70:	defffd04 	addi	sp,sp,-12
  804f74:	df000215 	stw	fp,8(sp)
  804f78:	df000204 	addi	fp,sp,8
  804f7c:	e13ffe15 	stw	r4,-8(fp)
  804f80:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804f84:	00000506 	br	804f9c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  804f88:	e0bfff17 	ldw	r2,-4(fp)
  804f8c:	1090000c 	andi	r2,r2,16384
  804f90:	10000226 	beq	r2,zero,804f9c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
  804f94:	00bffd44 	movi	r2,-11
  804f98:	00000b06 	br	804fc8 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  804f9c:	e0bffe17 	ldw	r2,-8(fp)
  804fa0:	10c00d17 	ldw	r3,52(r2)
  804fa4:	e0bffe17 	ldw	r2,-8(fp)
  804fa8:	10800c17 	ldw	r2,48(r2)
  804fac:	18800526 	beq	r3,r2,804fc4 <altera_avalon_jtag_uart_close+0x54>
  804fb0:	e0bffe17 	ldw	r2,-8(fp)
  804fb4:	10c00917 	ldw	r3,36(r2)
  804fb8:	e0bffe17 	ldw	r2,-8(fp)
  804fbc:	10800117 	ldw	r2,4(r2)
  804fc0:	18bff136 	bltu	r3,r2,804f88 <__alt_mem_onchip_mem+0xff7fcf88>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  804fc4:	0005883a 	mov	r2,zero
}
  804fc8:	e037883a 	mov	sp,fp
  804fcc:	df000017 	ldw	fp,0(sp)
  804fd0:	dec00104 	addi	sp,sp,4
  804fd4:	f800283a 	ret

00804fd8 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  804fd8:	defffa04 	addi	sp,sp,-24
  804fdc:	df000515 	stw	fp,20(sp)
  804fe0:	df000504 	addi	fp,sp,20
  804fe4:	e13ffd15 	stw	r4,-12(fp)
  804fe8:	e17ffe15 	stw	r5,-8(fp)
  804fec:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
  804ff0:	00bff9c4 	movi	r2,-25
  804ff4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
  804ff8:	e0bffe17 	ldw	r2,-8(fp)
  804ffc:	10da8060 	cmpeqi	r3,r2,27137
  805000:	1800031e 	bne	r3,zero,805010 <altera_avalon_jtag_uart_ioctl+0x38>
  805004:	109a80a0 	cmpeqi	r2,r2,27138
  805008:	1000181e 	bne	r2,zero,80506c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
  80500c:	00002906 	br	8050b4 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  805010:	e0bffd17 	ldw	r2,-12(fp)
  805014:	10c00117 	ldw	r3,4(r2)
  805018:	00a00034 	movhi	r2,32768
  80501c:	10bfffc4 	addi	r2,r2,-1
  805020:	18802126 	beq	r3,r2,8050a8 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
  805024:	e0bfff17 	ldw	r2,-4(fp)
  805028:	10800017 	ldw	r2,0(r2)
  80502c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  805030:	e0bffc17 	ldw	r2,-16(fp)
  805034:	10800090 	cmplti	r2,r2,2
  805038:	1000061e 	bne	r2,zero,805054 <altera_avalon_jtag_uart_ioctl+0x7c>
  80503c:	e0fffc17 	ldw	r3,-16(fp)
  805040:	00a00034 	movhi	r2,32768
  805044:	10bfffc4 	addi	r2,r2,-1
  805048:	18800226 	beq	r3,r2,805054 <altera_avalon_jtag_uart_ioctl+0x7c>
  80504c:	e0bffc17 	ldw	r2,-16(fp)
  805050:	00000206 	br	80505c <altera_avalon_jtag_uart_ioctl+0x84>
  805054:	00a00034 	movhi	r2,32768
  805058:	10bfff84 	addi	r2,r2,-2
  80505c:	e0fffd17 	ldw	r3,-12(fp)
  805060:	18800115 	stw	r2,4(r3)
      rc = 0;
  805064:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  805068:	00000f06 	br	8050a8 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  80506c:	e0bffd17 	ldw	r2,-12(fp)
  805070:	10c00117 	ldw	r3,4(r2)
  805074:	00a00034 	movhi	r2,32768
  805078:	10bfffc4 	addi	r2,r2,-1
  80507c:	18800c26 	beq	r3,r2,8050b0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  805080:	e0bffd17 	ldw	r2,-12(fp)
  805084:	10c00917 	ldw	r3,36(r2)
  805088:	e0bffd17 	ldw	r2,-12(fp)
  80508c:	10800117 	ldw	r2,4(r2)
  805090:	1885803a 	cmpltu	r2,r3,r2
  805094:	10c03fcc 	andi	r3,r2,255
  805098:	e0bfff17 	ldw	r2,-4(fp)
  80509c:	10c00015 	stw	r3,0(r2)
      rc = 0;
  8050a0:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
  8050a4:	00000206 	br	8050b0 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
  8050a8:	0001883a 	nop
  8050ac:	00000106 	br	8050b4 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
  8050b0:	0001883a 	nop

  default:
    break;
  }

  return rc;
  8050b4:	e0bffb17 	ldw	r2,-20(fp)
}
  8050b8:	e037883a 	mov	sp,fp
  8050bc:	df000017 	ldw	fp,0(sp)
  8050c0:	dec00104 	addi	sp,sp,4
  8050c4:	f800283a 	ret

008050c8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  8050c8:	defff304 	addi	sp,sp,-52
  8050cc:	dfc00c15 	stw	ra,48(sp)
  8050d0:	df000b15 	stw	fp,44(sp)
  8050d4:	df000b04 	addi	fp,sp,44
  8050d8:	e13ffc15 	stw	r4,-16(fp)
  8050dc:	e17ffd15 	stw	r5,-12(fp)
  8050e0:	e1bffe15 	stw	r6,-8(fp)
  8050e4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
  8050e8:	e0bffd17 	ldw	r2,-12(fp)
  8050ec:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  8050f0:	00004706 	br	805210 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  8050f4:	e0bffc17 	ldw	r2,-16(fp)
  8050f8:	10800a17 	ldw	r2,40(r2)
  8050fc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  805100:	e0bffc17 	ldw	r2,-16(fp)
  805104:	10800b17 	ldw	r2,44(r2)
  805108:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
  80510c:	e0fff717 	ldw	r3,-36(fp)
  805110:	e0bff817 	ldw	r2,-32(fp)
  805114:	18800536 	bltu	r3,r2,80512c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  805118:	e0fff717 	ldw	r3,-36(fp)
  80511c:	e0bff817 	ldw	r2,-32(fp)
  805120:	1885c83a 	sub	r2,r3,r2
  805124:	e0bff615 	stw	r2,-40(fp)
  805128:	00000406 	br	80513c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  80512c:	00c20004 	movi	r3,2048
  805130:	e0bff817 	ldw	r2,-32(fp)
  805134:	1885c83a 	sub	r2,r3,r2
  805138:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80513c:	e0bff617 	ldw	r2,-40(fp)
  805140:	10001e26 	beq	r2,zero,8051bc <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
  805144:	e0fffe17 	ldw	r3,-8(fp)
  805148:	e0bff617 	ldw	r2,-40(fp)
  80514c:	1880022e 	bgeu	r3,r2,805158 <altera_avalon_jtag_uart_read+0x90>
        n = space;
  805150:	e0bffe17 	ldw	r2,-8(fp)
  805154:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  805158:	e0bffc17 	ldw	r2,-16(fp)
  80515c:	10c00e04 	addi	r3,r2,56
  805160:	e0bff817 	ldw	r2,-32(fp)
  805164:	1885883a 	add	r2,r3,r2
  805168:	e1bff617 	ldw	r6,-40(fp)
  80516c:	100b883a 	mov	r5,r2
  805170:	e13ff517 	ldw	r4,-44(fp)
  805174:	08022800 	call	802280 <memcpy>
      ptr   += n;
  805178:	e0fff517 	ldw	r3,-44(fp)
  80517c:	e0bff617 	ldw	r2,-40(fp)
  805180:	1885883a 	add	r2,r3,r2
  805184:	e0bff515 	stw	r2,-44(fp)
      space -= n;
  805188:	e0fffe17 	ldw	r3,-8(fp)
  80518c:	e0bff617 	ldw	r2,-40(fp)
  805190:	1885c83a 	sub	r2,r3,r2
  805194:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  805198:	e0fff817 	ldw	r3,-32(fp)
  80519c:	e0bff617 	ldw	r2,-40(fp)
  8051a0:	1885883a 	add	r2,r3,r2
  8051a4:	10c1ffcc 	andi	r3,r2,2047
  8051a8:	e0bffc17 	ldw	r2,-16(fp)
  8051ac:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  8051b0:	e0bffe17 	ldw	r2,-8(fp)
  8051b4:	00bfcf16 	blt	zero,r2,8050f4 <__alt_mem_onchip_mem+0xff7fd0f4>
  8051b8:	00000106 	br	8051c0 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
  8051bc:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
  8051c0:	e0fff517 	ldw	r3,-44(fp)
  8051c4:	e0bffd17 	ldw	r2,-12(fp)
  8051c8:	1880141e 	bne	r3,r2,80521c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  8051cc:	e0bfff17 	ldw	r2,-4(fp)
  8051d0:	1090000c 	andi	r2,r2,16384
  8051d4:	1000131e 	bne	r2,zero,805224 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  8051d8:	0001883a 	nop
  8051dc:	e0bffc17 	ldw	r2,-16(fp)
  8051e0:	10c00a17 	ldw	r3,40(r2)
  8051e4:	e0bff717 	ldw	r2,-36(fp)
  8051e8:	1880051e 	bne	r3,r2,805200 <altera_avalon_jtag_uart_read+0x138>
  8051ec:	e0bffc17 	ldw	r2,-16(fp)
  8051f0:	10c00917 	ldw	r3,36(r2)
  8051f4:	e0bffc17 	ldw	r2,-16(fp)
  8051f8:	10800117 	ldw	r2,4(r2)
  8051fc:	18bff736 	bltu	r3,r2,8051dc <__alt_mem_onchip_mem+0xff7fd1dc>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  805200:	e0bffc17 	ldw	r2,-16(fp)
  805204:	10c00a17 	ldw	r3,40(r2)
  805208:	e0bff717 	ldw	r2,-36(fp)
  80520c:	18800726 	beq	r3,r2,80522c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  805210:	e0bffe17 	ldw	r2,-8(fp)
  805214:	00bfb716 	blt	zero,r2,8050f4 <__alt_mem_onchip_mem+0xff7fd0f4>
  805218:	00000506 	br	805230 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
  80521c:	0001883a 	nop
  805220:	00000306 	br	805230 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
  805224:	0001883a 	nop
  805228:	00000106 	br	805230 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
  80522c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  805230:	e0fff517 	ldw	r3,-44(fp)
  805234:	e0bffd17 	ldw	r2,-12(fp)
  805238:	18801826 	beq	r3,r2,80529c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80523c:	0005303a 	rdctl	r2,status
  805240:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805244:	e0fffb17 	ldw	r3,-20(fp)
  805248:	00bfff84 	movi	r2,-2
  80524c:	1884703a 	and	r2,r3,r2
  805250:	1001703a 	wrctl	status,r2
  
  return context;
  805254:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  805258:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  80525c:	e0bffc17 	ldw	r2,-16(fp)
  805260:	10800817 	ldw	r2,32(r2)
  805264:	10c00054 	ori	r3,r2,1
  805268:	e0bffc17 	ldw	r2,-16(fp)
  80526c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  805270:	e0bffc17 	ldw	r2,-16(fp)
  805274:	10800017 	ldw	r2,0(r2)
  805278:	10800104 	addi	r2,r2,4
  80527c:	1007883a 	mov	r3,r2
  805280:	e0bffc17 	ldw	r2,-16(fp)
  805284:	10800817 	ldw	r2,32(r2)
  805288:	18800035 	stwio	r2,0(r3)
  80528c:	e0bffa17 	ldw	r2,-24(fp)
  805290:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805294:	e0bff917 	ldw	r2,-28(fp)
  805298:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  80529c:	e0fff517 	ldw	r3,-44(fp)
  8052a0:	e0bffd17 	ldw	r2,-12(fp)
  8052a4:	18800426 	beq	r3,r2,8052b8 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
  8052a8:	e0fff517 	ldw	r3,-44(fp)
  8052ac:	e0bffd17 	ldw	r2,-12(fp)
  8052b0:	1885c83a 	sub	r2,r3,r2
  8052b4:	00000606 	br	8052d0 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
  8052b8:	e0bfff17 	ldw	r2,-4(fp)
  8052bc:	1090000c 	andi	r2,r2,16384
  8052c0:	10000226 	beq	r2,zero,8052cc <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  8052c4:	00bffd44 	movi	r2,-11
  8052c8:	00000106 	br	8052d0 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
  8052cc:	00bffec4 	movi	r2,-5
}
  8052d0:	e037883a 	mov	sp,fp
  8052d4:	dfc00117 	ldw	ra,4(sp)
  8052d8:	df000017 	ldw	fp,0(sp)
  8052dc:	dec00204 	addi	sp,sp,8
  8052e0:	f800283a 	ret

008052e4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  8052e4:	defff304 	addi	sp,sp,-52
  8052e8:	dfc00c15 	stw	ra,48(sp)
  8052ec:	df000b15 	stw	fp,44(sp)
  8052f0:	df000b04 	addi	fp,sp,44
  8052f4:	e13ffc15 	stw	r4,-16(fp)
  8052f8:	e17ffd15 	stw	r5,-12(fp)
  8052fc:	e1bffe15 	stw	r6,-8(fp)
  805300:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  805304:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  805308:	e0bffd17 	ldw	r2,-12(fp)
  80530c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  805310:	00003706 	br	8053f0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  805314:	e0bffc17 	ldw	r2,-16(fp)
  805318:	10800c17 	ldw	r2,48(r2)
  80531c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
  805320:	e0bffc17 	ldw	r2,-16(fp)
  805324:	10800d17 	ldw	r2,52(r2)
  805328:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
  80532c:	e0fff917 	ldw	r3,-28(fp)
  805330:	e0bff517 	ldw	r2,-44(fp)
  805334:	1880062e 	bgeu	r3,r2,805350 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  805338:	e0fff517 	ldw	r3,-44(fp)
  80533c:	e0bff917 	ldw	r2,-28(fp)
  805340:	1885c83a 	sub	r2,r3,r2
  805344:	10bfffc4 	addi	r2,r2,-1
  805348:	e0bff615 	stw	r2,-40(fp)
  80534c:	00000b06 	br	80537c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
  805350:	e0bff517 	ldw	r2,-44(fp)
  805354:	10000526 	beq	r2,zero,80536c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  805358:	00c20004 	movi	r3,2048
  80535c:	e0bff917 	ldw	r2,-28(fp)
  805360:	1885c83a 	sub	r2,r3,r2
  805364:	e0bff615 	stw	r2,-40(fp)
  805368:	00000406 	br	80537c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  80536c:	00c1ffc4 	movi	r3,2047
  805370:	e0bff917 	ldw	r2,-28(fp)
  805374:	1885c83a 	sub	r2,r3,r2
  805378:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
  80537c:	e0bff617 	ldw	r2,-40(fp)
  805380:	10001e26 	beq	r2,zero,8053fc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
  805384:	e0fffe17 	ldw	r3,-8(fp)
  805388:	e0bff617 	ldw	r2,-40(fp)
  80538c:	1880022e 	bgeu	r3,r2,805398 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
  805390:	e0bffe17 	ldw	r2,-8(fp)
  805394:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  805398:	e0bffc17 	ldw	r2,-16(fp)
  80539c:	10c20e04 	addi	r3,r2,2104
  8053a0:	e0bff917 	ldw	r2,-28(fp)
  8053a4:	1885883a 	add	r2,r3,r2
  8053a8:	e1bff617 	ldw	r6,-40(fp)
  8053ac:	e17ffd17 	ldw	r5,-12(fp)
  8053b0:	1009883a 	mov	r4,r2
  8053b4:	08022800 	call	802280 <memcpy>
      ptr   += n;
  8053b8:	e0fffd17 	ldw	r3,-12(fp)
  8053bc:	e0bff617 	ldw	r2,-40(fp)
  8053c0:	1885883a 	add	r2,r3,r2
  8053c4:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
  8053c8:	e0fffe17 	ldw	r3,-8(fp)
  8053cc:	e0bff617 	ldw	r2,-40(fp)
  8053d0:	1885c83a 	sub	r2,r3,r2
  8053d4:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  8053d8:	e0fff917 	ldw	r3,-28(fp)
  8053dc:	e0bff617 	ldw	r2,-40(fp)
  8053e0:	1885883a 	add	r2,r3,r2
  8053e4:	10c1ffcc 	andi	r3,r2,2047
  8053e8:	e0bffc17 	ldw	r2,-16(fp)
  8053ec:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  8053f0:	e0bffe17 	ldw	r2,-8(fp)
  8053f4:	00bfc716 	blt	zero,r2,805314 <__alt_mem_onchip_mem+0xff7fd314>
  8053f8:	00000106 	br	805400 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
  8053fc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  805400:	0005303a 	rdctl	r2,status
  805404:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  805408:	e0fffb17 	ldw	r3,-20(fp)
  80540c:	00bfff84 	movi	r2,-2
  805410:	1884703a 	and	r2,r3,r2
  805414:	1001703a 	wrctl	status,r2
  
  return context;
  805418:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  80541c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  805420:	e0bffc17 	ldw	r2,-16(fp)
  805424:	10800817 	ldw	r2,32(r2)
  805428:	10c00094 	ori	r3,r2,2
  80542c:	e0bffc17 	ldw	r2,-16(fp)
  805430:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  805434:	e0bffc17 	ldw	r2,-16(fp)
  805438:	10800017 	ldw	r2,0(r2)
  80543c:	10800104 	addi	r2,r2,4
  805440:	1007883a 	mov	r3,r2
  805444:	e0bffc17 	ldw	r2,-16(fp)
  805448:	10800817 	ldw	r2,32(r2)
  80544c:	18800035 	stwio	r2,0(r3)
  805450:	e0bffa17 	ldw	r2,-24(fp)
  805454:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  805458:	e0bff817 	ldw	r2,-32(fp)
  80545c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  805460:	e0bffe17 	ldw	r2,-8(fp)
  805464:	0080100e 	bge	zero,r2,8054a8 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
  805468:	e0bfff17 	ldw	r2,-4(fp)
  80546c:	1090000c 	andi	r2,r2,16384
  805470:	1000101e 	bne	r2,zero,8054b4 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  805474:	0001883a 	nop
  805478:	e0bffc17 	ldw	r2,-16(fp)
  80547c:	10c00d17 	ldw	r3,52(r2)
  805480:	e0bff517 	ldw	r2,-44(fp)
  805484:	1880051e 	bne	r3,r2,80549c <altera_avalon_jtag_uart_write+0x1b8>
  805488:	e0bffc17 	ldw	r2,-16(fp)
  80548c:	10c00917 	ldw	r3,36(r2)
  805490:	e0bffc17 	ldw	r2,-16(fp)
  805494:	10800117 	ldw	r2,4(r2)
  805498:	18bff736 	bltu	r3,r2,805478 <__alt_mem_onchip_mem+0xff7fd478>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
  80549c:	e0bffc17 	ldw	r2,-16(fp)
  8054a0:	10800917 	ldw	r2,36(r2)
  8054a4:	1000051e 	bne	r2,zero,8054bc <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
  8054a8:	e0bffe17 	ldw	r2,-8(fp)
  8054ac:	00bfd016 	blt	zero,r2,8053f0 <__alt_mem_onchip_mem+0xff7fd3f0>
  8054b0:	00000306 	br	8054c0 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
  8054b4:	0001883a 	nop
  8054b8:	00000106 	br	8054c0 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
  8054bc:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  8054c0:	e0fffd17 	ldw	r3,-12(fp)
  8054c4:	e0bff717 	ldw	r2,-36(fp)
  8054c8:	18800426 	beq	r3,r2,8054dc <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
  8054cc:	e0fffd17 	ldw	r3,-12(fp)
  8054d0:	e0bff717 	ldw	r2,-36(fp)
  8054d4:	1885c83a 	sub	r2,r3,r2
  8054d8:	00000606 	br	8054f4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
  8054dc:	e0bfff17 	ldw	r2,-4(fp)
  8054e0:	1090000c 	andi	r2,r2,16384
  8054e4:	10000226 	beq	r2,zero,8054f0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
  8054e8:	00bffd44 	movi	r2,-11
  8054ec:	00000106 	br	8054f4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
  8054f0:	00bffec4 	movi	r2,-5
}
  8054f4:	e037883a 	mov	sp,fp
  8054f8:	dfc00117 	ldw	ra,4(sp)
  8054fc:	df000017 	ldw	fp,0(sp)
  805500:	dec00204 	addi	sp,sp,8
  805504:	f800283a 	ret

00805508 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
  805508:	defffa04 	addi	sp,sp,-24
  80550c:	dfc00515 	stw	ra,20(sp)
  805510:	df000415 	stw	fp,16(sp)
  805514:	df000404 	addi	fp,sp,16
  805518:	e13ffe15 	stw	r4,-8(fp)
  80551c:	2805883a 	mov	r2,r5
  805520:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  805524:	e0bffe17 	ldw	r2,-8(fp)
  805528:	10800017 	ldw	r2,0(r2)
  80552c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  805530:	008003f4 	movhi	r2,15
  805534:	10909004 	addi	r2,r2,16960
  805538:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  80553c:	e0bffe17 	ldw	r2,-8(fp)
  805540:	10800803 	ldbu	r2,32(r2)
  805544:	10803fcc 	andi	r2,r2,255
  805548:	1080201c 	xori	r2,r2,128
  80554c:	10bfe004 	addi	r2,r2,-128
  805550:	1000151e 	bne	r2,zero,8055a8 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  805554:	00000906 	br	80557c <lcd_write_command+0x74>
    if (--i == 0)
  805558:	e0bffc17 	ldw	r2,-16(fp)
  80555c:	10bfffc4 	addi	r2,r2,-1
  805560:	e0bffc15 	stw	r2,-16(fp)
  805564:	e0bffc17 	ldw	r2,-16(fp)
  805568:	1000041e 	bne	r2,zero,80557c <lcd_write_command+0x74>
    {
      sp->broken = 1;
  80556c:	e0bffe17 	ldw	r2,-8(fp)
  805570:	00c00044 	movi	r3,1
  805574:	10c00805 	stb	r3,32(r2)
      return;
  805578:	00000c06 	br	8055ac <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80557c:	e0bffd17 	ldw	r2,-12(fp)
  805580:	10800104 	addi	r2,r2,4
  805584:	10800037 	ldwio	r2,0(r2)
  805588:	1080200c 	andi	r2,r2,128
  80558c:	103ff21e 	bne	r2,zero,805558 <__alt_mem_onchip_mem+0xff7fd558>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  805590:	01001904 	movi	r4,100
  805594:	08076000 	call	807600 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
  805598:	e0bffd17 	ldw	r2,-12(fp)
  80559c:	e0ffff03 	ldbu	r3,-4(fp)
  8055a0:	10c00035 	stwio	r3,0(r2)
  8055a4:	00000106 	br	8055ac <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  8055a8:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
  8055ac:	e037883a 	mov	sp,fp
  8055b0:	dfc00117 	ldw	ra,4(sp)
  8055b4:	df000017 	ldw	fp,0(sp)
  8055b8:	dec00204 	addi	sp,sp,8
  8055bc:	f800283a 	ret

008055c0 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
  8055c0:	defffa04 	addi	sp,sp,-24
  8055c4:	dfc00515 	stw	ra,20(sp)
  8055c8:	df000415 	stw	fp,16(sp)
  8055cc:	df000404 	addi	fp,sp,16
  8055d0:	e13ffe15 	stw	r4,-8(fp)
  8055d4:	2805883a 	mov	r2,r5
  8055d8:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
  8055dc:	e0bffe17 	ldw	r2,-8(fp)
  8055e0:	10800017 	ldw	r2,0(r2)
  8055e4:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
  8055e8:	008003f4 	movhi	r2,15
  8055ec:	10909004 	addi	r2,r2,16960
  8055f0:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
  8055f4:	e0bffe17 	ldw	r2,-8(fp)
  8055f8:	10800803 	ldbu	r2,32(r2)
  8055fc:	10803fcc 	andi	r2,r2,255
  805600:	1080201c 	xori	r2,r2,128
  805604:	10bfe004 	addi	r2,r2,-128
  805608:	10001d1e 	bne	r2,zero,805680 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  80560c:	00000906 	br	805634 <lcd_write_data+0x74>
    if (--i == 0)
  805610:	e0bffc17 	ldw	r2,-16(fp)
  805614:	10bfffc4 	addi	r2,r2,-1
  805618:	e0bffc15 	stw	r2,-16(fp)
  80561c:	e0bffc17 	ldw	r2,-16(fp)
  805620:	1000041e 	bne	r2,zero,805634 <lcd_write_data+0x74>
    {
      sp->broken = 1;
  805624:	e0bffe17 	ldw	r2,-8(fp)
  805628:	00c00044 	movi	r3,1
  80562c:	10c00805 	stb	r3,32(r2)
      return;
  805630:	00001406 	br	805684 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
  805634:	e0bffd17 	ldw	r2,-12(fp)
  805638:	10800104 	addi	r2,r2,4
  80563c:	10800037 	ldwio	r2,0(r2)
  805640:	1080200c 	andi	r2,r2,128
  805644:	103ff21e 	bne	r2,zero,805610 <__alt_mem_onchip_mem+0xff7fd610>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
  805648:	01001904 	movi	r4,100
  80564c:	08076000 	call	807600 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
  805650:	e0bffd17 	ldw	r2,-12(fp)
  805654:	10800204 	addi	r2,r2,8
  805658:	1007883a 	mov	r3,r2
  80565c:	e0bfff03 	ldbu	r2,-4(fp)
  805660:	18800035 	stwio	r2,0(r3)

  sp->address++;
  805664:	e0bffe17 	ldw	r2,-8(fp)
  805668:	108008c3 	ldbu	r2,35(r2)
  80566c:	10800044 	addi	r2,r2,1
  805670:	1007883a 	mov	r3,r2
  805674:	e0bffe17 	ldw	r2,-8(fp)
  805678:	10c008c5 	stb	r3,35(r2)
  80567c:	00000106 	br	805684 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
  805680:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
  805684:	e037883a 	mov	sp,fp
  805688:	dfc00117 	ldw	ra,4(sp)
  80568c:	df000017 	ldw	fp,0(sp)
  805690:	dec00204 	addi	sp,sp,8
  805694:	f800283a 	ret

00805698 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
  805698:	defffc04 	addi	sp,sp,-16
  80569c:	dfc00315 	stw	ra,12(sp)
  8056a0:	df000215 	stw	fp,8(sp)
  8056a4:	df000204 	addi	fp,sp,8
  8056a8:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
  8056ac:	01400044 	movi	r5,1
  8056b0:	e13fff17 	ldw	r4,-4(fp)
  8056b4:	08055080 	call	805508 <lcd_write_command>

  sp->x = 0;
  8056b8:	e0bfff17 	ldw	r2,-4(fp)
  8056bc:	10000845 	stb	zero,33(r2)
  sp->y = 0;
  8056c0:	e0bfff17 	ldw	r2,-4(fp)
  8056c4:	10000885 	stb	zero,34(r2)
  sp->address = 0;
  8056c8:	e0bfff17 	ldw	r2,-4(fp)
  8056cc:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8056d0:	e03ffe15 	stw	zero,-8(fp)
  8056d4:	00001b06 	br	805744 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
  8056d8:	e0bffe17 	ldw	r2,-8(fp)
  8056dc:	108018e4 	muli	r2,r2,99
  8056e0:	10801004 	addi	r2,r2,64
  8056e4:	e0ffff17 	ldw	r3,-4(fp)
  8056e8:	1885883a 	add	r2,r3,r2
  8056ec:	01801444 	movi	r6,81
  8056f0:	01400804 	movi	r5,32
  8056f4:	1009883a 	mov	r4,r2
  8056f8:	08025240 	call	802524 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
  8056fc:	e0bffe17 	ldw	r2,-8(fp)
  805700:	108018e4 	muli	r2,r2,99
  805704:	10800c04 	addi	r2,r2,48
  805708:	e0ffff17 	ldw	r3,-4(fp)
  80570c:	1885883a 	add	r2,r3,r2
  805710:	01800404 	movi	r6,16
  805714:	01400804 	movi	r5,32
  805718:	1009883a 	mov	r4,r2
  80571c:	08025240 	call	802524 <memset>
    sp->line[y].width = 0;
  805720:	e0ffff17 	ldw	r3,-4(fp)
  805724:	e0bffe17 	ldw	r2,-8(fp)
  805728:	108018e4 	muli	r2,r2,99
  80572c:	1885883a 	add	r2,r3,r2
  805730:	10802444 	addi	r2,r2,145
  805734:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805738:	e0bffe17 	ldw	r2,-8(fp)
  80573c:	10800044 	addi	r2,r2,1
  805740:	e0bffe15 	stw	r2,-8(fp)
  805744:	e0bffe17 	ldw	r2,-8(fp)
  805748:	10800090 	cmplti	r2,r2,2
  80574c:	103fe21e 	bne	r2,zero,8056d8 <__alt_mem_onchip_mem+0xff7fd6d8>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
  805750:	0001883a 	nop
  805754:	e037883a 	mov	sp,fp
  805758:	dfc00117 	ldw	ra,4(sp)
  80575c:	df000017 	ldw	fp,0(sp)
  805760:	dec00204 	addi	sp,sp,8
  805764:	f800283a 	ret

00805768 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
  805768:	defff704 	addi	sp,sp,-36
  80576c:	dfc00815 	stw	ra,32(sp)
  805770:	df000715 	stw	fp,28(sp)
  805774:	df000704 	addi	fp,sp,28
  805778:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
  80577c:	e0bfff17 	ldw	r2,-4(fp)
  805780:	10800943 	ldbu	r2,37(r2)
  805784:	10803fcc 	andi	r2,r2,255
  805788:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80578c:	e03ff915 	stw	zero,-28(fp)
  805790:	00006706 	br	805930 <lcd_repaint_screen+0x1c8>
  {
    int width  = sp->line[y].width;
  805794:	e0ffff17 	ldw	r3,-4(fp)
  805798:	e0bff917 	ldw	r2,-28(fp)
  80579c:	108018e4 	muli	r2,r2,99
  8057a0:	1885883a 	add	r2,r3,r2
  8057a4:	10802444 	addi	r2,r2,145
  8057a8:	10800003 	ldbu	r2,0(r2)
  8057ac:	10803fcc 	andi	r2,r2,255
  8057b0:	1080201c 	xori	r2,r2,128
  8057b4:	10bfe004 	addi	r2,r2,-128
  8057b8:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
  8057bc:	e0ffff17 	ldw	r3,-4(fp)
  8057c0:	e0bff917 	ldw	r2,-28(fp)
  8057c4:	108018e4 	muli	r2,r2,99
  8057c8:	1885883a 	add	r2,r3,r2
  8057cc:	10802484 	addi	r2,r2,146
  8057d0:	10800003 	ldbu	r2,0(r2)
  8057d4:	10c03fcc 	andi	r3,r2,255
  8057d8:	e0bffc17 	ldw	r2,-16(fp)
  8057dc:	1885383a 	mul	r2,r3,r2
  8057e0:	1005d23a 	srai	r2,r2,8
  8057e4:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
  8057e8:	e0fffb17 	ldw	r3,-20(fp)
  8057ec:	e0bffd17 	ldw	r2,-12(fp)
  8057f0:	18800116 	blt	r3,r2,8057f8 <lcd_repaint_screen+0x90>
      offset = 0;
  8057f4:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  8057f8:	e03ffa15 	stw	zero,-24(fp)
  8057fc:	00004606 	br	805918 <lcd_repaint_screen+0x1b0>
    {
      char c = sp->line[y].data[(x + offset) % width];
  805800:	e0fffa17 	ldw	r3,-24(fp)
  805804:	e0bffb17 	ldw	r2,-20(fp)
  805808:	1885883a 	add	r2,r3,r2
  80580c:	e17ffd17 	ldw	r5,-12(fp)
  805810:	1009883a 	mov	r4,r2
  805814:	0803ad80 	call	803ad8 <__modsi3>
  805818:	1009883a 	mov	r4,r2
  80581c:	e0ffff17 	ldw	r3,-4(fp)
  805820:	e0bff917 	ldw	r2,-28(fp)
  805824:	108018e4 	muli	r2,r2,99
  805828:	1885883a 	add	r2,r3,r2
  80582c:	1105883a 	add	r2,r2,r4
  805830:	10801004 	addi	r2,r2,64
  805834:	10800003 	ldbu	r2,0(r2)
  805838:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
  80583c:	e0ffff17 	ldw	r3,-4(fp)
  805840:	e0bff917 	ldw	r2,-28(fp)
  805844:	108018e4 	muli	r2,r2,99
  805848:	1887883a 	add	r3,r3,r2
  80584c:	e0bffa17 	ldw	r2,-24(fp)
  805850:	1885883a 	add	r2,r3,r2
  805854:	10800c04 	addi	r2,r2,48
  805858:	10800003 	ldbu	r2,0(r2)
  80585c:	10c03fcc 	andi	r3,r2,255
  805860:	18c0201c 	xori	r3,r3,128
  805864:	18ffe004 	addi	r3,r3,-128
  805868:	e0bffe07 	ldb	r2,-8(fp)
  80586c:	18802726 	beq	r3,r2,80590c <lcd_repaint_screen+0x1a4>
      {
        unsigned char address = x + colstart[y];
  805870:	e0fff917 	ldw	r3,-28(fp)
  805874:	d0a00e04 	addi	r2,gp,-32712
  805878:	1885883a 	add	r2,r3,r2
  80587c:	10800003 	ldbu	r2,0(r2)
  805880:	1007883a 	mov	r3,r2
  805884:	e0bffa17 	ldw	r2,-24(fp)
  805888:	1885883a 	add	r2,r3,r2
  80588c:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
  805890:	e0fffe43 	ldbu	r3,-7(fp)
  805894:	e0bfff17 	ldw	r2,-4(fp)
  805898:	108008c3 	ldbu	r2,35(r2)
  80589c:	10803fcc 	andi	r2,r2,255
  8058a0:	1080201c 	xori	r2,r2,128
  8058a4:	10bfe004 	addi	r2,r2,-128
  8058a8:	18800a26 	beq	r3,r2,8058d4 <lcd_repaint_screen+0x16c>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
  8058ac:	e0fffe43 	ldbu	r3,-7(fp)
  8058b0:	00bfe004 	movi	r2,-128
  8058b4:	1884b03a 	or	r2,r3,r2
  8058b8:	10803fcc 	andi	r2,r2,255
  8058bc:	100b883a 	mov	r5,r2
  8058c0:	e13fff17 	ldw	r4,-4(fp)
  8058c4:	08055080 	call	805508 <lcd_write_command>
          sp->address = address;
  8058c8:	e0fffe43 	ldbu	r3,-7(fp)
  8058cc:	e0bfff17 	ldw	r2,-4(fp)
  8058d0:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
  8058d4:	e0bffe03 	ldbu	r2,-8(fp)
  8058d8:	10803fcc 	andi	r2,r2,255
  8058dc:	100b883a 	mov	r5,r2
  8058e0:	e13fff17 	ldw	r4,-4(fp)
  8058e4:	08055c00 	call	8055c0 <lcd_write_data>
        sp->line[y].visible[x] = c;
  8058e8:	e0ffff17 	ldw	r3,-4(fp)
  8058ec:	e0bff917 	ldw	r2,-28(fp)
  8058f0:	108018e4 	muli	r2,r2,99
  8058f4:	1887883a 	add	r3,r3,r2
  8058f8:	e0bffa17 	ldw	r2,-24(fp)
  8058fc:	1885883a 	add	r2,r3,r2
  805900:	10800c04 	addi	r2,r2,48
  805904:	e0fffe03 	ldbu	r3,-8(fp)
  805908:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
  80590c:	e0bffa17 	ldw	r2,-24(fp)
  805910:	10800044 	addi	r2,r2,1
  805914:	e0bffa15 	stw	r2,-24(fp)
  805918:	e0bffa17 	ldw	r2,-24(fp)
  80591c:	10800410 	cmplti	r2,r2,16
  805920:	103fb71e 	bne	r2,zero,805800 <__alt_mem_onchip_mem+0xff7fd800>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805924:	e0bff917 	ldw	r2,-28(fp)
  805928:	10800044 	addi	r2,r2,1
  80592c:	e0bff915 	stw	r2,-28(fp)
  805930:	e0bff917 	ldw	r2,-28(fp)
  805934:	10800090 	cmplti	r2,r2,2
  805938:	103f961e 	bne	r2,zero,805794 <__alt_mem_onchip_mem+0xff7fd794>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
  80593c:	0001883a 	nop
  805940:	e037883a 	mov	sp,fp
  805944:	dfc00117 	ldw	ra,4(sp)
  805948:	df000017 	ldw	fp,0(sp)
  80594c:	dec00204 	addi	sp,sp,8
  805950:	f800283a 	ret

00805954 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  805954:	defffc04 	addi	sp,sp,-16
  805958:	dfc00315 	stw	ra,12(sp)
  80595c:	df000215 	stw	fp,8(sp)
  805960:	df000204 	addi	fp,sp,8
  805964:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805968:	e03ffe15 	stw	zero,-8(fp)
  80596c:	00001d06 	br	8059e4 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
  805970:	e0bffe17 	ldw	r2,-8(fp)
  805974:	00800f16 	blt	zero,r2,8059b4 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
  805978:	e0bffe17 	ldw	r2,-8(fp)
  80597c:	108018e4 	muli	r2,r2,99
  805980:	10801004 	addi	r2,r2,64
  805984:	e0ffff17 	ldw	r3,-4(fp)
  805988:	1889883a 	add	r4,r3,r2
  80598c:	e0bffe17 	ldw	r2,-8(fp)
  805990:	10800044 	addi	r2,r2,1
  805994:	108018e4 	muli	r2,r2,99
  805998:	10801004 	addi	r2,r2,64
  80599c:	e0ffff17 	ldw	r3,-4(fp)
  8059a0:	1885883a 	add	r2,r3,r2
  8059a4:	01801404 	movi	r6,80
  8059a8:	100b883a 	mov	r5,r2
  8059ac:	08022800 	call	802280 <memcpy>
  8059b0:	00000906 	br	8059d8 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  8059b4:	e0bffe17 	ldw	r2,-8(fp)
  8059b8:	108018e4 	muli	r2,r2,99
  8059bc:	10801004 	addi	r2,r2,64
  8059c0:	e0ffff17 	ldw	r3,-4(fp)
  8059c4:	1885883a 	add	r2,r3,r2
  8059c8:	01801404 	movi	r6,80
  8059cc:	01400804 	movi	r5,32
  8059d0:	1009883a 	mov	r4,r2
  8059d4:	08025240 	call	802524 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8059d8:	e0bffe17 	ldw	r2,-8(fp)
  8059dc:	10800044 	addi	r2,r2,1
  8059e0:	e0bffe15 	stw	r2,-8(fp)
  8059e4:	e0bffe17 	ldw	r2,-8(fp)
  8059e8:	10800090 	cmplti	r2,r2,2
  8059ec:	103fe01e 	bne	r2,zero,805970 <__alt_mem_onchip_mem+0xff7fd970>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
  8059f0:	e0bfff17 	ldw	r2,-4(fp)
  8059f4:	10800883 	ldbu	r2,34(r2)
  8059f8:	10bfffc4 	addi	r2,r2,-1
  8059fc:	1007883a 	mov	r3,r2
  805a00:	e0bfff17 	ldw	r2,-4(fp)
  805a04:	10c00885 	stb	r3,34(r2)
}
  805a08:	0001883a 	nop
  805a0c:	e037883a 	mov	sp,fp
  805a10:	dfc00117 	ldw	ra,4(sp)
  805a14:	df000017 	ldw	fp,0(sp)
  805a18:	dec00204 	addi	sp,sp,8
  805a1c:	f800283a 	ret

00805a20 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
  805a20:	defff904 	addi	sp,sp,-28
  805a24:	dfc00615 	stw	ra,24(sp)
  805a28:	df000515 	stw	fp,20(sp)
  805a2c:	df000504 	addi	fp,sp,20
  805a30:	e13ffe15 	stw	r4,-8(fp)
  805a34:	2805883a 	mov	r2,r5
  805a38:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
  805a3c:	e03ffb15 	stw	zero,-20(fp)
  805a40:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
  805a44:	e0bffe17 	ldw	r2,-8(fp)
  805a48:	10800a03 	ldbu	r2,40(r2)
  805a4c:	10803fcc 	andi	r2,r2,255
  805a50:	1080201c 	xori	r2,r2,128
  805a54:	10bfe004 	addi	r2,r2,-128
  805a58:	108016d8 	cmpnei	r2,r2,91
  805a5c:	1000411e 	bne	r2,zero,805b64 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
  805a60:	e0bffe17 	ldw	r2,-8(fp)
  805a64:	10800a04 	addi	r2,r2,40
  805a68:	10800044 	addi	r2,r2,1
  805a6c:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
  805a70:	00000c06 	br	805aa4 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
  805a74:	e0bffb17 	ldw	r2,-20(fp)
  805a78:	10c002a4 	muli	r3,r2,10
  805a7c:	e0bffd17 	ldw	r2,-12(fp)
  805a80:	11000044 	addi	r4,r2,1
  805a84:	e13ffd15 	stw	r4,-12(fp)
  805a88:	10800003 	ldbu	r2,0(r2)
  805a8c:	10803fcc 	andi	r2,r2,255
  805a90:	1080201c 	xori	r2,r2,128
  805a94:	10bfe004 	addi	r2,r2,-128
  805a98:	10bff404 	addi	r2,r2,-48
  805a9c:	1885883a 	add	r2,r3,r2
  805aa0:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
  805aa4:	d0e00f17 	ldw	r3,-32708(gp)
  805aa8:	e0bffd17 	ldw	r2,-12(fp)
  805aac:	10800003 	ldbu	r2,0(r2)
  805ab0:	10803fcc 	andi	r2,r2,255
  805ab4:	1080201c 	xori	r2,r2,128
  805ab8:	10bfe004 	addi	r2,r2,-128
  805abc:	10800044 	addi	r2,r2,1
  805ac0:	1885883a 	add	r2,r3,r2
  805ac4:	10800003 	ldbu	r2,0(r2)
  805ac8:	10803fcc 	andi	r2,r2,255
  805acc:	1080010c 	andi	r2,r2,4
  805ad0:	103fe81e 	bne	r2,zero,805a74 <__alt_mem_onchip_mem+0xff7fda74>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
  805ad4:	e0bffd17 	ldw	r2,-12(fp)
  805ad8:	10800003 	ldbu	r2,0(r2)
  805adc:	10803fcc 	andi	r2,r2,255
  805ae0:	1080201c 	xori	r2,r2,128
  805ae4:	10bfe004 	addi	r2,r2,-128
  805ae8:	10800ed8 	cmpnei	r2,r2,59
  805aec:	10001f1e 	bne	r2,zero,805b6c <lcd_handle_escape+0x14c>
    {
      ptr++;
  805af0:	e0bffd17 	ldw	r2,-12(fp)
  805af4:	10800044 	addi	r2,r2,1
  805af8:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
  805afc:	00000c06 	br	805b30 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
  805b00:	e0bffc17 	ldw	r2,-16(fp)
  805b04:	10c002a4 	muli	r3,r2,10
  805b08:	e0bffd17 	ldw	r2,-12(fp)
  805b0c:	11000044 	addi	r4,r2,1
  805b10:	e13ffd15 	stw	r4,-12(fp)
  805b14:	10800003 	ldbu	r2,0(r2)
  805b18:	10803fcc 	andi	r2,r2,255
  805b1c:	1080201c 	xori	r2,r2,128
  805b20:	10bfe004 	addi	r2,r2,-128
  805b24:	10bff404 	addi	r2,r2,-48
  805b28:	1885883a 	add	r2,r3,r2
  805b2c:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
  805b30:	d0e00f17 	ldw	r3,-32708(gp)
  805b34:	e0bffd17 	ldw	r2,-12(fp)
  805b38:	10800003 	ldbu	r2,0(r2)
  805b3c:	10803fcc 	andi	r2,r2,255
  805b40:	1080201c 	xori	r2,r2,128
  805b44:	10bfe004 	addi	r2,r2,-128
  805b48:	10800044 	addi	r2,r2,1
  805b4c:	1885883a 	add	r2,r3,r2
  805b50:	10800003 	ldbu	r2,0(r2)
  805b54:	10803fcc 	andi	r2,r2,255
  805b58:	1080010c 	andi	r2,r2,4
  805b5c:	103fe81e 	bne	r2,zero,805b00 <__alt_mem_onchip_mem+0xff7fdb00>
  805b60:	00000206 	br	805b6c <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
  805b64:	00bfffc4 	movi	r2,-1
  805b68:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
  805b6c:	e0bfff07 	ldb	r2,-4(fp)
  805b70:	10c012a0 	cmpeqi	r3,r2,74
  805b74:	1800291e 	bne	r3,zero,805c1c <lcd_handle_escape+0x1fc>
  805b78:	10c012c8 	cmpgei	r3,r2,75
  805b7c:	1800031e 	bne	r3,zero,805b8c <lcd_handle_escape+0x16c>
  805b80:	10801220 	cmpeqi	r2,r2,72
  805b84:	1000061e 	bne	r2,zero,805ba0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  805b88:	00004a06 	br	805cb4 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
  805b8c:	10c012e0 	cmpeqi	r3,r2,75
  805b90:	1800281e 	bne	r3,zero,805c34 <lcd_handle_escape+0x214>
  805b94:	108019a0 	cmpeqi	r2,r2,102
  805b98:	1000011e 	bne	r2,zero,805ba0 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
  805b9c:	00004506 	br	805cb4 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
  805ba0:	e0bffc17 	ldw	r2,-16(fp)
  805ba4:	0080050e 	bge	zero,r2,805bbc <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
  805ba8:	e0bffc17 	ldw	r2,-16(fp)
  805bac:	10bfffc4 	addi	r2,r2,-1
  805bb0:	1007883a 	mov	r3,r2
  805bb4:	e0bffe17 	ldw	r2,-8(fp)
  805bb8:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
  805bbc:	e0bffb17 	ldw	r2,-20(fp)
  805bc0:	0080370e 	bge	zero,r2,805ca0 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
  805bc4:	e0bffb17 	ldw	r2,-20(fp)
  805bc8:	10bfffc4 	addi	r2,r2,-1
  805bcc:	1007883a 	mov	r3,r2
  805bd0:	e0bffe17 	ldw	r2,-8(fp)
  805bd4:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
  805bd8:	e0bffe17 	ldw	r2,-8(fp)
  805bdc:	10800883 	ldbu	r2,34(r2)
  805be0:	10803fcc 	andi	r2,r2,255
  805be4:	10800170 	cmpltui	r2,r2,5
  805be8:	1000061e 	bne	r2,zero,805c04 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
  805bec:	e0bffe17 	ldw	r2,-8(fp)
  805bf0:	00c00104 	movi	r3,4
  805bf4:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
  805bf8:	00000206 	br	805c04 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
  805bfc:	e13ffe17 	ldw	r4,-8(fp)
  805c00:	08059540 	call	805954 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
  805c04:	e0bffe17 	ldw	r2,-8(fp)
  805c08:	10800883 	ldbu	r2,34(r2)
  805c0c:	10803fcc 	andi	r2,r2,255
  805c10:	108000e8 	cmpgeui	r2,r2,3
  805c14:	103ff91e 	bne	r2,zero,805bfc <__alt_mem_onchip_mem+0xff7fdbfc>
        lcd_scroll_up(sp);
    }
    break;
  805c18:	00002106 	br	805ca0 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
  805c1c:	e0bffb17 	ldw	r2,-20(fp)
  805c20:	10800098 	cmpnei	r2,r2,2
  805c24:	1000201e 	bne	r2,zero,805ca8 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
  805c28:	e13ffe17 	ldw	r4,-8(fp)
  805c2c:	08056980 	call	805698 <lcd_clear_screen>
    break;
  805c30:	00001d06 	br	805ca8 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
  805c34:	e0bffb17 	ldw	r2,-20(fp)
  805c38:	00801d16 	blt	zero,r2,805cb0 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  805c3c:	e0bffe17 	ldw	r2,-8(fp)
  805c40:	10800843 	ldbu	r2,33(r2)
  805c44:	10803fcc 	andi	r2,r2,255
  805c48:	10801428 	cmpgeui	r2,r2,80
  805c4c:	1000181e 	bne	r2,zero,805cb0 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
  805c50:	e0bffe17 	ldw	r2,-8(fp)
  805c54:	10800883 	ldbu	r2,34(r2)
  805c58:	10803fcc 	andi	r2,r2,255
  805c5c:	108018e4 	muli	r2,r2,99
  805c60:	10801004 	addi	r2,r2,64
  805c64:	e0fffe17 	ldw	r3,-8(fp)
  805c68:	1887883a 	add	r3,r3,r2
  805c6c:	e0bffe17 	ldw	r2,-8(fp)
  805c70:	10800843 	ldbu	r2,33(r2)
  805c74:	10803fcc 	andi	r2,r2,255
  805c78:	1889883a 	add	r4,r3,r2
  805c7c:	e0bffe17 	ldw	r2,-8(fp)
  805c80:	10800843 	ldbu	r2,33(r2)
  805c84:	10803fcc 	andi	r2,r2,255
  805c88:	00c01404 	movi	r3,80
  805c8c:	1885c83a 	sub	r2,r3,r2
  805c90:	100d883a 	mov	r6,r2
  805c94:	01400804 	movi	r5,32
  805c98:	08025240 	call	802524 <memset>
    }
    break;
  805c9c:	00000406 	br	805cb0 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
  805ca0:	0001883a 	nop
  805ca4:	00000306 	br	805cb4 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
  805ca8:	0001883a 	nop
  805cac:	00000106 	br	805cb4 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  805cb0:	0001883a 	nop
  }
}
  805cb4:	0001883a 	nop
  805cb8:	e037883a 	mov	sp,fp
  805cbc:	dfc00117 	ldw	ra,4(sp)
  805cc0:	df000017 	ldw	fp,0(sp)
  805cc4:	dec00204 	addi	sp,sp,8
  805cc8:	f800283a 	ret

00805ccc <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
  805ccc:	defff304 	addi	sp,sp,-52
  805cd0:	dfc00c15 	stw	ra,48(sp)
  805cd4:	df000b15 	stw	fp,44(sp)
  805cd8:	df000b04 	addi	fp,sp,44
  805cdc:	e13ffc15 	stw	r4,-16(fp)
  805ce0:	e17ffd15 	stw	r5,-12(fp)
  805ce4:	e1bffe15 	stw	r6,-8(fp)
  805ce8:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
  805cec:	e0bffe17 	ldw	r2,-8(fp)
  805cf0:	e0fffd17 	ldw	r3,-12(fp)
  805cf4:	1885883a 	add	r2,r3,r2
  805cf8:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
  805cfc:	e0bffc17 	ldw	r2,-16(fp)
  805d00:	00c00044 	movi	r3,1
  805d04:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
  805d08:	00009906 	br	805f70 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
  805d0c:	e0bffd17 	ldw	r2,-12(fp)
  805d10:	10800003 	ldbu	r2,0(r2)
  805d14:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
  805d18:	e0bffc17 	ldw	r2,-16(fp)
  805d1c:	10800903 	ldbu	r2,36(r2)
  805d20:	10803fcc 	andi	r2,r2,255
  805d24:	1080201c 	xori	r2,r2,128
  805d28:	10bfe004 	addi	r2,r2,-128
  805d2c:	10003716 	blt	r2,zero,805e0c <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
  805d30:	e0bffc17 	ldw	r2,-16(fp)
  805d34:	10800903 	ldbu	r2,36(r2)
  805d38:	10803fcc 	andi	r2,r2,255
  805d3c:	1080201c 	xori	r2,r2,128
  805d40:	10bfe004 	addi	r2,r2,-128
  805d44:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
  805d48:	e0bffa17 	ldw	r2,-24(fp)
  805d4c:	1000031e 	bne	r2,zero,805d5c <altera_avalon_lcd_16207_write+0x90>
  805d50:	e0bff907 	ldb	r2,-28(fp)
  805d54:	108016d8 	cmpnei	r2,r2,91
  805d58:	10000d1e 	bne	r2,zero,805d90 <altera_avalon_lcd_16207_write+0xc4>
  805d5c:	e0bffa17 	ldw	r2,-24(fp)
  805d60:	10001826 	beq	r2,zero,805dc4 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
  805d64:	d0e00f17 	ldw	r3,-32708(gp)
  805d68:	e0bff907 	ldb	r2,-28(fp)
  805d6c:	10800044 	addi	r2,r2,1
  805d70:	1885883a 	add	r2,r3,r2
  805d74:	10800003 	ldbu	r2,0(r2)
  805d78:	10803fcc 	andi	r2,r2,255
  805d7c:	1080010c 	andi	r2,r2,4
  805d80:	1000101e 	bne	r2,zero,805dc4 <altera_avalon_lcd_16207_write+0xf8>
  805d84:	e0bff907 	ldb	r2,-28(fp)
  805d88:	10800ee0 	cmpeqi	r2,r2,59
  805d8c:	10000d1e 	bne	r2,zero,805dc4 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
  805d90:	e0fffc17 	ldw	r3,-16(fp)
  805d94:	e0bffa17 	ldw	r2,-24(fp)
  805d98:	1885883a 	add	r2,r3,r2
  805d9c:	10800a04 	addi	r2,r2,40
  805da0:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
  805da4:	e0bff907 	ldb	r2,-28(fp)
  805da8:	100b883a 	mov	r5,r2
  805dac:	e13ffc17 	ldw	r4,-16(fp)
  805db0:	0805a200 	call	805a20 <lcd_handle_escape>

        sp->esccount = -1;
  805db4:	e0bffc17 	ldw	r2,-16(fp)
  805db8:	00ffffc4 	movi	r3,-1
  805dbc:	10c00905 	stb	r3,36(r2)
  805dc0:	00006806 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
  805dc4:	e0bffc17 	ldw	r2,-16(fp)
  805dc8:	10800903 	ldbu	r2,36(r2)
  805dcc:	10803fcc 	andi	r2,r2,255
  805dd0:	108001e8 	cmpgeui	r2,r2,7
  805dd4:	1000631e 	bne	r2,zero,805f64 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
  805dd8:	e0fffc17 	ldw	r3,-16(fp)
  805ddc:	e0bffa17 	ldw	r2,-24(fp)
  805de0:	1885883a 	add	r2,r3,r2
  805de4:	10800a04 	addi	r2,r2,40
  805de8:	e0fff903 	ldbu	r3,-28(fp)
  805dec:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
  805df0:	e0bffc17 	ldw	r2,-16(fp)
  805df4:	10800903 	ldbu	r2,36(r2)
  805df8:	10800044 	addi	r2,r2,1
  805dfc:	1007883a 	mov	r3,r2
  805e00:	e0bffc17 	ldw	r2,-16(fp)
  805e04:	10c00905 	stb	r3,36(r2)
  805e08:	00005606 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
  805e0c:	e0bff907 	ldb	r2,-28(fp)
  805e10:	108006d8 	cmpnei	r2,r2,27
  805e14:	1000031e 	bne	r2,zero,805e24 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
  805e18:	e0bffc17 	ldw	r2,-16(fp)
  805e1c:	10000905 	stb	zero,36(r2)
  805e20:	00005006 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
  805e24:	e0bff907 	ldb	r2,-28(fp)
  805e28:	10800358 	cmpnei	r2,r2,13
  805e2c:	1000031e 	bne	r2,zero,805e3c <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
  805e30:	e0bffc17 	ldw	r2,-16(fp)
  805e34:	10000845 	stb	zero,33(r2)
  805e38:	00004a06 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
  805e3c:	e0bff907 	ldb	r2,-28(fp)
  805e40:	10800298 	cmpnei	r2,r2,10
  805e44:	1000101e 	bne	r2,zero,805e88 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
  805e48:	e0bffc17 	ldw	r2,-16(fp)
  805e4c:	10000845 	stb	zero,33(r2)
      sp->y++;
  805e50:	e0bffc17 	ldw	r2,-16(fp)
  805e54:	10800883 	ldbu	r2,34(r2)
  805e58:	10800044 	addi	r2,r2,1
  805e5c:	1007883a 	mov	r3,r2
  805e60:	e0bffc17 	ldw	r2,-16(fp)
  805e64:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
  805e68:	e0bffc17 	ldw	r2,-16(fp)
  805e6c:	10800883 	ldbu	r2,34(r2)
  805e70:	10803fcc 	andi	r2,r2,255
  805e74:	108000f0 	cmpltui	r2,r2,3
  805e78:	10003a1e 	bne	r2,zero,805f64 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
  805e7c:	e13ffc17 	ldw	r4,-16(fp)
  805e80:	08059540 	call	805954 <lcd_scroll_up>
  805e84:	00003706 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
  805e88:	e0bff907 	ldb	r2,-28(fp)
  805e8c:	10800218 	cmpnei	r2,r2,8
  805e90:	10000b1e 	bne	r2,zero,805ec0 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
  805e94:	e0bffc17 	ldw	r2,-16(fp)
  805e98:	10800843 	ldbu	r2,33(r2)
  805e9c:	10803fcc 	andi	r2,r2,255
  805ea0:	10003026 	beq	r2,zero,805f64 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
  805ea4:	e0bffc17 	ldw	r2,-16(fp)
  805ea8:	10800843 	ldbu	r2,33(r2)
  805eac:	10bfffc4 	addi	r2,r2,-1
  805eb0:	1007883a 	mov	r3,r2
  805eb4:	e0bffc17 	ldw	r2,-16(fp)
  805eb8:	10c00845 	stb	r3,33(r2)
  805ebc:	00002906 	br	805f64 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
  805ec0:	d0e00f17 	ldw	r3,-32708(gp)
  805ec4:	e0bff907 	ldb	r2,-28(fp)
  805ec8:	10800044 	addi	r2,r2,1
  805ecc:	1885883a 	add	r2,r3,r2
  805ed0:	10800003 	ldbu	r2,0(r2)
  805ed4:	10803fcc 	andi	r2,r2,255
  805ed8:	1080201c 	xori	r2,r2,128
  805edc:	10bfe004 	addi	r2,r2,-128
  805ee0:	108025cc 	andi	r2,r2,151
  805ee4:	10001f26 	beq	r2,zero,805f64 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
  805ee8:	e0bffc17 	ldw	r2,-16(fp)
  805eec:	10800883 	ldbu	r2,34(r2)
  805ef0:	10803fcc 	andi	r2,r2,255
  805ef4:	108000b0 	cmpltui	r2,r2,2
  805ef8:	1000021e 	bne	r2,zero,805f04 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
  805efc:	e13ffc17 	ldw	r4,-16(fp)
  805f00:	08059540 	call	805954 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
  805f04:	e0bffc17 	ldw	r2,-16(fp)
  805f08:	10800843 	ldbu	r2,33(r2)
  805f0c:	10803fcc 	andi	r2,r2,255
  805f10:	10801428 	cmpgeui	r2,r2,80
  805f14:	10000d1e 	bne	r2,zero,805f4c <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
  805f18:	e0bffc17 	ldw	r2,-16(fp)
  805f1c:	10800883 	ldbu	r2,34(r2)
  805f20:	10c03fcc 	andi	r3,r2,255
  805f24:	e0bffc17 	ldw	r2,-16(fp)
  805f28:	10800843 	ldbu	r2,33(r2)
  805f2c:	10803fcc 	andi	r2,r2,255
  805f30:	e13ffc17 	ldw	r4,-16(fp)
  805f34:	18c018e4 	muli	r3,r3,99
  805f38:	20c7883a 	add	r3,r4,r3
  805f3c:	1885883a 	add	r2,r3,r2
  805f40:	10801004 	addi	r2,r2,64
  805f44:	e0fff903 	ldbu	r3,-28(fp)
  805f48:	10c00005 	stb	r3,0(r2)

      sp->x++;
  805f4c:	e0bffc17 	ldw	r2,-16(fp)
  805f50:	10800843 	ldbu	r2,33(r2)
  805f54:	10800044 	addi	r2,r2,1
  805f58:	1007883a 	mov	r3,r2
  805f5c:	e0bffc17 	ldw	r2,-16(fp)
  805f60:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
  805f64:	e0bffd17 	ldw	r2,-12(fp)
  805f68:	10800044 	addi	r2,r2,1
  805f6c:	e0bffd15 	stw	r2,-12(fp)
  805f70:	e0fffd17 	ldw	r3,-12(fp)
  805f74:	e0bff817 	ldw	r2,-32(fp)
  805f78:	18bf6436 	bltu	r3,r2,805d0c <__alt_mem_onchip_mem+0xff7fdd0c>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  805f7c:	00800404 	movi	r2,16
  805f80:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  805f84:	e03ff515 	stw	zero,-44(fp)
  805f88:	00003706 	br	806068 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  805f8c:	00801404 	movi	r2,80
  805f90:	e0bff715 	stw	r2,-36(fp)
  805f94:	00001106 	br	805fdc <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
  805f98:	e0bff717 	ldw	r2,-36(fp)
  805f9c:	10bfffc4 	addi	r2,r2,-1
  805fa0:	e13ffc17 	ldw	r4,-16(fp)
  805fa4:	e0fff517 	ldw	r3,-44(fp)
  805fa8:	18c018e4 	muli	r3,r3,99
  805fac:	20c7883a 	add	r3,r4,r3
  805fb0:	1885883a 	add	r2,r3,r2
  805fb4:	10801004 	addi	r2,r2,64
  805fb8:	10800003 	ldbu	r2,0(r2)
  805fbc:	10803fcc 	andi	r2,r2,255
  805fc0:	1080201c 	xori	r2,r2,128
  805fc4:	10bfe004 	addi	r2,r2,-128
  805fc8:	10800820 	cmpeqi	r2,r2,32
  805fcc:	10000626 	beq	r2,zero,805fe8 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
  805fd0:	e0bff717 	ldw	r2,-36(fp)
  805fd4:	10bfffc4 	addi	r2,r2,-1
  805fd8:	e0bff715 	stw	r2,-36(fp)
  805fdc:	e0bff717 	ldw	r2,-36(fp)
  805fe0:	00bfed16 	blt	zero,r2,805f98 <__alt_mem_onchip_mem+0xff7fdf98>
  805fe4:	00000106 	br	805fec <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
  805fe8:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
  805fec:	e0bff717 	ldw	r2,-36(fp)
  805ff0:	10800448 	cmpgei	r2,r2,17
  805ff4:	1000031e 	bne	r2,zero,806004 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
  805ff8:	00800404 	movi	r2,16
  805ffc:	e0bff715 	stw	r2,-36(fp)
  806000:	00000306 	br	806010 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
  806004:	e0bff717 	ldw	r2,-36(fp)
  806008:	10800044 	addi	r2,r2,1
  80600c:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
  806010:	e0bff717 	ldw	r2,-36(fp)
  806014:	1009883a 	mov	r4,r2
  806018:	e0fffc17 	ldw	r3,-16(fp)
  80601c:	e0bff517 	ldw	r2,-44(fp)
  806020:	108018e4 	muli	r2,r2,99
  806024:	1885883a 	add	r2,r3,r2
  806028:	10802444 	addi	r2,r2,145
  80602c:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
  806030:	e0fff617 	ldw	r3,-40(fp)
  806034:	e0bff717 	ldw	r2,-36(fp)
  806038:	1880020e 	bge	r3,r2,806044 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
  80603c:	e0bff717 	ldw	r2,-36(fp)
  806040:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
  806044:	e0fffc17 	ldw	r3,-16(fp)
  806048:	e0bff517 	ldw	r2,-44(fp)
  80604c:	108018e4 	muli	r2,r2,99
  806050:	1885883a 	add	r2,r3,r2
  806054:	10802484 	addi	r2,r2,146
  806058:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80605c:	e0bff517 	ldw	r2,-44(fp)
  806060:	10800044 	addi	r2,r2,1
  806064:	e0bff515 	stw	r2,-44(fp)
  806068:	e0bff517 	ldw	r2,-44(fp)
  80606c:	10800090 	cmplti	r2,r2,2
  806070:	103fc61e 	bne	r2,zero,805f8c <__alt_mem_onchip_mem+0xff7fdf8c>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
  806074:	e0bff617 	ldw	r2,-40(fp)
  806078:	10800448 	cmpgei	r2,r2,17
  80607c:	1000031e 	bne	r2,zero,80608c <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
  806080:	e0bffc17 	ldw	r2,-16(fp)
  806084:	10000985 	stb	zero,38(r2)
  806088:	00002e06 	br	806144 <altera_avalon_lcd_16207_write+0x478>
  else
  {
    widthmax *= 2;
  80608c:	e0bff617 	ldw	r2,-40(fp)
  806090:	1085883a 	add	r2,r2,r2
  806094:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
  806098:	e0bff617 	ldw	r2,-40(fp)
  80609c:	1007883a 	mov	r3,r2
  8060a0:	e0bffc17 	ldw	r2,-16(fp)
  8060a4:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  8060a8:	e03ff515 	stw	zero,-44(fp)
  8060ac:	00002206 	br	806138 <altera_avalon_lcd_16207_write+0x46c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
  8060b0:	e0fffc17 	ldw	r3,-16(fp)
  8060b4:	e0bff517 	ldw	r2,-44(fp)
  8060b8:	108018e4 	muli	r2,r2,99
  8060bc:	1885883a 	add	r2,r3,r2
  8060c0:	10802444 	addi	r2,r2,145
  8060c4:	10800003 	ldbu	r2,0(r2)
  8060c8:	10803fcc 	andi	r2,r2,255
  8060cc:	1080201c 	xori	r2,r2,128
  8060d0:	10bfe004 	addi	r2,r2,-128
  8060d4:	10800450 	cmplti	r2,r2,17
  8060d8:	1000141e 	bne	r2,zero,80612c <altera_avalon_lcd_16207_write+0x460>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
  8060dc:	e0fffc17 	ldw	r3,-16(fp)
  8060e0:	e0bff517 	ldw	r2,-44(fp)
  8060e4:	108018e4 	muli	r2,r2,99
  8060e8:	1885883a 	add	r2,r3,r2
  8060ec:	10802444 	addi	r2,r2,145
  8060f0:	10800003 	ldbu	r2,0(r2)
  8060f4:	10803fcc 	andi	r2,r2,255
  8060f8:	1080201c 	xori	r2,r2,128
  8060fc:	10bfe004 	addi	r2,r2,-128
  806100:	1004923a 	slli	r2,r2,8
  806104:	e17ff617 	ldw	r5,-40(fp)
  806108:	1009883a 	mov	r4,r2
  80610c:	0803a540 	call	803a54 <__divsi3>
  806110:	1009883a 	mov	r4,r2
  806114:	e0fffc17 	ldw	r3,-16(fp)
  806118:	e0bff517 	ldw	r2,-44(fp)
  80611c:	108018e4 	muli	r2,r2,99
  806120:	1885883a 	add	r2,r3,r2
  806124:	10802484 	addi	r2,r2,146
  806128:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  80612c:	e0bff517 	ldw	r2,-44(fp)
  806130:	10800044 	addi	r2,r2,1
  806134:	e0bff515 	stw	r2,-44(fp)
  806138:	e0bff517 	ldw	r2,-44(fp)
  80613c:	10800090 	cmplti	r2,r2,2
  806140:	103fdb1e 	bne	r2,zero,8060b0 <__alt_mem_onchip_mem+0xff7fe0b0>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
  806144:	e0bffc17 	ldw	r2,-16(fp)
  806148:	10800943 	ldbu	r2,37(r2)
  80614c:	10803fcc 	andi	r2,r2,255
  806150:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
  806154:	e13ffc17 	ldw	r4,-16(fp)
  806158:	08057680 	call	805768 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
  80615c:	e0bffc17 	ldw	r2,-16(fp)
  806160:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
  806164:	e0bffc17 	ldw	r2,-16(fp)
  806168:	10800943 	ldbu	r2,37(r2)
  80616c:	10c03fcc 	andi	r3,r2,255
  806170:	e0bffb17 	ldw	r2,-20(fp)
  806174:	18800426 	beq	r3,r2,806188 <altera_avalon_lcd_16207_write+0x4bc>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
  806178:	e0bffc17 	ldw	r2,-16(fp)
  80617c:	00c00044 	movi	r3,1
  806180:	10c009c5 	stb	r3,39(r2)
  }
  806184:	003fef06 	br	806144 <__alt_mem_onchip_mem+0xff7fe144>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
  806188:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
  80618c:	e0bffe17 	ldw	r2,-8(fp)
}
  806190:	e037883a 	mov	sp,fp
  806194:	dfc00117 	ldw	ra,4(sp)
  806198:	df000017 	ldw	fp,0(sp)
  80619c:	dec00204 	addi	sp,sp,8
  8061a0:	f800283a 	ret

008061a4 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
  8061a4:	defffc04 	addi	sp,sp,-16
  8061a8:	dfc00315 	stw	ra,12(sp)
  8061ac:	df000215 	stw	fp,8(sp)
  8061b0:	df000204 	addi	fp,sp,8
  8061b4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
  8061b8:	e0bfff17 	ldw	r2,-4(fp)
  8061bc:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
  8061c0:	e0bffe17 	ldw	r2,-8(fp)
  8061c4:	10800943 	ldbu	r2,37(r2)
  8061c8:	10803fcc 	andi	r2,r2,255
  8061cc:	10c00044 	addi	r3,r2,1
  8061d0:	e0bffe17 	ldw	r2,-8(fp)
  8061d4:	10800983 	ldbu	r2,38(r2)
  8061d8:	10803fcc 	andi	r2,r2,255
  8061dc:	18800316 	blt	r3,r2,8061ec <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
  8061e0:	e0bffe17 	ldw	r2,-8(fp)
  8061e4:	10000945 	stb	zero,37(r2)
  8061e8:	00000606 	br	806204 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
  8061ec:	e0bffe17 	ldw	r2,-8(fp)
  8061f0:	10800943 	ldbu	r2,37(r2)
  8061f4:	10800044 	addi	r2,r2,1
  8061f8:	1007883a 	mov	r3,r2
  8061fc:	e0bffe17 	ldw	r2,-8(fp)
  806200:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
  806204:	e0bffe17 	ldw	r2,-8(fp)
  806208:	10800983 	ldbu	r2,38(r2)
  80620c:	10803fcc 	andi	r2,r2,255
  806210:	10000826 	beq	r2,zero,806234 <alt_lcd_16207_timeout+0x90>
  806214:	e0bffe17 	ldw	r2,-8(fp)
  806218:	108009c3 	ldbu	r2,39(r2)
  80621c:	10803fcc 	andi	r2,r2,255
  806220:	1080201c 	xori	r2,r2,128
  806224:	10bfe004 	addi	r2,r2,-128
  806228:	1000021e 	bne	r2,zero,806234 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
  80622c:	e13ffe17 	ldw	r4,-8(fp)
  806230:	08057680 	call	805768 <lcd_repaint_screen>

  return sp->period;
  806234:	e0bffe17 	ldw	r2,-8(fp)
  806238:	10800717 	ldw	r2,28(r2)
}
  80623c:	e037883a 	mov	sp,fp
  806240:	dfc00117 	ldw	ra,4(sp)
  806244:	df000017 	ldw	fp,0(sp)
  806248:	dec00204 	addi	sp,sp,8
  80624c:	f800283a 	ret

00806250 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
  806250:	defffc04 	addi	sp,sp,-16
  806254:	dfc00315 	stw	ra,12(sp)
  806258:	df000215 	stw	fp,8(sp)
  80625c:	df000204 	addi	fp,sp,8
  806260:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
  806264:	e0bfff17 	ldw	r2,-4(fp)
  806268:	10800017 	ldw	r2,0(r2)
  80626c:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
  806270:	e0bfff17 	ldw	r2,-4(fp)
  806274:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
  806278:	010ea604 	movi	r4,15000
  80627c:	08076000 	call	807600 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  806280:	e0bffe17 	ldw	r2,-8(fp)
  806284:	00c00c04 	movi	r3,48
  806288:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
  80628c:	01040104 	movi	r4,4100
  806290:	08076000 	call	807600 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  806294:	e0bffe17 	ldw	r2,-8(fp)
  806298:	00c00c04 	movi	r3,48
  80629c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
  8062a0:	0100fa04 	movi	r4,1000
  8062a4:	08076000 	call	807600 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
  8062a8:	e0bffe17 	ldw	r2,-8(fp)
  8062ac:	00c00c04 	movi	r3,48
  8062b0:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
  8062b4:	01400e04 	movi	r5,56
  8062b8:	e13fff17 	ldw	r4,-4(fp)
  8062bc:	08055080 	call	805508 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
  8062c0:	01400204 	movi	r5,8
  8062c4:	e13fff17 	ldw	r4,-4(fp)
  8062c8:	08055080 	call	805508 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
  8062cc:	e13fff17 	ldw	r4,-4(fp)
  8062d0:	08056980 	call	805698 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
  8062d4:	01400184 	movi	r5,6
  8062d8:	e13fff17 	ldw	r4,-4(fp)
  8062dc:	08055080 	call	805508 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
  8062e0:	01400304 	movi	r5,12
  8062e4:	e13fff17 	ldw	r4,-4(fp)
  8062e8:	08055080 	call	805508 <lcd_write_command>

  sp->esccount = -1;
  8062ec:	e0bfff17 	ldw	r2,-4(fp)
  8062f0:	00ffffc4 	movi	r3,-1
  8062f4:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
  8062f8:	e0bfff17 	ldw	r2,-4(fp)
  8062fc:	10800a04 	addi	r2,r2,40
  806300:	01800204 	movi	r6,8
  806304:	000b883a 	mov	r5,zero
  806308:	1009883a 	mov	r4,r2
  80630c:	08025240 	call	802524 <memset>

  sp->scrollpos = 0;
  806310:	e0bfff17 	ldw	r2,-4(fp)
  806314:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
  806318:	e0bfff17 	ldw	r2,-4(fp)
  80631c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
  806320:	e0bfff17 	ldw	r2,-4(fp)
  806324:	100009c5 	stb	zero,39(r2)
  806328:	d0a73217 	ldw	r2,-25400(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
  80632c:	01400284 	movi	r5,10
  806330:	1009883a 	mov	r4,r2
  806334:	0803b4c0 	call	803b4c <__udivsi3>
  806338:	1007883a 	mov	r3,r2
  80633c:	e0bfff17 	ldw	r2,-4(fp)
  806340:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
  806344:	e0bfff17 	ldw	r2,-4(fp)
  806348:	10c00104 	addi	r3,r2,4
  80634c:	e0bfff17 	ldw	r2,-4(fp)
  806350:	10800717 	ldw	r2,28(r2)
  806354:	e1ffff17 	ldw	r7,-4(fp)
  806358:	01802034 	movhi	r6,128
  80635c:	31986904 	addi	r6,r6,24996
  806360:	100b883a 	mov	r5,r2
  806364:	1809883a 	mov	r4,r3
  806368:	0803c080 	call	803c08 <alt_alarm_start>
}
  80636c:	0001883a 	nop
  806370:	e037883a 	mov	sp,fp
  806374:	dfc00117 	ldw	ra,4(sp)
  806378:	df000017 	ldw	fp,0(sp)
  80637c:	dec00204 	addi	sp,sp,8
  806380:	f800283a 	ret

00806384 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
  806384:	defffa04 	addi	sp,sp,-24
  806388:	dfc00515 	stw	ra,20(sp)
  80638c:	df000415 	stw	fp,16(sp)
  806390:	df000404 	addi	fp,sp,16
  806394:	e13ffd15 	stw	r4,-12(fp)
  806398:	e17ffe15 	stw	r5,-8(fp)
  80639c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
  8063a0:	e0bffd17 	ldw	r2,-12(fp)
  8063a4:	10800017 	ldw	r2,0(r2)
  8063a8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
  8063ac:	e0bffc17 	ldw	r2,-16(fp)
  8063b0:	10c00a04 	addi	r3,r2,40
  8063b4:	e0bffd17 	ldw	r2,-12(fp)
  8063b8:	10800217 	ldw	r2,8(r2)
  8063bc:	100f883a 	mov	r7,r2
  8063c0:	e1bfff17 	ldw	r6,-4(fp)
  8063c4:	e17ffe17 	ldw	r5,-8(fp)
  8063c8:	1809883a 	mov	r4,r3
  8063cc:	0805ccc0 	call	805ccc <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
  8063d0:	e037883a 	mov	sp,fp
  8063d4:	dfc00117 	ldw	ra,4(sp)
  8063d8:	df000017 	ldw	fp,0(sp)
  8063dc:	dec00204 	addi	sp,sp,8
  8063e0:	f800283a 	ret

008063e4 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  8063e4:	defffa04 	addi	sp,sp,-24
  8063e8:	dfc00515 	stw	ra,20(sp)
  8063ec:	df000415 	stw	fp,16(sp)
  8063f0:	df000404 	addi	fp,sp,16
  8063f4:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  8063f8:	0007883a 	mov	r3,zero
  8063fc:	e0bfff17 	ldw	r2,-4(fp)
  806400:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  806404:	e0bfff17 	ldw	r2,-4(fp)
  806408:	10800104 	addi	r2,r2,4
  80640c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806410:	0005303a 	rdctl	r2,status
  806414:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806418:	e0fffd17 	ldw	r3,-12(fp)
  80641c:	00bfff84 	movi	r2,-2
  806420:	1884703a 	and	r2,r3,r2
  806424:	1001703a 	wrctl	status,r2
  
  return context;
  806428:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  80642c:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
  806430:	08047600 	call	804760 <alt_tick>
  806434:	e0bffc17 	ldw	r2,-16(fp)
  806438:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80643c:	e0bffe17 	ldw	r2,-8(fp)
  806440:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  806444:	0001883a 	nop
  806448:	e037883a 	mov	sp,fp
  80644c:	dfc00117 	ldw	ra,4(sp)
  806450:	df000017 	ldw	fp,0(sp)
  806454:	dec00204 	addi	sp,sp,8
  806458:	f800283a 	ret

0080645c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  80645c:	defff804 	addi	sp,sp,-32
  806460:	dfc00715 	stw	ra,28(sp)
  806464:	df000615 	stw	fp,24(sp)
  806468:	df000604 	addi	fp,sp,24
  80646c:	e13ffc15 	stw	r4,-16(fp)
  806470:	e17ffd15 	stw	r5,-12(fp)
  806474:	e1bffe15 	stw	r6,-8(fp)
  806478:	e1ffff15 	stw	r7,-4(fp)
  80647c:	e0bfff17 	ldw	r2,-4(fp)
  806480:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  806484:	d0a73217 	ldw	r2,-25400(gp)
  806488:	1000021e 	bne	r2,zero,806494 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
  80648c:	e0bffb17 	ldw	r2,-20(fp)
  806490:	d0a73215 	stw	r2,-25400(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  806494:	e0bffc17 	ldw	r2,-16(fp)
  806498:	10800104 	addi	r2,r2,4
  80649c:	00c001c4 	movi	r3,7
  8064a0:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  8064a4:	d8000015 	stw	zero,0(sp)
  8064a8:	e1fffc17 	ldw	r7,-16(fp)
  8064ac:	01802034 	movhi	r6,128
  8064b0:	3198f904 	addi	r6,r6,25572
  8064b4:	e17ffe17 	ldw	r5,-8(fp)
  8064b8:	e13ffd17 	ldw	r4,-12(fp)
  8064bc:	0806fcc0 	call	806fcc <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  8064c0:	0001883a 	nop
  8064c4:	e037883a 	mov	sp,fp
  8064c8:	dfc00117 	ldw	ra,4(sp)
  8064cc:	df000017 	ldw	fp,0(sp)
  8064d0:	dec00204 	addi	sp,sp,8
  8064d4:	f800283a 	ret

008064d8 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  8064d8:	defffa04 	addi	sp,sp,-24
  8064dc:	dfc00515 	stw	ra,20(sp)
  8064e0:	df000415 	stw	fp,16(sp)
  8064e4:	df000404 	addi	fp,sp,16
  8064e8:	e13ffd15 	stw	r4,-12(fp)
  8064ec:	e17ffe15 	stw	r5,-8(fp)
  8064f0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8064f4:	e0bffd17 	ldw	r2,-12(fp)
  8064f8:	10800017 	ldw	r2,0(r2)
  8064fc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  806500:	e0bffc17 	ldw	r2,-16(fp)
  806504:	10c00a04 	addi	r3,r2,40
  806508:	e0bffd17 	ldw	r2,-12(fp)
  80650c:	10800217 	ldw	r2,8(r2)
  806510:	100f883a 	mov	r7,r2
  806514:	e1bfff17 	ldw	r6,-4(fp)
  806518:	e17ffe17 	ldw	r5,-8(fp)
  80651c:	1809883a 	mov	r4,r3
  806520:	08069ec0 	call	8069ec <altera_avalon_uart_read>
      fd->fd_flags);
}
  806524:	e037883a 	mov	sp,fp
  806528:	dfc00117 	ldw	ra,4(sp)
  80652c:	df000017 	ldw	fp,0(sp)
  806530:	dec00204 	addi	sp,sp,8
  806534:	f800283a 	ret

00806538 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  806538:	defffa04 	addi	sp,sp,-24
  80653c:	dfc00515 	stw	ra,20(sp)
  806540:	df000415 	stw	fp,16(sp)
  806544:	df000404 	addi	fp,sp,16
  806548:	e13ffd15 	stw	r4,-12(fp)
  80654c:	e17ffe15 	stw	r5,-8(fp)
  806550:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  806554:	e0bffd17 	ldw	r2,-12(fp)
  806558:	10800017 	ldw	r2,0(r2)
  80655c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  806560:	e0bffc17 	ldw	r2,-16(fp)
  806564:	10c00a04 	addi	r3,r2,40
  806568:	e0bffd17 	ldw	r2,-12(fp)
  80656c:	10800217 	ldw	r2,8(r2)
  806570:	100f883a 	mov	r7,r2
  806574:	e1bfff17 	ldw	r6,-4(fp)
  806578:	e17ffe17 	ldw	r5,-8(fp)
  80657c:	1809883a 	mov	r4,r3
  806580:	0806c040 	call	806c04 <altera_avalon_uart_write>
      fd->fd_flags);
}
  806584:	e037883a 	mov	sp,fp
  806588:	dfc00117 	ldw	ra,4(sp)
  80658c:	df000017 	ldw	fp,0(sp)
  806590:	dec00204 	addi	sp,sp,8
  806594:	f800283a 	ret

00806598 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  806598:	defffc04 	addi	sp,sp,-16
  80659c:	dfc00315 	stw	ra,12(sp)
  8065a0:	df000215 	stw	fp,8(sp)
  8065a4:	df000204 	addi	fp,sp,8
  8065a8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8065ac:	e0bfff17 	ldw	r2,-4(fp)
  8065b0:	10800017 	ldw	r2,0(r2)
  8065b4:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  8065b8:	e0bffe17 	ldw	r2,-8(fp)
  8065bc:	10c00a04 	addi	r3,r2,40
  8065c0:	e0bfff17 	ldw	r2,-4(fp)
  8065c4:	10800217 	ldw	r2,8(r2)
  8065c8:	100b883a 	mov	r5,r2
  8065cc:	1809883a 	mov	r4,r3
  8065d0:	080695c0 	call	80695c <altera_avalon_uart_close>
}
  8065d4:	e037883a 	mov	sp,fp
  8065d8:	dfc00117 	ldw	ra,4(sp)
  8065dc:	df000017 	ldw	fp,0(sp)
  8065e0:	dec00204 	addi	sp,sp,8
  8065e4:	f800283a 	ret

008065e8 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  8065e8:	defff804 	addi	sp,sp,-32
  8065ec:	dfc00715 	stw	ra,28(sp)
  8065f0:	df000615 	stw	fp,24(sp)
  8065f4:	df000604 	addi	fp,sp,24
  8065f8:	e13ffd15 	stw	r4,-12(fp)
  8065fc:	e17ffe15 	stw	r5,-8(fp)
  806600:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
  806604:	e0bffd17 	ldw	r2,-12(fp)
  806608:	10800017 	ldw	r2,0(r2)
  80660c:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  806610:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  806614:	1000041e 	bne	r2,zero,806628 <altera_avalon_uart_init+0x40>
  806618:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80661c:	1000021e 	bne	r2,zero,806628 <altera_avalon_uart_init+0x40>
  806620:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
  806624:	10000226 	beq	r2,zero,806630 <altera_avalon_uart_init+0x48>
  806628:	00800044 	movi	r2,1
  80662c:	00000106 	br	806634 <altera_avalon_uart_init+0x4c>
  806630:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  806634:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  806638:	e0bffc17 	ldw	r2,-16(fp)
  80663c:	10000f1e 	bne	r2,zero,80667c <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  806640:	e0bffd17 	ldw	r2,-12(fp)
  806644:	00c32004 	movi	r3,3200
  806648:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  80664c:	e0bffb17 	ldw	r2,-20(fp)
  806650:	10800304 	addi	r2,r2,12
  806654:	e0fffd17 	ldw	r3,-12(fp)
  806658:	18c00117 	ldw	r3,4(r3)
  80665c:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  806660:	d8000015 	stw	zero,0(sp)
  806664:	e1fffd17 	ldw	r7,-12(fp)
  806668:	01802034 	movhi	r6,128
  80666c:	3199a504 	addi	r6,r6,26260
  806670:	e17fff17 	ldw	r5,-4(fp)
  806674:	e13ffe17 	ldw	r4,-8(fp)
  806678:	0806fcc0 	call	806fcc <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  80667c:	0001883a 	nop
  806680:	e037883a 	mov	sp,fp
  806684:	dfc00117 	ldw	ra,4(sp)
  806688:	df000017 	ldw	fp,0(sp)
  80668c:	dec00204 	addi	sp,sp,8
  806690:	f800283a 	ret

00806694 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  806694:	defffa04 	addi	sp,sp,-24
  806698:	dfc00515 	stw	ra,20(sp)
  80669c:	df000415 	stw	fp,16(sp)
  8066a0:	df000404 	addi	fp,sp,16
  8066a4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  8066a8:	e0bfff17 	ldw	r2,-4(fp)
  8066ac:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
  8066b0:	e0bffc17 	ldw	r2,-16(fp)
  8066b4:	10800017 	ldw	r2,0(r2)
  8066b8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  8066bc:	e0bffd17 	ldw	r2,-12(fp)
  8066c0:	10800204 	addi	r2,r2,8
  8066c4:	10800037 	ldwio	r2,0(r2)
  8066c8:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  8066cc:	e0bffd17 	ldw	r2,-12(fp)
  8066d0:	10800204 	addi	r2,r2,8
  8066d4:	0007883a 	mov	r3,zero
  8066d8:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  8066dc:	e0bffd17 	ldw	r2,-12(fp)
  8066e0:	10800204 	addi	r2,r2,8
  8066e4:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  8066e8:	e0bffe17 	ldw	r2,-8(fp)
  8066ec:	1080200c 	andi	r2,r2,128
  8066f0:	10000326 	beq	r2,zero,806700 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  8066f4:	e17ffe17 	ldw	r5,-8(fp)
  8066f8:	e13ffc17 	ldw	r4,-16(fp)
  8066fc:	08067300 	call	806730 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  806700:	e0bffe17 	ldw	r2,-8(fp)
  806704:	1081100c 	andi	r2,r2,1088
  806708:	10000326 	beq	r2,zero,806718 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  80670c:	e17ffe17 	ldw	r5,-8(fp)
  806710:	e13ffc17 	ldw	r4,-16(fp)
  806714:	08068140 	call	806814 <altera_avalon_uart_txirq>
  }
  

}
  806718:	0001883a 	nop
  80671c:	e037883a 	mov	sp,fp
  806720:	dfc00117 	ldw	ra,4(sp)
  806724:	df000017 	ldw	fp,0(sp)
  806728:	dec00204 	addi	sp,sp,8
  80672c:	f800283a 	ret

00806730 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  806730:	defffc04 	addi	sp,sp,-16
  806734:	df000315 	stw	fp,12(sp)
  806738:	df000304 	addi	fp,sp,12
  80673c:	e13ffe15 	stw	r4,-8(fp)
  806740:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  806744:	e0bfff17 	ldw	r2,-4(fp)
  806748:	108000cc 	andi	r2,r2,3
  80674c:	10002c1e 	bne	r2,zero,806800 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  806750:	e0bffe17 	ldw	r2,-8(fp)
  806754:	10800317 	ldw	r2,12(r2)
  806758:	e0bffe17 	ldw	r2,-8(fp)
  80675c:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  806760:	e0bffe17 	ldw	r2,-8(fp)
  806764:	10800317 	ldw	r2,12(r2)
  806768:	10800044 	addi	r2,r2,1
  80676c:	10800fcc 	andi	r2,r2,63
  806770:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  806774:	e0bffe17 	ldw	r2,-8(fp)
  806778:	10800317 	ldw	r2,12(r2)
  80677c:	e0fffe17 	ldw	r3,-8(fp)
  806780:	18c00017 	ldw	r3,0(r3)
  806784:	18c00037 	ldwio	r3,0(r3)
  806788:	1809883a 	mov	r4,r3
  80678c:	e0fffe17 	ldw	r3,-8(fp)
  806790:	1885883a 	add	r2,r3,r2
  806794:	10800704 	addi	r2,r2,28
  806798:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
  80679c:	e0bffe17 	ldw	r2,-8(fp)
  8067a0:	e0fffd17 	ldw	r3,-12(fp)
  8067a4:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8067a8:	e0bffe17 	ldw	r2,-8(fp)
  8067ac:	10800317 	ldw	r2,12(r2)
  8067b0:	10800044 	addi	r2,r2,1
  8067b4:	10800fcc 	andi	r2,r2,63
  8067b8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  8067bc:	e0bffe17 	ldw	r2,-8(fp)
  8067c0:	10c00217 	ldw	r3,8(r2)
  8067c4:	e0bffd17 	ldw	r2,-12(fp)
  8067c8:	18800e1e 	bne	r3,r2,806804 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8067cc:	e0bffe17 	ldw	r2,-8(fp)
  8067d0:	10c00117 	ldw	r3,4(r2)
  8067d4:	00bfdfc4 	movi	r2,-129
  8067d8:	1886703a 	and	r3,r3,r2
  8067dc:	e0bffe17 	ldw	r2,-8(fp)
  8067e0:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  8067e4:	e0bffe17 	ldw	r2,-8(fp)
  8067e8:	10800017 	ldw	r2,0(r2)
  8067ec:	10800304 	addi	r2,r2,12
  8067f0:	e0fffe17 	ldw	r3,-8(fp)
  8067f4:	18c00117 	ldw	r3,4(r3)
  8067f8:	10c00035 	stwio	r3,0(r2)
  8067fc:	00000106 	br	806804 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
  806800:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
  806804:	e037883a 	mov	sp,fp
  806808:	df000017 	ldw	fp,0(sp)
  80680c:	dec00104 	addi	sp,sp,4
  806810:	f800283a 	ret

00806814 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  806814:	defffb04 	addi	sp,sp,-20
  806818:	df000415 	stw	fp,16(sp)
  80681c:	df000404 	addi	fp,sp,16
  806820:	e13ffc15 	stw	r4,-16(fp)
  806824:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  806828:	e0bffc17 	ldw	r2,-16(fp)
  80682c:	10c00417 	ldw	r3,16(r2)
  806830:	e0bffc17 	ldw	r2,-16(fp)
  806834:	10800517 	ldw	r2,20(r2)
  806838:	18803226 	beq	r3,r2,806904 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  80683c:	e0bffc17 	ldw	r2,-16(fp)
  806840:	10800617 	ldw	r2,24(r2)
  806844:	1080008c 	andi	r2,r2,2
  806848:	10000326 	beq	r2,zero,806858 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  80684c:	e0bffd17 	ldw	r2,-12(fp)
  806850:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  806854:	10001d26 	beq	r2,zero,8068cc <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  806858:	e0bffc17 	ldw	r2,-16(fp)
  80685c:	10800417 	ldw	r2,16(r2)
  806860:	e0bffc17 	ldw	r2,-16(fp)
  806864:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  806868:	e0bffc17 	ldw	r2,-16(fp)
  80686c:	10800017 	ldw	r2,0(r2)
  806870:	10800104 	addi	r2,r2,4
  806874:	e0fffc17 	ldw	r3,-16(fp)
  806878:	18c00417 	ldw	r3,16(r3)
  80687c:	e13ffc17 	ldw	r4,-16(fp)
  806880:	20c7883a 	add	r3,r4,r3
  806884:	18c01704 	addi	r3,r3,92
  806888:	18c00003 	ldbu	r3,0(r3)
  80688c:	18c03fcc 	andi	r3,r3,255
  806890:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  806894:	e0bffc17 	ldw	r2,-16(fp)
  806898:	10800417 	ldw	r2,16(r2)
  80689c:	10800044 	addi	r2,r2,1
  8068a0:	e0fffc17 	ldw	r3,-16(fp)
  8068a4:	18800415 	stw	r2,16(r3)
  8068a8:	10c00fcc 	andi	r3,r2,63
  8068ac:	e0bffc17 	ldw	r2,-16(fp)
  8068b0:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8068b4:	e0bffc17 	ldw	r2,-16(fp)
  8068b8:	10800117 	ldw	r2,4(r2)
  8068bc:	10c01014 	ori	r3,r2,64
  8068c0:	e0bffc17 	ldw	r2,-16(fp)
  8068c4:	10c00115 	stw	r3,4(r2)
  8068c8:	00000e06 	br	806904 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  8068cc:	e0bffc17 	ldw	r2,-16(fp)
  8068d0:	10800017 	ldw	r2,0(r2)
  8068d4:	10800204 	addi	r2,r2,8
  8068d8:	10800037 	ldwio	r2,0(r2)
  8068dc:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  8068e0:	e0bffd17 	ldw	r2,-12(fp)
  8068e4:	1082000c 	andi	r2,r2,2048
  8068e8:	1000061e 	bne	r2,zero,806904 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  8068ec:	e0bffc17 	ldw	r2,-16(fp)
  8068f0:	10c00117 	ldw	r3,4(r2)
  8068f4:	00bfefc4 	movi	r2,-65
  8068f8:	1886703a 	and	r3,r3,r2
  8068fc:	e0bffc17 	ldw	r2,-16(fp)
  806900:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  806904:	e0bffc17 	ldw	r2,-16(fp)
  806908:	10c00417 	ldw	r3,16(r2)
  80690c:	e0bffc17 	ldw	r2,-16(fp)
  806910:	10800517 	ldw	r2,20(r2)
  806914:	1880061e 	bne	r3,r2,806930 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  806918:	e0bffc17 	ldw	r2,-16(fp)
  80691c:	10c00117 	ldw	r3,4(r2)
  806920:	00beefc4 	movi	r2,-1089
  806924:	1886703a 	and	r3,r3,r2
  806928:	e0bffc17 	ldw	r2,-16(fp)
  80692c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  806930:	e0bffc17 	ldw	r2,-16(fp)
  806934:	10800017 	ldw	r2,0(r2)
  806938:	10800304 	addi	r2,r2,12
  80693c:	e0fffc17 	ldw	r3,-16(fp)
  806940:	18c00117 	ldw	r3,4(r3)
  806944:	10c00035 	stwio	r3,0(r2)
}
  806948:	0001883a 	nop
  80694c:	e037883a 	mov	sp,fp
  806950:	df000017 	ldw	fp,0(sp)
  806954:	dec00104 	addi	sp,sp,4
  806958:	f800283a 	ret

0080695c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  80695c:	defffd04 	addi	sp,sp,-12
  806960:	df000215 	stw	fp,8(sp)
  806964:	df000204 	addi	fp,sp,8
  806968:	e13ffe15 	stw	r4,-8(fp)
  80696c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  806970:	00000506 	br	806988 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
  806974:	e0bfff17 	ldw	r2,-4(fp)
  806978:	1090000c 	andi	r2,r2,16384
  80697c:	10000226 	beq	r2,zero,806988 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
  806980:	00bffd44 	movi	r2,-11
  806984:	00000606 	br	8069a0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  806988:	e0bffe17 	ldw	r2,-8(fp)
  80698c:	10c00417 	ldw	r3,16(r2)
  806990:	e0bffe17 	ldw	r2,-8(fp)
  806994:	10800517 	ldw	r2,20(r2)
  806998:	18bff61e 	bne	r3,r2,806974 <__alt_mem_onchip_mem+0xff7fe974>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  80699c:	0005883a 	mov	r2,zero
}
  8069a0:	e037883a 	mov	sp,fp
  8069a4:	df000017 	ldw	fp,0(sp)
  8069a8:	dec00104 	addi	sp,sp,4
  8069ac:	f800283a 	ret

008069b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8069b0:	defffe04 	addi	sp,sp,-8
  8069b4:	dfc00115 	stw	ra,4(sp)
  8069b8:	df000015 	stw	fp,0(sp)
  8069bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8069c0:	d0a00917 	ldw	r2,-32732(gp)
  8069c4:	10000326 	beq	r2,zero,8069d4 <alt_get_errno+0x24>
  8069c8:	d0a00917 	ldw	r2,-32732(gp)
  8069cc:	103ee83a 	callr	r2
  8069d0:	00000106 	br	8069d8 <alt_get_errno+0x28>
  8069d4:	d0a72d04 	addi	r2,gp,-25420
}
  8069d8:	e037883a 	mov	sp,fp
  8069dc:	dfc00117 	ldw	ra,4(sp)
  8069e0:	df000017 	ldw	fp,0(sp)
  8069e4:	dec00204 	addi	sp,sp,8
  8069e8:	f800283a 	ret

008069ec <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  8069ec:	defff204 	addi	sp,sp,-56
  8069f0:	dfc00d15 	stw	ra,52(sp)
  8069f4:	df000c15 	stw	fp,48(sp)
  8069f8:	df000c04 	addi	fp,sp,48
  8069fc:	e13ffc15 	stw	r4,-16(fp)
  806a00:	e17ffd15 	stw	r5,-12(fp)
  806a04:	e1bffe15 	stw	r6,-8(fp)
  806a08:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  806a0c:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
  806a10:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  806a14:	e0bfff17 	ldw	r2,-4(fp)
  806a18:	1090000c 	andi	r2,r2,16384
  806a1c:	1005003a 	cmpeq	r2,r2,zero
  806a20:	10803fcc 	andi	r2,r2,255
  806a24:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  806a28:	00001306 	br	806a78 <altera_avalon_uart_read+0x8c>
    {
      count++;
  806a2c:	e0bff517 	ldw	r2,-44(fp)
  806a30:	10800044 	addi	r2,r2,1
  806a34:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  806a38:	e0bffd17 	ldw	r2,-12(fp)
  806a3c:	10c00044 	addi	r3,r2,1
  806a40:	e0fffd15 	stw	r3,-12(fp)
  806a44:	e0fffc17 	ldw	r3,-16(fp)
  806a48:	18c00217 	ldw	r3,8(r3)
  806a4c:	e13ffc17 	ldw	r4,-16(fp)
  806a50:	20c7883a 	add	r3,r4,r3
  806a54:	18c00704 	addi	r3,r3,28
  806a58:	18c00003 	ldbu	r3,0(r3)
  806a5c:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
  806a60:	e0bffc17 	ldw	r2,-16(fp)
  806a64:	10800217 	ldw	r2,8(r2)
  806a68:	10800044 	addi	r2,r2,1
  806a6c:	10c00fcc 	andi	r3,r2,63
  806a70:	e0bffc17 	ldw	r2,-16(fp)
  806a74:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  806a78:	e0fff517 	ldw	r3,-44(fp)
  806a7c:	e0bffe17 	ldw	r2,-8(fp)
  806a80:	1880050e 	bge	r3,r2,806a98 <altera_avalon_uart_read+0xac>
  806a84:	e0bffc17 	ldw	r2,-16(fp)
  806a88:	10c00217 	ldw	r3,8(r2)
  806a8c:	e0bffc17 	ldw	r2,-16(fp)
  806a90:	10800317 	ldw	r2,12(r2)
  806a94:	18bfe51e 	bne	r3,r2,806a2c <__alt_mem_onchip_mem+0xff7fea2c>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  806a98:	e0bff517 	ldw	r2,-44(fp)
  806a9c:	1000251e 	bne	r2,zero,806b34 <altera_avalon_uart_read+0x148>
  806aa0:	e0bffc17 	ldw	r2,-16(fp)
  806aa4:	10c00217 	ldw	r3,8(r2)
  806aa8:	e0bffc17 	ldw	r2,-16(fp)
  806aac:	10800317 	ldw	r2,12(r2)
  806ab0:	1880201e 	bne	r3,r2,806b34 <altera_avalon_uart_read+0x148>
    {
      if (!block)
  806ab4:	e0bff617 	ldw	r2,-40(fp)
  806ab8:	1000071e 	bne	r2,zero,806ad8 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  806abc:	08069b00 	call	8069b0 <alt_get_errno>
  806ac0:	1007883a 	mov	r3,r2
  806ac4:	008002c4 	movi	r2,11
  806ac8:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
  806acc:	00800044 	movi	r2,1
  806ad0:	e0bff405 	stb	r2,-48(fp)
        break;
  806ad4:	00001b06 	br	806b44 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806ad8:	0005303a 	rdctl	r2,status
  806adc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806ae0:	e0fff917 	ldw	r3,-28(fp)
  806ae4:	00bfff84 	movi	r2,-2
  806ae8:	1884703a 	and	r2,r3,r2
  806aec:	1001703a 	wrctl	status,r2
  
  return context;
  806af0:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  806af4:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  806af8:	e0bffc17 	ldw	r2,-16(fp)
  806afc:	10800117 	ldw	r2,4(r2)
  806b00:	10c02014 	ori	r3,r2,128
  806b04:	e0bffc17 	ldw	r2,-16(fp)
  806b08:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  806b0c:	e0bffc17 	ldw	r2,-16(fp)
  806b10:	10800017 	ldw	r2,0(r2)
  806b14:	10800304 	addi	r2,r2,12
  806b18:	e0fffc17 	ldw	r3,-16(fp)
  806b1c:	18c00117 	ldw	r3,4(r3)
  806b20:	10c00035 	stwio	r3,0(r2)
  806b24:	e0bff817 	ldw	r2,-32(fp)
  806b28:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806b2c:	e0bffa17 	ldw	r2,-24(fp)
  806b30:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  806b34:	e0bff517 	ldw	r2,-44(fp)
  806b38:	1000021e 	bne	r2,zero,806b44 <altera_avalon_uart_read+0x158>
  806b3c:	e0bffe17 	ldw	r2,-8(fp)
  806b40:	103fcd1e 	bne	r2,zero,806a78 <__alt_mem_onchip_mem+0xff7fea78>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806b44:	0005303a 	rdctl	r2,status
  806b48:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806b4c:	e0fffb17 	ldw	r3,-20(fp)
  806b50:	00bfff84 	movi	r2,-2
  806b54:	1884703a 	and	r2,r3,r2
  806b58:	1001703a 	wrctl	status,r2
  
  return context;
  806b5c:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  806b60:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  806b64:	e0bffc17 	ldw	r2,-16(fp)
  806b68:	10800117 	ldw	r2,4(r2)
  806b6c:	10c02014 	ori	r3,r2,128
  806b70:	e0bffc17 	ldw	r2,-16(fp)
  806b74:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  806b78:	e0bffc17 	ldw	r2,-16(fp)
  806b7c:	10800017 	ldw	r2,0(r2)
  806b80:	10800304 	addi	r2,r2,12
  806b84:	e0fffc17 	ldw	r3,-16(fp)
  806b88:	18c00117 	ldw	r3,4(r3)
  806b8c:	10c00035 	stwio	r3,0(r2)
  806b90:	e0bff817 	ldw	r2,-32(fp)
  806b94:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806b98:	e0bff717 	ldw	r2,-36(fp)
  806b9c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  806ba0:	e0bff403 	ldbu	r2,-48(fp)
  806ba4:	10000226 	beq	r2,zero,806bb0 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
  806ba8:	00bffd44 	movi	r2,-11
  806bac:	00000106 	br	806bb4 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
  806bb0:	e0bff517 	ldw	r2,-44(fp)
  }
}
  806bb4:	e037883a 	mov	sp,fp
  806bb8:	dfc00117 	ldw	ra,4(sp)
  806bbc:	df000017 	ldw	fp,0(sp)
  806bc0:	dec00204 	addi	sp,sp,8
  806bc4:	f800283a 	ret

00806bc8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806bc8:	defffe04 	addi	sp,sp,-8
  806bcc:	dfc00115 	stw	ra,4(sp)
  806bd0:	df000015 	stw	fp,0(sp)
  806bd4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806bd8:	d0a00917 	ldw	r2,-32732(gp)
  806bdc:	10000326 	beq	r2,zero,806bec <alt_get_errno+0x24>
  806be0:	d0a00917 	ldw	r2,-32732(gp)
  806be4:	103ee83a 	callr	r2
  806be8:	00000106 	br	806bf0 <alt_get_errno+0x28>
  806bec:	d0a72d04 	addi	r2,gp,-25420
}
  806bf0:	e037883a 	mov	sp,fp
  806bf4:	dfc00117 	ldw	ra,4(sp)
  806bf8:	df000017 	ldw	fp,0(sp)
  806bfc:	dec00204 	addi	sp,sp,8
  806c00:	f800283a 	ret

00806c04 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  806c04:	defff204 	addi	sp,sp,-56
  806c08:	dfc00d15 	stw	ra,52(sp)
  806c0c:	df000c15 	stw	fp,48(sp)
  806c10:	df000c04 	addi	fp,sp,48
  806c14:	e13ffc15 	stw	r4,-16(fp)
  806c18:	e17ffd15 	stw	r5,-12(fp)
  806c1c:	e1bffe15 	stw	r6,-8(fp)
  806c20:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  806c24:	e0bffe17 	ldw	r2,-8(fp)
  806c28:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  806c2c:	e0bfff17 	ldw	r2,-4(fp)
  806c30:	1090000c 	andi	r2,r2,16384
  806c34:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  806c38:	00003c06 	br	806d2c <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  806c3c:	e0bffc17 	ldw	r2,-16(fp)
  806c40:	10800517 	ldw	r2,20(r2)
  806c44:	10800044 	addi	r2,r2,1
  806c48:	10800fcc 	andi	r2,r2,63
  806c4c:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  806c50:	e0bffc17 	ldw	r2,-16(fp)
  806c54:	10c00417 	ldw	r3,16(r2)
  806c58:	e0bff717 	ldw	r2,-36(fp)
  806c5c:	1880221e 	bne	r3,r2,806ce8 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
  806c60:	e0bff517 	ldw	r2,-44(fp)
  806c64:	10000526 	beq	r2,zero,806c7c <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  806c68:	0806bc80 	call	806bc8 <alt_get_errno>
  806c6c:	1007883a 	mov	r3,r2
  806c70:	008002c4 	movi	r2,11
  806c74:	18800015 	stw	r2,0(r3)
        break;
  806c78:	00002e06 	br	806d34 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806c7c:	0005303a 	rdctl	r2,status
  806c80:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806c84:	e0fff917 	ldw	r3,-28(fp)
  806c88:	00bfff84 	movi	r2,-2
  806c8c:	1884703a 	and	r2,r3,r2
  806c90:	1001703a 	wrctl	status,r2
  
  return context;
  806c94:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  806c98:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  806c9c:	e0bffc17 	ldw	r2,-16(fp)
  806ca0:	10800117 	ldw	r2,4(r2)
  806ca4:	10c11014 	ori	r3,r2,1088
  806ca8:	e0bffc17 	ldw	r2,-16(fp)
  806cac:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  806cb0:	e0bffc17 	ldw	r2,-16(fp)
  806cb4:	10800017 	ldw	r2,0(r2)
  806cb8:	10800304 	addi	r2,r2,12
  806cbc:	e0fffc17 	ldw	r3,-16(fp)
  806cc0:	18c00117 	ldw	r3,4(r3)
  806cc4:	10c00035 	stwio	r3,0(r2)
  806cc8:	e0bff817 	ldw	r2,-32(fp)
  806ccc:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806cd0:	e0bff617 	ldw	r2,-40(fp)
  806cd4:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  806cd8:	e0bffc17 	ldw	r2,-16(fp)
  806cdc:	10c00417 	ldw	r3,16(r2)
  806ce0:	e0bff717 	ldw	r2,-36(fp)
  806ce4:	18bffc26 	beq	r3,r2,806cd8 <__alt_mem_onchip_mem+0xff7fecd8>
      }
    }

    count--;
  806ce8:	e0bff417 	ldw	r2,-48(fp)
  806cec:	10bfffc4 	addi	r2,r2,-1
  806cf0:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  806cf4:	e0bffc17 	ldw	r2,-16(fp)
  806cf8:	10c00517 	ldw	r3,20(r2)
  806cfc:	e0bffd17 	ldw	r2,-12(fp)
  806d00:	11000044 	addi	r4,r2,1
  806d04:	e13ffd15 	stw	r4,-12(fp)
  806d08:	10800003 	ldbu	r2,0(r2)
  806d0c:	1009883a 	mov	r4,r2
  806d10:	e0bffc17 	ldw	r2,-16(fp)
  806d14:	10c5883a 	add	r2,r2,r3
  806d18:	10801704 	addi	r2,r2,92
  806d1c:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
  806d20:	e0bffc17 	ldw	r2,-16(fp)
  806d24:	e0fff717 	ldw	r3,-36(fp)
  806d28:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  806d2c:	e0bff417 	ldw	r2,-48(fp)
  806d30:	103fc21e 	bne	r2,zero,806c3c <__alt_mem_onchip_mem+0xff7fec3c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  806d34:	0005303a 	rdctl	r2,status
  806d38:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  806d3c:	e0fffb17 	ldw	r3,-20(fp)
  806d40:	00bfff84 	movi	r2,-2
  806d44:	1884703a 	and	r2,r3,r2
  806d48:	1001703a 	wrctl	status,r2
  
  return context;
  806d4c:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  806d50:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  806d54:	e0bffc17 	ldw	r2,-16(fp)
  806d58:	10800117 	ldw	r2,4(r2)
  806d5c:	10c11014 	ori	r3,r2,1088
  806d60:	e0bffc17 	ldw	r2,-16(fp)
  806d64:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  806d68:	e0bffc17 	ldw	r2,-16(fp)
  806d6c:	10800017 	ldw	r2,0(r2)
  806d70:	10800304 	addi	r2,r2,12
  806d74:	e0fffc17 	ldw	r3,-16(fp)
  806d78:	18c00117 	ldw	r3,4(r3)
  806d7c:	10c00035 	stwio	r3,0(r2)
  806d80:	e0bff817 	ldw	r2,-32(fp)
  806d84:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  806d88:	e0bffa17 	ldw	r2,-24(fp)
  806d8c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  806d90:	e0fffe17 	ldw	r3,-8(fp)
  806d94:	e0bff417 	ldw	r2,-48(fp)
  806d98:	1885c83a 	sub	r2,r3,r2
}
  806d9c:	e037883a 	mov	sp,fp
  806da0:	dfc00117 	ldw	ra,4(sp)
  806da4:	df000017 	ldw	fp,0(sp)
  806da8:	dec00204 	addi	sp,sp,8
  806dac:	f800283a 	ret

00806db0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  806db0:	defffe04 	addi	sp,sp,-8
  806db4:	df000115 	stw	fp,4(sp)
  806db8:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  806dbc:	e03fff15 	stw	zero,-4(fp)
  806dc0:	00000506 	br	806dd8 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  806dc4:	e0bfff17 	ldw	r2,-4(fp)
  806dc8:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  806dcc:	e0bfff17 	ldw	r2,-4(fp)
  806dd0:	10800804 	addi	r2,r2,32
  806dd4:	e0bfff15 	stw	r2,-4(fp)
  806dd8:	e0bfff17 	ldw	r2,-4(fp)
  806ddc:	10820030 	cmpltui	r2,r2,2048
  806de0:	103ff81e 	bne	r2,zero,806dc4 <__alt_mem_onchip_mem+0xff7fedc4>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  806de4:	0001883a 	nop
  806de8:	e037883a 	mov	sp,fp
  806dec:	df000017 	ldw	fp,0(sp)
  806df0:	dec00104 	addi	sp,sp,4
  806df4:	f800283a 	ret

00806df8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  806df8:	defffe04 	addi	sp,sp,-8
  806dfc:	dfc00115 	stw	ra,4(sp)
  806e00:	df000015 	stw	fp,0(sp)
  806e04:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  806e08:	d0a00917 	ldw	r2,-32732(gp)
  806e0c:	10000326 	beq	r2,zero,806e1c <alt_get_errno+0x24>
  806e10:	d0a00917 	ldw	r2,-32732(gp)
  806e14:	103ee83a 	callr	r2
  806e18:	00000106 	br	806e20 <alt_get_errno+0x28>
  806e1c:	d0a72d04 	addi	r2,gp,-25420
}
  806e20:	e037883a 	mov	sp,fp
  806e24:	dfc00117 	ldw	ra,4(sp)
  806e28:	df000017 	ldw	fp,0(sp)
  806e2c:	dec00204 	addi	sp,sp,8
  806e30:	f800283a 	ret

00806e34 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  806e34:	defffa04 	addi	sp,sp,-24
  806e38:	dfc00515 	stw	ra,20(sp)
  806e3c:	df000415 	stw	fp,16(sp)
  806e40:	df000404 	addi	fp,sp,16
  806e44:	e13ffe15 	stw	r4,-8(fp)
  806e48:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  806e4c:	e0bffe17 	ldw	r2,-8(fp)
  806e50:	10000326 	beq	r2,zero,806e60 <alt_dev_llist_insert+0x2c>
  806e54:	e0bffe17 	ldw	r2,-8(fp)
  806e58:	10800217 	ldw	r2,8(r2)
  806e5c:	1000061e 	bne	r2,zero,806e78 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
  806e60:	0806df80 	call	806df8 <alt_get_errno>
  806e64:	1007883a 	mov	r3,r2
  806e68:	00800584 	movi	r2,22
  806e6c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  806e70:	00bffa84 	movi	r2,-22
  806e74:	00001306 	br	806ec4 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  806e78:	e0bffe17 	ldw	r2,-8(fp)
  806e7c:	e0ffff17 	ldw	r3,-4(fp)
  806e80:	e0fffc15 	stw	r3,-16(fp)
  806e84:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  806e88:	e0bffd17 	ldw	r2,-12(fp)
  806e8c:	e0fffc17 	ldw	r3,-16(fp)
  806e90:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
  806e94:	e0bffc17 	ldw	r2,-16(fp)
  806e98:	10c00017 	ldw	r3,0(r2)
  806e9c:	e0bffd17 	ldw	r2,-12(fp)
  806ea0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  806ea4:	e0bffc17 	ldw	r2,-16(fp)
  806ea8:	10800017 	ldw	r2,0(r2)
  806eac:	e0fffd17 	ldw	r3,-12(fp)
  806eb0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
  806eb4:	e0bffc17 	ldw	r2,-16(fp)
  806eb8:	e0fffd17 	ldw	r3,-12(fp)
  806ebc:	10c00015 	stw	r3,0(r2)

  return 0;  
  806ec0:	0005883a 	mov	r2,zero
}
  806ec4:	e037883a 	mov	sp,fp
  806ec8:	dfc00117 	ldw	ra,4(sp)
  806ecc:	df000017 	ldw	fp,0(sp)
  806ed0:	dec00204 	addi	sp,sp,8
  806ed4:	f800283a 	ret

00806ed8 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  806ed8:	defffd04 	addi	sp,sp,-12
  806edc:	dfc00215 	stw	ra,8(sp)
  806ee0:	df000115 	stw	fp,4(sp)
  806ee4:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  806ee8:	00802034 	movhi	r2,128
  806eec:	109fa904 	addi	r2,r2,32420
  806ef0:	e0bfff15 	stw	r2,-4(fp)
  806ef4:	00000606 	br	806f10 <_do_ctors+0x38>
        (*ctor) (); 
  806ef8:	e0bfff17 	ldw	r2,-4(fp)
  806efc:	10800017 	ldw	r2,0(r2)
  806f00:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  806f04:	e0bfff17 	ldw	r2,-4(fp)
  806f08:	10bfff04 	addi	r2,r2,-4
  806f0c:	e0bfff15 	stw	r2,-4(fp)
  806f10:	e0ffff17 	ldw	r3,-4(fp)
  806f14:	00802034 	movhi	r2,128
  806f18:	109faa04 	addi	r2,r2,32424
  806f1c:	18bff62e 	bgeu	r3,r2,806ef8 <__alt_mem_onchip_mem+0xff7feef8>
        (*ctor) (); 
}
  806f20:	0001883a 	nop
  806f24:	e037883a 	mov	sp,fp
  806f28:	dfc00117 	ldw	ra,4(sp)
  806f2c:	df000017 	ldw	fp,0(sp)
  806f30:	dec00204 	addi	sp,sp,8
  806f34:	f800283a 	ret

00806f38 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  806f38:	defffd04 	addi	sp,sp,-12
  806f3c:	dfc00215 	stw	ra,8(sp)
  806f40:	df000115 	stw	fp,4(sp)
  806f44:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  806f48:	00802034 	movhi	r2,128
  806f4c:	109fa904 	addi	r2,r2,32420
  806f50:	e0bfff15 	stw	r2,-4(fp)
  806f54:	00000606 	br	806f70 <_do_dtors+0x38>
        (*dtor) (); 
  806f58:	e0bfff17 	ldw	r2,-4(fp)
  806f5c:	10800017 	ldw	r2,0(r2)
  806f60:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  806f64:	e0bfff17 	ldw	r2,-4(fp)
  806f68:	10bfff04 	addi	r2,r2,-4
  806f6c:	e0bfff15 	stw	r2,-4(fp)
  806f70:	e0ffff17 	ldw	r3,-4(fp)
  806f74:	00802034 	movhi	r2,128
  806f78:	109faa04 	addi	r2,r2,32424
  806f7c:	18bff62e 	bgeu	r3,r2,806f58 <__alt_mem_onchip_mem+0xff7fef58>
        (*dtor) (); 
}
  806f80:	0001883a 	nop
  806f84:	e037883a 	mov	sp,fp
  806f88:	dfc00117 	ldw	ra,4(sp)
  806f8c:	df000017 	ldw	fp,0(sp)
  806f90:	dec00204 	addi	sp,sp,8
  806f94:	f800283a 	ret

00806f98 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  806f98:	defffe04 	addi	sp,sp,-8
  806f9c:	dfc00115 	stw	ra,4(sp)
  806fa0:	df000015 	stw	fp,0(sp)
  806fa4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  806fa8:	01440004 	movi	r5,4096
  806fac:	0009883a 	mov	r4,zero
  806fb0:	08079e80 	call	8079e8 <alt_icache_flush>
#endif
}
  806fb4:	0001883a 	nop
  806fb8:	e037883a 	mov	sp,fp
  806fbc:	dfc00117 	ldw	ra,4(sp)
  806fc0:	df000017 	ldw	fp,0(sp)
  806fc4:	dec00204 	addi	sp,sp,8
  806fc8:	f800283a 	ret

00806fcc <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  806fcc:	defff904 	addi	sp,sp,-28
  806fd0:	dfc00615 	stw	ra,24(sp)
  806fd4:	df000515 	stw	fp,20(sp)
  806fd8:	df000504 	addi	fp,sp,20
  806fdc:	e13ffc15 	stw	r4,-16(fp)
  806fe0:	e17ffd15 	stw	r5,-12(fp)
  806fe4:	e1bffe15 	stw	r6,-8(fp)
  806fe8:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  806fec:	e0800217 	ldw	r2,8(fp)
  806ff0:	d8800015 	stw	r2,0(sp)
  806ff4:	e1ffff17 	ldw	r7,-4(fp)
  806ff8:	e1bffe17 	ldw	r6,-8(fp)
  806ffc:	e17ffd17 	ldw	r5,-12(fp)
  807000:	e13ffc17 	ldw	r4,-16(fp)
  807004:	080717c0 	call	80717c <alt_iic_isr_register>
}  
  807008:	e037883a 	mov	sp,fp
  80700c:	dfc00117 	ldw	ra,4(sp)
  807010:	df000017 	ldw	fp,0(sp)
  807014:	dec00204 	addi	sp,sp,8
  807018:	f800283a 	ret

0080701c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  80701c:	defff904 	addi	sp,sp,-28
  807020:	df000615 	stw	fp,24(sp)
  807024:	df000604 	addi	fp,sp,24
  807028:	e13ffe15 	stw	r4,-8(fp)
  80702c:	e17fff15 	stw	r5,-4(fp)
  807030:	e0bfff17 	ldw	r2,-4(fp)
  807034:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  807038:	0005303a 	rdctl	r2,status
  80703c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  807040:	e0fffb17 	ldw	r3,-20(fp)
  807044:	00bfff84 	movi	r2,-2
  807048:	1884703a 	and	r2,r3,r2
  80704c:	1001703a 	wrctl	status,r2
  
  return context;
  807050:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  807054:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
  807058:	00c00044 	movi	r3,1
  80705c:	e0bffa17 	ldw	r2,-24(fp)
  807060:	1884983a 	sll	r2,r3,r2
  807064:	1007883a 	mov	r3,r2
  807068:	d0a72e17 	ldw	r2,-25416(gp)
  80706c:	1884b03a 	or	r2,r3,r2
  807070:	d0a72e15 	stw	r2,-25416(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  807074:	d0a72e17 	ldw	r2,-25416(gp)
  807078:	100170fa 	wrctl	ienable,r2
  80707c:	e0bffc17 	ldw	r2,-16(fp)
  807080:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  807084:	e0bffd17 	ldw	r2,-12(fp)
  807088:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  80708c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
  807090:	0001883a 	nop
}
  807094:	e037883a 	mov	sp,fp
  807098:	df000017 	ldw	fp,0(sp)
  80709c:	dec00104 	addi	sp,sp,4
  8070a0:	f800283a 	ret

008070a4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  8070a4:	defff904 	addi	sp,sp,-28
  8070a8:	df000615 	stw	fp,24(sp)
  8070ac:	df000604 	addi	fp,sp,24
  8070b0:	e13ffe15 	stw	r4,-8(fp)
  8070b4:	e17fff15 	stw	r5,-4(fp)
  8070b8:	e0bfff17 	ldw	r2,-4(fp)
  8070bc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8070c0:	0005303a 	rdctl	r2,status
  8070c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8070c8:	e0fffb17 	ldw	r3,-20(fp)
  8070cc:	00bfff84 	movi	r2,-2
  8070d0:	1884703a 	and	r2,r3,r2
  8070d4:	1001703a 	wrctl	status,r2
  
  return context;
  8070d8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8070dc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
  8070e0:	00c00044 	movi	r3,1
  8070e4:	e0bffa17 	ldw	r2,-24(fp)
  8070e8:	1884983a 	sll	r2,r3,r2
  8070ec:	0084303a 	nor	r2,zero,r2
  8070f0:	1007883a 	mov	r3,r2
  8070f4:	d0a72e17 	ldw	r2,-25416(gp)
  8070f8:	1884703a 	and	r2,r3,r2
  8070fc:	d0a72e15 	stw	r2,-25416(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  807100:	d0a72e17 	ldw	r2,-25416(gp)
  807104:	100170fa 	wrctl	ienable,r2
  807108:	e0bffc17 	ldw	r2,-16(fp)
  80710c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  807110:	e0bffd17 	ldw	r2,-12(fp)
  807114:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  807118:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
  80711c:	0001883a 	nop
}
  807120:	e037883a 	mov	sp,fp
  807124:	df000017 	ldw	fp,0(sp)
  807128:	dec00104 	addi	sp,sp,4
  80712c:	f800283a 	ret

00807130 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  807130:	defffc04 	addi	sp,sp,-16
  807134:	df000315 	stw	fp,12(sp)
  807138:	df000304 	addi	fp,sp,12
  80713c:	e13ffe15 	stw	r4,-8(fp)
  807140:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  807144:	000530fa 	rdctl	r2,ienable
  807148:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  80714c:	00c00044 	movi	r3,1
  807150:	e0bfff17 	ldw	r2,-4(fp)
  807154:	1884983a 	sll	r2,r3,r2
  807158:	1007883a 	mov	r3,r2
  80715c:	e0bffd17 	ldw	r2,-12(fp)
  807160:	1884703a 	and	r2,r3,r2
  807164:	1004c03a 	cmpne	r2,r2,zero
  807168:	10803fcc 	andi	r2,r2,255
}
  80716c:	e037883a 	mov	sp,fp
  807170:	df000017 	ldw	fp,0(sp)
  807174:	dec00104 	addi	sp,sp,4
  807178:	f800283a 	ret

0080717c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  80717c:	defff504 	addi	sp,sp,-44
  807180:	dfc00a15 	stw	ra,40(sp)
  807184:	df000915 	stw	fp,36(sp)
  807188:	df000904 	addi	fp,sp,36
  80718c:	e13ffc15 	stw	r4,-16(fp)
  807190:	e17ffd15 	stw	r5,-12(fp)
  807194:	e1bffe15 	stw	r6,-8(fp)
  807198:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
  80719c:	00bffa84 	movi	r2,-22
  8071a0:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  8071a4:	e0bffd17 	ldw	r2,-12(fp)
  8071a8:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  8071ac:	e0bff817 	ldw	r2,-32(fp)
  8071b0:	10800808 	cmpgei	r2,r2,32
  8071b4:	1000271e 	bne	r2,zero,807254 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8071b8:	0005303a 	rdctl	r2,status
  8071bc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8071c0:	e0fffb17 	ldw	r3,-20(fp)
  8071c4:	00bfff84 	movi	r2,-2
  8071c8:	1884703a 	and	r2,r3,r2
  8071cc:	1001703a 	wrctl	status,r2
  
  return context;
  8071d0:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  8071d4:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
  8071d8:	00802074 	movhi	r2,129
  8071dc:	10aece04 	addi	r2,r2,-17608
  8071e0:	e0fff817 	ldw	r3,-32(fp)
  8071e4:	180690fa 	slli	r3,r3,3
  8071e8:	10c5883a 	add	r2,r2,r3
  8071ec:	e0fffe17 	ldw	r3,-8(fp)
  8071f0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
  8071f4:	00802074 	movhi	r2,129
  8071f8:	10aece04 	addi	r2,r2,-17608
  8071fc:	e0fff817 	ldw	r3,-32(fp)
  807200:	180690fa 	slli	r3,r3,3
  807204:	10c5883a 	add	r2,r2,r3
  807208:	10800104 	addi	r2,r2,4
  80720c:	e0ffff17 	ldw	r3,-4(fp)
  807210:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  807214:	e0bffe17 	ldw	r2,-8(fp)
  807218:	10000526 	beq	r2,zero,807230 <alt_iic_isr_register+0xb4>
  80721c:	e0bff817 	ldw	r2,-32(fp)
  807220:	100b883a 	mov	r5,r2
  807224:	e13ffc17 	ldw	r4,-16(fp)
  807228:	080701c0 	call	80701c <alt_ic_irq_enable>
  80722c:	00000406 	br	807240 <alt_iic_isr_register+0xc4>
  807230:	e0bff817 	ldw	r2,-32(fp)
  807234:	100b883a 	mov	r5,r2
  807238:	e13ffc17 	ldw	r4,-16(fp)
  80723c:	08070a40 	call	8070a4 <alt_ic_irq_disable>
  807240:	e0bff715 	stw	r2,-36(fp)
  807244:	e0bffa17 	ldw	r2,-24(fp)
  807248:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  80724c:	e0bff917 	ldw	r2,-28(fp)
  807250:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  807254:	e0bff717 	ldw	r2,-36(fp)
}
  807258:	e037883a 	mov	sp,fp
  80725c:	dfc00117 	ldw	ra,4(sp)
  807260:	df000017 	ldw	fp,0(sp)
  807264:	dec00204 	addi	sp,sp,8
  807268:	f800283a 	ret

0080726c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  80726c:	defff904 	addi	sp,sp,-28
  807270:	dfc00615 	stw	ra,24(sp)
  807274:	df000515 	stw	fp,20(sp)
  807278:	df000504 	addi	fp,sp,20
  80727c:	e13ffc15 	stw	r4,-16(fp)
  807280:	e17ffd15 	stw	r5,-12(fp)
  807284:	e1bffe15 	stw	r6,-8(fp)
  807288:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80728c:	e1bfff17 	ldw	r6,-4(fp)
  807290:	e17ffe17 	ldw	r5,-8(fp)
  807294:	e13ffd17 	ldw	r4,-12(fp)
  807298:	08074ac0 	call	8074ac <open>
  80729c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  8072a0:	e0bffb17 	ldw	r2,-20(fp)
  8072a4:	10001c16 	blt	r2,zero,807318 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
  8072a8:	00802074 	movhi	r2,129
  8072ac:	10a29e04 	addi	r2,r2,-30088
  8072b0:	e0fffb17 	ldw	r3,-20(fp)
  8072b4:	18c00324 	muli	r3,r3,12
  8072b8:	10c5883a 	add	r2,r2,r3
  8072bc:	10c00017 	ldw	r3,0(r2)
  8072c0:	e0bffc17 	ldw	r2,-16(fp)
  8072c4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  8072c8:	00802074 	movhi	r2,129
  8072cc:	10a29e04 	addi	r2,r2,-30088
  8072d0:	e0fffb17 	ldw	r3,-20(fp)
  8072d4:	18c00324 	muli	r3,r3,12
  8072d8:	10c5883a 	add	r2,r2,r3
  8072dc:	10800104 	addi	r2,r2,4
  8072e0:	10c00017 	ldw	r3,0(r2)
  8072e4:	e0bffc17 	ldw	r2,-16(fp)
  8072e8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8072ec:	00802074 	movhi	r2,129
  8072f0:	10a29e04 	addi	r2,r2,-30088
  8072f4:	e0fffb17 	ldw	r3,-20(fp)
  8072f8:	18c00324 	muli	r3,r3,12
  8072fc:	10c5883a 	add	r2,r2,r3
  807300:	10800204 	addi	r2,r2,8
  807304:	10c00017 	ldw	r3,0(r2)
  807308:	e0bffc17 	ldw	r2,-16(fp)
  80730c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  807310:	e13ffb17 	ldw	r4,-20(fp)
  807314:	08045b00 	call	8045b0 <alt_release_fd>
  }
} 
  807318:	0001883a 	nop
  80731c:	e037883a 	mov	sp,fp
  807320:	dfc00117 	ldw	ra,4(sp)
  807324:	df000017 	ldw	fp,0(sp)
  807328:	dec00204 	addi	sp,sp,8
  80732c:	f800283a 	ret

00807330 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  807330:	defffb04 	addi	sp,sp,-20
  807334:	dfc00415 	stw	ra,16(sp)
  807338:	df000315 	stw	fp,12(sp)
  80733c:	df000304 	addi	fp,sp,12
  807340:	e13ffd15 	stw	r4,-12(fp)
  807344:	e17ffe15 	stw	r5,-8(fp)
  807348:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  80734c:	01c07fc4 	movi	r7,511
  807350:	01800044 	movi	r6,1
  807354:	e17ffd17 	ldw	r5,-12(fp)
  807358:	01002074 	movhi	r4,129
  80735c:	2122a104 	addi	r4,r4,-30076
  807360:	080726c0 	call	80726c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  807364:	01c07fc4 	movi	r7,511
  807368:	000d883a 	mov	r6,zero
  80736c:	e17ffe17 	ldw	r5,-8(fp)
  807370:	01002074 	movhi	r4,129
  807374:	21229e04 	addi	r4,r4,-30088
  807378:	080726c0 	call	80726c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80737c:	01c07fc4 	movi	r7,511
  807380:	01800044 	movi	r6,1
  807384:	e17fff17 	ldw	r5,-4(fp)
  807388:	01002074 	movhi	r4,129
  80738c:	2122a404 	addi	r4,r4,-30064
  807390:	080726c0 	call	80726c <alt_open_fd>
}  
  807394:	0001883a 	nop
  807398:	e037883a 	mov	sp,fp
  80739c:	dfc00117 	ldw	ra,4(sp)
  8073a0:	df000017 	ldw	fp,0(sp)
  8073a4:	dec00204 	addi	sp,sp,8
  8073a8:	f800283a 	ret

008073ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  8073ac:	defffe04 	addi	sp,sp,-8
  8073b0:	dfc00115 	stw	ra,4(sp)
  8073b4:	df000015 	stw	fp,0(sp)
  8073b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
  8073bc:	d0a00917 	ldw	r2,-32732(gp)
  8073c0:	10000326 	beq	r2,zero,8073d0 <alt_get_errno+0x24>
  8073c4:	d0a00917 	ldw	r2,-32732(gp)
  8073c8:	103ee83a 	callr	r2
  8073cc:	00000106 	br	8073d4 <alt_get_errno+0x28>
  8073d0:	d0a72d04 	addi	r2,gp,-25420
}
  8073d4:	e037883a 	mov	sp,fp
  8073d8:	dfc00117 	ldw	ra,4(sp)
  8073dc:	df000017 	ldw	fp,0(sp)
  8073e0:	dec00204 	addi	sp,sp,8
  8073e4:	f800283a 	ret

008073e8 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  8073e8:	defffd04 	addi	sp,sp,-12
  8073ec:	df000215 	stw	fp,8(sp)
  8073f0:	df000204 	addi	fp,sp,8
  8073f4:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  8073f8:	e0bfff17 	ldw	r2,-4(fp)
  8073fc:	10800217 	ldw	r2,8(r2)
  807400:	10d00034 	orhi	r3,r2,16384
  807404:	e0bfff17 	ldw	r2,-4(fp)
  807408:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80740c:	e03ffe15 	stw	zero,-8(fp)
  807410:	00001d06 	br	807488 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  807414:	00802074 	movhi	r2,129
  807418:	10a29e04 	addi	r2,r2,-30088
  80741c:	e0fffe17 	ldw	r3,-8(fp)
  807420:	18c00324 	muli	r3,r3,12
  807424:	10c5883a 	add	r2,r2,r3
  807428:	10c00017 	ldw	r3,0(r2)
  80742c:	e0bfff17 	ldw	r2,-4(fp)
  807430:	10800017 	ldw	r2,0(r2)
  807434:	1880111e 	bne	r3,r2,80747c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  807438:	00802074 	movhi	r2,129
  80743c:	10a29e04 	addi	r2,r2,-30088
  807440:	e0fffe17 	ldw	r3,-8(fp)
  807444:	18c00324 	muli	r3,r3,12
  807448:	10c5883a 	add	r2,r2,r3
  80744c:	10800204 	addi	r2,r2,8
  807450:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  807454:	1000090e 	bge	r2,zero,80747c <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
  807458:	e0bffe17 	ldw	r2,-8(fp)
  80745c:	10c00324 	muli	r3,r2,12
  807460:	00802074 	movhi	r2,129
  807464:	10a29e04 	addi	r2,r2,-30088
  807468:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
  80746c:	e0bfff17 	ldw	r2,-4(fp)
  807470:	18800226 	beq	r3,r2,80747c <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  807474:	00bffcc4 	movi	r2,-13
  807478:	00000806 	br	80749c <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80747c:	e0bffe17 	ldw	r2,-8(fp)
  807480:	10800044 	addi	r2,r2,1
  807484:	e0bffe15 	stw	r2,-8(fp)
  807488:	d0a00817 	ldw	r2,-32736(gp)
  80748c:	1007883a 	mov	r3,r2
  807490:	e0bffe17 	ldw	r2,-8(fp)
  807494:	18bfdf2e 	bgeu	r3,r2,807414 <__alt_mem_onchip_mem+0xff7ff414>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  807498:	0005883a 	mov	r2,zero
}
  80749c:	e037883a 	mov	sp,fp
  8074a0:	df000017 	ldw	fp,0(sp)
  8074a4:	dec00104 	addi	sp,sp,4
  8074a8:	f800283a 	ret

008074ac <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  8074ac:	defff604 	addi	sp,sp,-40
  8074b0:	dfc00915 	stw	ra,36(sp)
  8074b4:	df000815 	stw	fp,32(sp)
  8074b8:	df000804 	addi	fp,sp,32
  8074bc:	e13ffd15 	stw	r4,-12(fp)
  8074c0:	e17ffe15 	stw	r5,-8(fp)
  8074c4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  8074c8:	00bfffc4 	movi	r2,-1
  8074cc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
  8074d0:	00bffb44 	movi	r2,-19
  8074d4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
  8074d8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  8074dc:	d1600604 	addi	r5,gp,-32744
  8074e0:	e13ffd17 	ldw	r4,-12(fp)
  8074e4:	08077ac0 	call	8077ac <alt_find_dev>
  8074e8:	e0bff815 	stw	r2,-32(fp)
  8074ec:	e0bff817 	ldw	r2,-32(fp)
  8074f0:	1000051e 	bne	r2,zero,807508 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  8074f4:	e13ffd17 	ldw	r4,-12(fp)
  8074f8:	080783c0 	call	80783c <alt_find_file>
  8074fc:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
  807500:	00800044 	movi	r2,1
  807504:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  807508:	e0bff817 	ldw	r2,-32(fp)
  80750c:	10002926 	beq	r2,zero,8075b4 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
  807510:	e13ff817 	ldw	r4,-32(fp)
  807514:	08079440 	call	807944 <alt_get_fd>
  807518:	e0bff915 	stw	r2,-28(fp)
  80751c:	e0bff917 	ldw	r2,-28(fp)
  807520:	1000030e 	bge	r2,zero,807530 <open+0x84>
    {
      status = index;
  807524:	e0bff917 	ldw	r2,-28(fp)
  807528:	e0bffa15 	stw	r2,-24(fp)
  80752c:	00002306 	br	8075bc <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
  807530:	e0bff917 	ldw	r2,-28(fp)
  807534:	10c00324 	muli	r3,r2,12
  807538:	00802074 	movhi	r2,129
  80753c:	10a29e04 	addi	r2,r2,-30088
  807540:	1885883a 	add	r2,r3,r2
  807544:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  807548:	e0fffe17 	ldw	r3,-8(fp)
  80754c:	00900034 	movhi	r2,16384
  807550:	10bfffc4 	addi	r2,r2,-1
  807554:	1886703a 	and	r3,r3,r2
  807558:	e0bffc17 	ldw	r2,-16(fp)
  80755c:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  807560:	e0bffb17 	ldw	r2,-20(fp)
  807564:	1000051e 	bne	r2,zero,80757c <open+0xd0>
  807568:	e13ffc17 	ldw	r4,-16(fp)
  80756c:	08073e80 	call	8073e8 <alt_file_locked>
  807570:	e0bffa15 	stw	r2,-24(fp)
  807574:	e0bffa17 	ldw	r2,-24(fp)
  807578:	10001016 	blt	r2,zero,8075bc <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  80757c:	e0bff817 	ldw	r2,-32(fp)
  807580:	10800317 	ldw	r2,12(r2)
  807584:	10000826 	beq	r2,zero,8075a8 <open+0xfc>
  807588:	e0bff817 	ldw	r2,-32(fp)
  80758c:	10800317 	ldw	r2,12(r2)
  807590:	e1ffff17 	ldw	r7,-4(fp)
  807594:	e1bffe17 	ldw	r6,-8(fp)
  807598:	e17ffd17 	ldw	r5,-12(fp)
  80759c:	e13ffc17 	ldw	r4,-16(fp)
  8075a0:	103ee83a 	callr	r2
  8075a4:	00000106 	br	8075ac <open+0x100>
  8075a8:	0005883a 	mov	r2,zero
  8075ac:	e0bffa15 	stw	r2,-24(fp)
  8075b0:	00000206 	br	8075bc <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
  8075b4:	00bffb44 	movi	r2,-19
  8075b8:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  8075bc:	e0bffa17 	ldw	r2,-24(fp)
  8075c0:	1000090e 	bge	r2,zero,8075e8 <open+0x13c>
  {
    alt_release_fd (index);  
  8075c4:	e13ff917 	ldw	r4,-28(fp)
  8075c8:	08045b00 	call	8045b0 <alt_release_fd>
    ALT_ERRNO = -status;
  8075cc:	08073ac0 	call	8073ac <alt_get_errno>
  8075d0:	1007883a 	mov	r3,r2
  8075d4:	e0bffa17 	ldw	r2,-24(fp)
  8075d8:	0085c83a 	sub	r2,zero,r2
  8075dc:	18800015 	stw	r2,0(r3)
    return -1;
  8075e0:	00bfffc4 	movi	r2,-1
  8075e4:	00000106 	br	8075ec <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
  8075e8:	e0bff917 	ldw	r2,-28(fp)
}
  8075ec:	e037883a 	mov	sp,fp
  8075f0:	dfc00117 	ldw	ra,4(sp)
  8075f4:	df000017 	ldw	fp,0(sp)
  8075f8:	dec00204 	addi	sp,sp,8
  8075fc:	f800283a 	ret

00807600 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  807600:	defffd04 	addi	sp,sp,-12
  807604:	dfc00215 	stw	ra,8(sp)
  807608:	df000115 	stw	fp,4(sp)
  80760c:	df000104 	addi	fp,sp,4
  807610:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  807614:	e13fff17 	ldw	r4,-4(fp)
  807618:	08076540 	call	807654 <alt_busy_sleep>
}
  80761c:	e037883a 	mov	sp,fp
  807620:	dfc00117 	ldw	ra,4(sp)
  807624:	df000017 	ldw	fp,0(sp)
  807628:	dec00204 	addi	sp,sp,8
  80762c:	f800283a 	ret

00807630 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
  807630:	deffff04 	addi	sp,sp,-4
  807634:	df000015 	stw	fp,0(sp)
  807638:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  80763c:	000170fa 	wrctl	ienable,zero
}
  807640:	0001883a 	nop
  807644:	e037883a 	mov	sp,fp
  807648:	df000017 	ldw	fp,0(sp)
  80764c:	dec00104 	addi	sp,sp,4
  807650:	f800283a 	ret

00807654 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  807654:	defffa04 	addi	sp,sp,-24
  807658:	dfc00515 	stw	ra,20(sp)
  80765c:	df000415 	stw	fp,16(sp)
  807660:	df000404 	addi	fp,sp,16
  807664:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  807668:	008000c4 	movi	r2,3
  80766c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
  807670:	e0fffd17 	ldw	r3,-12(fp)
  807674:	008003f4 	movhi	r2,15
  807678:	10909004 	addi	r2,r2,16960
  80767c:	1885383a 	mul	r2,r3,r2
  807680:	100b883a 	mov	r5,r2
  807684:	0100bef4 	movhi	r4,763
  807688:	213c2004 	addi	r4,r4,-3968
  80768c:	0803b4c0 	call	803b4c <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  807690:	100b883a 	mov	r5,r2
  807694:	01200034 	movhi	r4,32768
  807698:	213fffc4 	addi	r4,r4,-1
  80769c:	0803b4c0 	call	803b4c <__udivsi3>
  8076a0:	100b883a 	mov	r5,r2
  8076a4:	e13fff17 	ldw	r4,-4(fp)
  8076a8:	0803b4c0 	call	803b4c <__udivsi3>
  8076ac:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  8076b0:	e0bffe17 	ldw	r2,-8(fp)
  8076b4:	10002a26 	beq	r2,zero,807760 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
  8076b8:	e03ffc15 	stw	zero,-16(fp)
  8076bc:	00001706 	br	80771c <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  8076c0:	00a00034 	movhi	r2,32768
  8076c4:	10bfffc4 	addi	r2,r2,-1
  8076c8:	10bfffc4 	addi	r2,r2,-1
  8076cc:	103ffe1e 	bne	r2,zero,8076c8 <__alt_mem_onchip_mem+0xff7ff6c8>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
  8076d0:	e0fffd17 	ldw	r3,-12(fp)
  8076d4:	008003f4 	movhi	r2,15
  8076d8:	10909004 	addi	r2,r2,16960
  8076dc:	1885383a 	mul	r2,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  8076e0:	100b883a 	mov	r5,r2
  8076e4:	0100bef4 	movhi	r4,763
  8076e8:	213c2004 	addi	r4,r4,-3968
  8076ec:	0803b4c0 	call	803b4c <__udivsi3>
  8076f0:	100b883a 	mov	r5,r2
  8076f4:	01200034 	movhi	r4,32768
  8076f8:	213fffc4 	addi	r4,r4,-1
  8076fc:	0803b4c0 	call	803b4c <__udivsi3>
  807700:	1007883a 	mov	r3,r2
  807704:	e0bfff17 	ldw	r2,-4(fp)
  807708:	10c5c83a 	sub	r2,r2,r3
  80770c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  807710:	e0bffc17 	ldw	r2,-16(fp)
  807714:	10800044 	addi	r2,r2,1
  807718:	e0bffc15 	stw	r2,-16(fp)
  80771c:	e0fffc17 	ldw	r3,-16(fp)
  807720:	e0bffe17 	ldw	r2,-8(fp)
  807724:	18bfe616 	blt	r3,r2,8076c0 <__alt_mem_onchip_mem+0xff7ff6c0>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  807728:	e0fffd17 	ldw	r3,-12(fp)
  80772c:	008003f4 	movhi	r2,15
  807730:	10909004 	addi	r2,r2,16960
  807734:	1885383a 	mul	r2,r3,r2
  807738:	100b883a 	mov	r5,r2
  80773c:	0100bef4 	movhi	r4,763
  807740:	213c2004 	addi	r4,r4,-3968
  807744:	0803b4c0 	call	803b4c <__udivsi3>
  807748:	1007883a 	mov	r3,r2
  80774c:	e0bfff17 	ldw	r2,-4(fp)
  807750:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  807754:	10bfffc4 	addi	r2,r2,-1
  807758:	103ffe1e 	bne	r2,zero,807754 <__alt_mem_onchip_mem+0xff7ff754>
  80775c:	00000d06 	br	807794 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  807760:	e0fffd17 	ldw	r3,-12(fp)
  807764:	008003f4 	movhi	r2,15
  807768:	10909004 	addi	r2,r2,16960
  80776c:	1885383a 	mul	r2,r3,r2
  807770:	100b883a 	mov	r5,r2
  807774:	0100bef4 	movhi	r4,763
  807778:	213c2004 	addi	r4,r4,-3968
  80777c:	0803b4c0 	call	803b4c <__udivsi3>
  807780:	1007883a 	mov	r3,r2
  807784:	e0bfff17 	ldw	r2,-4(fp)
  807788:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  80778c:	10bfffc4 	addi	r2,r2,-1
  807790:	00bffe16 	blt	zero,r2,80778c <__alt_mem_onchip_mem+0xff7ff78c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  807794:	0005883a 	mov	r2,zero
}
  807798:	e037883a 	mov	sp,fp
  80779c:	dfc00117 	ldw	ra,4(sp)
  8077a0:	df000017 	ldw	fp,0(sp)
  8077a4:	dec00204 	addi	sp,sp,8
  8077a8:	f800283a 	ret

008077ac <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  8077ac:	defffa04 	addi	sp,sp,-24
  8077b0:	dfc00515 	stw	ra,20(sp)
  8077b4:	df000415 	stw	fp,16(sp)
  8077b8:	df000404 	addi	fp,sp,16
  8077bc:	e13ffe15 	stw	r4,-8(fp)
  8077c0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8077c4:	e0bfff17 	ldw	r2,-4(fp)
  8077c8:	10800017 	ldw	r2,0(r2)
  8077cc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8077d0:	e13ffe17 	ldw	r4,-8(fp)
  8077d4:	0800f140 	call	800f14 <strlen>
  8077d8:	10800044 	addi	r2,r2,1
  8077dc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8077e0:	00000d06 	br	807818 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8077e4:	e0bffc17 	ldw	r2,-16(fp)
  8077e8:	10800217 	ldw	r2,8(r2)
  8077ec:	e0fffd17 	ldw	r3,-12(fp)
  8077f0:	180d883a 	mov	r6,r3
  8077f4:	e17ffe17 	ldw	r5,-8(fp)
  8077f8:	1009883a 	mov	r4,r2
  8077fc:	0807b600 	call	807b60 <memcmp>
  807800:	1000021e 	bne	r2,zero,80780c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  807804:	e0bffc17 	ldw	r2,-16(fp)
  807808:	00000706 	br	807828 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  80780c:	e0bffc17 	ldw	r2,-16(fp)
  807810:	10800017 	ldw	r2,0(r2)
  807814:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  807818:	e0fffc17 	ldw	r3,-16(fp)
  80781c:	e0bfff17 	ldw	r2,-4(fp)
  807820:	18bff01e 	bne	r3,r2,8077e4 <__alt_mem_onchip_mem+0xff7ff7e4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  807824:	0005883a 	mov	r2,zero
}
  807828:	e037883a 	mov	sp,fp
  80782c:	dfc00117 	ldw	ra,4(sp)
  807830:	df000017 	ldw	fp,0(sp)
  807834:	dec00204 	addi	sp,sp,8
  807838:	f800283a 	ret

0080783c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  80783c:	defffb04 	addi	sp,sp,-20
  807840:	dfc00415 	stw	ra,16(sp)
  807844:	df000315 	stw	fp,12(sp)
  807848:	df000304 	addi	fp,sp,12
  80784c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  807850:	d0a00417 	ldw	r2,-32752(gp)
  807854:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  807858:	00003106 	br	807920 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
  80785c:	e0bffd17 	ldw	r2,-12(fp)
  807860:	10800217 	ldw	r2,8(r2)
  807864:	1009883a 	mov	r4,r2
  807868:	0800f140 	call	800f14 <strlen>
  80786c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
  807870:	e0bffd17 	ldw	r2,-12(fp)
  807874:	10c00217 	ldw	r3,8(r2)
  807878:	e0bffe17 	ldw	r2,-8(fp)
  80787c:	10bfffc4 	addi	r2,r2,-1
  807880:	1885883a 	add	r2,r3,r2
  807884:	10800003 	ldbu	r2,0(r2)
  807888:	10803fcc 	andi	r2,r2,255
  80788c:	1080201c 	xori	r2,r2,128
  807890:	10bfe004 	addi	r2,r2,-128
  807894:	10800bd8 	cmpnei	r2,r2,47
  807898:	1000031e 	bne	r2,zero,8078a8 <alt_find_file+0x6c>
    {
      len -= 1;
  80789c:	e0bffe17 	ldw	r2,-8(fp)
  8078a0:	10bfffc4 	addi	r2,r2,-1
  8078a4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  8078a8:	e0bffe17 	ldw	r2,-8(fp)
  8078ac:	e0ffff17 	ldw	r3,-4(fp)
  8078b0:	1885883a 	add	r2,r3,r2
  8078b4:	10800003 	ldbu	r2,0(r2)
  8078b8:	10803fcc 	andi	r2,r2,255
  8078bc:	1080201c 	xori	r2,r2,128
  8078c0:	10bfe004 	addi	r2,r2,-128
  8078c4:	10800be0 	cmpeqi	r2,r2,47
  8078c8:	1000081e 	bne	r2,zero,8078ec <alt_find_file+0xb0>
  8078cc:	e0bffe17 	ldw	r2,-8(fp)
  8078d0:	e0ffff17 	ldw	r3,-4(fp)
  8078d4:	1885883a 	add	r2,r3,r2
  8078d8:	10800003 	ldbu	r2,0(r2)
  8078dc:	10803fcc 	andi	r2,r2,255
  8078e0:	1080201c 	xori	r2,r2,128
  8078e4:	10bfe004 	addi	r2,r2,-128
  8078e8:	10000a1e 	bne	r2,zero,807914 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
  8078ec:	e0bffd17 	ldw	r2,-12(fp)
  8078f0:	10800217 	ldw	r2,8(r2)
  8078f4:	e0fffe17 	ldw	r3,-8(fp)
  8078f8:	180d883a 	mov	r6,r3
  8078fc:	e17fff17 	ldw	r5,-4(fp)
  807900:	1009883a 	mov	r4,r2
  807904:	0807b600 	call	807b60 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  807908:	1000021e 	bne	r2,zero,807914 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  80790c:	e0bffd17 	ldw	r2,-12(fp)
  807910:	00000706 	br	807930 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
  807914:	e0bffd17 	ldw	r2,-12(fp)
  807918:	10800017 	ldw	r2,0(r2)
  80791c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  807920:	e0fffd17 	ldw	r3,-12(fp)
  807924:	d0a00404 	addi	r2,gp,-32752
  807928:	18bfcc1e 	bne	r3,r2,80785c <__alt_mem_onchip_mem+0xff7ff85c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  80792c:	0005883a 	mov	r2,zero
}
  807930:	e037883a 	mov	sp,fp
  807934:	dfc00117 	ldw	ra,4(sp)
  807938:	df000017 	ldw	fp,0(sp)
  80793c:	dec00204 	addi	sp,sp,8
  807940:	f800283a 	ret

00807944 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  807944:	defffc04 	addi	sp,sp,-16
  807948:	df000315 	stw	fp,12(sp)
  80794c:	df000304 	addi	fp,sp,12
  807950:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  807954:	00bffa04 	movi	r2,-24
  807958:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  80795c:	e03ffd15 	stw	zero,-12(fp)
  807960:	00001906 	br	8079c8 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
  807964:	00802074 	movhi	r2,129
  807968:	10a29e04 	addi	r2,r2,-30088
  80796c:	e0fffd17 	ldw	r3,-12(fp)
  807970:	18c00324 	muli	r3,r3,12
  807974:	10c5883a 	add	r2,r2,r3
  807978:	10800017 	ldw	r2,0(r2)
  80797c:	10000f1e 	bne	r2,zero,8079bc <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
  807980:	00802074 	movhi	r2,129
  807984:	10a29e04 	addi	r2,r2,-30088
  807988:	e0fffd17 	ldw	r3,-12(fp)
  80798c:	18c00324 	muli	r3,r3,12
  807990:	10c5883a 	add	r2,r2,r3
  807994:	e0ffff17 	ldw	r3,-4(fp)
  807998:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
  80799c:	d0e00817 	ldw	r3,-32736(gp)
  8079a0:	e0bffd17 	ldw	r2,-12(fp)
  8079a4:	1880020e 	bge	r3,r2,8079b0 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
  8079a8:	e0bffd17 	ldw	r2,-12(fp)
  8079ac:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
  8079b0:	e0bffd17 	ldw	r2,-12(fp)
  8079b4:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
  8079b8:	00000606 	br	8079d4 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8079bc:	e0bffd17 	ldw	r2,-12(fp)
  8079c0:	10800044 	addi	r2,r2,1
  8079c4:	e0bffd15 	stw	r2,-12(fp)
  8079c8:	e0bffd17 	ldw	r2,-12(fp)
  8079cc:	10800810 	cmplti	r2,r2,32
  8079d0:	103fe41e 	bne	r2,zero,807964 <__alt_mem_onchip_mem+0xff7ff964>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  8079d4:	e0bffe17 	ldw	r2,-8(fp)
}
  8079d8:	e037883a 	mov	sp,fp
  8079dc:	df000017 	ldw	fp,0(sp)
  8079e0:	dec00104 	addi	sp,sp,4
  8079e4:	f800283a 	ret

008079e8 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  8079e8:	defffb04 	addi	sp,sp,-20
  8079ec:	df000415 	stw	fp,16(sp)
  8079f0:	df000404 	addi	fp,sp,16
  8079f4:	e13ffe15 	stw	r4,-8(fp)
  8079f8:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  8079fc:	e0bfff17 	ldw	r2,-4(fp)
  807a00:	10840070 	cmpltui	r2,r2,4097
  807a04:	1000021e 	bne	r2,zero,807a10 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  807a08:	00840004 	movi	r2,4096
  807a0c:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  807a10:	e0fffe17 	ldw	r3,-8(fp)
  807a14:	e0bfff17 	ldw	r2,-4(fp)
  807a18:	1885883a 	add	r2,r3,r2
  807a1c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  807a20:	e0bffe17 	ldw	r2,-8(fp)
  807a24:	e0bffc15 	stw	r2,-16(fp)
  807a28:	00000506 	br	807a40 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  807a2c:	e0bffc17 	ldw	r2,-16(fp)
  807a30:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  807a34:	e0bffc17 	ldw	r2,-16(fp)
  807a38:	10800804 	addi	r2,r2,32
  807a3c:	e0bffc15 	stw	r2,-16(fp)
  807a40:	e0fffc17 	ldw	r3,-16(fp)
  807a44:	e0bffd17 	ldw	r2,-12(fp)
  807a48:	18bff836 	bltu	r3,r2,807a2c <__alt_mem_onchip_mem+0xff7ffa2c>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  807a4c:	e0bffe17 	ldw	r2,-8(fp)
  807a50:	108007cc 	andi	r2,r2,31
  807a54:	10000226 	beq	r2,zero,807a60 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  807a58:	e0bffc17 	ldw	r2,-16(fp)
  807a5c:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  807a60:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  807a64:	0001883a 	nop
  807a68:	e037883a 	mov	sp,fp
  807a6c:	df000017 	ldw	fp,0(sp)
  807a70:	dec00104 	addi	sp,sp,4
  807a74:	f800283a 	ret

00807a78 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  807a78:	defffe04 	addi	sp,sp,-8
  807a7c:	df000115 	stw	fp,4(sp)
  807a80:	df000104 	addi	fp,sp,4
  807a84:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
  807a88:	e0bfff17 	ldw	r2,-4(fp)
  807a8c:	10bffe84 	addi	r2,r2,-6
  807a90:	10c00428 	cmpgeui	r3,r2,16
  807a94:	18001a1e 	bne	r3,zero,807b00 <alt_exception_cause_generated_bad_addr+0x88>
  807a98:	100690ba 	slli	r3,r2,2
  807a9c:	00802034 	movhi	r2,128
  807aa0:	109eac04 	addi	r2,r2,31408
  807aa4:	1885883a 	add	r2,r3,r2
  807aa8:	10800017 	ldw	r2,0(r2)
  807aac:	1000683a 	jmp	r2
  807ab0:	00807af0 	cmpltui	r2,zero,491
  807ab4:	00807af0 	cmpltui	r2,zero,491
  807ab8:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807abc:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807ac0:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807ac4:	00807af0 	cmpltui	r2,zero,491
  807ac8:	00807af8 	rdprs	r2,zero,491
  807acc:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807ad0:	00807af0 	cmpltui	r2,zero,491
  807ad4:	00807af0 	cmpltui	r2,zero,491
  807ad8:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807adc:	00807af0 	cmpltui	r2,zero,491
  807ae0:	00807af8 	rdprs	r2,zero,491
  807ae4:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807ae8:	00807b00 	call	807b0 <__alt_mem_sdram-0x77f850>
  807aec:	00807af0 	cmpltui	r2,zero,491
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  807af0:	00800044 	movi	r2,1
  807af4:	00000306 	br	807b04 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  807af8:	0005883a 	mov	r2,zero
  807afc:	00000106 	br	807b04 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
  807b00:	0005883a 	mov	r2,zero
  }
}
  807b04:	e037883a 	mov	sp,fp
  807b08:	df000017 	ldw	fp,0(sp)
  807b0c:	dec00104 	addi	sp,sp,4
  807b10:	f800283a 	ret

00807b14 <atexit>:
  807b14:	200b883a 	mov	r5,r4
  807b18:	000f883a 	mov	r7,zero
  807b1c:	000d883a 	mov	r6,zero
  807b20:	0009883a 	mov	r4,zero
  807b24:	0807bdc1 	jmpi	807bdc <__register_exitproc>

00807b28 <exit>:
  807b28:	defffe04 	addi	sp,sp,-8
  807b2c:	000b883a 	mov	r5,zero
  807b30:	dc000015 	stw	r16,0(sp)
  807b34:	dfc00115 	stw	ra,4(sp)
  807b38:	2021883a 	mov	r16,r4
  807b3c:	0807cf40 	call	807cf4 <__call_exitprocs>
  807b40:	00802074 	movhi	r2,129
  807b44:	10a78f04 	addi	r2,r2,-25028
  807b48:	11000017 	ldw	r4,0(r2)
  807b4c:	20800f17 	ldw	r2,60(r4)
  807b50:	10000126 	beq	r2,zero,807b58 <exit+0x30>
  807b54:	103ee83a 	callr	r2
  807b58:	8009883a 	mov	r4,r16
  807b5c:	0807e740 	call	807e74 <_exit>

00807b60 <memcmp>:
  807b60:	01c000c4 	movi	r7,3
  807b64:	3980192e 	bgeu	r7,r6,807bcc <memcmp+0x6c>
  807b68:	2144b03a 	or	r2,r4,r5
  807b6c:	11c4703a 	and	r2,r2,r7
  807b70:	10000f26 	beq	r2,zero,807bb0 <memcmp+0x50>
  807b74:	20800003 	ldbu	r2,0(r4)
  807b78:	28c00003 	ldbu	r3,0(r5)
  807b7c:	10c0151e 	bne	r2,r3,807bd4 <memcmp+0x74>
  807b80:	31bfff84 	addi	r6,r6,-2
  807b84:	01ffffc4 	movi	r7,-1
  807b88:	00000406 	br	807b9c <memcmp+0x3c>
  807b8c:	20800003 	ldbu	r2,0(r4)
  807b90:	28c00003 	ldbu	r3,0(r5)
  807b94:	31bfffc4 	addi	r6,r6,-1
  807b98:	10c00e1e 	bne	r2,r3,807bd4 <memcmp+0x74>
  807b9c:	21000044 	addi	r4,r4,1
  807ba0:	29400044 	addi	r5,r5,1
  807ba4:	31fff91e 	bne	r6,r7,807b8c <__alt_mem_onchip_mem+0xff7ffb8c>
  807ba8:	0005883a 	mov	r2,zero
  807bac:	f800283a 	ret
  807bb0:	20c00017 	ldw	r3,0(r4)
  807bb4:	28800017 	ldw	r2,0(r5)
  807bb8:	18bfee1e 	bne	r3,r2,807b74 <__alt_mem_onchip_mem+0xff7ffb74>
  807bbc:	31bfff04 	addi	r6,r6,-4
  807bc0:	21000104 	addi	r4,r4,4
  807bc4:	29400104 	addi	r5,r5,4
  807bc8:	39bff936 	bltu	r7,r6,807bb0 <__alt_mem_onchip_mem+0xff7ffbb0>
  807bcc:	303fe91e 	bne	r6,zero,807b74 <__alt_mem_onchip_mem+0xff7ffb74>
  807bd0:	003ff506 	br	807ba8 <__alt_mem_onchip_mem+0xff7ffba8>
  807bd4:	10c5c83a 	sub	r2,r2,r3
  807bd8:	f800283a 	ret

00807bdc <__register_exitproc>:
  807bdc:	defffa04 	addi	sp,sp,-24
  807be0:	dc000315 	stw	r16,12(sp)
  807be4:	04002074 	movhi	r16,129
  807be8:	84278f04 	addi	r16,r16,-25028
  807bec:	80c00017 	ldw	r3,0(r16)
  807bf0:	dc400415 	stw	r17,16(sp)
  807bf4:	dfc00515 	stw	ra,20(sp)
  807bf8:	18805217 	ldw	r2,328(r3)
  807bfc:	2023883a 	mov	r17,r4
  807c00:	10003726 	beq	r2,zero,807ce0 <__register_exitproc+0x104>
  807c04:	10c00117 	ldw	r3,4(r2)
  807c08:	010007c4 	movi	r4,31
  807c0c:	20c00e16 	blt	r4,r3,807c48 <__register_exitproc+0x6c>
  807c10:	1a000044 	addi	r8,r3,1
  807c14:	8800221e 	bne	r17,zero,807ca0 <__register_exitproc+0xc4>
  807c18:	18c00084 	addi	r3,r3,2
  807c1c:	18c7883a 	add	r3,r3,r3
  807c20:	18c7883a 	add	r3,r3,r3
  807c24:	12000115 	stw	r8,4(r2)
  807c28:	10c7883a 	add	r3,r2,r3
  807c2c:	19400015 	stw	r5,0(r3)
  807c30:	0005883a 	mov	r2,zero
  807c34:	dfc00517 	ldw	ra,20(sp)
  807c38:	dc400417 	ldw	r17,16(sp)
  807c3c:	dc000317 	ldw	r16,12(sp)
  807c40:	dec00604 	addi	sp,sp,24
  807c44:	f800283a 	ret
  807c48:	00800034 	movhi	r2,0
  807c4c:	10800004 	addi	r2,r2,0
  807c50:	10002626 	beq	r2,zero,807cec <__register_exitproc+0x110>
  807c54:	01006404 	movi	r4,400
  807c58:	d9400015 	stw	r5,0(sp)
  807c5c:	d9800115 	stw	r6,4(sp)
  807c60:	d9c00215 	stw	r7,8(sp)
  807c64:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  807c68:	d9400017 	ldw	r5,0(sp)
  807c6c:	d9800117 	ldw	r6,4(sp)
  807c70:	d9c00217 	ldw	r7,8(sp)
  807c74:	10001d26 	beq	r2,zero,807cec <__register_exitproc+0x110>
  807c78:	81000017 	ldw	r4,0(r16)
  807c7c:	10000115 	stw	zero,4(r2)
  807c80:	02000044 	movi	r8,1
  807c84:	22405217 	ldw	r9,328(r4)
  807c88:	0007883a 	mov	r3,zero
  807c8c:	12400015 	stw	r9,0(r2)
  807c90:	20805215 	stw	r2,328(r4)
  807c94:	10006215 	stw	zero,392(r2)
  807c98:	10006315 	stw	zero,396(r2)
  807c9c:	883fde26 	beq	r17,zero,807c18 <__alt_mem_onchip_mem+0xff7ffc18>
  807ca0:	18c9883a 	add	r4,r3,r3
  807ca4:	2109883a 	add	r4,r4,r4
  807ca8:	1109883a 	add	r4,r2,r4
  807cac:	21802215 	stw	r6,136(r4)
  807cb0:	01800044 	movi	r6,1
  807cb4:	12406217 	ldw	r9,392(r2)
  807cb8:	30cc983a 	sll	r6,r6,r3
  807cbc:	4992b03a 	or	r9,r9,r6
  807cc0:	12406215 	stw	r9,392(r2)
  807cc4:	21c04215 	stw	r7,264(r4)
  807cc8:	01000084 	movi	r4,2
  807ccc:	893fd21e 	bne	r17,r4,807c18 <__alt_mem_onchip_mem+0xff7ffc18>
  807cd0:	11006317 	ldw	r4,396(r2)
  807cd4:	218cb03a 	or	r6,r4,r6
  807cd8:	11806315 	stw	r6,396(r2)
  807cdc:	003fce06 	br	807c18 <__alt_mem_onchip_mem+0xff7ffc18>
  807ce0:	18805304 	addi	r2,r3,332
  807ce4:	18805215 	stw	r2,328(r3)
  807ce8:	003fc606 	br	807c04 <__alt_mem_onchip_mem+0xff7ffc04>
  807cec:	00bfffc4 	movi	r2,-1
  807cf0:	003fd006 	br	807c34 <__alt_mem_onchip_mem+0xff7ffc34>

00807cf4 <__call_exitprocs>:
  807cf4:	defff504 	addi	sp,sp,-44
  807cf8:	df000915 	stw	fp,36(sp)
  807cfc:	dd400615 	stw	r21,24(sp)
  807d00:	dc800315 	stw	r18,12(sp)
  807d04:	dfc00a15 	stw	ra,40(sp)
  807d08:	ddc00815 	stw	r23,32(sp)
  807d0c:	dd800715 	stw	r22,28(sp)
  807d10:	dd000515 	stw	r20,20(sp)
  807d14:	dcc00415 	stw	r19,16(sp)
  807d18:	dc400215 	stw	r17,8(sp)
  807d1c:	dc000115 	stw	r16,4(sp)
  807d20:	d9000015 	stw	r4,0(sp)
  807d24:	2839883a 	mov	fp,r5
  807d28:	04800044 	movi	r18,1
  807d2c:	057fffc4 	movi	r21,-1
  807d30:	00802074 	movhi	r2,129
  807d34:	10a78f04 	addi	r2,r2,-25028
  807d38:	12000017 	ldw	r8,0(r2)
  807d3c:	45005217 	ldw	r20,328(r8)
  807d40:	44c05204 	addi	r19,r8,328
  807d44:	a0001c26 	beq	r20,zero,807db8 <__call_exitprocs+0xc4>
  807d48:	a0800117 	ldw	r2,4(r20)
  807d4c:	15ffffc4 	addi	r23,r2,-1
  807d50:	b8000d16 	blt	r23,zero,807d88 <__call_exitprocs+0x94>
  807d54:	14000044 	addi	r16,r2,1
  807d58:	8421883a 	add	r16,r16,r16
  807d5c:	8421883a 	add	r16,r16,r16
  807d60:	84402004 	addi	r17,r16,128
  807d64:	a463883a 	add	r17,r20,r17
  807d68:	a421883a 	add	r16,r20,r16
  807d6c:	e0001e26 	beq	fp,zero,807de8 <__call_exitprocs+0xf4>
  807d70:	80804017 	ldw	r2,256(r16)
  807d74:	e0801c26 	beq	fp,r2,807de8 <__call_exitprocs+0xf4>
  807d78:	bdffffc4 	addi	r23,r23,-1
  807d7c:	843fff04 	addi	r16,r16,-4
  807d80:	8c7fff04 	addi	r17,r17,-4
  807d84:	bd7ff91e 	bne	r23,r21,807d6c <__alt_mem_onchip_mem+0xff7ffd6c>
  807d88:	00800034 	movhi	r2,0
  807d8c:	10800004 	addi	r2,r2,0
  807d90:	10000926 	beq	r2,zero,807db8 <__call_exitprocs+0xc4>
  807d94:	a0800117 	ldw	r2,4(r20)
  807d98:	1000301e 	bne	r2,zero,807e5c <__call_exitprocs+0x168>
  807d9c:	a0800017 	ldw	r2,0(r20)
  807da0:	10003226 	beq	r2,zero,807e6c <__call_exitprocs+0x178>
  807da4:	a009883a 	mov	r4,r20
  807da8:	98800015 	stw	r2,0(r19)
  807dac:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  807db0:	9d000017 	ldw	r20,0(r19)
  807db4:	a03fe41e 	bne	r20,zero,807d48 <__alt_mem_onchip_mem+0xff7ffd48>
  807db8:	dfc00a17 	ldw	ra,40(sp)
  807dbc:	df000917 	ldw	fp,36(sp)
  807dc0:	ddc00817 	ldw	r23,32(sp)
  807dc4:	dd800717 	ldw	r22,28(sp)
  807dc8:	dd400617 	ldw	r21,24(sp)
  807dcc:	dd000517 	ldw	r20,20(sp)
  807dd0:	dcc00417 	ldw	r19,16(sp)
  807dd4:	dc800317 	ldw	r18,12(sp)
  807dd8:	dc400217 	ldw	r17,8(sp)
  807ddc:	dc000117 	ldw	r16,4(sp)
  807de0:	dec00b04 	addi	sp,sp,44
  807de4:	f800283a 	ret
  807de8:	a0800117 	ldw	r2,4(r20)
  807dec:	80c00017 	ldw	r3,0(r16)
  807df0:	10bfffc4 	addi	r2,r2,-1
  807df4:	15c01426 	beq	r2,r23,807e48 <__call_exitprocs+0x154>
  807df8:	80000015 	stw	zero,0(r16)
  807dfc:	183fde26 	beq	r3,zero,807d78 <__alt_mem_onchip_mem+0xff7ffd78>
  807e00:	95c8983a 	sll	r4,r18,r23
  807e04:	a0806217 	ldw	r2,392(r20)
  807e08:	a5800117 	ldw	r22,4(r20)
  807e0c:	2084703a 	and	r2,r4,r2
  807e10:	10000b26 	beq	r2,zero,807e40 <__call_exitprocs+0x14c>
  807e14:	a0806317 	ldw	r2,396(r20)
  807e18:	2088703a 	and	r4,r4,r2
  807e1c:	20000c1e 	bne	r4,zero,807e50 <__call_exitprocs+0x15c>
  807e20:	89400017 	ldw	r5,0(r17)
  807e24:	d9000017 	ldw	r4,0(sp)
  807e28:	183ee83a 	callr	r3
  807e2c:	a0800117 	ldw	r2,4(r20)
  807e30:	15bfbf1e 	bne	r2,r22,807d30 <__alt_mem_onchip_mem+0xff7ffd30>
  807e34:	98800017 	ldw	r2,0(r19)
  807e38:	153fcf26 	beq	r2,r20,807d78 <__alt_mem_onchip_mem+0xff7ffd78>
  807e3c:	003fbc06 	br	807d30 <__alt_mem_onchip_mem+0xff7ffd30>
  807e40:	183ee83a 	callr	r3
  807e44:	003ff906 	br	807e2c <__alt_mem_onchip_mem+0xff7ffe2c>
  807e48:	a5c00115 	stw	r23,4(r20)
  807e4c:	003feb06 	br	807dfc <__alt_mem_onchip_mem+0xff7ffdfc>
  807e50:	89000017 	ldw	r4,0(r17)
  807e54:	183ee83a 	callr	r3
  807e58:	003ff406 	br	807e2c <__alt_mem_onchip_mem+0xff7ffe2c>
  807e5c:	a0800017 	ldw	r2,0(r20)
  807e60:	a027883a 	mov	r19,r20
  807e64:	1029883a 	mov	r20,r2
  807e68:	003fb606 	br	807d44 <__alt_mem_onchip_mem+0xff7ffd44>
  807e6c:	0005883a 	mov	r2,zero
  807e70:	003ffb06 	br	807e60 <__alt_mem_onchip_mem+0xff7ffe60>

00807e74 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  807e74:	defffd04 	addi	sp,sp,-12
  807e78:	df000215 	stw	fp,8(sp)
  807e7c:	df000204 	addi	fp,sp,8
  807e80:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
  807e84:	0001883a 	nop
  807e88:	e0bfff17 	ldw	r2,-4(fp)
  807e8c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
  807e90:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  807e94:	10000226 	beq	r2,zero,807ea0 <_exit+0x2c>
    ALT_SIM_FAIL();
  807e98:	002af070 	cmpltui	zero,zero,43969
  807e9c:	00000106 	br	807ea4 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
  807ea0:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  807ea4:	003fff06 	br	807ea4 <__alt_mem_onchip_mem+0xff7ffea4>
