instr_memory.v,verilog,xil_defaultlib,../../../../boothproject.gen/sources_1/ip/instr_memory/sim/instr_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
