{
  "module_name": "nbio_v2_3.c",
  "hash_id": "5cc8ae53306f28cf3a5b89a45c6a99e2ce4d7a2462bd6ae6b857bdd292e6925f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/nbio_v2_3.c",
  "human_readable_source": " \n#include \"amdgpu.h\"\n#include \"amdgpu_atombios.h\"\n#include \"nbio_v2_3.h\"\n\n#include \"nbio/nbio_2_3_default.h\"\n#include \"nbio/nbio_2_3_offset.h\"\n#include \"nbio/nbio_2_3_sh_mask.h\"\n#include <uapi/linux/kfd_ioctl.h>\n#include <linux/device.h>\n#include <linux/pci.h>\n\n#define smnPCIE_CONFIG_CNTL\t0x11180044\n#define smnCPM_CONTROL\t\t0x11180460\n#define smnPCIE_CNTL2\t\t0x11180070\n#define smnPCIE_LC_CNTL\t\t0x11140280\n#define smnPCIE_LC_CNTL3\t0x111402d4\n#define smnPCIE_LC_CNTL6\t0x111402ec\n#define smnPCIE_LC_CNTL7\t0x111402f0\n#define smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2\t0x1014008c\n#define smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL\t0x10123538\n#define smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP\t0x10140324\n#define smnPSWUSP0_PCIE_LC_CNTL2\t\t0x111402c4\n#define smnNBIF_MGCG_CTRL_LCLK\t\t\t0x1013a21c\n\n#define mmBIF_SDMA2_DOORBELL_RANGE\t\t0x01d6\n#define mmBIF_SDMA2_DOORBELL_RANGE_BASE_IDX\t2\n#define mmBIF_SDMA3_DOORBELL_RANGE\t\t0x01d7\n#define mmBIF_SDMA3_DOORBELL_RANGE_BASE_IDX\t2\n\n#define mmBIF_MMSCH1_DOORBELL_RANGE\t\t0x01d8\n#define mmBIF_MMSCH1_DOORBELL_RANGE_BASE_IDX\t2\n\n#define smnPCIE_LC_LINK_WIDTH_CNTL\t\t0x11140288\n\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG0_MASK\t0x00001000L  \n#define GPU_HDP_FLUSH_DONE__RSVD_ENG1_MASK\t0x00002000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG2_MASK\t0x00004000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG3_MASK\t0x00008000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG4_MASK\t0x00010000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG5_MASK\t0x00020000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG6_MASK\t0x00040000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG7_MASK\t0x00080000L\n#define GPU_HDP_FLUSH_DONE__RSVD_ENG8_MASK\t0x00100000L\n\nstatic void nbio_v2_3_remap_hdp_registers(struct amdgpu_device *adev)\n{\n\tWREG32_SOC15(NBIO, 0, mmREMAP_HDP_MEM_FLUSH_CNTL,\n\t\tadev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_MEM_FLUSH_CNTL);\n\tWREG32_SOC15(NBIO, 0, mmREMAP_HDP_REG_FLUSH_CNTL,\n\t\tadev->rmmio_remap.reg_offset + KFD_MMIO_REMAP_HDP_REG_FLUSH_CNTL);\n}\n\nstatic u32 nbio_v2_3_get_rev_id(struct amdgpu_device *adev)\n{\n\tu32 tmp;\n\n\t \n\tif (amdgpu_sriov_vf(adev)) {\n\t\treturn 0;\n\t}\n\n\ttmp = RREG32_SOC15(NBIO, 0, mmRCC_DEV0_EPF0_STRAP0);\n\ttmp &= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0_MASK;\n\ttmp >>= RCC_DEV0_EPF0_STRAP0__STRAP_ATI_REV_ID_DEV0_F0__SHIFT;\n\n\treturn tmp;\n}\n\nstatic void nbio_v2_3_mc_access_enable(struct amdgpu_device *adev, bool enable)\n{\n\tif (enable)\n\t\tWREG32_SOC15(NBIO, 0, mmBIF_FB_EN,\n\t\t\t     BIF_FB_EN__FB_READ_EN_MASK |\n\t\t\t     BIF_FB_EN__FB_WRITE_EN_MASK);\n\telse\n\t\tWREG32_SOC15(NBIO, 0, mmBIF_FB_EN, 0);\n}\n\nstatic u32 nbio_v2_3_get_memsize(struct amdgpu_device *adev)\n{\n\treturn RREG32_SOC15(NBIO, 0, mmRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE);\n}\n\nstatic void nbio_v2_3_sdma_doorbell_range(struct amdgpu_device *adev, int instance,\n\t\t\t\t\t  bool use_doorbell, int doorbell_index,\n\t\t\t\t\t  int doorbell_size)\n{\n\tu32 reg = instance == 0 ? SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA0_DOORBELL_RANGE) :\n\t\t\tinstance == 1 ? SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA1_DOORBELL_RANGE) :\n\t\t\tinstance == 2 ? SOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA2_DOORBELL_RANGE) :\n\t\t\tSOC15_REG_OFFSET(NBIO, 0, mmBIF_SDMA3_DOORBELL_RANGE);\n\n\tu32 doorbell_range = RREG32(reg);\n\n\tif (use_doorbell) {\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_SDMA0_DOORBELL_RANGE, OFFSET,\n\t\t\t\t\t       doorbell_index);\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_SDMA0_DOORBELL_RANGE, SIZE,\n\t\t\t\t\t       doorbell_size);\n\t} else\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_SDMA0_DOORBELL_RANGE, SIZE,\n\t\t\t\t\t       0);\n\n\tWREG32(reg, doorbell_range);\n}\n\nstatic void nbio_v2_3_vcn_doorbell_range(struct amdgpu_device *adev, bool use_doorbell,\n\t\t\t\t\t int doorbell_index, int instance)\n{\n\tu32 reg = instance ? SOC15_REG_OFFSET(NBIO, 0, mmBIF_MMSCH1_DOORBELL_RANGE) :\n\t\tSOC15_REG_OFFSET(NBIO, 0, mmBIF_MMSCH0_DOORBELL_RANGE);\n\n\tu32 doorbell_range = RREG32(reg);\n\n\tif (use_doorbell) {\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_MMSCH0_DOORBELL_RANGE, OFFSET,\n\t\t\t\t\t       doorbell_index);\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_MMSCH0_DOORBELL_RANGE, SIZE, 8);\n\t} else\n\t\tdoorbell_range = REG_SET_FIELD(doorbell_range,\n\t\t\t\t\t       BIF_MMSCH0_DOORBELL_RANGE, SIZE, 0);\n\n\tWREG32(reg, doorbell_range);\n}\n\nstatic void nbio_v2_3_enable_doorbell_aperture(struct amdgpu_device *adev,\n\t\t\t\t\t       bool enable)\n{\n\tWREG32_FIELD15(NBIO, 0, RCC_DEV0_EPF0_RCC_DOORBELL_APER_EN, BIF_DOORBELL_APER_EN,\n\t\t       enable ? 1 : 0);\n}\n\nstatic void nbio_v2_3_enable_doorbell_selfring_aperture(struct amdgpu_device *adev,\n\t\t\t\t\t\t\tbool enable)\n{\n\tu32 tmp = 0;\n\n\tif (enable) {\n\t\ttmp = REG_SET_FIELD(tmp, BIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL,\n\t\t\t\t    DOORBELL_SELFRING_GPA_APER_EN, 1) |\n\t\t      REG_SET_FIELD(tmp, BIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL,\n\t\t\t\t    DOORBELL_SELFRING_GPA_APER_MODE, 1) |\n\t\t      REG_SET_FIELD(tmp, BIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL,\n\t\t\t\t    DOORBELL_SELFRING_GPA_APER_SIZE, 0);\n\n\t\tWREG32_SOC15(NBIO, 0, mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_LOW,\n\t\t\t     lower_32_bits(adev->doorbell.base));\n\t\tWREG32_SOC15(NBIO, 0, mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_HIGH,\n\t\t\t     upper_32_bits(adev->doorbell.base));\n\t}\n\n\tWREG32_SOC15(NBIO, 0, mmBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL,\n\t\t     tmp);\n}\n\n\nstatic void nbio_v2_3_ih_doorbell_range(struct amdgpu_device *adev,\n\t\t\t\t\tbool use_doorbell, int doorbell_index)\n{\n\tu32 ih_doorbell_range = RREG32_SOC15(NBIO, 0, mmBIF_IH_DOORBELL_RANGE);\n\n\tif (use_doorbell) {\n\t\tih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,\n\t\t\t\t\t\t  BIF_IH_DOORBELL_RANGE, OFFSET,\n\t\t\t\t\t\t  doorbell_index);\n\t\tih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,\n\t\t\t\t\t\t  BIF_IH_DOORBELL_RANGE, SIZE,\n\t\t\t\t\t\t  2);\n\t} else\n\t\tih_doorbell_range = REG_SET_FIELD(ih_doorbell_range,\n\t\t\t\t\t\t  BIF_IH_DOORBELL_RANGE, SIZE,\n\t\t\t\t\t\t  0);\n\n\tWREG32_SOC15(NBIO, 0, mmBIF_IH_DOORBELL_RANGE, ih_doorbell_range);\n}\n\nstatic void nbio_v2_3_ih_control(struct amdgpu_device *adev)\n{\n\tu32 interrupt_cntl;\n\n\t \n\tWREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL2, adev->dummy_page_addr >> 8);\n\n\tinterrupt_cntl = RREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL);\n\t \n\tinterrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL,\n\t\t\t\t       IH_DUMMY_RD_OVERRIDE, 0);\n\n\t \n\tinterrupt_cntl = REG_SET_FIELD(interrupt_cntl, INTERRUPT_CNTL,\n\t\t\t\t       IH_REQ_NONSNOOP_EN, 0);\n\n\tWREG32_SOC15(NBIO, 0, mmINTERRUPT_CNTL, interrupt_cntl);\n}\n\nstatic void nbio_v2_3_update_medium_grain_clock_gating(struct amdgpu_device *adev,\n\t\t\t\t\t\t       bool enable)\n{\n\tuint32_t def, data;\n\n\tif (!(adev->cg_flags & AMD_CG_SUPPORT_BIF_MGCG))\n\t\treturn;\n\n\tdef = data = RREG32_PCIE(smnCPM_CONTROL);\n\tif (enable) {\n\t\tdata |= (CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK |\n\t\t\t CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK |\n\t\t\t CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK |\n\t\t\t CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK |\n\t\t\t CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK |\n\t\t\t CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK);\n\t} else {\n\t\tdata &= ~(CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK |\n\t\t\t  CPM_CONTROL__TXCLK_DYN_GATE_ENABLE_MASK |\n\t\t\t  CPM_CONTROL__TXCLK_LCNT_GATE_ENABLE_MASK |\n\t\t\t  CPM_CONTROL__TXCLK_REGS_GATE_ENABLE_MASK |\n\t\t\t  CPM_CONTROL__TXCLK_PRBS_GATE_ENABLE_MASK |\n\t\t\t  CPM_CONTROL__REFCLK_REGS_GATE_ENABLE_MASK);\n\t}\n\n\tif (def != data)\n\t\tWREG32_PCIE(smnCPM_CONTROL, data);\n}\n\nstatic void nbio_v2_3_update_medium_grain_light_sleep(struct amdgpu_device *adev,\n\t\t\t\t\t\t      bool enable)\n{\n\tuint32_t def, data;\n\n\tif (!(adev->cg_flags & AMD_CG_SUPPORT_BIF_LS))\n\t\treturn;\n\n\tdef = data = RREG32_PCIE(smnPCIE_CNTL2);\n\tif (enable) {\n\t\tdata |= (PCIE_CNTL2__SLV_MEM_LS_EN_MASK |\n\t\t\t PCIE_CNTL2__MST_MEM_LS_EN_MASK |\n\t\t\t PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);\n\t} else {\n\t\tdata &= ~(PCIE_CNTL2__SLV_MEM_LS_EN_MASK |\n\t\t\t  PCIE_CNTL2__MST_MEM_LS_EN_MASK |\n\t\t\t  PCIE_CNTL2__REPLAY_MEM_LS_EN_MASK);\n\t}\n\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_CNTL2, data);\n}\n\nstatic void nbio_v2_3_get_clockgating_state(struct amdgpu_device *adev,\n\t\t\t\t\t    u64 *flags)\n{\n\tint data;\n\n\t \n\tdata = RREG32_PCIE(smnCPM_CONTROL);\n\tif (data & CPM_CONTROL__LCLK_DYN_GATE_ENABLE_MASK)\n\t\t*flags |= AMD_CG_SUPPORT_BIF_MGCG;\n\n\t \n\tdata = RREG32_PCIE(smnPCIE_CNTL2);\n\tif (data & PCIE_CNTL2__SLV_MEM_LS_EN_MASK)\n\t\t*flags |= AMD_CG_SUPPORT_BIF_LS;\n}\n\nstatic u32 nbio_v2_3_get_hdp_flush_req_offset(struct amdgpu_device *adev)\n{\n\treturn SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF_GPU_HDP_FLUSH_REQ);\n}\n\nstatic u32 nbio_v2_3_get_hdp_flush_done_offset(struct amdgpu_device *adev)\n{\n\treturn SOC15_REG_OFFSET(NBIO, 0, mmBIF_BX_PF_GPU_HDP_FLUSH_DONE);\n}\n\nstatic u32 nbio_v2_3_get_pcie_index_offset(struct amdgpu_device *adev)\n{\n\treturn SOC15_REG_OFFSET(NBIO, 0, mmPCIE_INDEX2);\n}\n\nstatic u32 nbio_v2_3_get_pcie_data_offset(struct amdgpu_device *adev)\n{\n\treturn SOC15_REG_OFFSET(NBIO, 0, mmPCIE_DATA2);\n}\n\nconst struct nbio_hdp_flush_reg nbio_v2_3_hdp_flush_reg = {\n\t.ref_and_mask_cp0 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP0_MASK,\n\t.ref_and_mask_cp1 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP1_MASK,\n\t.ref_and_mask_cp2 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP2_MASK,\n\t.ref_and_mask_cp3 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP3_MASK,\n\t.ref_and_mask_cp4 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP4_MASK,\n\t.ref_and_mask_cp5 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP5_MASK,\n\t.ref_and_mask_cp6 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP6_MASK,\n\t.ref_and_mask_cp7 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP7_MASK,\n\t.ref_and_mask_cp8 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP8_MASK,\n\t.ref_and_mask_cp9 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__CP9_MASK,\n\t.ref_and_mask_sdma0 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__SDMA0_MASK,\n\t.ref_and_mask_sdma1 = BIF_BX_PF_GPU_HDP_FLUSH_DONE__SDMA1_MASK,\n};\n\nstatic void nbio_v2_3_init_registers(struct amdgpu_device *adev)\n{\n\tuint32_t def, data;\n\n\tdef = data = RREG32_PCIE(smnPCIE_CONFIG_CNTL);\n\tdata = REG_SET_FIELD(data, PCIE_CONFIG_CNTL, CI_SWUS_MAX_READ_REQUEST_SIZE_MODE, 1);\n\tdata = REG_SET_FIELD(data, PCIE_CONFIG_CNTL, CI_SWUS_MAX_READ_REQUEST_SIZE_PRIV, 1);\n\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_CONFIG_CNTL, data);\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tadev->rmmio_remap.reg_offset = SOC15_REG_OFFSET(NBIO, 0,\n\t\t\tmmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL) << 2;\n}\n\n#define NAVI10_PCIE__LC_L0S_INACTIVITY_DEFAULT\t\t0x00000000  \n#define NAVI10_PCIE__LC_L1_INACTIVITY_DEFAULT\t\t0x0000000A  \n#define NAVI10_PCIE__LC_L1_INACTIVITY_TBT_DEFAULT\t0x0000000E  \n\nstatic void nbio_v2_3_enable_aspm(struct amdgpu_device *adev,\n\t\t\t\t  bool enable)\n{\n\tuint32_t def, data;\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL);\n\n\tif (enable) {\n\t\t \n\t\tdata &= ~(PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK | PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK);\n\n\t\tdata |= NAVI10_PCIE__LC_L0S_INACTIVITY_DEFAULT << PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT;\n\n\t\tif (dev_is_removable(&adev->pdev->dev))\n\t\t\tdata |= NAVI10_PCIE__LC_L1_INACTIVITY_TBT_DEFAULT  << PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;\n\t\telse\n\t\t\tdata |= NAVI10_PCIE__LC_L1_INACTIVITY_DEFAULT << PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;\n\n\t\tdata &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;\n\t} else {\n\t\t \n\t\tdata &= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;\n\t\t \n\t\tdata &= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;\n\t\t \n\t\tdata |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;\n\t}\n\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL, data);\n}\n\n#ifdef CONFIG_PCIEASPM\nstatic void nbio_v2_3_program_ltr(struct amdgpu_device *adev)\n{\n\tuint32_t def, data;\n\n\tWREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, 0x75EB);\n\n\tdef = data = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP2);\n\tdata &= ~RCC_BIF_STRAP2__STRAP_LTR_IN_ASPML1_DIS_MASK;\n\tif (def != data)\n\t\tWREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP2, data);\n\n\tdef = data = RREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL);\n\tdata &= ~EP_PCIE_TX_LTR_CNTL__LTR_PRIV_MSG_DIS_IN_PM_NON_D0_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL, data);\n\n\tdef = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);\n\tdata |= BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);\n}\n#endif\n\nstatic void nbio_v2_3_program_aspm(struct amdgpu_device *adev)\n{\n#ifdef CONFIG_PCIEASPM\n\tuint32_t def, data;\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL);\n\tdata &= ~PCIE_LC_CNTL__LC_L1_INACTIVITY_MASK;\n\tdata &= ~PCIE_LC_CNTL__LC_L0S_INACTIVITY_MASK;\n\tdata |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL, data);\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL7);\n\tdata |= PCIE_LC_CNTL7__LC_NBIF_ASPM_INPUT_EN_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL7, data);\n\n\tdef = data = RREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK);\n\tdata |= NBIF_MGCG_CTRL_LCLK__NBIF_MGCG_REG_DIS_LCLK_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnNBIF_MGCG_CTRL_LCLK, data);\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL3);\n\tdata |= PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL3, data);\n\n\tdef = data = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP3);\n\tdata &= ~RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER_MASK;\n\tdata &= ~RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER_MASK;\n\tif (def != data)\n\t\tWREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP3, data);\n\n\tdef = data = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP5);\n\tdata &= ~RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER_MASK;\n\tif (def != data)\n\t\tWREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP5, data);\n\n\tdef = data = RREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2);\n\tdata &= ~BIF_CFG_DEV0_EPF0_DEVICE_CNTL2__LTR_EN_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnBIF_CFG_DEV0_EPF0_DEVICE_CNTL2, data);\n\n\tWREG32_PCIE(smnBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP, 0x10011001);\n\n\tdef = data = RREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2);\n\tdata |= PSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L1_MASK |\n\t\tPSWUSP0_PCIE_LC_CNTL2__LC_ALLOW_PDWN_IN_L23_MASK;\n\tdata &= ~PSWUSP0_PCIE_LC_CNTL2__LC_RCV_L0_TO_RCV_L0S_DIS_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPSWUSP0_PCIE_LC_CNTL2, data);\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL6);\n\tdata |= PCIE_LC_CNTL6__LC_L1_POWERDOWN_MASK |\n\t\tPCIE_LC_CNTL6__LC_RX_L0S_STANDBY_EN_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL6, data);\n\n\t \n\tif (adev->pdev->ltr_path)\n\t\tnbio_v2_3_program_ltr(adev);\n\n\tdef = data = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP3);\n\tdata |= 0x5DE0 << RCC_BIF_STRAP3__STRAP_VLINK_ASPM_IDLE_TIMER__SHIFT;\n\tdata |= 0x0010 << RCC_BIF_STRAP3__STRAP_VLINK_PM_L1_ENTRY_TIMER__SHIFT;\n\tif (def != data)\n\t\tWREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP3, data);\n\n\tdef = data = RREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP5);\n\tdata |= 0x0010 << RCC_BIF_STRAP5__STRAP_VLINK_LDN_ENTRY_TIMER__SHIFT;\n\tif (def != data)\n\t\tWREG32_SOC15(NBIO, 0, mmRCC_BIF_STRAP5, data);\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL);\n\tdata |= NAVI10_PCIE__LC_L0S_INACTIVITY_DEFAULT << PCIE_LC_CNTL__LC_L0S_INACTIVITY__SHIFT;\n\tif (dev_is_removable(&adev->pdev->dev))\n\t\tdata |= NAVI10_PCIE__LC_L1_INACTIVITY_TBT_DEFAULT  << PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;\n\telse\n\t\tdata |= NAVI10_PCIE__LC_L1_INACTIVITY_DEFAULT << PCIE_LC_CNTL__LC_L1_INACTIVITY__SHIFT;\n\tdata &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL, data);\n\n\tdef = data = RREG32_PCIE(smnPCIE_LC_CNTL3);\n\tdata &= ~PCIE_LC_CNTL3__LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK_MASK;\n\tif (def != data)\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL3, data);\n#endif\n}\n\nstatic void nbio_v2_3_apply_lc_spc_mode_wa(struct amdgpu_device *adev)\n{\n\tuint32_t reg_data = 0;\n\tuint32_t link_width = 0;\n\n\tif (!((adev->asic_type >= CHIP_NAVI10) &&\n\t     (adev->asic_type <= CHIP_NAVI12)))\n\t\treturn;\n\n\treg_data = RREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL);\n\tlink_width = (reg_data & PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK)\n\t\t>> PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT;\n\n\t \n\tif (0x3 == link_width) {\n\t\treg_data = RREG32_PCIE(smnPCIE_LC_CNTL6);\n\t\treg_data &= ~PCIE_LC_CNTL6__LC_SPC_MODE_8GT_MASK;\n\t\treg_data |= (0x2 << PCIE_LC_CNTL6__LC_SPC_MODE_8GT__SHIFT);\n\t\tWREG32_PCIE(smnPCIE_LC_CNTL6, reg_data);\n\t}\n}\n\nstatic void nbio_v2_3_apply_l1_link_width_reconfig_wa(struct amdgpu_device *adev)\n{\n\tuint32_t reg_data = 0;\n\n\tif (adev->asic_type != CHIP_NAVI10)\n\t\treturn;\n\n\treg_data = RREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL);\n\treg_data |= PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK;\n\tWREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL, reg_data);\n}\n\nstatic void nbio_v2_3_clear_doorbell_interrupt(struct amdgpu_device *adev)\n{\n\tuint32_t reg, reg_data;\n\n\tif (adev->ip_versions[NBIO_HWIP][0] != IP_VERSION(3, 3, 0))\n\t\treturn;\n\n\treg = RREG32_SOC15(NBIO, 0, mmBIF_RB_CNTL);\n\n\t \n\tif ((reg & BIF_RB_CNTL__RB_ENABLE_MASK) == 0) {\n\t\treg = RREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL);\n\t\tif (reg & BIF_DOORBELL_INT_CNTL__DOORBELL_INTERRUPT_STATUS_MASK) {\n\t\t\treg_data = 1 << BIF_DOORBELL_INT_CNTL__DOORBELL_INTERRUPT_CLEAR__SHIFT;\n\t\t\tWREG32_SOC15(NBIO, 0, mmBIF_DOORBELL_INT_CNTL, reg_data);\n\t\t}\n\t}\n}\n\nconst struct amdgpu_nbio_funcs nbio_v2_3_funcs = {\n\t.get_hdp_flush_req_offset = nbio_v2_3_get_hdp_flush_req_offset,\n\t.get_hdp_flush_done_offset = nbio_v2_3_get_hdp_flush_done_offset,\n\t.get_pcie_index_offset = nbio_v2_3_get_pcie_index_offset,\n\t.get_pcie_data_offset = nbio_v2_3_get_pcie_data_offset,\n\t.get_rev_id = nbio_v2_3_get_rev_id,\n\t.mc_access_enable = nbio_v2_3_mc_access_enable,\n\t.get_memsize = nbio_v2_3_get_memsize,\n\t.sdma_doorbell_range = nbio_v2_3_sdma_doorbell_range,\n\t.vcn_doorbell_range = nbio_v2_3_vcn_doorbell_range,\n\t.enable_doorbell_aperture = nbio_v2_3_enable_doorbell_aperture,\n\t.enable_doorbell_selfring_aperture = nbio_v2_3_enable_doorbell_selfring_aperture,\n\t.ih_doorbell_range = nbio_v2_3_ih_doorbell_range,\n\t.update_medium_grain_clock_gating = nbio_v2_3_update_medium_grain_clock_gating,\n\t.update_medium_grain_light_sleep = nbio_v2_3_update_medium_grain_light_sleep,\n\t.get_clockgating_state = nbio_v2_3_get_clockgating_state,\n\t.ih_control = nbio_v2_3_ih_control,\n\t.init_registers = nbio_v2_3_init_registers,\n\t.remap_hdp_registers = nbio_v2_3_remap_hdp_registers,\n\t.enable_aspm = nbio_v2_3_enable_aspm,\n\t.program_aspm =  nbio_v2_3_program_aspm,\n\t.apply_lc_spc_mode_wa = nbio_v2_3_apply_lc_spc_mode_wa,\n\t.apply_l1_link_width_reconfig_wa = nbio_v2_3_apply_l1_link_width_reconfig_wa,\n\t.clear_doorbell_interrupt = nbio_v2_3_clear_doorbell_interrupt,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}