// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2200001_21_B1_stall_region
// SystemVerilog created on Thu Oct 22 21:57:46 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2200001_21_B1_stall_region (
    input wire [511:0] in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [63:0] in_arg1,
    input wire [63:0] in_arg13,
    input wire [63:0] in_arg17,
    input wire [63:0] in_arg21,
    input wire [63:0] in_arg25,
    input wire [63:0] in_arg29,
    input wire [63:0] in_arg5,
    input wire [63:0] in_arg9,
    input wire [0:0] in_flush,
    input wire [0:0] in_intel_reserved_ffwd_0_0,
    input wire [32:0] in_intel_reserved_ffwd_1_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [511:0] in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    output wire [0:0] out_masked,
    output wire [0:0] out_valid_out,
    input wire [511:0] in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_o_active,
    input wire [511:0] in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_40_o_active,
    input wire [511:0] in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    input wire [511:0] in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata,
    input wire [0:0] in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack,
    input wire [0:0] in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest,
    input wire [0:0] in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid,
    output wire [32:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    output wire [32:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    output wire [32:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    output wire [32:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address,
    output wire [0:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable,
    output wire [0:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read,
    output wire [0:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write,
    output wire [511:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata,
    output wire [63:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable,
    output wire [4:0] out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount,
    output wire [0:0] out_lsu_memdep_59_o_active,
    input wire [63:0] in_arg12_0_tpl,
    input wire [63:0] in_arg16_0_tpl,
    input wire [63:0] in_arg20_0_tpl,
    input wire [63:0] in_arg24_0_tpl,
    input wire [63:0] in_arg28_0_tpl,
    input wire [63:0] in_arg32_0_tpl,
    input wire [63:0] in_arg4_0_tpl,
    input wire [63:0] in_arg8_0_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_0157_q;
    wire [31:0] c_i32_1160_q;
    wire [32:0] c_i33_1162_q;
    wire [32:0] c_i33_undef156_q;
    wire [3:0] c_i4_7155_q;
    wire [3:0] i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_join_q;
    wire [2:0] i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_select_3_b;
    wire [0:0] i_first_cleanup_xor_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2166_q;
    wire [0:0] i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;
    wire [33:0] i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_a;
    wire [33:0] i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_b;
    logic [33:0] i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_o;
    wire [33:0] i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_q;
    wire [0:0] i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_s;
    reg [32:0] i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_dest_data_out_0_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_dest_data_out_0_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_valid_out;
    wire [32:0] i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_dest_data_out_1_0;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_valid_out;
    wire [32:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_valid;
    wire [32:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [63:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_lsu_memdep_40_o_active;
    wire [32:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_lsu_memdep_59_o_active;
    wire [32:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_lsu_memdep_o_active;
    wire [32:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_writeack;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_initeration_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_feedback_stall_out_6;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_feedback_stall_out_7;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_feedback_stall_out_8;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_feedback_stall_out_9;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_feedback_stall_out_10;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_feedback_stall_out_12;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_feedback_stall_out_13;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_feedback_stall_out_14;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_feedback_stall_out_15;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_feedback_stall_out_5;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_valid_out;
    wire [31:0] i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_feedback_stall_out_4;
    wire [0:0] i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_valid_out;
    wire [32:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_feedback_stall_out_3;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_valid_out;
    wire [3:0] i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_feedback_stall_out_17;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_valid_out;
    wire [3:0] i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_feedback_stall_out_16;
    wire [0:0] i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_out_1;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_valid_out_1;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_out_6;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_valid_out_6;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_out_7;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_valid_out_7;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_out_8;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_valid_out_8;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_valid_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_valid_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_valid_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_valid_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_valid_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_valid_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_valid_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_out_5;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_valid_out_5;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_valid_out;
    wire [31:0] i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_valid_out;
    wire [63:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_out_17;
    wire [0:0] i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_valid_out_17;
    wire [0:0] i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_valid_out;
    wire [7:0] i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_out_16;
    wire [0:0] i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_valid_out_16;
    wire [0:0] i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_valid_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_select_63_b;
    wire [0:0] i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_qi;
    reg [0:0] i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q;
    wire [0:0] i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_s;
    reg [3:0] i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q;
    wire [3:0] i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_q;
    wire [2:0] i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_select_2_b;
    wire [0:0] i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195_q;
    wire [0:0] i_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21104_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2189_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2156_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2197_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21106_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21111_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_qi;
    reg [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_qi;
    reg [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_21_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2190_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_23_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2198_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_24_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21107_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_qi;
    reg [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_qi;
    reg [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_37_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2176_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_qi;
    reg [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2154_q;
    wire [0:0] i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2174_q;
    wire [0:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2135_q;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_join_q;
    wire [31:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_select_31_b;
    wire [32:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_a;
    wire [32:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_b;
    logic [32:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_o;
    wire [32:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_q;
    wire [2:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_select_63_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_join_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b;
    wire [0:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_q;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [32:0] bgTrunc_i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_sel_x_b;
    wire [31:0] bgTrunc_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_sel_x_b;
    wire [0:0] i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b;
    wire [0:0] i_last_initeration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2168_sel_x_b;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_buffer_out_0_tpl;
    wire [0:0] i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_b;
    wire [0:0] i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_b;
    wire [0:0] i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_b;
    wire [0:0] i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_b;
    wire [0:0] i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_b;
    wire [0:0] i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_b;
    wire [0:0] i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_b;
    wire [0:0] i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_b;
    wire [0:0] i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_valid;
    wire [63:0] i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl;
    wire [63:0] i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_2_tpl;
    wire [0:0] i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_valid;
    wire [63:0] i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_c1_exit_1_tpl;
    wire [0:0] i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_valid;
    wire [63:0] i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_c2_exit_1_tpl;
    wire [64:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [63:0] i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_sel_x_b;
    wire [64:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [60:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b;
    wire [63:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    wire [63:0] dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a;
    wire [64:0] dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b;
    logic [64:0] dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o;
    wire [64:0] dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q;
    wire [63:0] dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b;
    wire [0:0] i_exitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2169_cmp_nsign_q;
    wire [2:0] leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_in;
    wire [2:0] leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b;
    wire [3:0] leftShiftStage0Idx1_uid549_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
    wire [0:0] leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s;
    reg [3:0] leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
    wire [2:0] rightShiftStage0Idx1Rng1_uid555_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b;
    wire [3:0] rightShiftStage0Idx1_uid557_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
    wire [0:0] rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s;
    reg [3:0] rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
    wire [0:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in;
    wire redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in;
    wire redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_data_in;
    wire [0:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out;
    wire redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out;
    wire redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_data_out;
    wire [0:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in;
    wire redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in;
    wire redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_data_in;
    wire [0:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out;
    wire redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out;
    wire redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_data_out;
    wire [0:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in;
    wire redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in;
    wire redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_data_in;
    wire [0:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out;
    wire redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out;
    wire redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_data_out;
    wire [0:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in;
    wire redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in;
    wire redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_data_in;
    wire [0:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out;
    wire redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out;
    wire redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_data_out;
    wire [0:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in;
    wire redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in;
    wire redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_data_in;
    wire [0:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out;
    wire redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out;
    wire redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_data_out;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in;
    wire redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in;
    wire redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_data_in;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out;
    wire redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out;
    wire redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_data_out;
    reg [0:0] redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in;
    wire redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in;
    wire redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_data_in;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out;
    wire redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out;
    wire redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_data_out;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in;
    wire redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in;
    wire redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_data_in;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out;
    wire redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out;
    wire redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_data_out;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in;
    wire redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in;
    wire redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_data_in;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out;
    wire redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out;
    wire redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_data_out;
    wire [0:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in;
    wire redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in;
    wire redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in_bitsignaltemp;
    wire [60:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_data_in;
    wire [0:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out;
    wire redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out;
    wire redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out_bitsignaltemp;
    wire [60:0] redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_data_out;
    wire [0:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in;
    wire redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in;
    wire redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_data_in;
    wire [0:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out;
    wire redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out;
    wire redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_data_out;
    wire [0:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in;
    wire redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in;
    wire redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_data_in;
    wire [0:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out;
    wire redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out;
    wire redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_data_out;
    wire [0:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in;
    wire redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in;
    wire redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_data_in;
    wire [0:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out;
    wire redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out;
    wire redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_data_out;
    wire [0:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in;
    wire redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in;
    wire redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_data_in;
    wire [0:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out;
    wire redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out;
    wire redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_data_out;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in;
    wire redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in;
    wire redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_data_in;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out;
    wire redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out;
    wire redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_data_out;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in;
    wire redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in;
    wire redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_data_in;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out;
    wire redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out;
    wire redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_data_out;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in;
    wire redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in;
    wire redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_data_in;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out;
    wire redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out;
    wire redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_data_out;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in;
    wire redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in;
    wire redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_data_in;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out;
    wire redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out;
    wire redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_data_out;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in;
    wire redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in;
    wire redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_data_in;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out;
    wire redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out;
    wire redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_data_out;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in;
    wire redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in;
    wire redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_data_in;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out;
    wire redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out;
    wire redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_data_out;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in;
    wire redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in;
    wire redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_data_in;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out;
    wire redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out;
    wire redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_data_out;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in;
    wire redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in;
    wire redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_data_in;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out;
    wire redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out;
    wire redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_data_out;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in;
    wire redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in;
    wire redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_data_in;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out;
    wire redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out;
    wire redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_data_out;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in;
    wire redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in;
    wire redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_data_in;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out;
    wire redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out;
    wire redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_data_out;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in;
    wire redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in;
    wire redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_data_in;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out;
    wire redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out;
    wire redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_data_out;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in;
    wire redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in;
    wire redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_data_in;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out;
    wire redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out;
    wire redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_data_out;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in;
    wire redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in;
    wire redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_data_in;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out;
    wire redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out;
    wire redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_data_out;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in;
    wire redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in;
    wire redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_data_in;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out;
    wire redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out;
    wire redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_data_out;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in;
    wire redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in;
    wire redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_data_in;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out;
    wire redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out;
    wire redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_data_out;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in;
    wire redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in;
    wire redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_data_in;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out;
    wire redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out;
    wire redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_data_out;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in;
    wire redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in;
    wire redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_data_in;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out;
    wire redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out;
    wire redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_data_out;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in;
    wire redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in;
    wire redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_data_in;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out;
    wire redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out;
    wire redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_data_out;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in;
    wire redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in;
    wire redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_data_in;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out;
    wire redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out;
    wire redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_data_out;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in;
    wire redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in;
    wire redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_data_in;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out;
    wire redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out;
    wire redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_b;
    wire [0:0] bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_q;
    wire [0:0] bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_b;
    wire [32:0] bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_q;
    wire [32:0] bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_b;
    wire [63:0] bubble_join_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_q;
    wire [63:0] bubble_select_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_b;
    wire [0:0] bubble_join_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_q;
    wire [0:0] bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_b;
    wire [31:0] bubble_join_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_q;
    wire [31:0] bubble_select_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_b;
    wire [32:0] bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_q;
    wire [32:0] bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_b;
    wire [3:0] bubble_join_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_q;
    wire [3:0] bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b;
    wire [3:0] bubble_join_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_q;
    wire [3:0] bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_b;
    wire [127:0] bubble_join_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_b;
    wire [63:0] bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_c;
    wire [63:0] bubble_join_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_b;
    wire [63:0] bubble_join_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_q;
    wire [63:0] bubble_select_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_b;
    wire [63:0] bubble_join_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_q;
    wire [63:0] bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_b;
    wire [63:0] bubble_join_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_q;
    wire [63:0] bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b;
    wire [63:0] bubble_join_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_q;
    wire [63:0] bubble_select_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_b;
    wire [63:0] bubble_join_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_q;
    wire [63:0] bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_b;
    wire [63:0] bubble_join_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_q;
    wire [63:0] bubble_select_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_b;
    wire [0:0] bubble_join_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_q;
    wire [0:0] bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    wire [0:0] bubble_join_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_q;
    wire [0:0] bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b;
    wire [0:0] bubble_join_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_q;
    wire [0:0] bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b;
    wire [0:0] bubble_join_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_q;
    wire [0:0] bubble_select_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_b;
    wire [60:0] bubble_join_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_q;
    wire [60:0] bubble_select_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_b;
    wire [63:0] bubble_join_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_q;
    wire [63:0] bubble_select_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_b;
    wire [63:0] bubble_join_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_q;
    wire [63:0] bubble_select_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_b;
    wire [63:0] bubble_join_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_q;
    wire [63:0] bubble_select_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_b;
    wire [63:0] bubble_join_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_q;
    wire [63:0] bubble_select_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_b;
    wire [0:0] bubble_join_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_q;
    wire [0:0] bubble_select_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_b;
    wire [0:0] bubble_join_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_q;
    wire [0:0] bubble_select_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_b;
    wire [0:0] bubble_join_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_q;
    wire [0:0] bubble_select_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_b;
    wire [0:0] bubble_join_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_q;
    wire [0:0] bubble_select_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_b;
    wire [0:0] bubble_join_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_q;
    wire [0:0] bubble_select_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_b;
    wire [0:0] bubble_join_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_q;
    wire [0:0] bubble_select_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_b;
    wire [0:0] bubble_join_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_q;
    wire [0:0] bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b;
    wire [0:0] bubble_join_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_q;
    wire [0:0] bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_b;
    wire [0:0] bubble_join_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_q;
    wire [0:0] bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_b;
    wire [0:0] bubble_join_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_q;
    wire [0:0] bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b;
    wire [0:0] bubble_join_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_q;
    wire [0:0] bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_b;
    wire [0:0] bubble_join_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_q;
    wire [0:0] bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b;
    wire [0:0] bubble_join_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_q;
    wire [0:0] bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_b;
    wire [0:0] bubble_join_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_q;
    wire [0:0] bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b;
    wire [0:0] bubble_join_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_q;
    wire [0:0] bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b;
    wire [0:0] bubble_join_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_q;
    wire [0:0] bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_b;
    wire [0:0] bubble_join_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_q;
    wire [0:0] bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b;
    wire [0:0] bubble_join_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_q;
    wire [0:0] bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b;
    wire [0:0] bubble_join_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_q;
    wire [0:0] bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;
    wire [0:0] bubble_join_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_q;
    wire [0:0] bubble_select_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_b;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_StallValid;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg0;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg1;
    reg [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and1;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_or0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V0;
    wire [0:0] SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_and0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V2;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V3;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_or0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V1;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and0;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and1;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V0;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V1;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V2;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_StallValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg0;
    reg [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg1;
    reg [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg1;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed1;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_or0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V0;
    wire [0:0] SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V1;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_and0;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall;
    wire [0:0] SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_backStall;
    reg [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0;
    wire [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_v_s_0;
    wire [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_s_tv_0;
    wire [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN;
    wire [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall;
    wire [0:0] SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V0;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireStall;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_StallValid;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg0;
    reg [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg0;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed0;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg1;
    reg [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg1;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed1;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_or0;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V0;
    wire [0:0] SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V1;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_v_s_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_s_tv_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backEN;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_V0;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_v_s_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_s_tv_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backEN;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_V0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_wireValid;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and2;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and3;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_V0;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_v_s_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_s_tv_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backEN;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_V0;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_v_s_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_s_tv_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backEN;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_V0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_StallValid;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg0;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg1;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg2;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg2;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed2;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V2;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_wireValid;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and1;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_V0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_wireValid;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_V0;
    reg [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_v_s_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_s_tv_0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backEN;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_and0;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backStall;
    wire [0:0] SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_V0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireStall;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_StallValid;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg0;
    reg [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg1;
    reg [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg1;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed1;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_and0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_or0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_backStall;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V0;
    wire [0:0] SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg7;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg8;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg9;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg10;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg11;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg12;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg13;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg13;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed13;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg14;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg14;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed14;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg15;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg15;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed15;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg16;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg16;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed16;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg17;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg17;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed17;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg18;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg18;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed18;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg19;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg19;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed19;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or13;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or14;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or15;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or16;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or17;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or18;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V13;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V14;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V15;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V16;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V17;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V18;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V19;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_or0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and1;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and2;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and3;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and4;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and5;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and6;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and7;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and8;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and9;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and10;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_V0;
    wire [0:0] SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_wireValid;
    wire [0:0] SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall;
    wire [0:0] SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V0;
    wire [0:0] SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_wireValid;
    wire [0:0] SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_and0;
    wire [0:0] SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_backStall;
    wire [0:0] SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_V0;
    wire [0:0] SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_wireValid;
    wire [0:0] SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_and0;
    wire [0:0] SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_backStall;
    wire [0:0] SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_V0;
    wire [0:0] SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_wireValid;
    wire [0:0] SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_and0;
    wire [0:0] SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_backStall;
    wire [0:0] SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_V0;
    wire [0:0] SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_wireValid;
    wire [0:0] SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_and0;
    wire [0:0] SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_backStall;
    wire [0:0] SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_V0;
    wire [0:0] SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_wireValid;
    wire [0:0] SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_and0;
    wire [0:0] SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_backStall;
    wire [0:0] SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_V0;
    wire [0:0] SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_wireValid;
    wire [0:0] SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_and0;
    wire [0:0] SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_backStall;
    wire [0:0] SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_V0;
    wire [0:0] SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_wireValid;
    wire [0:0] SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall;
    wire [0:0] SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V1;
    wire [0:0] SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_wireValid;
    wire [0:0] SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and0;
    wire [0:0] SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and1;
    wire [0:0] SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_backStall;
    wire [0:0] SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_V0;
    wire [0:0] SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_wireValid;
    wire [0:0] SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall;
    wire [0:0] SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V0;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireStall;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_StallValid;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg0;
    reg [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg0;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed0;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg1;
    reg [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg1;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed1;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_or0;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_backStall;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V0;
    wire [0:0] SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V1;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireStall;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_StallValid;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg0;
    reg [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg0;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed0;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg1;
    reg [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg1;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed1;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg2;
    reg [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg2;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed2;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or0;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or1;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_backStall;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V0;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V1;
    wire [0:0] SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V2;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireStall;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_StallValid;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg0;
    reg [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg0;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed0;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg1;
    reg [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg1;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed1;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_or0;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_backStall;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V0;
    wire [0:0] SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V1;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireStall;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_StallValid;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg0;
    reg [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg0;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed0;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg1;
    reg [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg1;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed1;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_or0;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_backStall;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V0;
    wire [0:0] SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V1;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_wireValid;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and0;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and1;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and2;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and3;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall;
    wire [0:0] SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_V0;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireStall;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg0;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg0;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed0;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg1;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg1;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed1;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg2;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg2;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed2;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg3;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg3;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed3;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg4;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg4;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed4;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg5;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg5;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed5;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg6;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg6;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed6;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg7;
    reg [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg7;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed7;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or0;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or1;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or2;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or3;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or4;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or5;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or6;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V0;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V1;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V2;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V3;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V4;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V5;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V6;
    wire [0:0] SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V7;
    reg [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0;
    reg [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_v_s_0;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_0;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_1;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_or0;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backStall;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V0;
    wire [0:0] SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V1;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireStall;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_StallValid;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg0;
    reg [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg0;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed0;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg1;
    reg [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg1;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed1;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg2;
    reg [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg2;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed2;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or0;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or1;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V0;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V1;
    wire [0:0] SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V2;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireStall;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg0;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg0;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed0;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg1;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg1;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed1;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg2;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg2;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed2;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg3;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg3;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed3;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg4;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg4;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed4;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg5;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg5;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed5;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg6;
    reg [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg6;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed6;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or0;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or1;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or2;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or3;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or4;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or5;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_backStall;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V0;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V1;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V2;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V3;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V4;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V5;
    wire [0:0] SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V6;
    wire [0:0] SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_wireValid;
    wire [0:0] SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_backStall;
    wire [0:0] SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_V0;
    wire [0:0] SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_wireValid;
    wire [0:0] SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall;
    wire [0:0] SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V0;
    wire [0:0] SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_wireValid;
    wire [0:0] SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall;
    wire [0:0] SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V0;
    wire [0:0] SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_wireValid;
    wire [0:0] SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall;
    wire [0:0] SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V0;
    wire [0:0] SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_wireValid;
    wire [0:0] SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall;
    wire [0:0] SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireStall;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg0;
    reg [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg1;
    reg [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg1;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed1;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg2;
    reg [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg2;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed2;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg3;
    reg [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg3;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed3;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_and0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or1;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or2;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_backStall;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V0;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V1;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V2;
    wire [0:0] SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V3;
    wire [0:0] SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_wireValid;
    wire [0:0] SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall;
    wire [0:0] SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V0;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireStall;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_StallValid;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg0;
    reg [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg0;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed0;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg1;
    reg [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg1;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed1;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_or0;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_backStall;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V0;
    wire [0:0] SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V1;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireStall;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_StallValid;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg0;
    reg [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg0;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed0;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg1;
    reg [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg1;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed1;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_and0;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_or0;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_backStall;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V0;
    wire [0:0] SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V1;
    wire [0:0] SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_wireValid;
    wire [0:0] SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_backStall;
    wire [0:0] SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_V0;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireStall;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg0;
    reg [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg0;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed0;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg1;
    reg [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg1;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed1;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg2;
    reg [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg2;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed2;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg3;
    reg [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg3;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed3;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or0;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or1;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or2;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_backStall;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V0;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V1;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V2;
    wire [0:0] SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V3;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireStall;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_StallValid;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg0;
    reg [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg0;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed0;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg1;
    reg [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg1;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed1;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg2;
    reg [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg2;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed2;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or0;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or1;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_backStall;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V0;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V1;
    wire [0:0] SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V2;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireStall;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_StallValid;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg0;
    reg [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg0;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed0;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg1;
    reg [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg1;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed1;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg2;
    reg [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg2;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed2;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or0;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or1;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_backStall;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V0;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V1;
    wire [0:0] SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V2;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireStall;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_StallValid;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg0;
    reg [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg0;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed0;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg1;
    reg [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg1;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed1;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg2;
    reg [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg2;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed2;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or0;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or1;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_backStall;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V0;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V1;
    wire [0:0] SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V2;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireStall;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_StallValid;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg0;
    reg [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg0;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed0;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg1;
    reg [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg1;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed1;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_or0;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_backStall;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V0;
    wire [0:0] SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V1;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireStall;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_StallValid;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg0;
    reg [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg0;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed0;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg1;
    reg [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg1;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed1;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg2;
    reg [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg2;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed2;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or0;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or1;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_backStall;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V0;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V1;
    wire [0:0] SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V2;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireStall;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_StallValid;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg0;
    reg [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg0;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed0;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg1;
    reg [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg1;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed1;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_or0;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_backStall;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V0;
    wire [0:0] SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V1;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireStall;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg0;
    reg [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg0;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed0;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg1;
    reg [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg1;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed1;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg2;
    reg [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg2;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed2;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg3;
    reg [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg3;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed3;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg4;
    reg [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg4;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed4;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or0;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or1;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or2;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or3;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_backStall;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V0;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V1;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V2;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V3;
    wire [0:0] SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V4;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireStall;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_StallValid;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg0;
    reg [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg0;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed0;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg1;
    reg [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg1;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed1;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_or0;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_backStall;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V0;
    wire [0:0] SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V1;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireStall;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_StallValid;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg0;
    reg [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg0;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed0;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg1;
    reg [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg1;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed1;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_or0;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_backStall;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V0;
    wire [0:0] SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V1;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireStall;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_StallValid;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg0;
    reg [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg0;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed0;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg1;
    reg [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg1;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed1;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg2;
    reg [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg2;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed2;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or0;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or1;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_backStall;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V0;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V1;
    wire [0:0] SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V2;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireStall;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_StallValid;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg0;
    reg [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg0;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed0;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg1;
    reg [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg1;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed1;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_or0;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_backStall;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V0;
    wire [0:0] SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V1;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireStall;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg0;
    reg [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg0;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed0;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg1;
    reg [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg1;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed1;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg2;
    reg [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg2;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed2;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg3;
    reg [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg3;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed3;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg4;
    reg [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg4;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed4;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or0;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or1;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or2;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or3;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_backStall;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V0;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V1;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V2;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V3;
    wire [0:0] SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V4;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and0;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and1;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and2;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall;
    wire [0:0] SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_V0;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall;
    wire [0:0] SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_V0;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_wireValid;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_backStall;
    wire [0:0] SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_V0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out;
    wire bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_i_valid;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data0;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data1;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data2;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data3;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data4;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data5;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data6;
    reg [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data7;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D0;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D1;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D2;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D3;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D4;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D5;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D6;
    wire [0:0] SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D7;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_i_valid;
    reg [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_and0;
    reg [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data0;
    reg [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data1;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D0;
    wire [0:0] SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D1;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_i_valid;
    reg [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid;
    reg [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data0;
    reg [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data1;
    reg [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data2;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D0;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D1;
    wire [0:0] SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D2;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_i_valid;
    reg [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and0;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and1;
    reg [60:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_data0;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V;
    wire [60:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_D0;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_i_valid;
    reg [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and0;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and1;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and2;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and3;
    reg [63:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data0;
    reg [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data1;
    reg [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data2;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V;
    wire [63:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D0;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D1;
    wire [0:0] SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and1;
    reg [63:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data1;
    reg [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data2;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V;
    wire [63:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D2;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_i_valid;
    reg [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and0;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and1;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and2;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and3;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and4;
    reg [63:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data0;
    reg [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data1;
    reg [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data2;
    reg [63:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data3;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V;
    wire [63:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D0;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D1;
    wire [0:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D2;
    wire [63:0] SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D3;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_i_valid;
    reg [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and0;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and1;
    reg [63:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data0;
    reg [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data1;
    reg [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data2;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V;
    wire [63:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D0;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D1;
    wire [0:0] SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D2;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_i_valid;
    reg [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and0;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and1;
    reg [63:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data0;
    reg [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data1;
    reg [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data2;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V;
    wire [63:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D0;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D1;
    wire [0:0] SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D2;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_i_valid;
    reg [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and0;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and1;
    reg [63:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data0;
    reg [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data1;
    reg [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data2;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V;
    wire [63:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D0;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D1;
    wire [0:0] SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D2;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_i_valid;
    reg [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and0;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and1;
    reg [63:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data0;
    reg [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data1;
    reg [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data2;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V;
    wire [63:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D0;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D1;
    wire [0:0] SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D2;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_i_valid;
    reg [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_and0;
    reg [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data0;
    reg [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data1;
    reg [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data2;
    reg [3:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data3;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D0;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D1;
    wire [0:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D2;
    wire [3:0] SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D3;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_i_valid;
    reg [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and0;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and1;
    reg [3:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data0;
    reg [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data1;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V;
    wire [3:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D0;
    wire [0:0] SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_i_valid;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_and0;
    reg [32:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data0;
    reg [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data1;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V;
    wire [32:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D0;
    wire [0:0] SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D1;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_i_valid;
    reg [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_and0;
    reg [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data0;
    reg [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data1;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D0;
    wire [0:0] SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D1;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_i_valid;
    reg [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_and0;
    reg [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data0;
    reg [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data1;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D0;
    wire [0:0] SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D1;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_i_valid;
    reg [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_and0;
    reg [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data0;
    reg [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data1;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D0;
    wire [0:0] SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D1;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // bubble_join_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119(BITJOIN,723)
    assign bubble_join_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_q = i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119(BITSELECT,724)
    assign bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b = $unsigned(bubble_join_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_q[3:0]);

    // i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x(BITSELECT,397)@983
    assign i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b = bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b[0:0];

    // i_first_cleanup_xor_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2166(LOGICAL,21)@983
    assign i_first_cleanup_xor_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2166_q = i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b ^ VCC_q;

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211(BITJOIN,631)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_q = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_dest_data_out_0_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211(BITSELECT,632)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_q[0:0]);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2135(LOGICAL,152)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2135_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_b ^ VCC_q;

    // i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185(LOGICAL,22)@983
    assign i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2135_q | i_first_cleanup_xor_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2166_q;

    // bubble_join_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo(BITJOIN,900)
    assign bubble_join_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_q = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_data_out;

    // bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo(BITSELECT,901)
    assign bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_b = $unsigned(bubble_join_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_q[0:0]);

    // bubble_join_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo(BITJOIN,903)
    assign bubble_join_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_q = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_data_out;

    // bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo(BITSELECT,904)
    assign bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b = $unsigned(bubble_join_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_q[0:0]);

    // bubble_join_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo(BITJOIN,906)
    assign bubble_join_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_q = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_data_out;

    // bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo(BITSELECT,907)
    assign bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b = $unsigned(bubble_join_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_q[0:0]);

    // bubble_join_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo(BITJOIN,909)
    assign bubble_join_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_q = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_data_out;

    // bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo(BITSELECT,910)
    assign bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b = $unsigned(bubble_join_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_q[0:0]);

    // bubble_join_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x(BITJOIN,810)
    assign bubble_join_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_q = i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_c2_exit_1_tpl;

    // bubble_select_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x(BITSELECT,811)
    assign bubble_select_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_q[63:0]);

    // bubble_join_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120(BITJOIN,679)
    assign bubble_join_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_q = i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out;

    // bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120(BITSELECT,680)
    assign bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b = $unsigned(bubble_join_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_q[0:0]);

    // redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo(STALLFIFO,619)
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V4;
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_backStall;
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_data_in = bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b;
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in_bitsignaltemp = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in[0];
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in_bitsignaltemp = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in[0];
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out[0] = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out_bitsignaltemp;
    assign redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out[0] = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(202),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo (
        .valid_in(redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_in_bitsignaltemp),
        .stall_in(redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b),
        .valid_out(redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out_bitsignaltemp),
        .stall_out(redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out_bitsignaltemp),
        .data_out(redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo(BITJOIN,882)
    assign bubble_join_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_q = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_data_out;

    // bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo(BITSELECT,883)
    assign bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b = $unsigned(bubble_join_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_q[0:0]);

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113(STALLENABLE,1005)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_wireValid = i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_valid_out;

    // bubble_join_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo(BITJOIN,834)
    assign bubble_join_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_q = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_data_out;

    // bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo(BITSELECT,835)
    assign bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b = $unsigned(bubble_join_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_q[0:0]);

    // rightShiftStage0Idx1Rng1_uid555_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(BITSELECT,554)@1964
    assign rightShiftStage0Idx1Rng1_uid555_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b = bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_b[3:1];

    // rightShiftStage0Idx1_uid557_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(BITJOIN,556)@1964
    assign rightShiftStage0Idx1_uid557_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid555_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b};

    // bubble_join_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121(BITJOIN,726)
    assign bubble_join_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_q = i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121(BITSELECT,727)
    assign bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_b = $unsigned(bubble_join_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_q[3:0]);

    // rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(MUX,558)@1964
    assign rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s = VCC_q;
    always @(rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s or bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_b or rightShiftStage0Idx1_uid557_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q)
    begin
        unique case (rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s)
            1'b0 : rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = bubble_select_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_b;
            1'b1 : rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = rightShiftStage0Idx1_uid557_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
            default : rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = 4'b0;
        endcase
    end

    // i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_select_2(BITSELECT,126)@1964
    assign i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_select_2_b = rightShiftStage0_uid559_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q[2:0];

    // i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join(BITJOIN,125)@1964
    assign i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_q = {GND_q, i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_select_2_b};

    // i_last_initeration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2168_sel_x(BITSELECT,398)@1964
    assign i_last_initeration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2168_sel_x_b = i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_q[0:0];

    // SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join(STALLENABLE,1050)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg0 <= '0;
            SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg0 <= SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg0;
            // Successor 1
            SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg1 <= SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed0 = (~ (i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_stall_out) & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid) | SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg0;
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed1 = (~ (i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_stall_out) & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid) | SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg1;
    // Consuming
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_StallValid = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid;
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg0 = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_StallValid & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed0;
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_toReg1 = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_StallValid & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed1;
    // Backward Stall generation
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_or0 = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed0;
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireStall = ~ (SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_consumed1 & SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_or0);
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireStall;
    // Valid signal propagation
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V0 = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid & ~ (SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg0);
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V1 = SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid & ~ (SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_wireValid = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V;

    // SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join(STALLREG,1712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid <= 1'b0;
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data0 <= 1'bx;
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data1 <= 1'bx;
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data2 <= 1'bx;
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data3 <= 4'bxxxx;
        end
        else
        begin
            // Valid
            SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid <= SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall & (SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid | SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_i_valid);

            if (SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data0 <= i_last_initeration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2168_sel_x_b;
                SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data1 <= $unsigned(bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b);
                SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data2 <= $unsigned(bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b);
                SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data3 <= i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_and0 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V1;
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_i_valid = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V0 & SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_and0;
    // Stall signal propagation
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid | ~ (SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_i_valid);

    // Valid
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid : SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_i_valid;

    // Data0
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D0 = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data0 : i_last_initeration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2168_sel_x_b;
    // Data1
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D1 = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data1 : bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b;
    // Data2
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D2 = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data2 : bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b;
    // Data3
    assign SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D3 = SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_valid == 1'b1 ? SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_r_data3 : i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_q;

    // SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121(STALLENABLE,981)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg0 <= SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg1 <= SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall) & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid) | SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed1 = (~ (SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall) & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid) | SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_StallValid = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_backStall & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid;
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg0 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_StallValid & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_toReg1 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_StallValid & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_or0 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireStall = ~ (SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_consumed1 & SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_or0);
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_backStall = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V0 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V1 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_wireValid = i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_valid_out;

    // SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167(STALLENABLE,1015)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_wireValid = i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_valid_out;

    // i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167(BLACKBOX,73)@1964
    // in in_stall_in@20000000
    // out out_data_out@1965
    // out out_feedback_out_16@20000000
    // out out_feedback_valid_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1965
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001i13cles2_eulve231_210 thei_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167 (
        .in_data_in(SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D3),
        .in_feedback_stall_in_16(i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_feedback_stall_out_16),
        .in_keep_going(SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D2),
        .in_stall_in(SE_out_i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_backStall),
        .in_valid_in(SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V1),
        .out_data_out(),
        .out_feedback_out_16(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_out_16),
        .out_feedback_valid_out_16(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_valid_out_16),
        .out_stall_out(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo(BITJOIN,837)
    assign bubble_join_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_q = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_data_out;

    // bubble_select_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo(BITSELECT,838)
    assign bubble_select_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_b = $unsigned(bubble_join_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_q[0:0]);

    // i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121(BLACKBOX,56)@1963
    // in in_stall_in@20000000
    // out out_data_out@1964
    // out out_feedback_stall_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1964
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001113cles2_eulve231_210 thei_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121 (
        .in_data_in(c_i4_7155_q),
        .in_dir(bubble_select_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_b),
        .in_feedback_in_16(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_out_16),
        .in_feedback_valid_in_16(i_llvm_fpga_push_i4_initerations_push16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2167_out_feedback_valid_out_16),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_backStall),
        .in_valid_in(SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_data_out),
        .out_feedback_stall_out_16(i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_feedback_stall_out_16),
        .out_stall_out(i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo(STALLENABLE,1228)
    // Valid signal propagation
    assign SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_V0 = SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_backStall = i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_out_stall_out | ~ (SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_wireValid = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out;

    // redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo(STALLFIFO,604)
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V6;
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in = SE_out_redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_backStall;
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_data_in = bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b;
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in_bitsignaltemp = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in[0];
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in_bitsignaltemp = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in[0];
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out[0] = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out_bitsignaltemp;
    assign redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out[0] = redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(707),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo (
        .valid_in(redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_in_bitsignaltemp),
        .stall_in(redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .valid_out(redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_valid_out_bitsignaltemp),
        .stall_out(redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out_bitsignaltemp),
        .data_out(redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134(BITJOIN,683)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_q = i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134(BITSELECT,684)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133(BITJOIN,713)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_q = i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133(BITSELECT,714)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157(LOGICAL,136)@1185 + 1
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_delay ( .xin(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_qi), .xout(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q), .ena(SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134(STALLENABLE,953)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_wireValid = i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157(STALLENABLE,1061)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_s_tv_0 = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backEN = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backEN;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_and0;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backEN == 1'b0)
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_v_s_0;
            end

        end
    end

    // redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo(STALLFIFO,613)
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_V0;
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_backStall;
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_data_in = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q;
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in_bitsignaltemp = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in[0];
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in_bitsignaltemp = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in[0];
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out[0] = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out_bitsignaltemp;
    assign redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out[0] = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(73),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo (
        .valid_in(redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_in_bitsignaltemp),
        .stall_in(redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q),
        .valid_out(redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out_bitsignaltemp),
        .stall_out(redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_stall_out_bitsignaltemp),
        .data_out(redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo(BITJOIN,864)
    assign bubble_join_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_q = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_data_out;

    // bubble_select_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo(BITSELECT,865)
    assign bubble_select_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_b = $unsigned(bubble_join_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124(BITJOIN,686)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_q = i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124(BITSELECT,687)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126(BITJOIN,710)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_q = i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126(BITSELECT,711)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_q[0:0]);

    // redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo(STALLFIFO,616)
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V1;
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_backStall;
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_b;
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in_bitsignaltemp = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in[0];
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in_bitsignaltemp = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in[0];
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out[0] = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out_bitsignaltemp;
    assign redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out[0] = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(276),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo (
        .valid_in(redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_in_bitsignaltemp),
        .stall_in(redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_b),
        .valid_out(redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out_bitsignaltemp),
        .stall_out(redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out_bitsignaltemp),
        .data_out(redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126(STALLENABLE,971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed1 = (~ (redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_wireValid = i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125(BITJOIN,695)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_q = i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125(BITSELECT,696)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_q[0:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127(STALLENABLE,957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed1 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_wireValid = i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153(STALLENABLE,1070)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backStall | ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and1 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V2 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_wireValid = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_and1;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191(STALLENABLE,1073)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_s_tv_0 = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backEN = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_and0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backEN;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_v_s_0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_and0;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backEN == 1'b0)
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128(STALLENABLE,959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed1 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_wireValid = i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155(STALLENABLE,1071)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backStall | ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_wireValid = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_and0;

    // bubble_join_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo(BITJOIN,876)
    assign bubble_join_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_q = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_data_out;

    // bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo(BITSELECT,877)
    assign bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_b = $unsigned(bubble_join_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151(LOGICAL,134)@1258 + 1
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_qi = bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_b | bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_delay ( .xin(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_qi), .xout(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q), .ena(SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117(STALLENABLE,987)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid = i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116(BITJOIN,676)
    assign bubble_join_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_q = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116(BITSELECT,677)
    assign bubble_select_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117(BLACKBOX,59)@1312
    // in in_stall_in@20000000
    // out out_data_out@1313
    // out out_feedback_out_7@20000000
    // out out_feedback_valid_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1313
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001413cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_b),
        .in_feedback_stall_in_7(i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_feedback_stall_out_7),
        .in_keep_going(bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_V0),
        .out_data_out(),
        .out_feedback_out_7(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_out_7),
        .out_feedback_valid_out_7(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_valid_out_7),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117(STALLENABLE,986)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall = i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_and0 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_wireValid = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_and0;

    // SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(STALLENABLE,938)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0 = SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V;

    // SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(STALLENABLE,939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg0 <= SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg1 <= SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed0 = (~ (SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid) | SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_backStall) & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid) | SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_StallValid = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg0 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_StallValid & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_toReg1 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_StallValid & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_or0 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_consumed1 & SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_or0);
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V1 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_wireValid = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_valid;

    // i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(BLACKBOX,35)@983
    // in in_i_stall@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1184
    // out out_o_stall@20000000
    // out out_o_valid@1184
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000f13cles2_eulve231_210 thei_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0),
        .in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(BITJOIN,660)
    assign bubble_join_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_q = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(BITSELECT,661)
    assign bubble_select_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_q[63:0]);

    // SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(STALLENABLE,936)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0 = SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V;

    // i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(BLACKBOX,34)@983
    // in in_i_stall@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1184
    // out out_o_stall@20000000
    // out out_o_valid@1184
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000e13cles2_eulve231_210 thei_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0),
        .in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(BITJOIN,657)
    assign bubble_join_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_q = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(BITSELECT,658)
    assign bubble_select_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_q[63:0]);

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x(STALLENABLE,1135)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_stall | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_wireValid = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V;

    // i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192(BLACKBOX,37)@983
    // in in_i_stall@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1184
    // out out_o_stall@20000000
    // out out_o_valid@1184
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000h13cles2_eulve231_210 thei_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D0),
        .in_i_dependence(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D1),
        .in_i_predicate(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V0),
        .in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192(BITJOIN,666)
    assign bubble_join_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_q = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192(BITSELECT,667)
    assign bubble_select_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_q[63:0]);

    // SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192(STALLENABLE,943)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_V0 = SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_backStall = i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_stall | ~ (SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and0 = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_o_valid;
    assign SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and1 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V1 & SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and0;
    assign SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_wireValid = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V1 & SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_and1;

    // bubble_join_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo(BITJOIN,822)
    assign bubble_join_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_q = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_data_out;

    // bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo(BITSELECT,823)
    assign bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_b = $unsigned(bubble_join_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_q[63:0]);

    // SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x(STALLENABLE,1142)
    // Valid signal propagation
    assign SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_V0 = SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_stall_out | ~ (SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V0;
    assign SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_wireValid = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V3 & SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_and0;

    // SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo(STALLENABLE,1232)
    // Valid signal propagation
    assign SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V0 = SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_stall | ~ (SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_wireValid = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V;

    // i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136(BLACKBOX,33)@1616
    // in in_i_stall@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1817
    // out out_o_stall@20000000
    // out out_o_valid@1817
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000d13cles2_eulve231_210 thei_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D0),
        .in_i_dependence(SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D1),
        .in_i_predicate(SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_backStall),
        .in_i_valid(SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V0),
        .in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136(STALLENABLE,935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg0 <= SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg1 <= SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed0 = (~ (SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid) | SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed1 = (~ (SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid) | SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_StallValid = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_backStall & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg0 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_StallValid & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_toReg1 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_StallValid & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_or0 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_consumed1 & SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_or0);
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_backStall = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V0 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V1 = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_wireValid = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151(STALLENABLE,999)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_wireValid = i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135(BITJOIN,651)
    assign bubble_join_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_q = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135(BITSELECT,652)
    assign bubble_select_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_q[63:0]);

    // i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x(BITSELECT,410)@1817
    assign i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_b = bubble_select_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151(BLACKBOX,65)@1817
    // in in_stall_in@20000000
    // out out_data_out@1818
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1818
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001a13cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151 (
        .in_data_in(i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_b),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_feedback_stall_out_13),
        .in_keep_going(bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_backStall),
        .in_valid_in(SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_valid_out_13),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x(STALLENABLE,1141)
    // Valid signal propagation
    assign SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_V0 = SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_stall_out | ~ (SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V0;
    assign SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_wireValid = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V2 & SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_and0;

    // SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo(STALLENABLE,1234)
    // Valid signal propagation
    assign SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V0 = SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_stall | ~ (SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_wireValid = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V;

    // i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135(BLACKBOX,32)@1616
    // in in_i_stall@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1817
    // out out_o_stall@20000000
    // out out_o_valid@1817
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000c13cles2_eulve231_210 thei_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D0),
        .in_i_dependence(SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D1),
        .in_i_predicate(SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_backStall),
        .in_i_valid(SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V0),
        .in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135(STALLENABLE,933)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg0 <= SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg1 <= SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed0 = (~ (SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid) | SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed1 = (~ (SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid) | SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_StallValid = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_backStall & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg0 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_StallValid & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_toReg1 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_StallValid & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_or0 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_consumed1 & SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_or0);
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_backStall = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V0 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V1 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_wireValid = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150(STALLENABLE,997)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_wireValid = i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134(BITJOIN,648)
    assign bubble_join_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_q = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134(BITSELECT,649)
    assign bubble_select_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_q[63:0]);

    // i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x(BITSELECT,409)@1817
    assign i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_b = bubble_select_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150(BLACKBOX,64)@1817
    // in in_stall_in@20000000
    // out out_data_out@1818
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1818
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001913cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150 (
        .in_data_in(i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_b),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_feedback_stall_out_12),
        .in_keep_going(bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_backStall),
        .in_valid_in(SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_valid_out_12),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x(STALLENABLE,1140)
    // Valid signal propagation
    assign SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_V0 = SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_stall_out | ~ (SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V0;
    assign SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_wireValid = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V1 & SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_and0;

    // SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo(STALLENABLE,1236)
    // Valid signal propagation
    assign SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V0 = SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_stall | ~ (SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_wireValid = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V;

    // i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134(BLACKBOX,31)@1616
    // in in_i_stall@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1817
    // out out_o_stall@20000000
    // out out_o_valid@1817
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000b13cles2_eulve231_210 thei_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D0),
        .in_i_dependence(SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D1),
        .in_i_predicate(SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_backStall),
        .in_i_valid(SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V0),
        .in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134(STALLENABLE,931)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg0 <= SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg1 <= SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed0 = (~ (SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid) | SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed1 = (~ (SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid) | SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_StallValid = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_backStall & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg0 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_StallValid & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_toReg1 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_StallValid & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_or0 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_consumed1 & SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_or0);
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_backStall = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V0 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V1 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_wireValid = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149(STALLENABLE,995)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_wireValid = i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133(BITJOIN,645)
    assign bubble_join_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_q = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133(BITSELECT,646)
    assign bubble_select_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_q[63:0]);

    // i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x(BITSELECT,408)@1817
    assign i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_b = bubble_select_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149(BLACKBOX,63)@1817
    // in in_stall_in@20000000
    // out out_data_out@1818
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1818
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001813cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149 (
        .in_data_in(i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_b),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_feedback_stall_out_11),
        .in_keep_going(bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_backStall),
        .in_valid_in(SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_valid_out_11),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x(STALLENABLE,1139)
    // Valid signal propagation
    assign SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_V0 = SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_stall_out | ~ (SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V0;
    assign SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_wireValid = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V0 & SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_and0;

    // SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo(STALLENABLE,1238)
    // Valid signal propagation
    assign SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V0 = SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_stall | ~ (SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_wireValid = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V;

    // i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133(BLACKBOX,30)@1616
    // in in_i_stall@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1817
    // out out_o_stall@20000000
    // out out_o_valid@1817
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000a13cles2_eulve231_210 thei_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D0),
        .in_i_dependence(SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D1),
        .in_i_predicate(SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_backStall),
        .in_i_valid(SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V0),
        .in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133(STALLENABLE,929)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg0 <= SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg1 <= SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed0 = (~ (SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid) | SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed1 = (~ (SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall) & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid) | SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_StallValid = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_backStall & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg0 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_StallValid & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_toReg1 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_StallValid & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_or0 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_consumed1 & SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_or0);
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_backStall = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V0 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V1 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_wireValid = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_o_valid;

    // SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo(STALLENABLE,1219)
    // Valid signal propagation
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_V0 = SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall = i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_stall | ~ (SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and0 = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out;
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and1 = SE_out_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_V1 & SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and0;
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and2 = SE_out_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_V1 & SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and1;
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and3 = SE_out_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_V1 & SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and2;
    assign SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_wireValid = SE_out_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_V1 & SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_and3;

    // redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo(STALLFIFO,599)
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V1;
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in = SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_backStall;
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_data_in = bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_b;
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in_bitsignaltemp = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in[0];
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in_bitsignaltemp = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in[0];
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out[0] = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out_bitsignaltemp;
    assign redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out[0] = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(305),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo (
        .valid_in(redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_b),
        .valid_out(redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(STALLENABLE,926)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0 = SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V;

    // i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(BLACKBOX,29)@1312
    // in in_i_stall@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1513
    // out out_o_stall@20000000
    // out out_o_valid@1513
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000913cles2_eulve231_210 thei_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0),
        .in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(BITJOIN,642)
    assign bubble_join_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_q = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(BITSELECT,643)
    assign bubble_select_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_q[63:0]);

    // SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(STALLENABLE,940)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0 = SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V;

    // i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(BLACKBOX,36)@1312
    // in in_i_stall@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_readdata@1513
    // out out_o_stall@20000000
    // out out_o_valid@1513
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000g13cles2_eulve231_210 thei_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D0),
        .in_i_dependence(SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D1),
        .in_i_predicate(SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0),
        .in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(BITJOIN,663)
    assign bubble_join_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_q = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(BITSELECT,664)
    assign bubble_select_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_q[63:0]);

    // i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x(BLACKBOX,420)@1513
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1562
    // out out_c1_exit_0_tpl@1562
    // out out_c1_exit_1_tpl@1562
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE220000cles2_eulve231_21124 thei_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x (
        .in_i_stall(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall),
        .in_i_valid(SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_V0),
        .in_c1_eni3_0_tpl(GND_q),
        .in_c1_eni3_1_tpl(bubble_select_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_b),
        .in_c1_eni3_2_tpl(bubble_select_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_b),
        .in_c1_eni3_3_tpl(bubble_select_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_b),
        .out_o_stall(i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_valid),
        .out_c1_exit_0_tpl(),
        .out_c1_exit_1_tpl(i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_c1_exit_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x(BITSELECT,414)@1513
    assign i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_b = bubble_select_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129(STALLENABLE,989)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_wireValid = i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129(BLACKBOX,60)@1513
    // in in_stall_in@20000000
    // out out_data_out@1514
    // out out_feedback_out_8@20000000
    // out out_feedback_valid_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1514
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001513cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129 (
        .in_data_in(SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D0),
        .in_feedback_stall_in_8(i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_feedback_stall_out_8),
        .in_keep_going(SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_backStall),
        .in_valid_in(SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_8(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_out_8),
        .out_feedback_valid_out_8(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_valid_out_8),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x(STALLENABLE,1145)
    // Valid signal propagation
    assign SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V0 = SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_stall_out | ~ (SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_wireValid = SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V;

    // SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x(STALLREG,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid <= 1'b0;
            SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data0 <= 1'bx;
            SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid <= SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall & (SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid | SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_i_valid);

            if (SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data0 <= i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_b;
                SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data1 <= $unsigned(bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0;
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_i_valid = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V0 & SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_and0;
    // Stall signal propagation
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall = SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid | ~ (SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_i_valid);

    // Valid
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_V = SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid == 1'b1 ? SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid : SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_i_valid;

    // Data0
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D0 = SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid == 1'b1 ? SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data0 : i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_b;
    // Data1
    assign SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_D1 = SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_valid == 1'b1 ? SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_r_data1 : bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b;

    // SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(STALLENABLE,941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg0 <= SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg1 <= SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed0 = (~ (SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid) | SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed1 = (~ (SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_backStall) & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid) | SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_StallValid = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg0 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_StallValid & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_toReg1 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_StallValid & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_or0 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_consumed1 & SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_or0);
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V0 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V1 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_wireValid = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_o_valid;

    // i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x(BITSELECT,407)@1513
    assign i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_b = bubble_select_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_b[0:0];

    // SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130(STALLENABLE,991)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_wireValid = i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130(BLACKBOX,61)@1513
    // in in_stall_in@20000000
    // out out_data_out@1514
    // out out_feedback_out_9@20000000
    // out out_feedback_valid_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1514
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001613cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130 (
        .in_data_in(SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D0),
        .in_feedback_stall_in_9(i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_feedback_stall_out_9),
        .in_keep_going(SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_backStall),
        .in_valid_in(SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_9(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_out_9),
        .out_feedback_valid_out_9(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_valid_out_9),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x(STALLENABLE,1138)
    // Valid signal propagation
    assign SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V0 = SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_stall_out | ~ (SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_wireValid = SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V;

    // SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x(STALLREG,1716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid <= 1'b0;
            SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data0 <= 1'bx;
            SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid <= SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall & (SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid | SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_i_valid);

            if (SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data0 <= i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_b;
                SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data1 <= $unsigned(bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0;
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_i_valid = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V1 & SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_and0;
    // Stall signal propagation
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall = SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid | ~ (SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_i_valid);

    // Valid
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_V = SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid == 1'b1 ? SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid : SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_i_valid;

    // Data0
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D0 = SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid == 1'b1 ? SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data0 : i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_b;
    // Data1
    assign SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_D1 = SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_valid == 1'b1 ? SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_r_data1 : bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b;

    // SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(STALLENABLE,927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg0 <= SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg1 <= SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed0 = (~ (SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid) | SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed1 = (~ (SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_backStall) & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid) | SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_StallValid = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg0 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_StallValid & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_toReg1 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_StallValid & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_or0 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_consumed1 & SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_or0);
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V0 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V1 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_wireValid = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_o_valid;

    // SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x(STALLENABLE,1148)
    // Valid signal propagation
    assign SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_V0 = SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_backStall = i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_stall | ~ (SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and0 = SE_out_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V1;
    assign SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and1 = SE_out_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V1 & SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and0;
    assign SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_wireValid = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V0 & SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_and1;

    // SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo(STALLENABLE,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg0 <= '0;
            SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg0 <= SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg0;
            // Successor 1
            SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg1 <= SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed0 = (~ (SE_in_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_backStall) & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid) | SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg0;
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed1 = (~ (redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_stall_out) & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid) | SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg1;
    // Consuming
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_StallValid = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_backStall & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid;
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg0 = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_StallValid & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed0;
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_toReg1 = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_StallValid & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_or0 = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed0;
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireStall = ~ (SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_consumed1 & SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_or0);
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_backStall = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V0 = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid & ~ (SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg0);
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_V1 = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid & ~ (SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_wireValid = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out;

    // redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo(STALLFIFO,598)
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V1;
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in = SE_out_redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_backStall;
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_data_in = bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_b;
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in_bitsignaltemp = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in[0];
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in_bitsignaltemp = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in[0];
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out[0] = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out_bitsignaltemp;
    assign redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out[0] = redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(256),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo (
        .valid_in(redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_in_bitsignaltemp),
        .stall_in(redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_b),
        .valid_out(redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_valid_out_bitsignaltemp),
        .stall_out(redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out_bitsignaltemp),
        .data_out(redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x(STALLENABLE,1147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed1 = (~ (redist3_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_255_fifo_stall_out) & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_or0);
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_wireValid = i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x(BLACKBOX,419)@1184
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1258
    // out out_c0_exit_0_tpl@1258
    // out out_c0_exit_1_tpl@1258
    // out out_c0_exit_2_tpl@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE220000cles2_eulve231_21102 thei_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_V0),
        .in_c0_eni3_0_tpl(GND_q),
        .in_c0_eni3_1_tpl(bubble_select_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_b),
        .in_c0_eni3_2_tpl(bubble_select_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_b),
        .in_c0_eni3_3_tpl(bubble_select_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_b),
        .out_o_stall(i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_o_valid),
        .out_c0_exit_0_tpl(),
        .out_c0_exit_1_tpl(i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl),
        .out_c0_exit_2_tpl(i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_2_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x(BITJOIN,804)
    assign bubble_join_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_q = {i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_2_tpl, i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl};

    // bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x(BITSELECT,805)
    assign bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_q[63:0]);
    assign bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_q[127:64]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128(BITJOIN,692)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_q = i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128(BITSELECT,693)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127(BITJOIN,689)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_q = i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127(BITSELECT,690)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2154(LOGICAL,150)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2154_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_b;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2174(LOGICAL,151)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2174_q = bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2154_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2189(LOGICAL,129)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2189_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2174_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2197(LOGICAL,131)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2197_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2189_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21106(LOGICAL,132)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21106_q = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2156_q | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2197_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21111(LOGICAL,133)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21111_q = bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21106_q;

    // c_i32_0157(CONSTANT,6)
    assign c_i32_0157_q = $unsigned(32'b00000000000000000000000000000000);

    // bubble_join_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123(BITJOIN,716)
    assign bubble_join_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_q = i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123(BITSELECT,717)
    assign bubble_select_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_b = $unsigned(bubble_join_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_q[31:0]);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_sel_x(BITSELECT,428)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_sel_x_b = {32'b00000000000000000000000000000000, bubble_select_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_b[31:0]};

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_select_31(BITSELECT,156)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_select_31_b = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_sel_x_b[31:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_join(BITJOIN,155)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_join_q = {c_i32_0157_q, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_select_31_b};

    // dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,481)@983
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2148_vt_join_q[60:0];

    // dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,482)@983
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo(BITJOIN,816)
    assign bubble_join_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_q = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_data_out;

    // bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo(BITSELECT,817)
    assign bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b = $unsigned(bubble_join_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_q[63:0]);

    // bubble_join_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo(BITJOIN,819)
    assign bubble_join_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_q = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_data_out;

    // bubble_select_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo(BITSELECT,820)
    assign bubble_select_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_b = $unsigned(bubble_join_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_q[63:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x(BITJOIN,795)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x(BITSELECT,796)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_q[63:0]);

    // dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,475)@1562
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_b[60:0];

    // dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,476)@1562
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117(BITJOIN,745)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_q = i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117(BITSELECT,746)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_select_63(BITSELECT,97)@1562
    assign i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9(CONSTANT,75)
    assign i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_join(BITJOIN,96)@1562
    assign i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,473)@1562
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_vt_join_q};
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,478)@1562
    assign dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_select_63(BITSELECT,181)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_select_63_b = dupName_6_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_join(BITJOIN,180)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,521)@1562
    assign dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2165_vt_join_q};
    assign dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, bubble_select_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_b};
    assign dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,526)@1562
    assign dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63(BITSELECT,205)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b = dupName_14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x(BITJOIN,758)
    assign bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_q = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x(BITSELECT,759)
    assign bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_b = $unsigned(bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_q[0:0]);

    // redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo(STALLFIFO,600)
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V19;
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall;
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_data_in = bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_b;
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in_bitsignaltemp = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in[0];
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in_bitsignaltemp = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in[0];
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out[0] = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out_bitsignaltemp;
    assign redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out[0] = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(982),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo (
        .valid_in(redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_in_bitsignaltemp),
        .stall_in(redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_b),
        .valid_out(redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out_bitsignaltemp),
        .stall_out(redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out_bitsignaltemp),
        .data_out(redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18(STALLENABLE,1492)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg(STALLFIFO,1696)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V17;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1562),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115(BLACKBOX,78)@1562
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001k13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115 (
        .in_buffer_in(in_arg17),
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17(STALLENABLE,1490)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg(STALLFIFO,1695)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V16;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1562),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x(BLACKBOX,401)@1562
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001t13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_V0),
        .in_buffer_in_0_tpl(in_arg20_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16(STALLENABLE,1488)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg(STALLFIFO,1694)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V15;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1562),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113(BLACKBOX,90)@1312
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001n13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113 (
        .in_buffer_in(in_arg25),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15(STALLENABLE,1486)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg(STALLFIFO,1693)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V14;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1312),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x(BLACKBOX,403)@1312
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001v13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_V0),
        .in_buffer_in_0_tpl(in_arg28_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14(STALLENABLE,1484)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg(STALLFIFO,1692)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V13;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1312),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111(BLACKBOX,86)@1312
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001m13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111 (
        .in_buffer_in(in_arg21),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13(STALLENABLE,1482)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg(STALLFIFO,1691)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V12;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1312),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x(BLACKBOX,402)@1312
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001u13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_V0),
        .in_buffer_in_0_tpl(in_arg24_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12(STALLENABLE,1480)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg(STALLFIFO,1690)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V11;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1312),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219(BLACKBOX,98)@1258
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001p13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219 (
        .in_buffer_in(in_arg5),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11(STALLENABLE,1478)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg(STALLFIFO,1689)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V10;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1258),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x(BLACKBOX,406)@1258
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001y13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_V0),
        .in_buffer_in_0_tpl(in_arg8_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10(STALLENABLE,1476)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg(STALLFIFO,1688)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V9;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1258),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x(BITJOIN,783)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x(BITSELECT,784)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_q[63:0]);

    // dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,445)@983
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_b[60:0];

    // dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,446)@983
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217(BITJOIN,730)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_q = i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217(BITSELECT,731)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_select_63(BITSELECT,77)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_join(BITJOIN,76)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,443)@983
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_join_q};
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,448)@983
    assign dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_select_63(BITSELECT,166)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_select_63_b = dupName_1_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_join(BITJOIN,165)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,491)@983
    assign dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2160_vt_join_q};
    assign dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,496)@983
    assign dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_select_63(BITSELECT,190)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_select_63_b = dupName_9_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join(BITJOIN,189)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo(STALLFIFO,608)
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V1;
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall;
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_data_in = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q;
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in_bitsignaltemp = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in[0];
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in_bitsignaltemp = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in[0];
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out[0] = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out_bitsignaltemp;
    assign redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out[0] = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(634),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo (
        .valid_in(redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_in_bitsignaltemp),
        .stall_in(redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q),
        .valid_out(redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out_bitsignaltemp),
        .stall_out(redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out_bitsignaltemp),
        .data_out(redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8(STALLENABLE,1472)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x(BLACKBOX,400)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001s13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_V0),
        .in_buffer_in_0_tpl(in_arg16_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x(STALLENABLE,1125)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed1 = (~ (redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_stall_out) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_StallValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_toReg1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_or0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_consumed1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_wireValid = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V3 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_and1;

    // i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217(BLACKBOX,74)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001j13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217 (
        .in_buffer_in(in_arg13),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9(STALLENABLE,1474)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg(STALLFIFO,1687)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V8;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg(STALLFIFO,1686)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V7;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x(BITJOIN,780)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x(BITSELECT,781)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_q[63:0]);

    // dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,439)@983
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_b[60:0];

    // dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,440)@983
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215(BITJOIN,751)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_q = i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215(BITSELECT,752)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_select_63(BITSELECT,105)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_join(BITJOIN,104)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,437)@983
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_vt_join_q};
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,442)@983
    assign dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_select_63(BITSELECT,163)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_select_63_b = dupName_0_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_join(BITJOIN,162)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,485)@983
    assign dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2159_vt_join_q};
    assign dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,490)@983
    assign dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_select_63(BITSELECT,187)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_select_63_b = dupName_8_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join(BITJOIN,186)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo(STALLFIFO,609)
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V1;
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall;
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_data_in = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q;
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in_bitsignaltemp = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in[0];
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in_bitsignaltemp = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in[0];
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out[0] = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out_bitsignaltemp;
    assign redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out[0] = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(634),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo (
        .valid_in(redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_in_bitsignaltemp),
        .stall_in(redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q),
        .valid_out(redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out_bitsignaltemp),
        .stall_out(redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out_bitsignaltemp),
        .data_out(redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6(STALLENABLE,1468)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x(BLACKBOX,399)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001r13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_V0),
        .in_buffer_in_0_tpl(in_arg12_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x(STALLENABLE,1123)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed1 = (~ (redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_stall_out) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_StallValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_toReg1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_or0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_consumed1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_wireValid = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V2 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_and1;

    // i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215(BLACKBOX,102)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001q13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215 (
        .in_buffer_in(in_arg9),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7(STALLENABLE,1470)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg9_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_215_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg(STALLFIFO,1685)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V6;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg(STALLFIFO,1684)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V5;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213(BLACKBOX,82)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001l13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5(STALLENABLE,1466)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg(STALLFIFO,1683)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V4;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x(BLACKBOX,405)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001x13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_V0),
        .in_buffer_in_0_tpl(in_arg4_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4(STALLENABLE,1464)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_backStall = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg(STALLFIFO,1682)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V3;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i33_1162(CONSTANT,8)
    assign c_i33_1162_q = $unsigned(33'b111111111111111111111111111111111);

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1(STALLENABLE,1458)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_backStall = i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out;

    // i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210(BLACKBOX,28)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000813cles2_eulve231_210 thei_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210 (
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_V0),
        .out_dest_data_out_1_0(i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_dest_data_out_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210(BITJOIN,638)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_q = i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_dest_data_out_1_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210(BITSELECT,639)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_q[32:0]);

    // bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122(BITJOIN,719)
    assign bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_q = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122(BITSELECT,720)
    assign bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_b = $unsigned(bubble_join_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_q[32:0]);

    // redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0(REG,601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN == 1'b1)
        begin
            redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q <= $unsigned(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D7);
        end
    end

    // i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147(MUX,24)@983
    assign i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_s = redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q;
    always @(i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_s or bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_b or bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_b)
    begin
        unique case (i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_s)
            1'b0 : i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q = bubble_select_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_b;
            1'b1 : i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q = bubble_select_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_b;
            default : i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q = 33'b0;
        endcase
    end

    // i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171(ADD,23)@983
    assign i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_a = {1'b0, i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q};
    assign i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_b = {1'b0, c_i33_1162_q};
    assign i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_o = $unsigned(i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_a) + $unsigned(i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_b);
    assign i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_q = i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_o[33:0];

    // bgTrunc_i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_sel_x(BITSELECT,363)@983
    assign bgTrunc_i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_sel_x_b = i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_q[32:0];

    // SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188(STALLENABLE,1011)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid = i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_valid_out;

    // i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188(BLACKBOX,71)@983
    // in in_stall_in@20000000
    // out out_data_out@984
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@984
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001g13cles2_eulve231_210 thei_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188 (
        .in_data_in(SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D0),
        .in_feedback_stall_in_3(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_feedback_stall_out_3),
        .in_keep_going(SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V0),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188(STALLENABLE,1010)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V0 = SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall = i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_wireValid = SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V;

    // SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188(STALLREG,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data0 <= 33'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid <= SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall & (SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid | SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_i_valid);

            if (SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data0 <= bgTrunc_i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_sel_x_b;
                SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_and0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V1;
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_i_valid = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V2 & SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_and0;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall = SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid | ~ (SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_V = SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid : SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D0 = SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data0 : bgTrunc_i_fpga_indvars_iv_next_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2171_sel_x_b;
    // Data1
    assign SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_D1 = SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_r_data1 : bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b;

    // bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg(STALLFIFO,1678)
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V0;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(982),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122(STALLENABLE,977)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg0 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg1 <= SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed0 = (~ (bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_stall_out) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall) & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid) | SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_StallValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_backStall & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_toReg1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_StallValid & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_or0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed0;
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireStall = ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_consumed1 & SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_or0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_backStall = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V0 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V1 = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid & ~ (SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_wireValid = i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_valid_out;

    // bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg(STALLFIFO,1676)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(982),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210(STALLENABLE,925)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed1 = (~ (SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_backStall & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_or0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_backStall = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V0 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_wireValid = i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_out_valid_out;

    // SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147(STALLENABLE,919)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg0 <= '0;
            SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg0 <= SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg0;
            // Successor 1
            SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg1 <= SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed0 = (~ (SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_backStall) & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid) | SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg0;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed1 = (~ (SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall) & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid) | SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg1;
    // Consuming
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_StallValid = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_StallValid & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_toReg1 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_StallValid & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed1;
    // Backward Stall generation
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_or0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed0;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireStall = ~ (SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_consumed1 & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_or0);
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireStall;
    // Valid signal propagation
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg0);
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V1 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid & ~ (SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and0 = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V0;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and1 = SE_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_V1 & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and0;
    assign SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_wireValid = SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_V1 & SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_and1;

    // SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187(STALLENABLE,1113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg0 <= '0;
            SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg0 <= SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg0;
            // Successor 1
            SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg1 <= SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall) & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid) | SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg0;
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed1 = (~ (SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall) & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid) | SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg1;
    // Consuming
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_StallValid = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_backStall & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid;
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg0 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_StallValid & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed0;
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_toReg1 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_StallValid & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed1;
    // Backward Stall generation
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_or0 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed0;
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireStall = ~ (SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_consumed1 & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_or0);
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_backStall = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireStall;
    // Valid signal propagation
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V0 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid & ~ (SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg0);
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V1 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid & ~ (SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_and0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_V0;
    assign SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_wireValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V1 & SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_and0;

    // bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg(STALLFIFO,1675)
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V0;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(982),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118(STALLENABLE,923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed0 = (~ (bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed1 = (~ (SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_or0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_wireValid = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_valid_out;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118(BLACKBOX,27)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000713cles2_eulve231_210 thei_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_V0),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_dest_data_out_0_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3(STALLENABLE,1462)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg(STALLFIFO,1681)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V2;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2(STALLENABLE,1460)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg(STALLFIFO,1680)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V1;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg(STALLFIFO,1679)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V0;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(983),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,754)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,755)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1114)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x(BLACKBOX,362)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE220000E231_21_B1_merge_reg theZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x(STALLENABLE,1117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg6 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg7 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg8 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg9 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg10 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg11 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg12 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg13 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg14 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg15 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg16 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg17 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg18 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg19 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg0 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg1 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg2 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg3 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg4 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg5 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg6 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg6;
            // Successor 7
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg7 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg7;
            // Successor 8
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg8 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg8;
            // Successor 9
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg9 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg9;
            // Successor 10
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg10 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg10;
            // Successor 11
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg11 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg11;
            // Successor 12
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg12 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg12;
            // Successor 13
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg13 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg13;
            // Successor 14
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg14 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg14;
            // Successor 15
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg15 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg15;
            // Successor 16
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg16 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg16;
            // Successor 17
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg17 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg17;
            // Successor 18
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg18 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg18;
            // Successor 19
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg19 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg19;
        end
    end
    // Input Stall processing
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed3 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_4_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed4 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_5_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed5 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_6_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed6 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_7_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed7 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_8_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed8 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_9_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed9 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_10_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed10 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_11_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed11 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_12_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg11;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed12 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_13_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg12;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed13 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_14_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg13;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed14 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_15_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg14;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed15 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_16_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg15;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed16 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_17_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg16;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed17 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg17;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed18 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg18;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed19 = (~ (redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg19;
    // Consuming
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_backStall & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed11;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg12 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed12;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg13 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed13;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg14 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed14;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg15 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed15;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg16 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed16;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg17 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed17;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg18 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed18;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_toReg19 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed19;
    // Backward Stall generation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed1 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed2 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed3 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed4 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed5 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed6 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed7 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed8 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed9 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed10 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed11 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or12 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed12 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or11;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or13 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed13 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or12;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or14 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed14 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or13;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or15 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed15 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or14;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or16 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed16 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or15;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or17 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed17 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or16;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or18 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed18 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or17;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireStall = ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_consumed19 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_or18);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_backStall = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg0);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg1);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg2);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg3);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg4);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg5);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg6);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg7);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg8);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg9);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg10);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg11);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V12 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg12);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V13 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg13);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V14 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg14);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V15 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg15);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V16 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg16);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V17 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg17);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V18 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg18);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V19 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_fromReg19);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_wireValid = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg(STALLFIFO,1697)
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_V18;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_backStall;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in[0];
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp;
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out[0] = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(1562),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg (
        .valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19(STALLENABLE,1494)
    // Valid signal propagation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_V0 = SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_backStall = i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_stall_out | ~ (SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_wireValid = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_reg_valid_out;

    // i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117(BLACKBOX,94)@1562
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001o13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117 (
        .in_buffer_in(in_arg29),
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_19_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x(BLACKBOX,404)@1562
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001w13cles2_eulve231_210 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_18_V0),
        .in_buffer_in_0_tpl(in_arg32_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x(STALLENABLE,1133)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_wireValid = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V;

    // SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x(STALLREG,1701)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid <= 1'b0;
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_data0 <= 61'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall & (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid | SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_i_valid);

            if (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_out_valid_out;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg29_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2117_out_valid_out & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and0;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_i_valid = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V1 & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_and1;
    // Stall signal propagation
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid | ~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_i_valid);

    // Valid
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid : SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_i_valid;

    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_D0 = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b;

    // SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo(STALLENABLE,1215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg0 <= '0;
            SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg0 <= SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg0;
            // Successor 1
            SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg1 <= SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed0 = (~ (SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall) & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid) | SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg0;
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed1 = (~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_backStall) & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid) | SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg1;
    // Consuming
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_StallValid = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_backStall & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid;
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg0 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_StallValid & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed0;
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_toReg1 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_StallValid & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_or0 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed0;
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireStall = ~ (SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_consumed1 & SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_or0);
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_backStall = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V0 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid & ~ (SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg0);
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V1 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid & ~ (SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_wireValid = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out;

    // redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo(STALLFIFO,597)
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V2;
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_backStall;
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_data_in = bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b;
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in_bitsignaltemp = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in[0];
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in_bitsignaltemp = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in[0];
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out[0] = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out_bitsignaltemp;
    assign redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out[0] = redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(251),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo (
        .valid_in(redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b),
        .valid_out(redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x(BITJOIN,792)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x(BITSELECT,793)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_q[63:0]);

    // dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,463)@1312
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_b[60:0];

    // dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,464)@1312
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113(BITJOIN,742)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_q = i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113(BITSELECT,743)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_select_63(BITSELECT,93)@1312
    assign i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_join(BITJOIN,92)@1312
    assign i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,461)@1312
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_vt_join_q};
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,466)@1312
    assign dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_select_63(BITSELECT,175)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_select_63_b = dupName_4_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_join(BITJOIN,174)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,509)@1312
    assign dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2163_vt_join_q};
    assign dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b};
    assign dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,514)@1312
    assign dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_select_63(BITSELECT,199)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_select_63_b = dupName_12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join(BITJOIN,198)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo(STALLFIFO,606)
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V1;
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall;
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_data_in = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q;
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in_bitsignaltemp = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in[0];
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in_bitsignaltemp = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in[0];
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out[0] = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out_bitsignaltemp;
    assign redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out[0] = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(305),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo (
        .valid_in(redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q),
        .valid_out(redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x(STALLENABLE,1131)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed1 = (~ (redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_stall_out) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_StallValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_toReg1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_or0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_consumed1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg25_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2113_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_wireValid = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_and1;

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x(BITJOIN,789)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x(BITSELECT,790)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_q[63:0]);

    // dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,457)@1312
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_b[60:0];

    // dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,458)@1312
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111(BITJOIN,739)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_q = i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111(BITSELECT,740)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_select_63(BITSELECT,89)@1312
    assign i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_join(BITJOIN,88)@1312
    assign i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,455)@1312
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_vt_join_q};
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,460)@1312
    assign dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_select_63(BITSELECT,172)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_select_63_b = dupName_3_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_join(BITJOIN,171)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,503)@1312
    assign dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2162_vt_join_q};
    assign dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, bubble_select_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_b};
    assign dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,508)@1312
    assign dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_select_63(BITSELECT,196)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_select_63_b = dupName_11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join(BITJOIN,195)@1312
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo(STALLFIFO,607)
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V1;
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall;
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_data_in = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q;
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in_bitsignaltemp = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in[0];
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in_bitsignaltemp = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in[0];
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out[0] = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out_bitsignaltemp;
    assign redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out[0] = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(305),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo (
        .valid_in(redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_in_bitsignaltemp),
        .stall_in(redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q),
        .valid_out(redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out_bitsignaltemp),
        .stall_out(redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out_bitsignaltemp),
        .data_out(redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x(STALLENABLE,1129)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg0 <= '0;
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg0 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg1 <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed1 = (~ (redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_stall_out) & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid) | SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_StallValid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_toReg1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_StallValid & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_or0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireStall = ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_consumed1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_or0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg0);
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid & ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg21_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2111_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_wireValid = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_and1;

    // SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo(STALLENABLE,1213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg0 <= '0;
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg1 <= '0;
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg0 <= SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg0;
            // Successor 1
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg1 <= SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg1;
            // Successor 2
            SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg2 <= SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_backStall) & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid) | SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg0;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed1 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_backStall) & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid) | SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg1;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed2 = (~ (redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_stall_out) & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid) | SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg2;
    // Consuming
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_StallValid = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_backStall & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg0 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_StallValid & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed0;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg1 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_StallValid & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed1;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_toReg2 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_StallValid & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or0 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed0;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or1 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed1 & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or0;
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireStall = ~ (SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_consumed2 & SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_or1);
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_backStall = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V0 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid & ~ (SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg0);
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V1 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid & ~ (SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg1);
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_V2 = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid & ~ (SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_wireValid = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out;

    // redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo(STALLFIFO,596)
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V1;
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in = SE_out_redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_backStall;
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_data_in = bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_b;
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in_bitsignaltemp = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in[0];
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in_bitsignaltemp = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in[0];
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out[0] = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out_bitsignaltemp;
    assign redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out[0] = redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(55),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo (
        .valid_in(redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_b),
        .valid_out(redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo(STALLENABLE,1211)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg0 <= '0;
            SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg0 <= SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg0;
            // Successor 1
            SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg1 <= SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid) | SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg0;
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed1 = (~ (redist1_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_329_fifo_stall_out) & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid) | SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg1;
    // Consuming
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_StallValid = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_backStall & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid;
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg0 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_StallValid & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed0;
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_toReg1 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_StallValid & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_or0 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed0;
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireStall = ~ (SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_consumed1 & SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_or0);
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_backStall = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V0 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid & ~ (SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg0);
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V1 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid & ~ (SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_wireValid = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172(STALLENABLE,1009)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid = i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_valid_out;

    // c_i32_1160(CONSTANT,7)
    assign c_i32_1160_q = $unsigned(32'b00000000000000000000000000000001);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149(ADD,157)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_a = {1'b0, bubble_select_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_b};
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_b = {1'b0, c_i32_1160_q};
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_o = $unsigned(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_a) + $unsigned(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_b);
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_q = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_o[32:0];

    // bgTrunc_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_sel_x(BITSELECT,364)@983
    assign bgTrunc_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_sel_x_b = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_q[31:0];

    // i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172(BLACKBOX,70)@983
    // in in_stall_in@20000000
    // out out_data_out@984
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@984
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001f13cles2_eulve231_210 thei_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172 (
        .in_data_in(bgTrunc_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2149_sel_x_b),
        .in_feedback_stall_in_4(i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_feedback_stall_out_4),
        .in_keep_going(bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_V0),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_valid_out_4),
        .out_stall_out(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172(STALLENABLE,1008)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_V0 = SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall = i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_and0 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V0;
    assign SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_wireValid = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V1 & SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_and0;

    // SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123(STALLENABLE,975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg0 <= SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg1 <= SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg2 <= SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg3 <= SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg4 <= SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed0 = (~ (SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall) & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid) | SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed1 = (~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid) | SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed2 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid) | SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed3 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid) | SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg3;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed4 = (~ (redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid) | SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_backStall & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg0 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg1 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed1;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg2 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed2;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg3 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed3;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_toReg4 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_StallValid & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or0 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed0;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or1 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed1 & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or0;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or2 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed2 & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or1;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or3 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed3 & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or2;
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireStall = ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_consumed4 & SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_or3);
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_backStall = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V0 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V1 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V2 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V3 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg3);
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V4 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid & ~ (SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_wireValid = i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_valid_out;

    // redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo(STALLFIFO,595)
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V4;
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_backStall;
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_data_in = dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q;
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in_bitsignaltemp = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in[0];
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in_bitsignaltemp = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in[0];
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out[0] = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out_bitsignaltemp;
    assign redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out[0] = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(276),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo (
        .valid_in(redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_in_bitsignaltemp),
        .data_in(dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q),
        .valid_out(redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo(BITJOIN,813)
    assign bubble_join_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_q = redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_data_out;

    // bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo(BITSELECT,814)
    assign bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_b = $unsigned(bubble_join_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_q[63:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x(BITJOIN,801)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x(BITSELECT,802)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_q[63:0]);

    // dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,451)@1258
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_b[60:0];

    // dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,452)@1258
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219(BITJOIN,748)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_q = i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219(BITSELECT,749)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_select_63(BITSELECT,101)@1258
    assign i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_join(BITJOIN,100)@1258
    assign i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,449)@1258
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_vt_join_q};
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,454)@1258
    assign dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_select_63(BITSELECT,169)@1258
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_select_63_b = dupName_2_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_join(BITJOIN,168)@1258
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,497)@1258
    assign dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2161_vt_join_q};
    assign dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, bubble_select_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_b};
    assign dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,502)@1258
    assign dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_select_63(BITSELECT,193)@1258
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_select_63_b = dupName_10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2(CONSTANT,158)
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q = $unsigned(3'b000);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_join(BITJOIN,192)@1258
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116(BLACKBOX,40)@1258
    // in in_i_stall@20000000
    // out out_lsu_memdep_o_active@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1312
    // out out_o_writeack@1312
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000l13cles2_eulve231_210 thei_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116 (
        .in_flush(in_flush),
        .in_i_address(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2180_vt_join_q),
        .in_i_dependence(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21111_q),
        .in_i_predicate(bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_backStall),
        .in_i_valid(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_V0),
        .in_i_writedata(bubble_select_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_c),
        .in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lsu_memdep_o_active(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_lsu_memdep_o_active),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116(STALLENABLE,949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall) & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid) | SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed1 = (~ (SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid) | SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_StallValid = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_backStall & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg0 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_StallValid & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_toReg1 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_StallValid & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_or0 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_consumed1 & SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_backStall = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V0 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V1 = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_wireValid = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_valid;

    // SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo(STALLENABLE,1248)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg0 <= '0;
            SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg0 <= SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg0;
            // Successor 1
            SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg1 <= SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall) & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid) | SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg0;
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall) & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid) | SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg1;
    // Consuming
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_StallValid = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_backStall & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid;
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg0 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_StallValid & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed0;
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_toReg1 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_StallValid & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_or0 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed0;
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireStall = ~ (SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_consumed1 & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_or0);
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_backStall = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V0 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid & ~ (SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg0);
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V1 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid & ~ (SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_and0 = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out;
    assign SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_V1 & SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_and0;

    // redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo(STALLFIFO,614)
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_V0;
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_backStall;
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_data_in = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q;
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in_bitsignaltemp = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in[0];
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in_bitsignaltemp = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in[0];
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out[0] = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out_bitsignaltemp;
    assign redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out[0] = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(54),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo (
        .valid_in(redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_in_bitsignaltemp),
        .stall_in(redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q),
        .valid_out(redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_valid_out_bitsignaltemp),
        .stall_out(redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out_bitsignaltemp),
        .data_out(redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151(STALLENABLE,1059)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_s_tv_0 = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_stall_out & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backEN = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_and0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backEN;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_v_s_0 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_and0;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backEN == 1'b0)
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_v_s_0;
            end

        end
    end

    // SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo(STALLENABLE,1254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg0 <= '0;
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg1 <= '0;
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg0 <= SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg0;
            // Successor 1
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg1 <= SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg1;
            // Successor 2
            SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg2 <= SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backStall) & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid) | SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg0;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_backStall) & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid) | SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg1;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed2 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid) | SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg2;
    // Consuming
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_StallValid = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_backStall & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg0 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_StallValid & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed0;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg1 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_StallValid & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed1;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_toReg2 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_StallValid & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or0 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed0;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or1 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed1 & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or0;
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireStall = ~ (SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_consumed2 & SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_or1);
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_backStall = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V0 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid & ~ (SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg0);
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V1 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid & ~ (SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg1);
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V2 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid & ~ (SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_wireValid = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out;

    // redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo(STALLFIFO,617)
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V1;
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_backStall;
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_b;
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in_bitsignaltemp = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in[0];
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in_bitsignaltemp = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in[0];
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out[0] = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out_bitsignaltemp;
    assign redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out[0] = redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(276),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo (
        .valid_in(redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_in_bitsignaltemp),
        .stall_in(redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_b),
        .valid_out(redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_valid_out_bitsignaltemp),
        .stall_out(redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out_bitsignaltemp),
        .data_out(redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125(STALLENABLE,961)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed1 = (~ (redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_wireValid = i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150(STALLENABLE,1069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg0 <= '0;
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg1 <= '0;
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg0;
            // Successor 1
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg1 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg1;
            // Successor 2
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg2 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall) & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid) | SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall) & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid) | SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg1;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed2 = (~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall) & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid) | SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg2;
    // Consuming
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_StallValid = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_StallValid & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg1 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_StallValid & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed1;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_toReg2 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_StallValid & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or1 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_consumed2 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_or1);
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid & ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg0);
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V1 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid & ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg1);
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V2 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid & ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_and1;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124(STALLENABLE,955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed1 = (~ (redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_wireValid = i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_valid_out;

    // redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo(STALLFIFO,618)
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_V1;
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_backStall;
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_b;
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in_bitsignaltemp = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in[0];
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in_bitsignaltemp = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in[0];
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out[0] = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out_bitsignaltemp;
    assign redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out[0] = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(276),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo (
        .valid_in(redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_in_bitsignaltemp),
        .stall_in(redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_b),
        .valid_out(redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out_bitsignaltemp),
        .stall_out(redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_stall_out_bitsignaltemp),
        .data_out(redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo(BITJOIN,879)
    assign bubble_join_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_q = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_data_out;

    // bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo(BITSELECT,880)
    assign bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_b = $unsigned(bubble_join_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175(LOGICAL,137)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_q = bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_b | bubble_select_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129(BITJOIN,698)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_q = i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129(BITSELECT,699)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_21_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2190(LOGICAL,138)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_21_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2190_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132(BITJOIN,707)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_q = i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132(BITSELECT,708)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_23_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2198(LOGICAL,139)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_23_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2198_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_21_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2190_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131(BITJOIN,704)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_q = i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131(BITSELECT,705)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130(BITJOIN,701)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_q = i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130(BITSELECT,702)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2156(LOGICAL,130)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2156_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_b;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_24_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21107(LOGICAL,140)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_24_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21107_q = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2156_q | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_23_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2198_q;

    // bubble_join_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo(BITJOIN,873)
    assign bubble_join_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_q = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_data_out;

    // bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo(BITSELECT,874)
    assign bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b = $unsigned(bubble_join_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112(LOGICAL,141)@1258 + 1
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_qi = bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_24_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21107_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_delay ( .xin(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_qi), .xout(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q), .ena(SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo(STALLFIFO,612)
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_V0;
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall;
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_data_in = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q;
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in_bitsignaltemp = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in[0];
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in_bitsignaltemp = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in[0];
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out[0] = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out_bitsignaltemp;
    assign redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out[0] = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(304),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo (
        .valid_in(redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_in_bitsignaltemp),
        .stall_in(redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q),
        .valid_out(redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out_bitsignaltemp),
        .stall_out(redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out_bitsignaltemp),
        .data_out(redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152(LOGICAL,142)@1258 + 1
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_qi = bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_b | bubble_select_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_delay ( .xin(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_qi), .xout(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q), .ena(SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131(STALLENABLE,993)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid = i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128(BITJOIN,669)
    assign bubble_join_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_q = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128(BITSELECT,670)
    assign bubble_select_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131(BLACKBOX,62)@1616
    // in in_stall_in@20000000
    // out out_data_out@1617
    // out out_feedback_out_10@20000000
    // out out_feedback_valid_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1617
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001713cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_b),
        .in_feedback_stall_in_10(i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_feedback_stall_out_10),
        .in_keep_going(bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_V0),
        .out_data_out(),
        .out_feedback_out_10(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_out_10),
        .out_feedback_valid_out_10(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_valid_out_10),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131(STALLENABLE,992)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_V0 = SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall = i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_stall_out | ~ (SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_and0 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V0;
    assign SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_wireValid = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V0 & SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_and0;

    // SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo(STALLENABLE,1244)
    // Valid signal propagation
    assign SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V0 = SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_stall | ~ (SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_wireValid = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V;

    // i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128(BLACKBOX,38)@1562
    // in in_i_stall@20000000
    // out out_lsu_memdep_40_o_active@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1616
    // out out_o_writeack@1616
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000j13cles2_eulve231_210 thei_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D0),
        .in_i_dependence(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D1),
        .in_i_predicate(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_backStall),
        .in_i_valid(SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V0),
        .in_i_writedata(SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D3),
        .in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lsu_memdep_40_o_active(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_lsu_memdep_40_o_active),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128(STALLENABLE,945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall) & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed1 = (~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid) | SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_StallValid = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_backStall & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg0 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_StallValid & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_toReg1 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_StallValid & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_or0 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_consumed1 & SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_backStall = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V0 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V1 = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_wireValid = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_o_valid;

    // SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo(STALLENABLE,1242)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg0 <= '0;
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg1 <= '0;
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg2 <= '0;
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg0 <= SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg0;
            // Successor 1
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg1 <= SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg1;
            // Successor 2
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg2 <= SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg2;
            // Successor 3
            SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg3 <= SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed0 = (~ (SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall) & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid) | SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg0;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed1 = (~ (SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall) & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid) | SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg1;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed2 = (~ (SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall) & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid) | SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg2;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed3 = (~ (SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall) & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid) | SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg3;
    // Consuming
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_backStall & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg0 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed0;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed1;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg2 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed2;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_toReg3 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_StallValid & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or0 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed0;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed1 & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or0;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or2 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed2 & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or1;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireStall = ~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_consumed3 & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_or2);
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_backStall = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V0 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid & ~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg0);
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid & ~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg1);
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V2 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid & ~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg2);
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V3 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid & ~ (SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_and0 = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out;
    assign SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_wireValid = SE_out_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_V1 & SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_and0;

    // redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo(STALLFIFO,611)
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_V0;
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_backStall;
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_data_in = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q;
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in_bitsignaltemp = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in[0];
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in_bitsignaltemp = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in[0];
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out[0] = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out_bitsignaltemp;
    assign redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out[0] = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(358),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo (
        .valid_in(redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_in_bitsignaltemp),
        .stall_in(redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q),
        .valid_out(redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_valid_out_bitsignaltemp),
        .stall_out(redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out_bitsignaltemp),
        .data_out(redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152(STALLENABLE,1067)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_s_tv_0 = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_stall_out & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backEN = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_and0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V3 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backEN;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_v_s_0 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_and0;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backEN == 1'b0)
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_v_s_0;
            end

        end
    end

    // SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo(STALLENABLE,1252)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg0 <= '0;
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg1 <= '0;
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg2 <= '0;
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg0 <= SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg0;
            // Successor 1
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg1 <= SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg1;
            // Successor 2
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg2 <= SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg2;
            // Successor 3
            SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg3 <= SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid) | SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg0;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_backStall) & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid) | SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg1;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed2 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backStall) & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid) | SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg2;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed3 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backStall) & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid) | SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg3;
    // Consuming
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_backStall & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed0;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg1 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed1;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg2 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed2;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_toReg3 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_StallValid & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed0;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or1 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed1 & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or0;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or2 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed2 & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or1;
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireStall = ~ (SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_consumed3 & SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_or2);
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_backStall = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid & ~ (SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg0);
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V1 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid & ~ (SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg1);
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V2 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid & ~ (SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg2);
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V3 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid & ~ (SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_wireValid = redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112(STALLENABLE,1066)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_s_tv_0 = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_stall_out & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backEN = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_and0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backEN;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_v_s_0 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V2 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_and0;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backStall = ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backEN == 1'b0)
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_s_tv_0;
            end
            else
            begin
                SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_R_v_0 <= SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131(STALLENABLE,967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_and0 = i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_wireValid = i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129(STALLENABLE,963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_wireValid = i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_valid_out;

    // SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo(STALLENABLE,1256)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg0 <= '0;
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg1 <= '0;
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg0 <= SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg0;
            // Successor 1
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg1 <= SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg1;
            // Successor 2
            SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg2 <= SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall) & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid) | SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg0;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_backStall) & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid) | SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg1;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed2 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_backStall) & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid) | SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg2;
    // Consuming
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_StallValid = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_backStall & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg0 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_StallValid & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed0;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg1 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_StallValid & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed1;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_toReg2 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_StallValid & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or0 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed0;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or1 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed1 & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or0;
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireStall = ~ (SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_consumed2 & SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_or1);
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_backStall = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V0 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid & ~ (SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg0);
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V1 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid & ~ (SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg1);
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V2 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid & ~ (SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_wireValid = redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_valid_out;

    // SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo(STALLENABLE,1246)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg0 <= '0;
            SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg0 <= SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg0;
            // Successor 1
            SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg1 <= SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed0 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall) & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid) | SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg0;
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_backStall) & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid) | SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg1;
    // Consuming
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_StallValid = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_backStall & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid;
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg0 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_StallValid & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed0;
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_toReg1 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_StallValid & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_or0 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed0;
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireStall = ~ (SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_consumed1 & SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_or0);
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_backStall = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V0 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid & ~ (SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg0);
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V1 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid & ~ (SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_wireValid = redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_valid_out;

    // SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175(STALLENABLE,1062)
    // Valid signal propagation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_V0 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_backStall | ~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and0 = SE_out_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_V0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and1 = SE_out_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_V0 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and0;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and1;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and2;
    assign SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V1 & SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_and3;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132(STALLENABLE,969)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed1 = (~ (SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_20_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2175_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_wireValid = i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152(STALLENABLE,1001)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_wireValid = i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136(BITJOIN,654)
    assign bubble_join_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_q = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136(BITSELECT,655)
    assign bubble_select_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_q[63:0]);

    // i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x(BITSELECT,411)@1817
    assign i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_b = bubble_select_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152(BLACKBOX,66)@1817
    // in in_stall_in@20000000
    // out out_data_out@1818
    // out out_feedback_out_14@20000000
    // out out_feedback_valid_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1818
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001b13cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152 (
        .in_data_in(i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_b),
        .in_feedback_stall_in_14(i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_feedback_stall_out_14),
        .in_keep_going(bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_backStall),
        .in_valid_in(SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_14(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_out_14),
        .out_feedback_valid_out_14(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_valid_out_14),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132(BLACKBOX,50)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000v13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_14(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_out_14),
        .in_feedback_valid_in_14(i_llvm_fpga_push_i1_memdep_phi57_push14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21152_out_feedback_valid_out_14),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_data_out),
        .out_feedback_stall_out_14(i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_feedback_stall_out_14),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131(BLACKBOX,49)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000u13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_13(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i1_memdep_phi55_push13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21151_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_feedback_stall_out_13),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130(BLACKBOX,48)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000t13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_12(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i1_memdep_phi53_push12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21150_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_feedback_stall_out_12),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129(BLACKBOX,47)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000s13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_11(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i1_memdep_phi51_push11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21149_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_feedback_stall_out_11),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128(BLACKBOX,45)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000q13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_9(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_out_9),
        .in_feedback_valid_in_9(i_llvm_fpga_push_i1_memdep_phi38_push9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21130_out_feedback_valid_out_9),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_feedback_stall_out_9),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127(BLACKBOX,44)@1257
    // in in_stall_in@20000000
    // out out_data_out@1258
    // out out_feedback_stall_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1258
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000p13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_b),
        .in_feedback_in_8(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_out_8),
        .in_feedback_valid_in_8(i_llvm_fpga_push_i1_memdep_phi37_push8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21129_out_feedback_valid_out_8),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_backStall),
        .in_valid_in(SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_data_out),
        .out_feedback_stall_out_8(i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_feedback_stall_out_8),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo(STALLENABLE,1226)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg0 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg1 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg2 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg3 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg4 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg5 <= '0;
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg0 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg0;
            // Successor 1
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg1 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg1;
            // Successor 2
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg2 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg2;
            // Successor 3
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg3 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg3;
            // Successor 4
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg4 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg4;
            // Successor 5
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg5 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg5;
            // Successor 6
            SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg6 <= SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg0;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg1;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg2;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi53_pop12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2130_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg3;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg4;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_out_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg5;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed6 = (~ (redist9_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1962_fifo_stall_out) & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid) | SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg6;
    // Consuming
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_backStall & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg0 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed0;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg1 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed1;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg2 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed2;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg3 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed3;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg4 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed4;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg5 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed5;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_toReg6 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_StallValid & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed6;
    // Backward Stall generation
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or0 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed0;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or1 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed1 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or0;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or2 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed2 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or1;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or3 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed3 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or2;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or4 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed4 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or3;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or5 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed5 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or4;
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireStall = ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_consumed6 & SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_or5);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_backStall = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V0 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg0);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V1 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg1);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V2 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg2);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V3 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg3);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V4 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg4);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V5 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg5);
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_V6 = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid & ~ (SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_wireValid = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out;

    // redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo(STALLFIFO,603)
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V2;
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in = SE_out_redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_backStall;
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_data_in = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D2;
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in_bitsignaltemp = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in[0];
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in_bitsignaltemp = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in[0];
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out[0] = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out_bitsignaltemp;
    assign redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out[0] = redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(74),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo (
        .valid_in(redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_in_bitsignaltemp),
        .stall_in(redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_in_bitsignaltemp),
        .data_in(SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D2),
        .valid_out(redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_valid_out_bitsignaltemp),
        .stall_out(redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out_bitsignaltemp),
        .data_out(redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114(STALLENABLE,985)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_wireValid = i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_valid_out;

    // i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x(BITSELECT,413)@1184
    assign i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_b = bubble_select_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114(BLACKBOX,58)@1184
    // in in_stall_in@20000000
    // out out_data_out@1185
    // out out_feedback_out_6@20000000
    // out out_feedback_valid_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1185
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001313cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114 (
        .in_data_in(i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_b),
        .in_feedback_stall_in_6(i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_feedback_stall_out_6),
        .in_keep_going(bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_backStall),
        .in_valid_in(SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_6(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_out_6),
        .out_feedback_valid_out_6(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_valid_out_6),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134(BLACKBOX,42)@1184
    // in in_stall_in@20000000
    // out out_data_out@1185
    // out out_feedback_stall_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1185
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000n13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134 (
        .in_data_in(GND_q),
        .in_dir(SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D0),
        .in_feedback_in_6(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_out_6),
        .in_feedback_valid_in_6(i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_feedback_valid_out_6),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_backStall),
        .in_valid_in(SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_data_out),
        .out_feedback_stall_out_6(i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_feedback_stall_out_6),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo(STALLENABLE,1224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg0 <= '0;
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg1 <= '0;
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg0 <= SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg0;
            // Successor 1
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg1 <= SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg1;
            // Successor 2
            SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg2 <= SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi33_pop6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2134_out_stall_out) & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid) | SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg0;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_stall_out) & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid) | SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg1;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed2 = (~ (redist8_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1256_fifo_stall_out) & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid) | SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg2;
    // Consuming
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_StallValid = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg0 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_StallValid & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed0;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg1 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_StallValid & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed1;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_toReg2 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_StallValid & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or0 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed0;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or1 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed1 & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or0;
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireStall = ~ (SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_consumed2 & SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_or1);
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V0 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid & ~ (SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg0);
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V1 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid & ~ (SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg1);
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V2 = SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid & ~ (SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_wireValid = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133(STALLENABLE,973)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_backStall = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_wireValid = i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_valid_out;

    // bubble_join_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo(BITJOIN,831)
    assign bubble_join_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_q = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_data_out;

    // bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo(BITSELECT,832)
    assign bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b = $unsigned(bubble_join_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_q[0:0]);

    // redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo(STALLFIFO,602)
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V1;
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall;
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_data_in = redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q;
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in_bitsignaltemp = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in[0];
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in_bitsignaltemp = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in[0];
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out[0] = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out_bitsignaltemp;
    assign redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out[0] = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(202),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo (
        .valid_in(redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_in_bitsignaltemp),
        .data_in(redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_q),
        .valid_out(redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo(STALLREG,1700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid <= 1'b0;
            SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data0 <= 1'bx;
            SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid <= SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall & (SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid | SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_i_valid);

            if (SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data0 <= $unsigned(bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b);
                SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data1 <= $unsigned(bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b);
                SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data2 <= $unsigned(bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_i_valid = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_valid_out;
    // Stall signal propagation
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_backStall = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid | ~ (SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid == 1'b1 ? SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid : SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D0 = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid == 1'b1 ? SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data0 : bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b;
    // Data1
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D1 = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid == 1'b1 ? SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data1 : bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b;
    // Data2
    assign SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D2 = SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_valid == 1'b1 ? SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_r_data2 : bubble_select_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_b;

    // i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133(BLACKBOX,52)@1184
    // in in_stall_in@20000000
    // out out_data_out@1185
    // out out_feedback_stall_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1185
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000x13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133 (
        .in_data_in(GND_q),
        .in_dir(SR_SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_D1),
        .in_feedback_in_5(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_out_5),
        .in_feedback_valid_in_5(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_valid_out_5),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_backStall),
        .in_valid_in(SE_out_redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_data_out),
        .out_feedback_stall_out_5(i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_feedback_stall_out_5),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x(BITSELECT,412)@1184
    assign i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_b = bubble_select_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113(BLACKBOX,68)@1184
    // in in_stall_in@20000000
    // out out_data_out@1185
    // out out_feedback_out_5@20000000
    // out out_feedback_valid_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1185
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001d13cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113 (
        .in_data_in(i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_b),
        .in_feedback_stall_in_5(i_llvm_fpga_pop_i1_memdep_phi_pop5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2133_out_feedback_stall_out_5),
        .in_keep_going(bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_backStall),
        .in_valid_in(SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_V0),
        .out_data_out(),
        .out_feedback_out_5(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_out_5),
        .out_feedback_valid_out_5(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_feedback_valid_out_5),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(STALLENABLE,937)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg0 <= SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg1 <= SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed0 = (~ (SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_backStall) & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid) | SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg0;
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed1 = (~ (SE_out_i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_backStall) & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid) | SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_StallValid = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid;
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg0 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_StallValid & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_toReg1 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_StallValid & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_or0 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed0;
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireStall = ~ (SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_consumed1 & SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_or0);
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg0);
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V1 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid & ~ (SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_wireValid = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_o_valid;

    // SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x(STALLENABLE,1143)
    // Valid signal propagation
    assign SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_V0 = SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi_push5_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21113_out_stall_out | ~ (SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V0;
    assign SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_wireValid = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V1 & SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_and0;

    // SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x(STALLENABLE,1144)
    // Valid signal propagation
    assign SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_V0 = SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_wireValid;
    // Backward Stall generation
    assign SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_backStall = i_llvm_fpga_push_i1_memdep_phi33_push6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21114_out_stall_out | ~ (SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_and0 = SE_out_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V0;
    assign SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_wireValid = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V0 & SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_and0;

    // SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo(STALLENABLE,1258)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg0 <= '0;
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg1 <= '0;
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg0 <= SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg0;
            // Successor 1
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg1 <= SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg1;
            // Successor 2
            SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg2 <= SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed0 = (~ (SE_i_lm6_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21109_sel_x_backStall) & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid) | SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg0;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed1 = (~ (SE_i_lm4_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21108_sel_x_backStall) & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid) | SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg1;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed2 = (~ (redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out) & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid) | SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg2;
    // Consuming
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_StallValid = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_backStall & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg0 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_StallValid & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed0;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg1 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_StallValid & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed1;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_toReg2 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_StallValid & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or0 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed0;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or1 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed1 & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or0;
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireStall = ~ (SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_consumed2 & SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_or1);
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_backStall = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V0 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid & ~ (SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg0);
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V1 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid & ~ (SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg1);
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V2 = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid & ~ (SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_wireValid = redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_valid_out;

    // redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo(STALLFIFO,620)
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in = SE_out_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_V2;
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_backStall;
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_data_in = bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b;
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in_bitsignaltemp = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in[0];
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in_bitsignaltemp = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in[0];
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out[0] = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out_bitsignaltemp;
    assign redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out[0] = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(129),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo (
        .valid_in(redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_in_bitsignaltemp),
        .stall_in(redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_b),
        .valid_out(redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out_bitsignaltemp),
        .stall_out(redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_stall_out_bitsignaltemp),
        .data_out(redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo(BITJOIN,885)
    assign bubble_join_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_q = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_data_out;

    // bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo(BITSELECT,886)
    assign bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_b = $unsigned(bubble_join_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_q[0:0]);

    // SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo(STALLENABLE,1260)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg0 <= '0;
            SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg0 <= SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg0;
            // Successor 1
            SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg1 <= SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_backStall) & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid) | SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg0;
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed1 = (~ (redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out) & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid) | SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg1;
    // Consuming
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_StallValid = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_backStall & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid;
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg0 = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_StallValid & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed0;
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_toReg1 = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_StallValid & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_or0 = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed0;
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireStall = ~ (SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_consumed1 & SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_or0);
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_backStall = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V0 = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid & ~ (SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg0);
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V1 = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid & ~ (SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_wireValid = redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_valid_out;

    // redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo(STALLFIFO,621)
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in = SE_out_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_V1;
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_backStall;
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_data_in = bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_b;
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in_bitsignaltemp = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in[0];
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in_bitsignaltemp = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in[0];
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out[0] = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out_bitsignaltemp;
    assign redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out[0] = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(202),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo (
        .valid_in(redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_in_bitsignaltemp),
        .stall_in(redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist25_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_329_fifo_b),
        .valid_out(redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out_bitsignaltemp),
        .stall_out(redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_stall_out_bitsignaltemp),
        .data_out(redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo(BITJOIN,888)
    assign bubble_join_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_q = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_data_out;

    // bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo(BITSELECT,889)
    assign bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b = $unsigned(bubble_join_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_q[0:0]);

    // SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo(STALLENABLE,1262)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg0 <= '0;
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg1 <= '0;
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg0 <= SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg0;
            // Successor 1
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg1 <= SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg1;
            // Successor 2
            SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg2 <= SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed0 = (~ (SR_SE_i_lm8_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21126_sel_x_backStall) & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid) | SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg0;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed1 = (~ (SR_SE_i_lm10_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21127_sel_x_backStall) & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid) | SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg1;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed2 = (~ (redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out) & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid) | SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg2;
    // Consuming
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_StallValid = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_backStall & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg0 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_StallValid & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed0;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg1 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_StallValid & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed1;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_toReg2 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_StallValid & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or0 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed0;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or1 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed1 & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or0;
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireStall = ~ (SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_consumed2 & SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_or1);
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_backStall = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V0 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid & ~ (SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg0);
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V1 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid & ~ (SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg1);
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V2 = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid & ~ (SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_wireValid = redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_valid_out;

    // redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo(STALLFIFO,622)
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in = SE_out_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_V2;
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_backStall;
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_data_in = bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b;
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in_bitsignaltemp = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in[0];
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in_bitsignaltemp = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in[0];
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out[0] = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out_bitsignaltemp;
    assign redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out[0] = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(104),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo (
        .valid_in(redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_in_bitsignaltemp),
        .stall_in(redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist26_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_530_fifo_b),
        .valid_out(redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out_bitsignaltemp),
        .stall_out(redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_stall_out_bitsignaltemp),
        .data_out(redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo(BITJOIN,891)
    assign bubble_join_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_q = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_data_out;

    // bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo(BITSELECT,892)
    assign bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_b = $unsigned(bubble_join_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_q[0:0]);

    // SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo(STALLENABLE,1264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg0 <= '0;
            SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg0 <= SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg0;
            // Successor 1
            SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg1 <= SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed0 = (~ (SE_in_i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_backStall) & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid) | SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg0;
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed1 = (~ (redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out) & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid) | SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg1;
    // Consuming
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_StallValid = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_backStall & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid;
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg0 = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_StallValid & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed0;
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_toReg1 = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_StallValid & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_or0 = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed0;
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireStall = ~ (SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_consumed1 & SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_or0);
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_backStall = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V0 = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid & ~ (SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg0);
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V1 = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid & ~ (SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_wireValid = redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_valid_out;

    // redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo(STALLFIFO,623)
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in = SE_out_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_V1;
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_backStall;
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_data_in = bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_b;
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in_bitsignaltemp = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in[0];
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in_bitsignaltemp = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in[0];
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out[0] = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out_bitsignaltemp;
    assign redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out[0] = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(202),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo (
        .valid_in(redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist27_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_633_fifo_b),
        .valid_out(redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo(BITJOIN,894)
    assign bubble_join_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_q = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_data_out;

    // bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo(BITSELECT,895)
    assign bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b = $unsigned(bubble_join_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_q[0:0]);

    // SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo(STALLENABLE,1266)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg0 <= '0;
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg1 <= '0;
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg2 <= '0;
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg3 <= '0;
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg0 <= SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg0;
            // Successor 1
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg1 <= SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg1;
            // Successor 2
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg2 <= SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg2;
            // Successor 3
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg3 <= SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg3;
            // Successor 4
            SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg4 <= SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed0 = (~ (SE_i_lm12_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21144_sel_x_backStall) & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid) | SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg0;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed1 = (~ (SE_i_lm14_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21145_sel_x_backStall) & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid) | SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg1;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed2 = (~ (SE_i_lm16_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21146_sel_x_backStall) & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid) | SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg2;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed3 = (~ (SE_i_lm18_toi1_intcast_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21147_sel_x_backStall) & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid) | SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg3;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed4 = (~ (redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out) & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid) | SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg4;
    // Consuming
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_backStall & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg0 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed0;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg1 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed1;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg2 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed2;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg3 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed3;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_toReg4 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_StallValid & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or0 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed0;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or1 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed1 & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or0;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or2 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed2 & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or1;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or3 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed3 & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or2;
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireStall = ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_consumed4 & SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_or3);
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_backStall = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V0 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid & ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg0);
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V1 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid & ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg1);
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V2 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid & ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg2);
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V3 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid & ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg3);
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V4 = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid & ~ (SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_wireValid = redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_valid_out;

    // redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo(STALLFIFO,624)
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in = SE_out_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_V4;
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_backStall;
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_data_in = bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b;
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in_bitsignaltemp = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in[0];
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in_bitsignaltemp = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in[0];
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out[0] = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out_bitsignaltemp;
    assign redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out[0] = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(148),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo (
        .valid_in(redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_in_bitsignaltemp),
        .stall_in(redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist28_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_834_fifo_b),
        .valid_out(redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out_bitsignaltemp),
        .stall_out(redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_stall_out_bitsignaltemp),
        .data_out(redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo(BITJOIN,897)
    assign bubble_join_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_q = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_data_out;

    // bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo(BITSELECT,898)
    assign bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b = $unsigned(bubble_join_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(BITJOIN,672)
    assign bubble_join_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_q = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(BITSELECT,673)
    assign bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_q[0:0]);

    // SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo(STALLENABLE,1268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg0 <= '0;
            SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg0 <= SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg0;
            // Successor 1
            SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg1 <= SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed0 = (~ (SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_backStall) & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid) | SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg0;
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed1 = (~ (SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall) & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid) | SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg1;
    // Consuming
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_StallValid = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_backStall & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid;
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg0 = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_StallValid & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed0;
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_toReg1 = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_StallValid & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_or0 = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed0;
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireStall = ~ (SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_consumed1 & SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_or0);
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_backStall = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V0 = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid & ~ (SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg0);
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V1 = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid & ~ (SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_wireValid = redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153(STALLENABLE,1003)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_wireValid = i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153(BLACKBOX,67)@1964
    // in in_stall_in@20000000
    // out out_data_out@1965
    // out out_feedback_out_15@20000000
    // out out_feedback_valid_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1965
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001c13cles2_eulve231_210 thei_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153 (
        .in_data_in(SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D0),
        .in_feedback_stall_in_15(i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_feedback_stall_out_15),
        .in_keep_going(SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_backStall),
        .in_valid_in(SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0),
        .out_data_out(),
        .out_feedback_out_15(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_out_15),
        .out_feedback_valid_out_15(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_valid_out_15),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(STALLENABLE,1338)
    // Valid signal propagation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0 = SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid;
    // Backward Stall generation
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall = i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_stall_out | ~ (SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid);
    // Computing multiple Valid(s)
    assign SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid = SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V;

    // SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(STALLREG,1715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid <= 1'b0;
            SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data0 <= 1'bx;
            SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid <= SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall & (SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid | SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_i_valid);

            if (SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data0 <= $unsigned(bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_b);
                SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data1 <= $unsigned(bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_and0 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V1;
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_i_valid = SE_out_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_V1 & SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_and0;
    // Stall signal propagation
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall = SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid | ~ (SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_i_valid);

    // Valid
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V = SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid == 1'b1 ? SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid : SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_i_valid;

    // Data0
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D0 = SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid == 1'b1 ? SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data0 : bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_b;
    // Data1
    assign SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_D1 = SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_valid == 1'b1 ? SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_r_data1 : bubble_select_redist29_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_981_fifo_b;

    // SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105(STALLENABLE,1048)
    // Valid signal propagation
    assign SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V0 = SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0;
    // Stall signal propagation
    assign SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_s_tv_0 = SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_backStall & SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0;
    // Backward Enable generation
    assign SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN = ~ (SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_v_s_0 = SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN & SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V;
    // Backward Stall generation
    assign SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall = ~ (SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN == 1'b0)
            begin
                SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0 <= SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0 & SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_s_tv_0;
            end
            else
            begin
                SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_R_v_0 <= SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_v_s_0;
            end

        end
    end

    // i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105(LOGICAL,122)@983 + 1
    assign i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_qi = SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D0 & SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D1;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_delay ( .xin(i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_qi), .xout(i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q), .ena(SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo(STALLENABLE,1249)
    // Valid signal propagation
    assign SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_V0 = SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_wireValid;
    // Backward Stall generation
    assign SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_backStall = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out | ~ (SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_wireValid = SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V0;

    // redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo(STALLFIFO,615)
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in = SE_in_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_V0;
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_data_in = i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q;
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in_bitsignaltemp = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in[0];
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in_bitsignaltemp = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in[0];
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out[0] = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out_bitsignaltemp;
    assign redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out[0] = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(981),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo (
        .valid_in(redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_in_bitsignaltemp),
        .stall_in(redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_in_bitsignaltemp),
        .data_in(i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q),
        .valid_out(redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out_bitsignaltemp),
        .stall_out(redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_stall_out_bitsignaltemp),
        .data_out(redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg(STALLFIFO,1677)
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V0;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(982),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1(STALLENABLE,1404)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_V0 = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and0 = bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_reg_valid_out;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and1 = bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and2 = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and3 = bubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and4 = bubble_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and5 = SE_out_i_llvm_fpga_pop_i4_initerations_pop16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2121_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_wireValid = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0 & SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_and5;

    // SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(STALLENABLE,947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid) | SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed1 = (~ (SR_SE_bubble_select_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall) & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid) | SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_StallValid = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg0 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_StallValid & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_toReg1 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_StallValid & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_or0 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_consumed1 & SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_or0);
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V0 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_V1 = SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_wireValid = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_valid;

    // bubble_join_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo(BITJOIN,912)
    assign bubble_join_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_q = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_data_out;

    // bubble_select_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo(BITSELECT,913)
    assign bubble_select_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_b = $unsigned(bubble_join_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_q[0:0]);

    // bubble_join_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo(BITJOIN,855)
    assign bubble_join_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_q = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_data_out;

    // bubble_select_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo(BITSELECT,856)
    assign bubble_select_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_b = $unsigned(bubble_join_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_q[0:0]);

    // bubble_join_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo(BITJOIN,840)
    assign bubble_join_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_q = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_data_out;

    // bubble_select_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo(BITSELECT,841)
    assign bubble_select_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_b = $unsigned(bubble_join_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_q[60:0]);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_join(BITJOIN,204)@1910
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_join_q = {bubble_select_redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148(BLACKBOX,39)@1910
    // in in_i_stall@20000000
    // out out_lsu_memdep_59_o_active@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write@20000000
    // out out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1964
    // out out_o_writeack@1964
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000k13cles2_eulve231_210 thei_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148 (
        .in_flush(in_flush),
        .in_i_address(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_join_q),
        .in_i_dependence(bubble_select_redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_b),
        .in_i_predicate(bubble_select_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_backStall),
        .in_i_valid(SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_V0),
        .in_i_writedata(bubble_select_i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_b),
        .in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata(in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdata),
        .in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid(in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_readdatavalid),
        .in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest(in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_waitrequest),
        .in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack(in_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writeack),
        .out_lsu_memdep_59_o_active(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_lsu_memdep_59_o_active),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write),
        .out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo(BITJOIN,825)
    assign bubble_join_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_q = redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_data_out;

    // bubble_select_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo(BITSELECT,826)
    assign bubble_select_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_b = $unsigned(bubble_join_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_q[63:0]);

    // i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x(BLACKBOX,421)@1817
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@1910
    // out out_c2_exit_0_tpl@1910
    // out out_c2_exit_1_tpl@1910
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE220000cles2_eulve231_21142 thei_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x (
        .in_i_stall(SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall),
        .in_i_valid(SE_out_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_V0),
        .in_c2_eni5_0_tpl(GND_q),
        .in_c2_eni5_1_tpl(bubble_select_i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_b),
        .in_c2_eni5_2_tpl(bubble_select_i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_b),
        .in_c2_eni5_3_tpl(bubble_select_redist4_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_out_c0_exit_1_tpl_559_fifo_b),
        .in_c2_eni5_4_tpl(bubble_select_i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_b),
        .in_c2_eni5_5_tpl(bubble_select_i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_b),
        .out_o_stall(i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_valid),
        .out_c2_exit_0_tpl(),
        .out_c2_exit_1_tpl(i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_c2_exit_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo(STALLFIFO,605)
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_V0;
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in = SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall;
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_data_in = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_D0;
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in_bitsignaltemp = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in[0];
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in_bitsignaltemp = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in[0];
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out[0] = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out_bitsignaltemp;
    assign redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out[0] = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(349),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(61),
        .IMPL("ram")
    ) theredist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo (
        .valid_in(redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_in_bitsignaltemp),
        .stall_in(redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_in_bitsignaltemp),
        .data_in(SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg32_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2116_aunroll_x_D0),
        .valid_out(redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out_bitsignaltemp),
        .stall_out(redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_stall_out_bitsignaltemp),
        .data_out(redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153(LOGICAL,145)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_q = bubble_select_redist23_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out_275_fifo_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_b;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_37_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2176(LOGICAL,147)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_37_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2176_q = bubble_select_redist18_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_19_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2157_q_73_fifo_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_35_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2153_q;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155(LOGICAL,146)@1258
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_b | bubble_select_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_b;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191(LOGICAL,148)@1258 + 1
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_qi = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_36_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2155_q | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_37_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2176_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_delay ( .xin(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_qi), .xout(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q), .ena(SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo(STALLFIFO,610)
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_V0;
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in = SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall;
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_data_in = i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q;
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in_bitsignaltemp = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in[0];
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in_bitsignaltemp = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in[0];
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out[0] = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out_bitsignaltemp;
    assign redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out[0] = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(652),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo (
        .valid_in(redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_in_bitsignaltemp),
        .stall_in(redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q),
        .valid_out(redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out_bitsignaltemp),
        .stall_out(redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_stall_out_bitsignaltemp),
        .data_out(redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo(STALLENABLE,1278)
    // Valid signal propagation
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_V0 = SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_o_stall | ~ (SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and0 = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out;
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and1 = redist15_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_38_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2191_q_652_fifo_valid_out & SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and0;
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and2 = redist10_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2184_vt_select_63_b_348_fifo_valid_out & SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and1;
    assign SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_wireValid = i_sfc_s_c2_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c2_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21142_aunroll_x_out_o_valid & SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_and2;

    // redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo(STALLFIFO,629)
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V4;
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in = SE_out_redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_backStall;
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_data_in = bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in_bitsignaltemp = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in[0];
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in_bitsignaltemp = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in[0];
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out[0] = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out_bitsignaltemp;
    assign redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out[0] = redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(295),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo (
        .valid_in(redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b),
        .valid_out(redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo(BITJOIN,858)
    assign bubble_join_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_q = redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_data_out;

    // bubble_select_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo(BITSELECT,859)
    assign bubble_select_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_b = $unsigned(bubble_join_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132(LOGICAL,143)@1616
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q = bubble_select_i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_b | bubble_select_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_b;

    // bubble_join_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo(BITJOIN,843)
    assign bubble_join_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_q = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_data_out;

    // bubble_select_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo(BITSELECT,844)
    assign bubble_select_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_b = $unsigned(bubble_join_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_q[63:0]);

    // SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo(STALLREG,1711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid <= 1'b0;
            SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid <= SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall & (SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid | SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_i_valid);

            if (SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data0 <= $unsigned(bubble_select_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_b);
                SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
                SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data2 <= $unsigned(bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and0 = redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_valid_out;
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V3 & SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and0;
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_i_valid = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V3 & SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid | ~ (SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_V = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid : SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D0 = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data0 : bubble_select_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_b;
    // Data1
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D1 = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
    // Data2
    assign SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_D2 = SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_r_data2 : bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;

    // bubble_join_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo(BITJOIN,846)
    assign bubble_join_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_q = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_data_out;

    // bubble_select_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo(BITSELECT,847)
    assign bubble_select_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_b = $unsigned(bubble_join_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_q[63:0]);

    // SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo(STALLREG,1710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid <= 1'b0;
            SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid <= SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall & (SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid | SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_i_valid);

            if (SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data0 <= $unsigned(bubble_select_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_b);
                SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
                SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data2 <= $unsigned(bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and0 = redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_valid_out;
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V2 & SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and0;
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_i_valid = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V2 & SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid | ~ (SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_V = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid : SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D0 = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data0 : bubble_select_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_b;
    // Data1
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D1 = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
    // Data2
    assign SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_D2 = SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_r_data2 : bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;

    // bubble_join_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo(BITJOIN,849)
    assign bubble_join_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_q = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_data_out;

    // bubble_select_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo(BITSELECT,850)
    assign bubble_select_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_b = $unsigned(bubble_join_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_q[63:0]);

    // SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo(STALLREG,1709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid <= 1'b0;
            SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid <= SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall & (SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid | SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_i_valid);

            if (SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data0 <= $unsigned(bubble_select_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_b);
                SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
                SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data2 <= $unsigned(bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and0 = redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_valid_out;
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V1 & SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and0;
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_i_valid = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V1 & SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid | ~ (SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_V = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid : SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D0 = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data0 : bubble_select_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_b;
    // Data1
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D1 = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
    // Data2
    assign SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_D2 = SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_r_data2 : bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;

    // bubble_join_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo(BITJOIN,852)
    assign bubble_join_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_q = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_data_out;

    // bubble_select_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo(BITSELECT,853)
    assign bubble_select_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_b = $unsigned(bubble_join_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_q[63:0]);

    // SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo(STALLREG,1708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid <= 1'b0;
            SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid <= SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall & (SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid | SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_i_valid);

            if (SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data0 <= $unsigned(bubble_select_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_b);
                SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
                SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data2 <= $unsigned(bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and0 = redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_valid_out;
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and1 = SE_out_redist16_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_26_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2152_q_358_fifo_V0 & SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and0;
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_i_valid = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V0 & SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid | ~ (SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_V = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid : SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D0 = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data0 : bubble_select_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_b;
    // Data1
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D1 = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_27_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21132_q;
    // Data2
    assign SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_D2 = SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_valid == 1'b1 ? SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_r_data2 : bubble_select_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_b;

    // SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo(STALLENABLE,1276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg0 <= '0;
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg1 <= '0;
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg2 <= '0;
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg3 <= '0;
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg0 <= SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg0;
            // Successor 1
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg1 <= SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg1;
            // Successor 2
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg2 <= SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg2;
            // Successor 3
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg3 <= SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg3;
            // Successor 4
            SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg4 <= SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed0 = (~ (SR_SE_out_redist14_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q_633_fifo_backStall) & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid) | SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg0;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed1 = (~ (SR_SE_out_redist13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q_633_fifo_backStall) & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid) | SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg1;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed2 = (~ (SR_SE_out_redist12_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q_304_fifo_backStall) & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid) | SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg2;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed3 = (~ (SR_SE_out_redist11_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q_304_fifo_backStall) & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid) | SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg3;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed4 = (~ (redist34_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_927_fifo_stall_out) & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid) | SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg4;
    // Consuming
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_backStall & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg0 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed0;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg1 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed1;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg2 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed2;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg3 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed3;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_toReg4 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_StallValid & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or0 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed0;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or1 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed1 & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or0;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or2 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed2 & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or1;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or3 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed3 & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or2;
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireStall = ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_consumed4 & SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_or3);
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_backStall = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V0 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid & ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg0);
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V1 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid & ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg1);
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V2 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid & ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg2);
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V3 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid & ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg3);
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_V4 = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid & ~ (SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_wireValid = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out;

    // redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo(STALLFIFO,628)
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V1;
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in = SE_out_redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_backStall;
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_data_in = bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b;
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in_bitsignaltemp = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in[0];
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in_bitsignaltemp = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in[0];
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out[0] = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out_bitsignaltemp;
    assign redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out[0] = redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(55),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo (
        .valid_in(redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_in_bitsignaltemp),
        .stall_in(redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b),
        .valid_out(redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_valid_out_bitsignaltemp),
        .stall_out(redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out_bitsignaltemp),
        .data_out(redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x(BITJOIN,807)
    assign bubble_join_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_q = i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_c1_exit_1_tpl;

    // bubble_select_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x(BITSELECT,808)
    assign bubble_select_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_q[63:0]);

    // bubble_join_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo(BITJOIN,861)
    assign bubble_join_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_q = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_data_out;

    // bubble_select_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo(BITSELECT,862)
    assign bubble_select_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_b = $unsigned(bubble_join_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x(BITJOIN,786)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x(BITSELECT,787)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_q[63:0]);

    // dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,469)@1562
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_b[60:0];

    // dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,470)@1562
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115(BITJOIN,733)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_q = i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115(BITSELECT,734)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_select_63(BITSELECT,81)@1562
    assign i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_join(BITJOIN,80)@1562
    assign i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,467)@1562
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_vt_join_q};
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,472)@1562
    assign dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_select_63(BITSELECT,178)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_select_63_b = dupName_5_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_join(BITJOIN,177)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,515)@1562
    assign dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2164_vt_join_q};
    assign dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, bubble_select_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_b};
    assign dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,520)@1562
    assign dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_select_63(BITSELECT,202)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_select_63_b = dupName_13_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_join(BITJOIN,201)@1562
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo(STALLREG,1707)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid <= 1'b0;
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data2 <= 1'bx;
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data3 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid <= SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall & (SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid | SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_i_valid);

            if (SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_join_q;
                SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data1 <= $unsigned(bubble_select_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_b);
                SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data2 <= $unsigned(bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b);
                SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data3 <= $unsigned(bubble_select_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and0 = redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_valid_out;
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and1 = i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_out_o_valid & SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and0;
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and2 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg20_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2114_aunroll_x_out_valid_out & SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and1;
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and3 = i_llvm_fpga_sync_buffer_p1024f64_arg17_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2115_out_valid_out & SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and2;
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and4 = SE_out_redist2_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_579_fifo_V0 & SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and3;
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_i_valid = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V0 & SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_and4;
    // Stall signal propagation
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid | ~ (SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_V = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid : SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D0 = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2183_vt_join_q;
    // Data1
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D1 = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data1 : bubble_select_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_b;
    // Data2
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D2 = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data2 : bubble_select_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_b;
    // Data3
    assign SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_D3 = SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_valid == 1'b1 ? SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_r_data3 : bubble_select_i_sfc_s_c1_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c1_enter_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21124_aunroll_x_b;

    // SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo(STALLENABLE,1274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg0 <= '0;
            SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg0 <= SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg0;
            // Successor 1
            SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg1 <= SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed0 = (~ (SR_SE_out_redist17_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_25_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21112_q_304_fifo_backStall) & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid) | SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg0;
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed1 = (~ (redist33_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_633_fifo_stall_out) & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid) | SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg1;
    // Consuming
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_StallValid = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_backStall & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid;
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg0 = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_StallValid & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed0;
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_toReg1 = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_StallValid & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_or0 = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed0;
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireStall = ~ (SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_consumed1 & SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_or0);
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_backStall = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V0 = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid & ~ (SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg0);
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_V1 = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid & ~ (SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_wireValid = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out;

    // redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo(STALLFIFO,627)
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V2;
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in = SE_out_redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_backStall;
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_data_in = bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b;
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in_bitsignaltemp = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in[0];
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in_bitsignaltemp = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in[0];
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out[0] = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out_bitsignaltemp;
    assign redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out[0] = redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(251),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo (
        .valid_in(redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b),
        .valid_out(redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo(BITJOIN,867)
    assign bubble_join_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_q = redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_data_out;

    // bubble_select_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo(BITSELECT,868)
    assign bubble_select_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_b = $unsigned(bubble_join_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_q[0:0]);

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118(LOGICAL,135)@1312
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q = bubble_select_i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_b | bubble_select_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_b;

    // SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119(STALLREG,1706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid <= SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall & (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid | SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q;
                SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q;
                SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data2 <= $unsigned(bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and0 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V1;
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg24_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2110_aunroll_x_V0 & SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_i_valid = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V1 & SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_V = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid : SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D0 = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2181_vt_join_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D1 = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_D2 = SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_r_data2 : bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b;

    // SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120(STALLREG,1705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid <= SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall & (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid | SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q;
                SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q;
                SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data2 <= $unsigned(bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and0 = SE_out_redist19_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2151_q_54_fifo_V0;
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and1 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg28_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2112_aunroll_x_V0 & SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_i_valid = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V0 & SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_V = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid : SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D0 = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2182_vt_join_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D1 = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21118_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_D2 = SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_r_data2 : bubble_select_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_b;

    // SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo(STALLENABLE,1272)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg0 <= '0;
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg1 <= '0;
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg0 <= SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg0;
            // Successor 1
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg1 <= SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg1;
            // Successor 2
            SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg2 <= SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_backStall) & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid) | SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg0;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_backStall) & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid) | SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg1;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed2 = (~ (redist32_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_579_fifo_stall_out) & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid) | SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg2;
    // Consuming
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_StallValid = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_backStall & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg0 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_StallValid & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed0;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg1 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_StallValid & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed1;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_toReg2 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_StallValid & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or0 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed0;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or1 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed1 & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or0;
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireStall = ~ (SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_consumed2 & SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_or1);
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_backStall = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V0 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid & ~ (SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg0);
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V1 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid & ~ (SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg1);
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_V2 = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid & ~ (SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_wireValid = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out;

    // redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo(STALLFIFO,626)
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V1;
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in = SE_out_redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_backStall;
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_data_in = bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_b;
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in_bitsignaltemp = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in[0];
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in_bitsignaltemp = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in[0];
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out[0] = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out_bitsignaltemp;
    assign redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out[0] = redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(55),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo (
        .valid_in(redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_in_bitsignaltemp),
        .stall_in(redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_b),
        .valid_out(redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_valid_out_bitsignaltemp),
        .stall_out(redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out_bitsignaltemp),
        .data_out(redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x(STALLENABLE,1137)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_o_stall | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg5_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_219_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and0;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and2 = SE_out_redist0_dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q_275_fifo_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and1;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi37_pop8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2127_V1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and2;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi38_pop9_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2128_V1 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and3;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and5 = SE_out_redist22_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out_275_fifo_V2 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and4;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and6 = SE_out_i_llvm_fpga_pop_i1_memdep_phi51_pop11_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2129_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and5;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi57_pop14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2132_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and6;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and8 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop13_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2131_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and7;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and9 = SE_out_redist21_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out_275_fifo_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and8;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and10 = SE_out_i_sfc_s_c0_in_lr_ph_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21s_c0_enter1_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21102_aunroll_x_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and9;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_wireValid = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V0 & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_and10;

    // SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo(STALLENABLE,1270)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg0 <= '0;
            SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg0 <= SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg0;
            // Successor 1
            SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg1 <= SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed0 = (~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg8_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_218_aunroll_x_backStall) & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid) | SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg0;
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed1 = (~ (redist31_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_329_fifo_stall_out) & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid) | SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg1;
    // Consuming
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_StallValid = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_backStall & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid;
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg0 = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_StallValid & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed0;
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_toReg1 = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_StallValid & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_or0 = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed0;
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireStall = ~ (SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_consumed1 & SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_or0);
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_backStall = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V0 = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid & ~ (SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg0);
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_V1 = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid & ~ (SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_wireValid = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out;

    // redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo(STALLFIFO,625)
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V3;
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in = SE_out_redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_backStall;
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_data_in = i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in_bitsignaltemp = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in[0];
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in_bitsignaltemp = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in[0];
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out[0] = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out_bitsignaltemp;
    assign redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out[0] = redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(276),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo (
        .valid_in(redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_in_bitsignaltemp),
        .data_in(i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q),
        .valid_out(redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150(LOGICAL,144)@983
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_b;

    // i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173(LOGICAL,149)@983
    assign i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_b | i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_q;

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x(BITJOIN,798)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x(BITSELECT,799)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_q[63:0]);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x(BITSELECT,424)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_b[60:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x(BITJOIN,425)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_narrow_x_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213(BITJOIN,736)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_q = i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213(BITSELECT,737)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_select_63(BITSELECT,85)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_join(BITJOIN,84)@983
    assign i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f64_arg13_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_217_vt_const_9_q};

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,422)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_vt_join_q};
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,427)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_select_63(BITSELECT,160)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_select_63_b = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_join(BITJOIN,159)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x(ADD,479)@983
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a = {1'b0, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_join_q};
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b = {1'b0, dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_join_x_q};
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o = $unsigned(dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_a) + $unsigned(dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_b);
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q = dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_o[64:0];

    // dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x(BITSELECT,484)@983
    assign dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b = dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_add_x_q[63:0];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_select_63(BITSELECT,184)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_select_63_b = dupName_7_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_dupName_0_trunc_sel_x_b[63:3];

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_join(BITJOIN,183)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_join_q = {i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_select_63_b, i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2158_vt_const_2_q};

    // SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x(STALLREG,1702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid <= 1'b0;
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data1 <= 1'bx;
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid <= SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall & (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid | SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_i_valid);

            if (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_join_q;
                SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
                SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data2 <= i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_out_valid_out;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and1 = i_llvm_fpga_sync_buffer_p1024f64_arg1_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_out_valid_out & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and0;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and2 = SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_V1 & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and1;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and3 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V2 & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and2;
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_i_valid = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V2 & SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_and3;
    // Stall signal propagation
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid | ~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_i_valid);

    // Valid
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_V = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid : SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_i_valid;

    // Data0
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D0 = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2177_vt_join_q;
    // Data1
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D1 = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
    // Data2
    assign SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_D2 = SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_valid == 1'b1 ? SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_r_data2 : i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;

    // SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194(STALLREG,1704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid <= SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall & (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid | SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q;
                SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
                SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data2 <= i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V1;
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and1 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V1 & SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_i_valid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg16_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_216_aunroll_x_V0 & SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_V = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid : SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D0 = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2179_vt_join_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D1 = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_D2 = SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_r_data2 : i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;

    // SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193(STALLREG,1703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid <= 1'b0;
            SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data1 <= 1'bx;
            SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid <= SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall & (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid | SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_i_valid);

            if (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data0 <= i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q;
                SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data1 <= i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
                SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data2 <= i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V0;
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and1 = SE_i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_2_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2150_V0 & SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and0;
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_i_valid = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg12_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_aunroll_x_V0 & SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_and1;
    // Stall signal propagation
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid | ~ (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_i_valid);

    // Valid
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_V = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid : SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_i_valid;

    // Data0
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D0 = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data0 : i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2178_vt_join_q;
    // Data1
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D1 = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data1 : i_reduction_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21_3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2173_q;
    // Data2
    assign SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_D2 = SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_valid == 1'b1 ? SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_r_data2 : i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q;

    // i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211(BLACKBOX,26)@983
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000613cles2_eulve231_210 thei_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211 (
        .in_intel_reserved_ffwd_0_0(in_intel_reserved_ffwd_0_0),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_backStall),
        .in_valid_in(SE_out_bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_2_V0),
        .out_dest_data_out_0_0(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_dest_data_out_0_0),
        .out_stall_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211(STALLENABLE,921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg0 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg1 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg2 <= '0;
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg0 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg1 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg2 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg3 <= SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed0 = (~ (SR_SE_in_i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed1 = (~ (SR_SE_in_i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed2 = (~ (SR_SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg4_sync_buffer_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_212_aunroll_x_backStall) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg2;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed3 = (~ (redist30_i_first_cleanup_xor_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2185_q_275_fifo_stall_out) & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid) | SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_backStall & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg2 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed2;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_toReg3 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_StallValid & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed1 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or0;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or2 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed2 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or1;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireStall = ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_consumed3 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_or2);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_backStall = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V0 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg0);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V1 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg1);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V2 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg2);
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_V3 = SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid & ~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_and0 = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_out_valid_out;
    assign SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_wireValid = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V3 & SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_and0;

    // i_exitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2169_cmp_nsign(LOGICAL,543)@983
    assign i_exitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2169_cmp_nsign_q = $unsigned(~ (i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_q[32:32]));

    // bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118(BITJOIN,634)
    assign bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_q = i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_out_dest_data_out_0_0;

    // bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118(BITSELECT,635)
    assign bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_b = $unsigned(bubble_join_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_q[0:0]);

    // i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187(LOGICAL,206)@983
    assign i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_q = bubble_select_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_214_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2118_b & i_exitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2169_cmp_nsign_q;

    // i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195(LOGICAL,127)@983
    assign i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195_q = i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_q ^ VCC_q;

    // SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105(STALLREG,1699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid <= 1'b0;
            SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data0 <= 1'bx;
            SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid <= SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall & (SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid | SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_i_valid);

            if (SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data0 <= i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195_q;
                SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data1 <= i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_and0 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V1;
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_i_valid = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V2 & SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_and0;
    // Stall signal propagation
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall = SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid | ~ (SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_i_valid);

    // Valid
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_V = SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid == 1'b1 ? SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid : SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_i_valid;

    // Data0
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D0 = SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid == 1'b1 ? SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data0 : i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195_q;
    // Data1
    assign SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_D1 = SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_valid == 1'b1 ? SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_r_data1 : i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b;

    // SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196(STALLENABLE,1006)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg0 <= '0;
            SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg0 <= SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg0;
            // Successor 1
            SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg1 <= SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg1;
        end
    end
    // Input Stall processing
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed0 = (~ (i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_stall_out) & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid) | SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg0;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed1 = (~ (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall) & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid) | SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg1;
    // Consuming
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_StallValid = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg0 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_StallValid & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed0;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_toReg1 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_StallValid & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed1;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_or0 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed0;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireStall = ~ (SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_consumed1 & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_or0);
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireStall;
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V0 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid & ~ (SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg0);
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V1 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid & ~ (SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_fromReg1);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_and0 = SE_i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_V0;
    assign SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V1 & SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_and0;

    // leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(BITSELECT,547)@983
    assign leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_in = bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b[2:0];
    assign leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b = leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_in[2:0];

    // leftShiftStage0Idx1_uid549_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(BITJOIN,548)@983
    assign leftShiftStage0Idx1_uid549_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = {leftShiftStage0Idx1Rng1_uid548_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_b, GND_q};

    // leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(MUX,550)@983
    assign leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s or bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b or leftShiftStage0Idx1_uid549_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q)
    begin
        unique case (leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_s)
            1'b0 : leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b;
            1'b1 : leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = leftShiftStage0Idx1_uid549_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q;
            default : leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q = 4'b0;
        endcase
    end

    // i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_select_3(BITSELECT,18)@983
    assign i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_select_3_b = leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_q[3:1];

    // i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_join(BITJOIN,17)@983
    assign i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_join_q = {i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_select_3_b, GND_q};

    // i_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21104(LOGICAL,128)@983
    assign i_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21104_q = i_notcmp_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2195_q | i_first_cleanup_xor_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2166_q;

    // i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110(MUX,123)@983
    assign i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_s = i_or_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21104_q;
    always @(i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_s or bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b or i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_join_q)
    begin
        unique case (i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_s)
            1'b0 : i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q = bubble_select_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_b;
            1'b1 : i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q = i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2145_vt_join_q;
            default : i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q = 4'b0;
        endcase
    end

    // SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(STALLENABLE,1206)
    // Valid signal propagation
    assign SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V0 = SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_wireValid;
    // Backward Stall generation
    assign SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall = i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_stall_out | ~ (SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_wireValid = SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V;

    // SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x(STALLREG,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid <= 1'b0;
            SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data0 <= 4'bxxxx;
            SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data1 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid <= SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall & (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid | SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_i_valid);

            if (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data0 <= i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q;
                SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data1 <= $unsigned(bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and0 = SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V1;
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and1 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V0 & SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and0;
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_i_valid = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V3 & SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_and1;
    // Stall signal propagation
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall = SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid | ~ (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_i_valid);

    // Valid
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V = SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid == 1'b1 ? SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid : SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_i_valid;

    // Data0
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D0 = SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid == 1'b1 ? SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data0 : i_next_cleanups_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21110_q;
    // Data1
    assign SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D1 = SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_valid == 1'b1 ? SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_r_data1 : bubble_select_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_b;

    // SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119(STALLENABLE,979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg0 <= SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg1 <= SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg2 <= SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg3 <= SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed0 = (~ (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed1 = (~ (SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed2 = (~ (SR_SE_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed3 = (~ (SE_out_i_llvm_fpga_ffwd_dest_i1_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_213_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_211_backStall) & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid) | SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_backStall & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg0 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg1 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed1;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg2 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed2;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_toReg3 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_StallValid & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or0 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or1 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed1 & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or0;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or2 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed2 & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or1;
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireStall = ~ (SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_consumed3 & SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_or2);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_backStall = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V0 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V1 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V2 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_V3 = SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid & ~ (SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_wireValid = i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_valid_out;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115(STALLENABLE,1013)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_wireValid = i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_valid_out;

    // i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115(BLACKBOX,72)@983
    // in in_stall_in@20000000
    // out out_data_out@984
    // out out_feedback_out_17@20000000
    // out out_feedback_valid_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@984
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001h13cles2_eulve231_210 thei_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115 (
        .in_data_in(SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D0),
        .in_feedback_stall_in_17(i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_feedback_stall_out_17),
        .in_keep_going(SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_backStall),
        .in_valid_in(SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_V0),
        .out_data_out(),
        .out_feedback_out_17(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_out_17),
        .out_feedback_valid_out_17(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_valid_out_17),
        .out_stall_out(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i4_7155(CONSTANT,11)
    assign c_i4_7155_q = $unsigned(4'b0111);

    // i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119(BLACKBOX,55)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001013cles2_eulve231_210 thei_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119 (
        .in_data_in(c_i4_7155_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D6),
        .in_feedback_in_17(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_out_17),
        .in_feedback_valid_in_17(i_llvm_fpga_push_i4_cleanups_push17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21115_out_feedback_valid_out_17),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V7),
        .out_data_out(i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_data_out),
        .out_feedback_stall_out_17(i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_feedback_stall_out_17),
        .out_stall_out(i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i33_undef156(CONSTANT,9)
    assign c_i33_undef156_q = $unsigned(33'b000000000000000000000000000000000);

    // i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122(BLACKBOX,54)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000z13cles2_eulve231_210 thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122 (
        .in_data_in(c_i33_undef156_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D5),
        .in_feedback_in_3(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_out_3),
        .in_feedback_valid_in_3(i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_out_feedback_valid_out_3),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V6),
        .out_data_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_data_out),
        .out_feedback_stall_out_3(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_feedback_stall_out_3),
        .out_stall_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123(BLACKBOX,53)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000y13cles2_eulve231_210 thei_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123 (
        .in_data_in(c_i32_0157_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D4),
        .in_feedback_in_4(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_out_4),
        .in_feedback_valid_in_4(i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_out_feedback_valid_out_4),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_data_out),
        .out_feedback_stall_out_4(i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_feedback_stall_out_4),
        .out_stall_out(i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126(BLACKBOX,51)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000w13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126 (
        .in_data_in(GND_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D3),
        .in_feedback_in_15(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_out_15),
        .in_feedback_valid_in_15(i_llvm_fpga_push_i1_memdep_phi60_push15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21153_out_feedback_valid_out_15),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_data_out),
        .out_feedback_stall_out_15(i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_feedback_stall_out_15),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125(BLACKBOX,46)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000r13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125 (
        .in_data_in(GND_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D2),
        .in_feedback_in_10(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_out_10),
        .in_feedback_valid_in_10(i_llvm_fpga_push_i1_memdep_phi41_push10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21131_out_feedback_valid_out_10),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_feedback_stall_out_10),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124(BLACKBOX,43)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_feedback_stall_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000o13cles2_eulve231_210 thei_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124 (
        .in_data_in(GND_q),
        .in_dir(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D1),
        .in_feedback_in_7(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_out_7),
        .in_feedback_valid_in_7(i_llvm_fpga_push_i1_memdep_phi35_push7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21117_out_feedback_valid_out_7),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_data_out),
        .out_feedback_stall_out_7(i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_feedback_stall_out_7),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0(STALLENABLE,1222)
    // Valid signal propagation
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V0 = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0;
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_V1 = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1;
    // Stall signal propagation
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_0 = SE_i_fpga_indvars_iv_replace_phi_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2147_backStall & SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0;
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_1 = redist7_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_1183_fifo_stall_out & SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1;
    // Backward Enable generation
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_or0 = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_0;
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN = ~ (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_1 | SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_v_s_0 = SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V0;
    // Backward Stall generation
    assign SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backStall = ~ (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0 <= 1'b0;
            SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN == 1'b0)
            begin
                SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0 <= SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0 & SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_0;
            end
            else
            begin
                SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_0 <= SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_v_s_0;
            end

            if (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backEN == 1'b0)
            begin
                SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1 <= SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1 & SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_s_tv_1;
            end
            else
            begin
                SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_R_v_1 <= SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_v_s_0;
            end

        end
    end

    // SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo(STALLENABLE,1221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg0 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg1 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg2 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg3 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg4 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg5 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg6 <= '0;
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg7 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg0 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg0;
            // Successor 1
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg1 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg1;
            // Successor 2
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg2 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg2;
            // Successor 3
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg3 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg3;
            // Successor 4
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg4 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg4;
            // Successor 5
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg5 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg5;
            // Successor 6
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg6 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg6;
            // Successor 7
            SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg7 <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg7;
        end
    end
    // Input Stall processing
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed0 = (~ (SE_redist6_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_982_0_backStall) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg0;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed1 = (~ (i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg1;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi35_pop7_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2124_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg2;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi41_pop10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2125_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg3;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi60_pop15_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2126_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg4;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed5 = (~ (i_llvm_fpga_pop_i32_acl_0_i337_pop4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2123_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg5;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed6 = (~ (i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg6;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed7 = (~ (i_llvm_fpga_pop_i4_cleanups_pop17_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2119_out_stall_out) & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid) | SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg7;
    // Consuming
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg0 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed0;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg1 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed1;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg2 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed2;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg3 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed3;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg4 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed4;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg5 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed5;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg6 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed6;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_toReg7 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_StallValid & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed7;
    // Backward Stall generation
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or0 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed0;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or1 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed1 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or0;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or2 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed2 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or1;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or3 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed3 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or2;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or4 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed4 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or3;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or5 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed5 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or4;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or6 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed6 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or5;
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireStall = ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_consumed7 & SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_or6);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V0 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg0);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V1 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg1);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V2 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg2);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V3 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg3);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V4 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg4);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V5 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg5);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V6 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg6);
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V7 = SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid & ~ (SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_fromReg7);
    // Computing multiple Valid(s)
    assign SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_wireValid = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V;

    // SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120(STALLENABLE,951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg3 <= '0;
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg0 <= SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg1 <= SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg2 <= SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg3 <= SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg4 <= SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed0 = (~ (bubble_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_1_reg_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed1 = (~ (SE_in_i_llvm_fpga_push_i32_acl_0_i337_push4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2172_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed2 = (~ (SR_SE_in_i_llvm_fpga_push_i33_fpga_indvars_iv_push3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2188_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed3 = (~ (SR_SE_leftShiftStage0_uid551_i_cleanups_shl_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_210_shift_x_backStall) & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed4 = (~ (redist24_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out_201_fifo_stall_out) & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid) | SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_backStall & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg0 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg1 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg2 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg3 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed3;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_toReg4 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_StallValid & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or0 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or1 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed1 & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or0;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or2 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed2 & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or1;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or3 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed3 & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or2;
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireStall = ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_consumed4 & SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_or3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_backStall = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg0);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V1 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg1);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V2 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg2);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V3 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg3);
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_V4 = SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid & ~ (SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_wireValid = i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196(STALLENABLE,1007)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_wireValid = i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196(BLACKBOX,69)@983
    // in in_stall_in@20000000
    // out out_data_out@984
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@984
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001e13cles2_eulve231_210 thei_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196 (
        .in_data_in(i_unnamed_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2187_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_not_exitcond_stall_out),
        .in_first_cleanup(i_first_cleanup_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2144_sel_x_b),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_backStall),
        .in_valid_in(SE_in_i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_V0),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186(STALLENABLE,983)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_wireValid = i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_valid_out;

    // i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186(BLACKBOX,57)@1964
    // in in_stall_in@20000000
    // out out_data_out@1965
    // out out_feedback_out_1@20000000
    // out out_feedback_valid_out_1@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1965
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22001213cles2_eulve231_210 thei_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186 (
        .in_data_in(SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D0),
        .in_feedback_stall_in_1(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_initeration_stall_out),
        .in_keep_going(SR_SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_D1),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_backStall),
        .in_valid_in(SE_i_next_initerations_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2146_vt_join_V0),
        .out_data_out(),
        .out_feedback_out_1(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_out_1),
        .out_feedback_valid_out_1(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_valid_out_1),
        .out_stall_out(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo(BITJOIN,828)
    assign bubble_join_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_q = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_data_out;

    // bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo(BITSELECT,829)
    assign bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b = $unsigned(bubble_join_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_q[0:0]);

    // SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo(STALLREG,1698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid <= 1'b0;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data0 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data2 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data3 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data4 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data5 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data6 <= 1'bx;
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data7 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid <= SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall & (SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid | SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_i_valid);

            if (SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data0 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data1 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data2 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data3 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data4 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data5 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data6 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
                SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data7 <= $unsigned(bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_i_valid = redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_valid_out;
    // Stall signal propagation
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_backStall = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid | ~ (SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid : SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D0 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data0 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data1
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D1 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data1 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data2
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D2 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data2 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data3
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D3 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data3 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data4
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D4 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data4 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data5
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D5 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data5 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data6
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D6 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data6 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;
    // Data7
    assign SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D7 = SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_valid == 1'b1 ? SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_r_data7 : bubble_select_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_b;

    // i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120(BLACKBOX,41)@982
    // in in_stall_in@20000000
    // out out_data_out@983
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@983
    k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE22000m13cles2_eulve231_210 thei_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120 (
        .in_data_in(SR_SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_D0),
        .in_initeration_in(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_out_1),
        .in_initeration_valid_in(i_llvm_fpga_push_i1_lastiniteration_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2186_out_feedback_valid_out_1),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_out_2),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2196_out_feedback_valid_out_2),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_backStall),
        .in_valid_in(SE_out_redist5_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl_981_fifo_V1),
        .out_data_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_data_out),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_valid_out),
        .out_initeration_stall_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_initeration_stall_out),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,15)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,345)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2120_out_pipeline_valid_out;

    // sync_out(GPOUT,360)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,367)
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2192_out_lm_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // bubble_join_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo(BITJOIN,870)
    assign bubble_join_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_q = redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_data_out;

    // bubble_select_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo(BITSELECT,871)
    assign bubble_select_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_b = $unsigned(bubble_join_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_q[0:0]);

    // dupName_0_sync_out_x(GPOUT,368)@1964
    assign out_masked = bubble_select_redist20_i_masked_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21105_q_981_fifo_b;
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop3_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2122_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,370)
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm4_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2193_out_lm4_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,372)
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm6_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_2194_out_lm6_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,374)
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_memdep_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,376)
    assign out_lsu_memdep_o_active = i_llvm_fpga_mem_memdep_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21116_out_lsu_memdep_o_active;

    // dupName_5_ext_sig_sync_out_x(GPOUT,378)
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm8_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21119_out_lm8_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,380)
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm10_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21120_out_lm10_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,382)
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_memdep_40_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_8_ext_sig_sync_out_x(GPOUT,384)
    assign out_lsu_memdep_40_o_active = i_llvm_fpga_mem_memdep_40_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21128_out_lsu_memdep_40_o_active;

    // dupName_9_ext_sig_sync_out_x(GPOUT,386)
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm12_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21133_out_lm12_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_10_ext_sig_sync_out_x(GPOUT,388)
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm14_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21134_out_lm14_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_11_ext_sig_sync_out_x(GPOUT,389)
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm16_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21135_out_lm16_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_12_ext_sig_sync_out_x(GPOUT,390)
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_lm18_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21136_out_lm18_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_13_ext_sig_sync_out_x(GPOUT,391)
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_address;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_enable;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_read;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_write;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_writedata;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_byteenable;
    assign out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_memdep_59_k1_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE221_13clES2_EUlvE231_21_avm_burstcount;

    // dupName_14_ext_sig_sync_out_x(GPOUT,392)
    assign out_lsu_memdep_59_o_active = i_llvm_fpga_mem_memdep_59_k1_ztszz4mainenkulrn2cl4sycl7handleree221_13cles2_eulve231_21148_out_lsu_memdep_59_o_active;

endmodule
