Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 23 21:20:22 2020
| Host         : 2AC7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1024 |          526 |
| No           | No                    | Yes                    |             274 |           90 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              94 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------+------------------+------------------+----------------+
|                Clock Signal                |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------+------------------+------------------+----------------+
|  n_1_1360_BUFG                             |                                     |                  |               19 |             32 |
|  n_8_25_BUFG                               |                                     |                  |               20 |             32 |
|  n_10_33_BUFG                              |                                     |                  |               12 |             32 |
|  n_0_1361_BUFG                             |                                     |                  |               19 |             32 |
|  n_3_39_BUFG                               |                                     |                  |               17 |             32 |
|  n_2_29_BUFG                               |                                     |                  |               21 |             32 |
|  n_5_1359_BUFG                             |                                     |                  |               18 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_5[0] |                                     |                  |               22 |             32 |
|  mips/datapath/writeregflopW/q_reg[3]_1[0] |                                     |                  |               10 |             32 |
|  n_4_1362_BUFG                             |                                     |                  |               16 |             32 |
|  n_6_28_BUFG                               |                                     |                  |               17 |             32 |
|  n_7_26_BUFG                               |                                     |                  |               28 |             32 |
|  n_9_27_BUFG                               |                                     |                  |               17 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_2[0] |                                     |                  |               11 |             32 |
|  mips/datapath/writeregflopW/q_reg[0]_2[0] |                                     |                  |               16 |             32 |
|  mips/datapath/writeregflopW/q_reg[4]_0[0] |                                     |                  |               17 |             32 |
|  mips/datapath/writeregflopW/q_reg[3]_2[0] |                                     |                  |               14 |             32 |
|  mips/datapath/writeregflopW/E[0]          |                                     |                  |               22 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_1[0] |                                     |                  |               20 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_3[0] |                                     |                  |               14 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_6[0] |                                     |                  |               14 |             32 |
|  mips/datapath/writeregflopW/q_reg[2]_1[0] |                                     |                  |               17 |             32 |
|  mips/datapath/writeregflopW/q_reg[0]_0[0] |                                     |                  |               15 |             32 |
|  mips/datapath/writeregflopW/q_reg[0]_1[0] |                                     |                  |               16 |             32 |
|  mips/datapath/writeregflopW/q_reg[3]_0[0] |                                     |                  |               13 |             32 |
|  mips/datapath/writeregflopW/q_reg[3]_3[0] |                                     |                  |               15 |             32 |
|  mips/datapath/writeregflopW/q_reg[4]_1[0] |                                     |                  |               13 |             32 |
|  mips/datapath/writeregflopW/q_reg[4]_2[0] |                                     |                  |               14 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_0[0] |                                     |                  |               18 |             32 |
|  mips/datapath/writeregflopW/q_reg[4]_3[0] |                                     |                  |               19 |             32 |
|  mips/datapath/writeregflopW/q_reg[1]_4[0] |                                     |                  |               11 |             32 |
|  mips/datapath/writeregflopW/q_reg[2]_0[0] |                                     |                  |               11 |             32 |
|  clk_IBUF_BUFG                             | mips/datapath/instrflopD/q_reg[3]_0 | rst_IBUF         |               33 |             94 |
|  clk_IBUF_BUFG                             |                                     | rst_IBUF         |               90 |            274 |
+--------------------------------------------+-------------------------------------+------------------+------------------+----------------+


