

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Thu Mar 31 15:01:32 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      631|      631| 6.310 us | 6.310 us |  631|  631|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      629|      629|        23|          1|          1|   608|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)"   --->   Operation 26 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p)"   --->   Operation 27 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)"   --->   Operation 28 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in_V_offset)"   --->   Operation 29 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str15, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.89ns)   --->   "%add_ln14 = add nsw i32 %size_read, 1" [Conv1d/conv1d.cpp:14]   --->   Operation 31 'add' 'add_ln14' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.89ns)   --->   "%add_ln13 = add i32 %p_read, -1" [Conv1d/conv1d.cpp:13]   --->   Operation 32 'add' 'add_ln13' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i32 %add_ln13 to i33" [Conv1d/conv1d.cpp:13]   --->   Operation 33 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i31 %in_V_offset_read to i34" [Conv1d/conv1d.cpp:9]   --->   Operation 34 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:9]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln9_2, %hls_label_0_end ]" [Conv1d/conv1d.cpp:9]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%nn_0 = phi i3 [ 0, %0 ], [ %select_ln9_1, %hls_label_0_end ]" [Conv1d/conv1d.cpp:9]   --->   Operation 37 'phi' 'nn_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%pp_0 = phi i8 [ 0, %0 ], [ %pp, %hls_label_0_end ]"   --->   Operation 38 'phi' 'pp_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%icmp_ln9 = icmp eq i10 %indvar_flatten, -416" [Conv1d/conv1d.cpp:9]   --->   Operation 39 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%add_ln9_2 = add i10 %indvar_flatten, 1" [Conv1d/conv1d.cpp:9]   --->   Operation 40 'add' 'add_ln9_2' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %1, label %hls_label_0_begin" [Conv1d/conv1d.cpp:9]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [14/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 42 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.49>
ST_3 : Operation 43 [13/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 43 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.49>
ST_4 : Operation 44 [12/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 44 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 45 [11/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 45 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 46 [10/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 46 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 47 [9/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 47 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.49>
ST_8 : Operation 48 [8/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 48 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.49>
ST_9 : Operation 49 [7/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 49 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.49>
ST_10 : Operation 50 [6/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 50 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.49>
ST_11 : Operation 51 [5/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 51 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.49>
ST_12 : Operation 52 [4/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 52 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.62>
ST_13 : Operation 53 [1/1] (1.31ns)   --->   "%icmp_ln10 = icmp eq i8 %pp_0, -104" [Conv1d/conv1d.cpp:10]   --->   Operation 53 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 54 [1/1] (0.44ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i8 0, i8 %pp_0" [Conv1d/conv1d.cpp:9]   --->   Operation 54 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.76ns)   --->   "%add_ln9_3 = add i3 1, %nn_0" [Conv1d/conv1d.cpp:9]   --->   Operation 55 'add' 'add_ln9_3' <Predicate = (!icmp_ln9)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 56 [1/1] (0.79ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i3 %add_ln9_3, i3 %nn_0" [Conv1d/conv1d.cpp:9]   --->   Operation 56 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %select_ln9_1 to i32" [Conv1d/conv1d.cpp:9]   --->   Operation 57 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (1.89ns)   --->   "%add_ln9 = add i32 %zext_ln9, %n_read" [Conv1d/conv1d.cpp:9]   --->   Operation 58 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i3 %select_ln9_1 to i2" [Conv1d/conv1d.cpp:9]   --->   Operation 59 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i8 %select_ln9 to i32" [Conv1d/conv1d.cpp:10]   --->   Operation 60 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 61 [3/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 61 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (1.89ns)   --->   "%add_ln14_1 = add nsw i32 %zext_ln10, %p_read" [Conv1d/conv1d.cpp:14]   --->   Operation 62 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (1.96ns)   --->   "%icmp_ln14 = icmp sgt i32 %add_ln14_1, 0" [Conv1d/conv1d.cpp:14]   --->   Operation 63 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (1.96ns)   --->   "%icmp_ln14_1 = icmp slt i32 %add_ln14_1, %add_ln14" [Conv1d/conv1d.cpp:14]   --->   Operation 64 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.96ns)   --->   "switch i2 %trunc_ln9, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [Conv1d/conv1d.cpp:15]   --->   Operation 65 'switch' <Predicate = true> <Delay = 0.96>
ST_13 : Operation 66 [1/1] (1.30ns)   --->   "%pp = add i8 %select_ln9, 1" [Conv1d/conv1d.cpp:10]   --->   Operation 66 'add' 'pp' <Predicate = (!icmp_ln9)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 67 [1/1] (7.05ns)   --->   "%mul_ln9 = mul i32 %add_ln9, %size_read" [Conv1d/conv1d.cpp:9]   --->   Operation 67 'mul' 'mul_ln9' <Predicate = (!icmp_ln9)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [2/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 68 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.12>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i32 %mul_ln9 to i33" [Conv1d/conv1d.cpp:9]   --->   Operation 69 'sext' 'sext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (1.89ns)   --->   "%add_ln9_1 = add i33 %sext_ln9, %sext_ln13" [Conv1d/conv1d.cpp:9]   --->   Operation 70 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i33 %add_ln9_1 to i34" [Conv1d/conv1d.cpp:10]   --->   Operation 71 'sext' 'sext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (1.92ns)   --->   "%add_ln13_1 = add i34 %zext_ln9_1, %sext_ln10" [Conv1d/conv1d.cpp:13]   --->   Operation 72 'add' 'add_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i34 %add_ln13_1 to i64" [Conv1d/conv1d.cpp:13]   --->   Operation 73 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr i16* %in_V, i64 %sext_ln13_1" [Conv1d/conv1d.cpp:13]   --->   Operation 74 'getelementptr' 'in_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_15 : Operation 75 [1/14] (2.49ns)   --->   "%empty_10 = urem i10 %indvar_flatten, 152" [Conv1d/conv1d.cpp:9]   --->   Operation 75 'urem' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 2.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 13> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (1.62ns)   --->   "%empty_11 = icmp eq i10 %empty_10, 0" [Conv1d/conv1d.cpp:9]   --->   Operation 76 'icmp' 'empty_11' <Predicate = (!icmp_ln9)> <Delay = 1.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %empty_11, label %ReqBB, label %BurstBB" [Conv1d/conv1d.cpp:9]   --->   Operation 77 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 78 [7/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 78 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 79 [6/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 79 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 80 [5/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 80 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 81 [4/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 81 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 82 [3/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 82 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 83 [2/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 83 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 84 [1/7] (8.75ns)   --->   "%in_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in_V_addr, i32 152)" [Conv1d/conv1d.cpp:13]   --->   Operation 84 'readreq' 'in_V_addr_1_rd_req' <Predicate = (empty_11)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 85 [1/1] (8.75ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in_V_addr)" [Conv1d/conv1d.cpp:13]   --->   Operation 85 'read' 'tmp_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 608, i64 608, i64 608)"   --->   Operation 86 'speclooptripcount' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [Conv1d/conv1d.cpp:10]   --->   Operation 87 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:11]   --->   Operation 88 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 89 'br' <Predicate = (empty_11)> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_195)   --->   "%and_ln14 = and i1 %icmp_ln14, %icmp_ln14_1" [Conv1d/conv1d.cpp:14]   --->   Operation 90 'and' 'and_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %select_ln9 to i64" [Conv1d/conv1d.cpp:15]   --->   Operation 91 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%buff_in_0_V_addr = getelementptr [152 x i16]* %buff_in_0_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 92 'getelementptr' 'buff_in_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%buff_in_1_V_addr = getelementptr [152 x i16]* %buff_in_1_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 93 'getelementptr' 'buff_in_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%buff_in_2_V_addr = getelementptr [152 x i16]* %buff_in_2_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 94 'getelementptr' 'buff_in_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%buff_in_3_V_addr = getelementptr [152 x i16]* %buff_in_3_V, i64 0, i64 %zext_ln15" [Conv1d/conv1d.cpp:15]   --->   Operation 95 'getelementptr' 'buff_in_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_V_195 = select i1 %and_ln14, i16 %tmp_V, i16 0" [Conv1d/conv1d.cpp:14]   --->   Operation 96 'select' 'tmp_V_195' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_2_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 97 'store' <Predicate = (trunc_ln9 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 98 'br' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_1_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 99 'store' <Predicate = (trunc_ln9 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 100 'br' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_0_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 101 'store' <Predicate = (trunc_ln9 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 102 'br' <Predicate = (trunc_ln9 == 0)> <Delay = 0.00>
ST_24 : Operation 103 [1/1] (2.77ns)   --->   "store i16 %tmp_V_195, i16* %buff_in_3_V_addr, align 2" [Conv1d/conv1d.cpp:15]   --->   Operation 103 'store' <Predicate = (trunc_ln9 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 152> <RAM>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [Conv1d/conv1d.cpp:15]   --->   Operation 104 'br' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [Conv1d/conv1d.cpp:18]   --->   Operation 105 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [Conv1d/conv1d.cpp:10]   --->   Operation 106 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:19]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	wire read on port 'size' [10]  (0 ns)
	'add' operation ('add_ln14', Conv1d/conv1d.cpp:14) [15]  (1.9 ns)

 <State 2>: 2.74ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9', Conv1d/conv1d.cpp:9) [24]  (1.94 ns)
	blocking operation 0.8 ns on control path)

 <State 3>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 4>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 5>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 6>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 7>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 8>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 9>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 10>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 11>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 12>: 2.5ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)

 <State 13>: 5.62ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln10', Conv1d/conv1d.cpp:10) [29]  (1.31 ns)
	'select' operation ('select_ln9', Conv1d/conv1d.cpp:9) [30]  (0.448 ns)
	'add' operation ('add_ln14_1', Conv1d/conv1d.cpp:14) [54]  (1.9 ns)
	'icmp' operation ('icmp_ln14', Conv1d/conv1d.cpp:14) [55]  (1.97 ns)

 <State 14>: 7.05ns
The critical path consists of the following:
	'mul' operation ('mul_ln9', Conv1d/conv1d.cpp:9) [35]  (7.05 ns)

 <State 15>: 4.12ns
The critical path consists of the following:
	'urem' operation ('empty_10', Conv1d/conv1d.cpp:9) [46]  (2.5 ns)
	'icmp' operation ('empty_11', Conv1d/conv1d.cpp:9) [47]  (1.63 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'in_V' (Conv1d/conv1d.cpp:13) [50]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'in_V' (Conv1d/conv1d.cpp:13) [53]  (8.75 ns)

 <State 24>: 3.57ns
The critical path consists of the following:
	'and' operation ('and_ln14', Conv1d/conv1d.cpp:14) [57]  (0 ns)
	'select' operation ('tmp.V', Conv1d/conv1d.cpp:14) [63]  (0.8 ns)
	'store' operation ('store_ln15', Conv1d/conv1d.cpp:15) of variable 'tmp.V', Conv1d/conv1d.cpp:14 on array 'buff_in_0_V' [72]  (2.77 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
