Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: SSeg7_Dev.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SSeg7_Dev.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SSeg7_Dev"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg676

---- Source Options
Top Module Name                    : SSeg7_Dev
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"code"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\code\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\code\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\code\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\code\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Parsing module <Hex2Seg>.
Analyzing Verilog file "C:\Users\hasee\Desktop\lab1\Sseg7\SSeg7_Dev.vf" into library work
Parsing module <SSeg7_Dev>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SSeg7_Dev>.

Elaborating module <MUX2T1_64>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\Users\hasee\Desktop\lab1\Sseg7\code\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <HexTo8SEG>.

Elaborating module <Hex2Seg>.

Elaborating module <MC14495_ZJU>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SSeg7_Dev>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\SSeg7_Dev.vf".
    Summary:
	no macro.
Unit <SSeg7_Dev> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\code\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\code\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\code\HexTo8SEG.v".
    Summary:
	no macro.
Unit <Hex2Seg> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "C:\Users\hasee\Desktop\lab1\Sseg7\code\SSeg_map.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 64-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <code/P2S.ngc>.
Loading core <P2S> for timing and area information for instance <M2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 64-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <SSeg7_Dev> ...

Optimizing unit <HexTo8SEG> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SSeg7_Dev, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SSeg7_Dev.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 480
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      INV                         : 40
#      LUT2                        : 11
#      LUT3                        : 69
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 72
#      MUXF7                       : 1
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 1
# FlipFlops/Latches                : 76
#      FD                          : 66
#      FDC                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 52
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              76  out of  407600     0%  
 Number of Slice LUTs:                  198  out of  203800     0%  
    Number used as Logic:               198  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    200
   Number with an unused Flip Flop:     124  out of    200    62%  
   Number with an unused LUT:             2  out of    200     1%  
   Number of fully used LUT-FF pairs:    74  out of    200    37%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    400    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.054ns (Maximum Frequency: 486.841MHz)
   Minimum input arrival time before clock: 3.786ns
   Maximum output required time after clock: 0.625ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.054ns (frequency: 486.841MHz)
  Total number of paths / destination ports: 1200 / 75
-------------------------------------------------------------------------
Delay:               2.054ns (Levels of Logic = 4)
  Source:            M2/shift_count_2 (FF)
  Destination:       M2/buffer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M2/shift_count_2 to M2/buffer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.620  shift_count_2 (shift_count<2>)
     LUT5:I0->O            1   0.043   0.405  _n0075_inv31 (_n0075_inv_bdd3)
     LUT6:I4->O            1   0.043   0.000  _n0103_inv12_G (N26)
     MUXF7:I1->O          64   0.178   0.486  _n0103_inv12 (_n0103_inv)
     LUT6:I5->O            1   0.043   0.000  buffer_0_rstpot (buffer_0_rstpot)
     FD:D                     -0.000          buffer_0
    ----------------------------------------
    Total                      2.054ns (0.543ns logic, 1.511ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1075 / 75
-------------------------------------------------------------------------
Offset:              3.786ns (Levels of Logic = 8)
  Source:            Hexs<1> (PAD)
  Destination:       M2/buffer_2 (FF)
  Destination Clock: clk rising

  Data Path: Hexs<1> to M2/buffer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.000   0.407  Hexs_1_IBUF (Hexs_1_IBUF)
     INV:I->O              8   0.317   0.561  SM1/HTS7/MSEG/XLXI_3 (SM1/HTS7/MSEG/XLXN_62)
     AND4:I2->O            2   0.134   0.500  SM1/HTS7/MSEG/XLXI_5 (SM1/HTS7/MSEG/XLXN_119)
     OR4:I3->O             1   0.161   0.603  SM1/HTS7/MSEG/XLXI_17 (SM1/HTS7/MSEG/XLXN_208)
     OR2:I1->O             1   0.053   0.350  SM1/HTS7/MSEG/XLXI_47 (XLXN_10<7>)
     LUT3:I2->O            1   0.043   0.613  MUXSH2M/Mmux_o621 (SEGMENT<7>)
     begin scope: 'M2:P_Data<7>'
     LUT6:I0->O            1   0.043   0.000  buffer_7_rstpot (buffer_7_rstpot)
     FD:D                     -0.000          buffer_7
    ----------------------------------------
    Total                      3.786ns (0.751ns logic, 3.035ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            M2/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk rising

  Data Path: M2/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  s_clk (s_clk)
     end scope: 'M2:s_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.625ns (0.236ns logic, 0.389ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.054|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.79 secs
 
--> 

Total memory usage is 4655020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

