****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 20:26:21 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_attn_shift_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0139     -0.0139

  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0153      0.9300    0.0000     -0.0139 r    (54.39,2.45)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_3_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0126      0.9120    0.0344      0.0206 f    (54.14,2.45)      s, n
  instruct_type[3] (net)                                                                     6      0.0053
  U264/B2 (IND3D1BWP16P90CPD)                                                                                   0.0126      0.9300    0.0006      0.0212 f    (51.37,13.42)
  U264/ZN (IND3D1BWP16P90CPD)                                                                                   0.0168      0.9120    0.0143      0.0355 r    (51.35,13.39)
  n236 (net)                                                                                 4      0.0038
  U515/B2 (OAI22D1BWP16P90CPD)                                                                                  0.0168      0.9300   -0.0013      0.0342 r    (53.71,16.75)
  U515/ZN (OAI22D1BWP16P90CPD)                                                                                  0.0057      0.9120    0.0107      0.0449 f    (53.91,16.83)
  n116 (net)                                                                                 1      0.0011
  i_img2_jtag_attn_attn_shift_reg_reg_0_/D (DFCNQND1BWP16P90CPD)                                                0.0057      0.9300    0.0000      0.0450 f    (51.73,16.24)     s, n
  data arrival time                                                                                                                               0.0450

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0066     -0.0066
  clock reconvergence pessimism                                                                                                      -0.0000     -0.0066
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)                                               0.0172      1.0700    0.0000     -0.0066 r    (53.49,16.27)     s, n
  clock uncertainty                                                                                                                   0.0430      0.0364
  library hold time                                                                                                         1.0000    0.0101      0.0465
  data required time                                                                                                                              0.0465
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0465
  data arrival time                                                                                                                              -0.0450
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                               -0.0015



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  tdi (in)                                                                                                      0.0039      0.9120    0.0008      0.5008 r    (61.75,13.65)
  tdi (net)                                                                                  1      0.0012
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                                            0.0039      0.9300   -0.0000      0.5008 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                                            0.0204      0.9120    0.0185      0.5193 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                                        7      0.0131
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                                          0.0205      0.9300    0.0004      0.5197 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                                          0.0201      0.9120    0.0191      0.5389 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                                                       1      0.1003
  dbg_datm_si[0] (out)                                                                                          0.0203      0.9300    0.0026      0.5415 r    (61.75,17.01)
  data arrival time                                                                                                                               0.5415

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0430      0.0430
  output external delay                                                                                                              -0.5000     -0.4570
  data required time                                                                                                                             -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4570
  data arrival time                                                                                                                              -0.5415
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.9985



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  trstn (in)                                                                                                    0.0290      0.9120    0.0114      0.5114 r    (61.75,11.49)
  trstn (net)                                                                               25      0.0339
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                                            0.0304      0.9300    0.0014      0.5128 r    (58.15,15.75)     s, n
  data arrival time                                                                                                                               0.5128

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0062     -0.0062
  clock reconvergence pessimism                                                                                                      -0.0000     -0.0062
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.0157      1.0700    0.0000     -0.0062 r    (58.98,15.70)     s, n
  clock uncertainty                                                                                                                   0.0430      0.0368
  library hold time                                                                                                         1.0000    0.0241      0.0609
  data required time                                                                                                                              0.0608
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0608
  data arrival time                                                                                                                              -0.5128
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.4520



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0146     -0.0146

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                                                 0.0169      0.9300    0.0000     -0.0146 r    (56.64,22.03)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                                                  0.0076      0.9120    0.0311      0.0165 f    (56.39,22.03)     s, n
  n417 (net)                                                                                 2      0.0026
  HFSINV_14_32/I (INVSKPD2BWP16P90CPD)                                                                          0.0076      0.9300    0.0001      0.0166 f    (58.47,21.46)
  HFSINV_14_32/ZN (INVSKPD2BWP16P90CPD)                                                                         0.0129      0.9120    0.0105      0.0271 r    (58.49,21.46)
  HFSNET_22 (net)                                                                            1      0.0078
  HFSINV_9_31/I (INVD12BWP16P90CPDULVT)                                                                         0.0129      0.9300    0.0002      0.0273 r    (58.99,20.30)
  HFSINV_9_31/ZN (INVD12BWP16P90CPDULVT)                                                                        0.0190      0.9120    0.0134      0.0407 f    (59.01,20.30)
  dbg_avail_force[0] (net)                                                                   1      0.1006
  dbg_avail_force[0] (out)                                                                                      0.0192      0.9300    0.0027      0.0434 f    (61.75,17.73)
  data arrival time                                                                                                                               0.0434

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0430      0.0430
  output external delay                                                                                                              -0.5000     -0.4570
  data required time                                                                                                                             -0.4570
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4570
  data arrival time                                                                                                                              -0.0434
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.5005



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_51_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_50_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0132     -0.0132

  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP (DFCNQD1BWP16P90CPDILVT)                                            0.0168      0.9300    0.0000     -0.0132 r    (35.49,24.91)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/Q (DFCNQD1BWP16P90CPDILVT)                                             0.0078      0.9420    0.0551      0.0420 f    (35.24,24.91)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[51] (net)                                                   1      0.0010
  copt_h_inst_1280/I (BUFFSKPD3BWP16P90CPD)                                                                     0.0078      0.9300    0.0001      0.0421 f    (37.08,26.64)
  copt_h_inst_1280/Z (BUFFSKPD3BWP16P90CPD)                                                                     0.0073      0.9420    0.0192      0.0613 f    (37.30,26.64)
  copt_net_183 (net)                                                                         1      0.0007
  U356/A1 (INR2D1BWP16P90CPD)                                                                                   0.0073      0.9300    0.0000      0.0613 f    (37.02,26.10)
  U356/ZN (INR2D1BWP16P90CPD)                                                                                   0.0112      0.9420    0.0185      0.0798 f    (37.16,26.06)
  n351 (net)                                                                                 1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/D (DFCNQD1BWP16P90CPDILVT)                                             0.0112      0.9300    0.0001      0.0799 f    (36.52,23.79)     s, n
  data arrival time                                                                                                                               0.0799

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0047     -0.0047
  clock reconvergence pessimism                                                                                                      -0.0070     -0.0117
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/CP (DFCNQD1BWP16P90CPDILVT)                                            0.0205      1.0700    0.0000     -0.0117 r    (38.19,23.76)     s, n
  clock uncertainty                                                                                                                   0.0530      0.0413
  library hold time                                                                                                         1.0000    0.0149      0.0562
  data required time                                                                                                                              0.0562
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0562
  data arrival time                                                                                                                              -0.0799
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.0237



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  tdi (in)                                                                                                      0.0079      0.9420    0.0016      0.5016 r    (61.75,13.65)
  tdi (net)                                                                                  1      0.0012
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                                            0.0079      0.9300    0.0001      0.5017 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                                            0.0356      0.9420    0.0356      0.5373 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                                        7      0.0128
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                                          0.0358      0.9300    0.0014      0.5386 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                                          0.0302      0.9420    0.0316      0.5703 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                                                       1      0.1002
  dbg_datm_si[0] (out)                                                                                          0.0342      0.9300    0.0127      0.5830 r    (61.75,17.01)
  data arrival time                                                                                                                               0.5830

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0530      0.0530
  output external delay                                                                                                              -0.5000     -0.4470
  data required time                                                                                                                             -0.4470
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4470
  data arrival time                                                                                                                              -0.5830
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     1.0300



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  trstn (in)                                                                                                    0.0511      0.9420    0.0175      0.5175 r    (61.75,11.49)
  trstn (net)                                                                               25      0.0347
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                                            0.0600      0.9300    0.0051      0.5226 r    (58.15,15.75)     s, n
  data arrival time                                                                                                                               0.5226

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0120     -0.0120
  clock reconvergence pessimism                                                                                                      -0.0000     -0.0120
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.0254      1.0700    0.0000     -0.0120 r    (58.98,15.70)     s, n
  clock uncertainty                                                                                                                   0.0530      0.0410
  library hold time                                                                                                         1.0000    0.0583      0.0993
  data required time                                                                                                                              0.0993
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0993
  data arrival time                                                                                                                              -0.5226
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.4232



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0171     -0.0171

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                                                 0.0271      0.9300    0.0000     -0.0171 r    (56.64,22.03)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                                                  0.0128      0.9420    0.0608      0.0437 f    (56.39,22.03)     s, n
  n417 (net)                                                                                 2      0.0026
  HFSINV_14_32/I (INVSKPD2BWP16P90CPD)                                                                          0.0128      0.9300    0.0002      0.0439 f    (58.47,21.46)
  HFSINV_14_32/ZN (INVSKPD2BWP16P90CPD)                                                                         0.0220      0.9420    0.0182      0.0621 r    (58.49,21.46)
  HFSNET_22 (net)                                                                            1      0.0079
  HFSINV_9_31/I (INVD12BWP16P90CPDULVT)                                                                         0.0220      0.9300    0.0007      0.0628 r    (58.99,20.30)
  HFSINV_9_31/ZN (INVD12BWP16P90CPDULVT)                                                                        0.0310      0.9420    0.0230      0.0858 f    (59.01,20.30)
  dbg_avail_force[0] (net)                                                                   1      0.1006
  dbg_avail_force[0] (out)                                                                                      0.0338      0.9300    0.0109      0.0967 f    (61.75,17.73)
  data arrival time                                                                                                                               0.0967

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0530      0.0530
  output external delay                                                                                                              -0.5000     -0.4470
  data required time                                                                                                                             -0.4470
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4470
  data arrival time                                                                                                                              -0.0967
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.5437



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_51_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_50_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0093     -0.0093

  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/CP (DFCNQD1BWP16P90CPDILVT)                                            0.0136      0.9300    0.0000     -0.0093 r    (35.49,24.91)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_51_/Q (DFCNQD1BWP16P90CPDILVT)                                             0.0061      0.9270    0.0391      0.0298 f    (35.24,24.91)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[51] (net)                                                   1      0.0010
  copt_h_inst_1280/I (BUFFSKPD3BWP16P90CPD)                                                                     0.0061      0.9300    0.0001      0.0299 f    (37.08,26.64)
  copt_h_inst_1280/Z (BUFFSKPD3BWP16P90CPD)                                                                     0.0049      0.9270    0.0130      0.0429 f    (37.30,26.64)
  copt_net_183 (net)                                                                         1      0.0007
  U356/A1 (INR2D1BWP16P90CPD)                                                                                   0.0049      0.9300    0.0000      0.0429 f    (37.02,26.10)
  U356/ZN (INR2D1BWP16P90CPD)                                                                                   0.0080      0.9270    0.0123      0.0553 f    (37.16,26.06)
  n351 (net)                                                                                 1      0.0009
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/D (DFCNQD1BWP16P90CPDILVT)                                             0.0080      0.9300    0.0001      0.0553 f    (36.52,23.79)     s, n
  data arrival time                                                                                                                               0.0553

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0041     -0.0041
  clock reconvergence pessimism                                                                                                      -0.0048     -0.0089
  i_img2_jtag_pnp_jpnp_shift_reg_reg_50_/CP (DFCNQD1BWP16P90CPDILVT)                                            0.0145      1.0700    0.0000     -0.0089 r    (38.19,23.76)     s, n
  clock uncertainty                                                                                                                   0.0480      0.0391
  library hold time                                                                                                         1.0000    0.0097      0.0488
  data required time                                                                                                                              0.0488
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0488
  data arrival time                                                                                                                              -0.0553
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.0065



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  tdi (in)                                                                                                      0.0055      0.9270    0.0011      0.5011 r    (61.75,13.65)
  tdi (net)                                                                                  1      0.0012
  FTB_1__42/I (BUFFSKPD2BWP16P90CPD)                                                                            0.0056      0.9300    0.0001      0.5012 r    (58.95,12.82)     s
  FTB_1__42/Z (BUFFSKPD2BWP16P90CPD)                                                                            0.0264      0.9270    0.0247      0.5259 r    (59.12,12.82)     s
  aps_rename_1_ (net)                                                                        7      0.0130
  FTB_2__43/I (BUFFD12BWP16P90CPDULVT)                                                                          0.0266      0.9300    0.0009      0.5267 r    (59.20,16.85)     s
  FTB_2__43/Z (BUFFD12BWP16P90CPDULVT)                                                                          0.0248      0.9270    0.0248      0.5515 r    (59.99,16.85)     s
  dbg_datm_si[0] (net)                                                                       1      0.1003
  dbg_datm_si[0] (out)                                                                                          0.0262      0.9300    0.0068      0.5583 r    (61.75,17.01)
  data arrival time                                                                                                                               0.5583

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0480      0.0480
  output external delay                                                                                                              -0.5000     -0.4520
  data required time                                                                                                                             -0.4520
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4520
  data arrival time                                                                                                                              -0.5583
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     1.0103



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  input external delay                                                                                                                0.5000      0.5000

  trstn (in)                                                                                                    0.0380      0.9270    0.0133      0.5133 r    (61.75,11.49)
  trstn (net)                                                                               25      0.0346
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CDN (DFCNQD1BWP16P90CPD)                                            0.0424      0.9300    0.0030      0.5163 r    (58.15,15.75)     s, n
  data arrival time                                                                                                                               0.5163

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0077     -0.0077
  clock reconvergence pessimism                                                                                                      -0.0000     -0.0077
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.0200      1.0700    0.0000     -0.0077 r    (58.98,15.70)     s, n
  clock uncertainty                                                                                                                   0.0480      0.0403
  library hold time                                                                                                         1.0000    0.0363      0.0766
  data required time                                                                                                                              0.0766
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                              0.0766
  data arrival time                                                                                                                              -0.5163
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.4398



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                   Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (propagated)                                                                                                   -0.0128     -0.0128

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                                                 0.0216      0.9300    0.0000     -0.0128 r    (56.64,22.03)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                                                  0.0102      0.9270    0.0433      0.0305 f    (56.39,22.03)     s, n
  n417 (net)                                                                                 2      0.0026
  HFSINV_14_32/I (INVSKPD2BWP16P90CPD)                                                                          0.0102      0.9300    0.0001      0.0307 f    (58.47,21.46)
  HFSINV_14_32/ZN (INVSKPD2BWP16P90CPD)                                                                         0.0163      0.9270    0.0133      0.0440 r    (58.49,21.46)
  HFSNET_22 (net)                                                                            1      0.0079
  HFSINV_9_31/I (INVD12BWP16P90CPDULVT)                                                                         0.0163      0.9300    0.0004      0.0444 r    (58.99,20.30)
  HFSINV_9_31/ZN (INVD12BWP16P90CPDULVT)                                                                        0.0253      0.9270    0.0179      0.0623 f    (59.01,20.30)
  dbg_avail_force[0] (net)                                                                   1      0.1006
  dbg_avail_force[0] (out)                                                                                      0.0264      0.9300    0.0063      0.0686 f    (61.75,17.73)
  data arrival time                                                                                                                               0.0686

  clock clock (rise edge)                                                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                                                         0.0000      0.0000
  clock reconvergence pessimism                                                                                                      -0.0000      0.0000
  clock uncertainty                                                                                                                   0.0480      0.0480
  output external delay                                                                                                              -0.5000     -0.4520
  data required time                                                                                                                             -0.4520
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                             -0.4520
  data arrival time                                                                                                                              -0.0686
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                     0.5206


1
