digraph "CFG for '_Z72awkward_Content_getitem_next_missing_jagged_getmaskstartstop_filter_maskPlS_l' function" {
	label="CFG for '_Z72awkward_Content_getitem_next_missing_jagged_getmaskstartstop_filter_maskPlS_l' function";

	Node0x6489970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 16\l  %20 = bitcast i8 addrspace(4)* %19 to i32 addrspace(4)*\l  %21 = load i32, i32 addrspace(4)* %20, align 8, !tbaa !15\l  %22 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 2, !range !13, !invariant.load\l... !14\l  %25 = zext i16 %24 to i32\l  %26 = udiv i32 %21, %25\l  %27 = mul i32 %26, %25\l  %28 = icmp ugt i32 %21, %27\l  %29 = zext i1 %28 to i32\l  %30 = add i32 %26, %29\l  %31 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %32 = mul i32 %30, %31\l  %33 = add i32 %32, %5\l  %34 = mul i32 %33, %18\l  %35 = add i32 %34, %4\l  %36 = zext i32 %35 to i64\l  %37 = zext i16 %12 to i64\l  %38 = mul nuw nsw i64 %36, %37\l  %39 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !16\l  %40 = zext i32 %39 to i64\l  %41 = add nuw nsw i64 %38, %40\l  %42 = icmp slt i64 %41, %2\l  br i1 %42, label %43, label %49\l|{<s0>T|<s1>F}}"];
	Node0x6489970:s0 -> Node0x648db80;
	Node0x6489970:s1 -> Node0x648dc10;
	Node0x648db80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%43:\l43:                                               \l  %44 = getelementptr inbounds i64, i64 addrspace(1)* %0, i64 %41\l  %45 = load i64, i64 addrspace(1)* %44, align 8, !tbaa !17, !amdgpu.noclobber\l... !14\l  %46 = icmp sgt i64 %45, -1\l  br i1 %46, label %47, label %49\l|{<s0>T|<s1>F}}"];
	Node0x648db80:s0 -> Node0x648e070;
	Node0x648db80:s1 -> Node0x648dc10;
	Node0x648e070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%47:\l47:                                               \l  %48 = getelementptr inbounds i64, i64 addrspace(1)* %1, i64 %41\l  store i64 1, i64 addrspace(1)* %48, align 8, !tbaa !17\l  br label %49\l}"];
	Node0x648e070 -> Node0x648dc10;
	Node0x648dc10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
