Loading db file '/usr/local/eda/synLibs/asap7/7nm/db/asap7.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : pipline_rca
Version: T-2022.03-SP5
Date   : Sat Sep  9 13:42:18 2023
****************************************


Library(s) Used:

    asap7 (File: /usr/local/eda/synLibs/asap7/7nm/db/asap7.db)


Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top


Global Operating Voltage = 0.7  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
pipline_rca                            5.45e-03 9.30e-02 5.25e+03 9.84e-02 100.0
  in2 (rca_width2_1)                   1.91e-03 1.02e-02 1.10e+03 1.21e-02  12.3
    reg_sum[2].reg_sum (myreg_1)          0.000    0.000    0.000    0.000   0.0
    reg_sum[1].reg_sum (myreg_2)          0.000    0.000    0.000    0.000   0.0
    reg_sum[0].reg_sum (myreg_3)          0.000    0.000    0.000    0.000   0.0
    regfa[1].fa (fulladder_1)          7.53e-04 1.17e-03  378.502 1.93e-03   2.0
    regfa[1].reg_b (myreg_4)              0.000    0.000    0.000    0.000   0.0
    regfa[1].reg_a (myreg_5)              0.000    0.000    0.000    0.000   0.0
    regfa[0].fa (fulladder_2)          1.16e-03 9.06e-03  719.898 1.02e-02  10.4
    regfa[0].reg_b (myreg_6)              0.000    0.000    0.000    0.000   0.0
    regfa[0].reg_a (myreg_7)              0.000    0.000    0.000    0.000   0.0
  in1 (rca_width2_0)                   1.43e-03 2.08e-03  757.956 3.51e-03   3.6
    reg_sum[2].reg_sum (myreg_8)          0.000    0.000    0.000    0.000   0.0
    reg_sum[1].reg_sum (myreg_9)          0.000    0.000    0.000    0.000   0.0
    reg_sum[0].reg_sum (myreg_10)         0.000    0.000    0.000    0.000   0.0
    regfa[1].fa (fulladder_3)          7.26e-04 1.13e-03  378.611 1.85e-03   1.9
    regfa[1].reg_b (myreg_11)             0.000    0.000    0.000    0.000   0.0
    regfa[1].reg_a (myreg_12)             0.000    0.000    0.000    0.000   0.0
    regfa[0].fa (fulladder_0)          7.07e-04 9.52e-04  379.345 1.66e-03   1.7
    regfa[0].reg_b (myreg_13)             0.000    0.000    0.000    0.000   0.0
    regfa[0].reg_a (myreg_0)              0.000    0.000    0.000    0.000   0.0
1
