Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 03:08:59 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/Big_Channel/post_imp_drc.rpt
| Design       : Big_Channel
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: Big_Channel
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------+------------+
| Rule      | Severity | Description        | Violations |
+-----------+----------+--------------------+------------+
| RTSTAT-10 | Warning  | No routable loads  | 1          |
| ZPS7-1    | Warning  | PS7 block required | 1          |
+-----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
800 net(s) have no routable loads. The problem bus(es) and/or net(s) are CH_16/A0/fifo_addr_out/u0/addr_out[7:0], CH_23/A0/fifo_addr_out/u0/addr_out[7:0], CH_14/A0/fifo_addr_out/u0/addr_out[7:0], CH_31/A0/fifo_addr_out/u0/addr_out[7:0], CH_7/A0/fifo_addr_out/u0/addr_out[7:0], CH_3/A0/fifo_addr_out/u0/addr_out[7:0], CH_15/A0/fifo_addr_out/u0/addr_out[7:0], CH_2/A0/fifo_addr_out/u0/addr_out[7:0], CH_9/A0/fifo_addr_out/u0/addr_out[7:0], CH_8/A0/fifo_addr_out/u0/addr_out[7:0], CH_12/A0/fifo_addr_out/u0/addr_out[7:0], CH_19/A0/fifo_addr_out/u0/addr_out[7:0], CH_1/A0/fifo_addr_out/u0/addr_out[7:0], CH_20/A0/fifo_addr_out/u0/addr_out[7:0], CH_24/A0/fifo_addr_out/u0/addr_out[7:0] (the first 15 of 96 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


