#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 24 14:31:02 2018
# Process ID: 4540
# Current directory: D:/MIPS32CPU/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17508 D:\MIPS32CPU\thinpad_top\thinpad_top.xpr
# Log file: D:/MIPS32CPU/thinpad_top/vivado.log
# Journal file: D:/MIPS32CPU/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MIPS32CPU/thinpad_top/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from '/home/zhang/Projects/thinpad_top' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'pll_example_synth_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/MIPS32CPU/thinpad_top/thinpad_top.ip_user_files', nor could it be found using path 'D:/home/zhang/Projects/thinpad_top/thinpad_top.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'thinpad_top.xpr' upgraded for this version of Vivado.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
upgrade_ip -srcset pll_example -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  pll_example] -log ip_upgrade.log
Upgrading 'pll_example'
INFO: [Project 1-386] Moving file 'D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci' from fileset 'pll_example' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_example (Clocking Wizard 6.0) from revision 0 to revision 1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/MIPS32CPU/thinpad_top/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 936.668 ; gain = 122.078
export_ip_user_files -of_objects [get_ips pll_example] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/div.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
[Sat Nov 24 14:43:51 2018] Launched pll_example_synth_1, synth_1...
Run output will be captured here:
pll_example_synth_1: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/pll_example_synth_1/runme.log
synth_1: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Sat Nov 24 14:43:51 2018] Launched impl_1...
Run output will be captured here: D:/MIPS32CPU/thinpad_top/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1748.910 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1748.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1822.547 ; gain = 790.754
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol rom_ce_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:155]
INFO: [VRFC 10-2458] undeclared symbol rom_addr_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:159]
INFO: [VRFC 10-2458] undeclared symbol rom_data_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:167]
INFO: [VRFC 10-2458] undeclared symbol ram_data_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:381]
INFO: [VRFC 10-2458] undeclared symbol ram_addr_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:401]
INFO: [VRFC 10-2458] undeclared symbol ram_we_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:402]
INFO: [VRFC 10-2458] undeclared symbol ram_sel_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:403]
INFO: [VRFC 10-2458] undeclared symbol ram_data_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:404]
INFO: [VRFC 10-2458] undeclared symbol ram_ce_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:405]
INFO: [VRFC 10-2458] undeclared symbol flush, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:498]
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_mem, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:519]
INFO: [VRFC 10-2458] undeclared symbol rom_ce, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:532]
INFO: [VRFC 10-2458] undeclared symbol inst_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:537]
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_if, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:549]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file defines.v [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv:2]
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-2787] module tb ignored due to previous errors [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv:3]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1851.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.367 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_global_include true [get_files  D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2458] undeclared symbol rom_ce_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:155]
INFO: [VRFC 10-2458] undeclared symbol rom_addr_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:159]
INFO: [VRFC 10-2458] undeclared symbol rom_data_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:167]
INFO: [VRFC 10-2458] undeclared symbol ram_data_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:381]
INFO: [VRFC 10-2458] undeclared symbol ram_addr_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:401]
INFO: [VRFC 10-2458] undeclared symbol ram_we_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:402]
INFO: [VRFC 10-2458] undeclared symbol ram_sel_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:403]
INFO: [VRFC 10-2458] undeclared symbol ram_data_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:404]
INFO: [VRFC 10-2458] undeclared symbol ram_ce_o, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:405]
INFO: [VRFC 10-2458] undeclared symbol flush, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:498]
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_mem, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:519]
INFO: [VRFC 10-2458] undeclared symbol rom_ce, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:532]
INFO: [VRFC 10-2458] undeclared symbol inst_i, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:537]
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_if, assumed default net type wire [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:549]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.367 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port if_inst [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mem_data_i [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:381]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mem_addr_o [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:401]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port mem_sel_o [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:403]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port mem_data_o [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:404]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port cpu_data_i [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:503]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port cpu_addr_i [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:504]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port cpu_sel_i [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:506]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port cpu_data_o [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:507]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port cpu_data_o [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:537]
WARNING: [VRFC 10-727] function getTime has no return value assignment [D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.wishbone_bus_if
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.sram
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Nov 24 14:51:06 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 55.621 ; gain = 0.785
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 24 14:51:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):      256302
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1851.367 ; gain = 0.000
