|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          pluto
Project Path :          Z:\Pluto2\SBC\CPLD
Project Fitted on :     Mon Dec 25 21:21:46 2017

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         ABEL_Schematic


// Project 'pluto' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                 13
  Total Output Pins :                 8
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                  0
  Total Product Terms :               9
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        2      0    -->   100%
I/O Pins                         32       19     13    -->    59%
Logic Macrocells                 64        8     56    -->    12%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       21    111    -->    15%
Logical Product Terms           320        9    311    -->     2%
Product Term Clusters            64        1     63    -->     1%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    11      6      0      4      0         12        4       16       Hi 
Block  B     8      5      0      2      0         14        3       15       Hi 
Block  C     0      3      0      0      0         16        0       16       Hi 
Block  D     2      5      0      2      0         14        2       16       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |IO2
3     |  I_O | A6 |   *    |DUART
4     |  I_O | A5 |        |
5     |  I_O | A4 |        |
6     |  I_O | A3 |   *    |RTC
7     |  I_O | A2 |   *    |RW
8     |  I_O | A1 |   *    |IO1
9     |  I_O | A0 |   *    |A14
10    | JTAG |    |        |
11    | CkIn |    |   *    |CLK
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |   *    |A13
15    |  I_O | B1 |   *    |RAMSEL
16    |  I_O | B2 |   *    |A12
17    |  I_O | B3 |        |
18    |  I_O | B4 |   *    |A11
19    |  I_O | B5 |        |
20    |  I_O | B6 |        |
21    |  I_O | B7 |   *    |ROMSEL
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |
25    |  I_O | C6 |        |
26    |  I_O | C5 |        |
27    |  I_O | C4 |   *    |A10
28    |  I_O | C3 |        |
29    |  I_O | C2 |   *    |A9
30    |  I_O | C1 |        |
31    |  I_O | C0 |   *    |A8
32    | JTAG |    |        |
33    | CkIn |    |   *    |A15
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |   *    |A7
37    |  I_O | D1 |        |
38    |  I_O | D2 |   *    |A6
39    |  I_O | D3 |        |
40    |  I_O | D4 |   *    |A5
41    |  I_O | D5 |   *    |MRD
42    |  I_O | D6 |        |
43    |  I_O | D7 |   *    |MWR
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 27  C   .  I/O          AB--    Hi Fast      A10   
 18  B   .  I/O          AB--    Hi Fast      A11   
 16  B   .  I/O          AB--    Hi Fast      A12   
 14  B   .  I/O          AB--    Hi Fast      A13   
  9  A   .  I/O          AB--    Hi Fast      A14   
 40  D   .  I/O          A---    Hi Fast      A5   
 38  D   .  I/O          A---    Hi Fast      A6   
 36  D   .  I/O          A---    Hi Fast      A7   
 31  C   .  I/O          AB--    Hi Fast      A8   
 29  C   .  I/O          AB--    Hi Fast      A9   
  7  A   .  I/O          ---D    Hi Fast      RW   
 11  .   . Ck/I          ---D    -  Fast      CLK   
 33  .   . Ck/I          AB--    -  Fast      A15   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
  3  A   1  COM          ----    Hi Fast      DUART   
  8  A   1  COM          ----    Hi Fast      IO1   
  2  A   1  COM          ----    Hi Fast      IO2   
 41  D   1  COM          ----    Hi Fast      MRD   
 43  D   1  COM          ----    Hi Fast      MWR   
 15  B   2  COM          ----    Hi Fast      RAMSEL   
 21  B   1  COM          ----    Hi Fast      ROMSEL   
  6  A   1  COM          ----    Hi Fast      RTC   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
         A5{ E}:          DUART{ A}            IO1{ A}            IO2{ A}
               :            RTC{ A}
         A6{ E}:          DUART{ A}            IO1{ A}            IO2{ A}
               :            RTC{ A}
         A7{ E}:          DUART{ A}            IO1{ A}            IO2{ A}
               :            RTC{ A}
         A8{ D}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
         A9{ D}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A10{ D}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A11{ C}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A12{ C}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A13{ C}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A14{ B}:         RAMSEL{ B}          DUART{ A}            IO1{ A}
               :            IO2{ A}            RTC{ A}
        A15{. }:         RAMSEL{ B}         ROMSEL{ B}          DUART{ A}
               :            IO1{ A}            IO2{ A}            RTC{ A}
        CLK{. }:            MWR{ D}
         RW{ B}:            MRD{ D}            MWR{ D}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | IO1
|     |     |     |     | RTC
|     |     |     |     | DUART
|     |     |     |     | IO2
|     |     |     |     | A14
|     |     |     |     | RW


Block  B
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | RAMSEL
|     |     |     |     | ROMSEL
|     |     |     |     | A11
|     |     |     |     | A12
|     |     |     |     | A13


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | A8
|     |     |     |     | A9
|     |     |     |     | A10


Block  D
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | MWR
|     |     |     |     | MRD
|     |     |     |     | A5
|     |     |     |     | A6
|     |     |     |     | A7


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0              A5        pin 40     mx A17             A14         pin 9
mx A1             ...           ...     mx A18             ...           ...
mx A2              A8        pin 31     mx A19             ...           ...
mx A3             A13        pin 14     mx A20             ...           ...
mx A4             ...           ...     mx A21             ...           ...
mx A5             ...           ...     mx A22             ...           ...
mx A6             A12        pin 16     mx A23             A15        pin 33
mx A7              A7        pin 36     mx A24             ...           ...
mx A8             A10        pin 27     mx A25             ...           ...
mx A9             A11        pin 18     mx A26             ...           ...
mx A10             ...           ...     mx A27             ...           ...
mx A11              A9        pin 29     mx A28             ...           ...
mx A12             ...           ...     mx A29             ...           ...
mx A13              A6        pin 38     mx A30             ...           ...
mx A14             ...           ...     mx A31             ...           ...
mx A15             ...           ...     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0             ...           ...     mx B17             A14         pin 9
mx B1             ...           ...     mx B18             ...           ...
mx B2              A8        pin 31     mx B19             ...           ...
mx B3             A13        pin 14     mx B20             ...           ...
mx B4             ...           ...     mx B21             ...           ...
mx B5             ...           ...     mx B22             ...           ...
mx B6             A12        pin 16     mx B23             A15        pin 33
mx B7             ...           ...     mx B24             ...           ...
mx B8             A10        pin 27     mx B25             ...           ...
mx B9             A11        pin 18     mx B26             ...           ...
mx B10             ...           ...     mx B27             ...           ...
mx B11              A9        pin 29     mx B28             ...           ...
mx B12             ...           ...     mx B29             ...           ...
mx B13             ...           ...     mx B30             ...           ...
mx B14             ...           ...     mx B31             ...           ...
mx B15             ...           ...     mx B32             ...           ...
mx B16             ...           ...
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0             ...           ...     mx D17             ...           ...
mx D1             ...           ...     mx D18             ...           ...
mx D2             CLK        pin 11     mx D19             ...           ...
mx D3             ...           ...     mx D20             ...           ...
mx D4             ...           ...     mx D21             ...           ...
mx D5             ...           ...     mx D22             ...           ...
mx D6             ...           ...     mx D23             ...           ...
mx D7             ...           ...     mx D24             ...           ...
mx D8             ...           ...     mx D25             ...           ...
mx D9             ...           ...     mx D26              RW         pin 7
mx D10             ...           ...     mx D27             ...           ...
mx D11             ...           ...     mx D28             ...           ...
mx D12             ...           ...     mx D29             ...           ...
mx D13             ...           ...     mx D30             ...           ...
mx D14             ...           ...     mx D31             ...           ...
mx D15             ...           ...     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~

Title:  Address decoding

 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   1          1        1    Pin   MRD 
   1          2        1    Pin   MWR- 
   2          8        1    Pin   RAMSEL 
   1          1        1    Pin   ROMSEL 
   1         11        1    Pin   DUART- 
   1         11        1    Pin   IO1- 
   1         11        1    Pin   IO2- 
   1         11        1    Pin   RTC- 
=========
   9                 P-Term Total: 9
                       Total Pins: 21
                      Total Nodes: 0
            Average P-Term/Output: 1


Equations:

MRD = (!RW);

!MWR = (!RW & CLK);

RAMSEL = (A15
     # A14 & A13 & A12 & A11 & A10 & A9 & A8);

ROMSEL = (!A15);

!DUART = (!A15 & A14 & A13 & A12 & A11 & A10 & A9 & A8 & A7 & A6 & A5);

!IO1 = (!A15 & A14 & A13 & A12 & A11 & A10 & A9 & A8 & A7 & A6 & !A5);

!IO2 = (!A15 & A14 & A13 & A12 & A11 & A10 & A9 & A8 & A7 & !A6 & A5);

!RTC = (!A15 & A14 & A13 & A12 & A11 & A10 & A9 & A8 & A7 & !A6 & !A5);


Reverse-Polarity Equations:

