 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Thu Jan 26 06:31:50 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:             10.000
  Critical Path Length:         1.527
  Critical Path Slack:         -0.854
  Critical Path Clk Period:     2.000
  Total Negative Slack:       -27.511
  No. of Violating Paths:      52.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:             12.000
  Critical Path Length:         1.047
  Critical Path Slack:          0.628
  Critical Path Clk Period:     2.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.352
  Total Hold Violation:       -54.002
  No. of Hold Violations:     198.000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         1.676
  Critical Path Slack:         -0.876
  Critical Path Clk Period:     2.000
  Total Negative Slack:        -8.630
  No. of Violating Paths:      10.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                373
  Buf/Inv Cell Count:              50
  Buf Cell Count:                   1
  Inv Cell Count:                  49
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       269
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      180647.813
  Noncombinational Area:   120833.592
  Buf/Inv Area:               179.934
  Total Buffer Area:            2.033
  Total Inverter Area:        177.901
  Macro/Black Box Area:    209907.328
  Net Area:                  1095.350
  -----------------------------------
  Cell Area:               511388.734
  Design Area:             512484.083


  Design Rules
  -----------------------------------
  Total Number of Nets:           501
  Nets With Violations:            92
  Max Trans Violations:            28
  Max Cap Violations:              74
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.041
  Logic Optimization:                 3.382
  Mapping Optimization:              68.617
  -----------------------------------------
  Overall Compile Time:              80.584
  Overall Compile Wall Clock Time:   81.529

  --------------------------------------------------------------------

  Design  WNS: 0.876  TNS: 36.141  Number of Violating Paths: 62


  Design (Hold)  WNS: 0.352  TNS: 54.002  Number of Violating Paths: 198

  --------------------------------------------------------------------


1
