// Mem file initialization records.
//
// SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
// Vivado v2019.1.3 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// Created on Thursday January 30, 2020 - 02:00:42 am, from:
//
//     Map file     - C:\Users\user\repos\pynq_dsp_hw\pynq_dsp_hw\pynq_dsp_hw.srcs\sources_1\bd\base\base.bmm
//     Data file(s) - c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_0/data/mb_bootloop_le.elf, c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_1/data/mb_bootloop_le.elf, c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_2/data/mb_bootloop_le.elf, c:/Users/user/repos/pynq_dsp_hw/pynq_dsp_hw/pynq_dsp_hw.srcs/sources_1/bd/base/ip/base_mb_3/data/mb_bootloop_le.elf
//
// Address space 'base_ps7_0.base_iop_arduino_lmb_lmb_bram_64K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
