--
--	my_rom.vhd
--
--	generic VHDL version of ROM
--
--		DONT edit this file!
--		generated by leros.asm.LerosAsm
--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.leros_types.all;


entity d_memory is
port (
	 clk: in std_logic;
	 w_en_n: in std_logic; --active low
    addr: in std_logic_vector(IM_BITS-1 downto 0);
	 wdata: in std_logic_vector(15 downto 0);
    rddata : out std_logic_vector(15 downto 0)
);
end d_memory;


architecture rtl of d_memory is

component sram_1rw0r0w_16_512_lapis20 is
port(
	clk0: in std_logic;
	csb0: in std_logic; --active low;
	web0: in std_logic; --active low;
	addr0: in std_logic_vector(8 downto 0);
	din0: in std_logic_vector(15 downto 0);
	dout0: out std_logic_vector(15 downto 0)
);
end component sram_1rw0r0w_16_512_lapis20;

begin

sram: sram_1rw0r0w_16_512_lapis20 port map (
	clk0 => clk,
	csb0 => '0',
	web0 => w_en_n,
	addr0(IM_BITS-1 downto 0) => addr(IM_BITS-1 downto 0),
	din0(15 downto 0) => wdata(15 downto 0),
	dout0(15 downto 0) => rddata(15 downto 0)
);

end rtl;
