/*
 * drivers/media/platform/exynos/mfc/base/mfc_regs_fg.h
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __MFC_REGS_FG_H
#define __MFC_REGS_FG_H __FILE__

#define REG_FG_PICTURE_START					0x0000
#define REG_FG_PICTURE_DONE					0x0004
#define REG_FG_PIC_SIZE_X					0x0008
#define REG_FG_PIC_SIZE_Y					0x000C
#define REG_FG_CTRL_REG						0x0010
#define REG_FG_CLK_RESET					0x0014
#define REG_FG_INTERRUPT_STATUS					0x0018
#define REG_FG_INTERRUPT_MASK					0x001C
#define REG_FG_BIT_DEPTH					0x0020
#define REG_FG_AV1_FILM_GRAIN_0					0x0024
#define REG_FG_AV1_FILM_GRAIN_1					0x0028
#define REG_FG_AV1_FILM_GRAIN_2					0x002C
#define REG_FG_AV1_FILM_GRAIN_3					0x0030
#define REG_FG_AV1_FILM_GRAIN_4					0x0034
#define REG_FG_AV1_FILM_GRAIN_5					0x0038
#define REG_FG_AV1_FILM_GRAIN_6					0x003C
#define REG_FG_AV1_FILM_GRAIN_7					0x0040
#define REG_FG_AV1_FILM_GRAIN_8					0x0044
#define REG_FG_AV1_FILM_GRAIN_9					0x0048
#define REG_FG_AV1_FILM_GRAIN_10				0x004C
#define REG_FG_AV1_FILM_GRAIN_11				0x0050
#define REG_FG_AV1_FILM_GRAIN_12				0x0054
#define REG_FG_AV1_FILM_GRAIN_13				0x0058
#define REG_FG_AV1_FILM_GRAIN_14				0x005C
#define REG_FG_AV1_FILM_GRAIN_15				0x0060
#define REG_FG_AV1_FILM_GRAIN_16				0x0064
#define REG_FG_AV1_FILM_GRAIN_17				0x0068
#define REG_FG_AV1_FILM_GRAIN_18				0x006C
#define REG_FG_AV1_FILM_GRAIN_19				0x0070
#define REG_FG_AV1_FILM_GRAIN_20				0x0074
#define REG_FG_AV1_FILM_GRAIN_21				0x0078
#define REG_FG_AV1_FILM_GRAIN_22				0x007C
#define REG_FG_AV1_FILM_GRAIN_23				0x0080
#define REG_FG_AV1_FILM_GRAIN_24				0x0084
#define REG_FG_AV1_FILM_GRAIN_25				0x0088
#define REG_FG_AV1_FILM_GRAIN_26				0x008C
#define REG_FG_AV1_FILM_GRAIN_27				0x0090
#define REG_FG_AV1_FILM_GRAIN_28				0x0094
#define REG_FG_AV1_FILM_GRAIN_29				0x0098
#define REG_FG_AV1_FILM_GRAIN_30				0x009C
#define REG_FG_AV1_FILM_GRAIN_31				0x00A0
#define REG_FG_AV1_FILM_GRAIN_32				0x00A4
#define REG_FG_AV1_FILM_GRAIN_33				0x00A8
#define REG_FG_AV1_FILM_GRAIN_34				0x00AC
#define REG_FG_AV1_FILM_GRAIN_35				0x00B0
#define REG_FG_AV1_FILM_GRAIN_36				0x00B4
#define REG_FG_AV1_FILM_GRAIN_37				0x00B8
#define REG_FG_AV1_FILM_GRAIN_38				0x00BC
#define REG_FG_AV1_FILM_GRAIN_39				0x00C0
#define REG_FG_AV1_FILM_GRAIN_40				0x00C4
#define REG_FG_AV1_FILM_GRAIN_41				0x00C8
#define REG_FG_AV1_FILM_GRAIN_42				0x00CC
#define REG_FG_AV1_FILM_GRAIN_43				0x00D0


#define REG_FG_RDMA_ENABLE					0x4000
#define REG_FG_RDMA_COMP_CONTROL				0x4004
#define REG_FG_RDMA_COMP_ERROR_MODE				0x4008
#define REG_FG_RDMA_COMP_ERROR_VALUE				0x400C
#define REG_FG_RDMA_DATA_FORMAT					0x4010
#define REG_FG_RDMA_MONO_MODE					0x4014
#define REG_FG_RDMA_COMP_LOSSY_QUALITY_CONTROL			0x4018
#define REG_FG_RDMA_WIDTH					0x4020
#define REG_FG_RDMA_HEIGHT					0x4024
#define REG_FG_RDMA_IMG_STRIDE_1P				0x4028
#define REG_FG_RDMA_IMG_STRIDE_2P				0x402C
#define REG_FG_RDMA_HEADER_STRIDE_1P				0x4034
#define REG_FG_RDMA_HEADER_STRIDE_2P				0x4038
#define REG_FG_RDMA_MAX_MO					0x4040
#define REG_FG_RDMA_LINEGAP					0x4044
#define REG_FG_RDMA_BUSINFO					0x404C
#define REG_FG_RDMA_IMG_BASE_ADDR_1P_FRO0			0x4050
#define REG_FG_RDMA_IMG_BASE_ADDR_1P_FRO0_LSB_4B		0x4070
#define REG_FG_RDMA_IMG_BASE_ADDR_2P_FRO0			0x4090
#define REG_FG_RDMA_IMG_BASE_ADDR_2P_FRO0_LSB_4B		0x40B0
#define REG_FG_RDMA_HEADER_BASE_ADDR_1P_FRO0			0x4110
#define REG_FG_RDMA_HEADER_BASE_ADDR_1P_FRO0_LSB_4B		0x4130
#define REG_FG_RDMA_HEADER_BASE_ADDR_2P_FRO0			0x4150
#define REG_FG_RDMA_HEADER_BASE_ADDR_2P_FRO0_LSB_4B		0x4170
#define REG_FG_RDMA_IMG_CRC_1P					0x4190
#define REG_FG_RDMA_IMG_CRC_2P					0x4194
#define REG_FG_RDMA_IMG_CRC_3P					0x4198
#define REG_FG_RDMA_HEADER_CRC_1P				0x419C
#define REG_FG_RDMA_HEADER_CRC_2P				0x41A0
#define REG_FG_RDMA_MON_STATUS0					0x41B0
#define REG_FG_RDMA_MON_STATUS1					0x41B4
#define REG_FG_RDMA_MON_STATUS2					0x41B8
#define REG_FG_RDMA_MON_STATUS3					0x41BC
#define REG_FG_RDMA_I_RB_DMA_IMG_CRC_1P				0x41C0
#define REG_FG_RDMA_I_RB_DMA_IMG_CRC_1P_ID1			0x41C4
#define REG_FG_RDMA_I_RB_DMA_IMG_CRC_1P_ID2			0x41C8
#define REG_FG_RDMA_I_RB_DMA_IMG_CRC_1P_ID3			0x41CC
#define REG_FG_RDMA_BW_LIMIT_0					0x41D0
#define REG_FG_RDMA_BW_LIMIT_1					0x41D4
#define REG_FG_RDMA_BW_LIMIT_2					0x41D8


#define REG_FG_WDMA_LUM_ENABLE					0x5000
#define REG_FG_WDMA_LUM_COMP_CONTROL				0x5004
#define REG_FG_WDMA_LUM_DATA_FORMAT				0x5010
#define REG_FG_WDMA_LUM_MONO_MODE				0x5014
#define REG_FG_WDMA_LUM_COMP_LOSSY_QUALITY_CONTROL		0x5018
#define REG_FG_WDMA_LUM_AUTO_FLUSH_EN				0x501C
#define REG_FG_WDMA_LUM_WIDTH					0x5020
#define REG_FG_WDMA_LUM_HEIGHT					0x5024
#define REG_FG_WDMA_LUM_IMG_STRIDE_1P				0x5028
#define REG_FG_WDMA_LUM_IMG_STRIDE_2P				0x502C
#define REG_FG_WDMA_LUM_HEADER_STRIDE_1P			0x5034
#define REG_FG_WDMA_LUM_HEADER_STRIDE_2P			0x5038
#define REG_FG_WDMA_LUM_MAX_MO					0x5040
#define REG_FG_WDMA_LUM_LINEGAP					0x5044
#define REG_FG_WDMA_LUM_BUSINFO					0x504C
#define REG_FG_WDMA_LUM_IMG_BASE_ADDR_1P_FRO0			0x5050
#define REG_FG_WDMA_LUM_IMG_BASE_ADDR_1P_FRO0_LSB_4B		0x5070
#define REG_FG_WDMA_LUM_IMG_BASE_ADDR_2P_FRO0			0x5090
#define REG_FG_WDMA_LUM_IMG_BASE_ADDR_2P_FRO0_LSB_4B		0x50B0
#define REG_FG_WDMA_LUM_HEADER_BASE_ADDR_1P_FRO0		0x5110
#define REG_FG_WDMA_LUM_HEADER_BASE_ADDR_1P_FRO0_LSB_4B		0x5130
#define REG_FG_WDMA_LUM_HEADER_BASE_ADDR_2P_FRO0		0x5150
#define REG_FG_WDMA_LUM_HEADER_BASE_ADDR_2P_FRO0_LSB_4B		0x5170
#define REG_FG_WDMA_LUM_IMG_CRC_1P				0x5190
#define REG_FG_WDMA_LUM_IMG_CRC_2P				0x5194
#define REG_FG_WDMA_LUM_IMG_CRC_3P				0x5198
#define REG_FG_WDMA_LUM_HEADER_CRC_1P				0x519C
#define REG_FG_WDMA_LUM_HEADER_CRC_2P				0x51A0
#define REG_FG_WDMA_LUM_MON_STATUS0				0x51B0
#define REG_FG_WDMA_LUM_MON_STATUS1				0x51B4
#define REG_FG_WDMA_LUM_MON_STATUS2				0x51B8
#define REG_FG_WDMA_LUM_MON_STATUS3				0x51BC
#define REG_FG_WDMA_LUM_I_RB_DMA_IMG_CRC_1P			0x51C0
#define REG_FG_WDMA_LUM_I_RB_DMA_IMG_CRC_1P_ID1			0x51C4
#define REG_FG_WDMA_LUM_I_RB_DMA_IMG_CRC_1P_ID2			0x51C8
#define REG_FG_WDMA_LUM_I_RB_DMA_IMG_CRC_1P_ID3			0x51CC
#define REG_FG_WDMA_LUM_BW_LIMIT_0				0x51D0
#define REG_FG_WDMA_LUM_BW_LIMIT_1				0x51D4
#define REG_FG_WDMA_LUM_BW_LIMIT_2				0x51D8


#define REG_FG_WDMA_CHR_ENABLE					0x6000
#define REG_FG_WDMA_CHR_COMP_CONTROL				0x6004
#define REG_FG_WDMA_CHR_DATA_FORMAT				0x6010
#define REG_FG_WDMA_CHR_MONO_MODE				0x6014
#define REG_FG_WDMA_CHR_COMP_LOSSY_QUALITY_CONTROL		0x6018
#define REG_FG_WDMA_CHR_AUTO_FLUSH_EN				0x601C
#define REG_FG_WDMA_CHR_WIDTH					0x6020
#define REG_FG_WDMA_CHR_HEIGHT					0x6024
#define REG_FG_WDMA_CHR_IMG_STRIDE_1P				0x6028
#define REG_FG_WDMA_CHR_IMG_STRIDE_2P				0x602C
#define REG_FG_WDMA_CHR_HEADER_STRIDE_1P			0x6034
#define REG_FG_WDMA_CHR_HEADER_STRIDE_2P			0x6038
#define REG_FG_WDMA_CHR_MAX_MO					0x6040
#define REG_FG_WDMA_CHR_LINEGAP					0x6044
#define REG_FG_WDMA_CHR_BUSINFO					0x604C
#define REG_FG_WDMA_CHR_IMG_BASE_ADDR_1P_FRO0			0x6050
#define REG_FG_WDMA_CHR_IMG_BASE_ADDR_1P_FRO0_LSB_4B		0x6070
#define REG_FG_WDMA_CHR_IMG_BASE_ADDR_2P_FRO0			0x6090
#define REG_FG_WDMA_CHR_IMG_BASE_ADDR_2P_FRO0_LSB_4B		0x60B0
#define REG_FG_WDMA_CHR_HEADER_BASE_ADDR_1P_FRO0		0x6110
#define REG_FG_WDMA_CHR_HEADER_BASE_ADDR_1P_FRO0_LSB_4B		0x6130
#define REG_FG_WDMA_CHR_HEADER_BASE_ADDR_2P_FRO0		0x6150
#define REG_FG_WDMA_CHR_HEADER_BASE_ADDR_2P_FRO0_LSB_4B		0x6170
#define REG_FG_WDMA_CHR_IMG_CRC_1P				0x6190
#define REG_FG_WDMA_CHR_IMG_CRC_2P				0x6194
#define REG_FG_WDMA_CHR_IMG_CRC_3P				0x6198
#define REG_FG_WDMA_CHR_HEADER_CRC_1P				0x619C
#define REG_FG_WDMA_CHR_HEADER_CRC_2P				0x61A0
#define REG_FG_WDMA_CHR_MON_STATUS0				0x61B0
#define REG_FG_WDMA_CHR_MON_STATUS1				0x61B4
#define REG_FG_WDMA_CHR_MON_STATUS2				0x61B8
#define REG_FG_WDMA_CHR_MON_STATUS3				0x61BC
#define REG_FG_WDMA_CHR_I_RB_DMA_IMG_CRC_1P			0x61C0
#define REG_FG_WDMA_CHR_I_RB_DMA_IMG_CRC_1P_ID1			0x61C4
#define REG_FG_WDMA_CHR_I_RB_DMA_IMG_CRC_1P_ID2			0x61C8
#define REG_FG_WDMA_CHR_I_RB_DMA_IMG_CRC_1P_ID3			0x61CC
#define REG_FG_WDMA_CHR_BW_LIMIT_0				0x61D0
#define REG_FG_WDMA_CHR_BW_LIMIT_1				0x61D4
#define REG_FG_WDMA_CHR_BW_LIMIT_2				0x61D8


/* Bit Definitions */
/* 0x0018: REG_FG_INTERRUPT_STATUS */
#define REG_FG_INT_STAT_RDMA_SBWC_ERR_SHFT			1
#define REG_FG_INT_STAT_RDMA_SBWC_ERR_MASK			0x1

#endif /* __MFC_REGS_FG_H */
