# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do fpga_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {fpga.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:09 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+." fpga.svo 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 20:01:09 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/tomas/Documents/GitHub/Lab-1/Lab\ 1 {C:/Users/tomas/Documents/GitHub/Lab-1/Lab 1/top_level_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:01:10 on Aug 22,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/tomas/Documents/GitHub/Lab-1/Lab 1" C:/Users/tomas/Documents/GitHub/Lab-1/Lab 1/top_level_tb.sv 
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 20:01:10 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  top_level_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" top_level_tb 
# Start time: 20:01:10 on Aug 22,2025
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# t=0 | SW=0000000000 | KEY0=1 | LEDR=0000000000 | HEX0=1000000 HEX1=1000000 HEX2=1000000 HEX3=1111111
# t=10000 | SW=0000011001 | KEY0=1 | LEDR=0000011001 | HEX0=0010000 HEX1=1111001 HEX2=1000000 HEX3=1111111
# t=30000 | SW=1000000000 | KEY0=1 | LEDR=1000000000 | HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=1111111
# t=50000 | SW=0001100100 | KEY0=0 | LEDR=0001100100 | HEX0=0011001 HEX1=0000010 HEX2=1000000 HEX3=1111111
# t=70000 | SW=1111111000 | KEY0=0 | LEDR=1111111000 | HEX0=0000000 HEX1=1000000 HEX2=1000000 HEX3=0111111
# t=90000 | SW=0111111111 | KEY0=0 | LEDR=0111111111 | HEX0=0001110 HEX1=0001110 HEX2=1111001 HEX3=1111111
# t=110000 | SW=1000000000 | KEY0=0 | LEDR=1000000000 | HEX0=1000000 HEX1=1000000 HEX2=0100100 HEX3=0111111
# ** Note: $finish    : C:/Users/tomas/Documents/GitHub/Lab-1/Lab 1/top_level_tb.sv(72)
#    Time: 170 ns  Iteration: 0  Instance: /top_level_tb
# 1
# Break in Module top_level_tb at C:/Users/tomas/Documents/GitHub/Lab-1/Lab 1/top_level_tb.sv line 72
# End time: 20:02:59 on Aug 22,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
