

================================================================
== Vivado HLS Report for 'softmax_SM'
================================================================
* Date:           Thu Mar 19 00:30:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_6432
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.526|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- DEN     |   17|   17|         9|          1|          1|    10|    yes   |
        |- OUT     |  110|  110|       102|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    349|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|    9092|   6863|    -|
|Memory           |        4|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     747|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      4|    9903|   7681|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      1|       9|     14|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |lenet_mul_5ns_64scIz_U356  |lenet_mul_5ns_64scIz  |        0|      4|   441|   256|    0|
    |lenet_sdiv_96ns_6cJz_U357  |lenet_sdiv_96ns_6cJz  |        0|      0|  8651|  6607|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |Total                      |                      |        0|      4|  9092|  6863|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |expTable_V_U  |softmax_SM_expTabcHz  |        4|   0|   0|    0|   800|   64|     1|        51200|
    |idx_U         |softmax_SM_idx        |        0|  64|   5|    0|    10|   32|     1|          320|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        4|  64|   5|    0|   810|   96|     2|        51520|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_279_p2       |     +    |      0|  0|  39|           9|          32|
    |add_ln851_fu_260_p2      |     +    |      0|  0|  39|           1|          32|
    |denom_V_fu_291_p2        |     +    |      0|  0|  71|          64|          64|
    |p_1_fu_307_p2            |     +    |      0|  0|  13|           4|           1|
    |p_fu_186_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln12_fu_180_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln18_fu_301_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln851_fu_255_p2     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |select_ln1116_fu_212_p3  |  select  |      0|  0|  64|           1|          64|
    |select_ln850_fu_272_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln851_fu_265_p3   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 349|         132|         274|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter101     |   9|          2|    1|          2|
    |ap_phi_mux_p_0_phi_fu_161_p4  |   9|          2|    4|          8|
    |expTable_V_address0           |  15|          3|   10|         30|
    |idx_address0                  |  15|          3|    4|         12|
    |p1_0_reg_169                  |   9|          2|    4|          8|
    |p_0_reg_157                   |   9|          2|    4|          8|
    |p_Val2_1_reg_145              |   9|          2|   64|        128|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 144|         30|   96|        210|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |ap_CS_fsm                  |   5|    0|    5|          0|
    |ap_done_reg                |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp1_iter99   |   1|    0|    1|          0|
    |icmp_ln12_reg_341          |   1|    0|    1|          0|
    |icmp_ln18_reg_402          |   1|    0|    1|          0|
    |p1_0_reg_169               |   4|    0|    4|          0|
    |p_0_reg_157                |   4|    0|    4|          0|
    |p_Val2_1_reg_145           |  64|    0|   64|          0|
    |p_reg_345                  |   4|    0|    4|          0|
    |r_V_reg_370                |  68|    0|   68|          0|
    |select_ln1116_reg_360      |  64|    0|   64|          0|
    |sext_ln1148_reg_397        |  96|    0|   96|          0|
    |trunc_ln1_reg_380          |  32|    0|   32|          0|
    |trunc_ln851_reg_375        |  32|    0|   32|          0|
    |zext_ln20_reg_411          |   4|    0|   64|         60|
    |icmp_ln12_reg_341          |  64|   32|    1|          0|
    |icmp_ln18_reg_402          |  64|  128|    1|          0|
    |p_0_reg_157                |  64|   32|    4|          0|
    |zext_ln20_reg_411          |  64|  128|   64|         60|
    +---------------------------+----+-----+-----+-----------+
    |Total                      | 747|  320|  621|        120|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|in_0_V_address0  | out |    3|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce0       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q0        |  in |   64|  ap_memory |    in_0_V    |     array    |
|in_1_V_address0  | out |    3|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce0       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q0        |  in |   64|  ap_memory |    in_1_V    |     array    |
|out_V_address0   | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0         | out |   64|  ap_memory |     out_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

