// Seed: 1839609828
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    id_1[id_2 : 1],
    _id_2
);
  inout wire _id_2;
  output logic [7:0] id_1;
  struct packed {
    logic   id_3[id_2 : -1];
    integer id_4;
  } id_5 = (-1'h0);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0
);
  assign id_0 = 1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri0 id_0
    , id_25,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri0 id_14
    , id_26,
    input uwire id_15,
    input wire id_16,
    output tri0 id_17,
    input wor id_18,
    output tri0 id_19,
    input uwire id_20,
    output tri id_21,
    output tri0 id_22,
    output wand id_23
);
  assign id_1 = -1;
  module_0 modCall_1 ();
  wire id_27;
endmodule
