PPA Report for edge_triggered_timer.v (Module: edge_triggered_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 55
FF Count: 60
IO Count: 21
Cell Count: 201

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 448.43 MHz
Reg-to-Reg Critical Path Delay: 2.045 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
