/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z[11] & celloutsig_1_0z);
  reg [9:0] _01_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_3z[2:1], celloutsig_0_14z };
  assign out_data[41:32] = _01_;
  assign celloutsig_1_8z = { celloutsig_1_3z[7:2], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z } & in_data[114:102];
  assign celloutsig_1_10z = { celloutsig_1_9z[16:10], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z } < { in_data[164:157], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2:1], celloutsig_0_3z } < { celloutsig_0_0z[5:4], celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_8z[12:6] < { celloutsig_0_9z[4:3], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[189:177] < in_data[118:106];
  assign celloutsig_1_16z = { celloutsig_1_11z[11:5], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_15z } % { 1'h1, celloutsig_1_11z[11:6], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_7z = { in_data[128:118], celloutsig_1_5z } != { in_data[177:167], celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_9z[5:1], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_3z } != { in_data[115:111], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[84:63], celloutsig_0_1z } !== in_data[58:36];
  assign celloutsig_1_13z = ~ { celloutsig_1_8z[6:2], celloutsig_1_10z };
  assign celloutsig_1_17z = ~ { celloutsig_1_13z[1:0], celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~ { in_data[89:68], celloutsig_0_4z };
  assign celloutsig_0_17z = | { celloutsig_0_10z, celloutsig_0_8z[22:19], celloutsig_0_1z };
  assign celloutsig_1_4z = ~^ in_data[116:105];
  assign celloutsig_1_6z = ~^ { in_data[165:164], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_0_5z = ~^ { in_data[8:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_8z[12:9], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_10z } >> celloutsig_1_3z[16:3];
  assign celloutsig_0_12z = { celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z } >> celloutsig_0_0z;
  assign celloutsig_0_14z = { in_data[12:6], celloutsig_0_2z } >> { celloutsig_0_12z[5:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[160:150], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[178:162];
  assign celloutsig_0_9z = { celloutsig_0_8z[4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { celloutsig_0_6z[3], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[82:76] <<< in_data[44:38];
  assign celloutsig_0_3z = in_data[30:28] ~^ { in_data[1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_9z = { in_data[166], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z } ~^ { in_data[162:149], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_6z = in_data[19:16] ~^ { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_12z ~^ { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_2z = ~((in_data[117] & celloutsig_1_0z) | in_data[133]);
  assign celloutsig_1_15z = ~((celloutsig_1_13z[0] & celloutsig_1_9z[12]) | celloutsig_1_7z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_0_1z = ~((in_data[91] & in_data[18]) | in_data[81]);
  assign celloutsig_1_0z = ~((in_data[164] & in_data[151]) | in_data[140]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[96]) celloutsig_1_19z = { celloutsig_1_16z[6:4], celloutsig_1_4z };
  assign { out_data[128], out_data[99:96], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z };
endmodule
