# CS356 Operating System Project
Generate Verilog Code on MIPS architecture to write a simple pipelining CPU.

### Documentation

1. *Project1* contains project codes for printing a process tree, and solving cook's problem in Linux Kernel.

2. *Report2* contains my project codes and reports for Process scheduling.

#### Special Note for SJTU Students

Please don't copy my codes for final submission. My codes has been recorded in Spring 2016. Any duplication of codes will be regarded as plagiarism.
