Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 03 21:36:49 2018
| Host         : Wmiracle running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgacontroller_timing_summary_routed.rpt -rpx vgacontroller_timing_summary_routed.rpx
| Design       : vgacontroller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.023        0.000                      0                 3828        0.054        0.000                      0                 3828        2.000        0.000                       0                  1873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        8.000           125.000         
clk_gen/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_25_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_50_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                         3.790        0.000                      0                  276        0.170        0.000                      0                  276        2.500        0.000                       0                   148  
clk_gen/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_25_clk_wiz_0         28.811        0.000                      0                 3331        0.054        0.000                      0                 3331       19.500        0.000                       0                  1606  
  clk_50_clk_wiz_0          8.631        0.000                      0                  152        0.166        0.000                      0                  152        9.500        0.000                       0                   115  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk               clk_25_clk_wiz_0        1.023        0.000                      0                   42        0.763        0.000                      0                   42  
clk_50_clk_wiz_0  clk_25_clk_wiz_0        8.314        0.000                      0                  849        0.192        0.000                      0                  849  
clk_25_clk_wiz_0  clk_50_clk_wiz_0       10.514        0.000                      0                   36        0.095        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.952ns (25.591%)  route 2.768ns (74.409%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.830     9.144    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[1]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.952ns (25.591%)  route 2.768ns (74.409%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.830     9.144    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[2]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.952ns (25.591%)  route 2.768ns (74.409%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.830     9.144    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[3]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.952ns (25.591%)  route 2.768ns (74.409%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.830     9.144    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y39         FDRE                                         r  PUL3/counter_reg[4]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.952ns (26.241%)  route 2.676ns (73.759%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.738     9.052    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[5]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.952ns (26.241%)  route 2.676ns (73.759%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.738     9.052    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[6]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.952ns (26.241%)  route 2.676ns (73.759%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.738     9.052    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[7]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.952ns (26.241%)  route 2.676ns (73.759%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.738     9.052    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.577    12.969    PUL3/clk
    SLICE_X40Y40         FDRE                                         r  PUL3/counter_reg[8]/C
                         clock pessimism              0.429    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X40Y40         FDRE (Setup_fdre_C_R)       -0.429    12.934    PUL3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.952ns (26.600%)  route 2.627ns (73.400%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.689     9.003    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y41         FDRE                                         r  PUL3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.578    12.970    PUL3/clk
    SLICE_X40Y41         FDRE                                         r  PUL3/counter_reg[10]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429    12.935    PUL3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 PUL3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.952ns (26.600%)  route 2.627ns (73.400%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.756     5.424    PUL3/clk
    SLICE_X40Y42         FDRE                                         r  PUL3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     5.880 f  PUL3/counter_reg[14]/Q
                         net (fo=2, routed)           0.641     6.522    PUL3/sel0[14]
    SLICE_X43Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.646 f  PUL3/counter[0]_i_6__7/O
                         net (fo=1, routed)           0.340     6.985    PUL3/counter[0]_i_6__7_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.109 f  PUL3/counter[0]_i_4__7/O
                         net (fo=1, routed)           0.543     7.652    PUL3/counter[0]_i_4__7_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.124     7.776 f  PUL3/counter[0]_i_2__7/O
                         net (fo=3, routed)           0.415     8.191    PUL3/counter[0]_i_2__7_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  PUL3/counter[23]_i_1__23/O
                         net (fo=23, routed)          0.689     9.003    PUL3/counter[23]_i_1__23_n_0
    SLICE_X40Y41         FDRE                                         r  PUL3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.578    12.970    PUL3/clk
    SLICE_X40Y41         FDRE                                         r  PUL3/counter_reg[11]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.429    12.935    PUL3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  3.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 PUL2/nextstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL2/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.588     1.500    PUL2/clk
    SLICE_X41Y17         FDRE                                         r  PUL2/nextstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  PUL2/nextstate_reg[0]/Q
                         net (fo=1, routed)           0.112     1.753    PUL2/nextstate
    SLICE_X41Y18         FDCE                                         r  PUL2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     2.013    PUL2/clk
    SLICE_X41Y18         FDCE                                         r  PUL2/state_reg[0]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X41Y18         FDCE (Hold_fdce_C_D)         0.070     1.583    PUL2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DBF/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL3/nextstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.594     1.506    DBF/clk
    SLICE_X42Y3          FDCE                                         r  DBF/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  DBF/clean_reg/Q
                         net (fo=2, routed)           0.123     1.793    PUL3/I138
    SLICE_X42Y4          FDRE                                         r  PUL3/nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.863     2.022    PUL3/clk
    SLICE_X42Y4          FDRE                                         r  PUL3/nextstate_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y4          FDRE (Hold_fdre_C_D)         0.059     1.581    PUL3/nextstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PUL2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.582     1.494    PUL2/clk
    SLICE_X39Y22         FDRE                                         r  PUL2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  PUL2/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.752    PUL2/sel0[20]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  PUL2/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.860    PUL2/data0[20]
    SLICE_X39Y22         FDRE                                         r  PUL2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     2.007    PUL2/clk
    SLICE_X39Y22         FDRE                                         r  PUL2/counter_reg[20]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.105     1.599    PUL2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PUL2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.584     1.496    PUL2/clk
    SLICE_X39Y19         FDRE                                         r  PUL2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  PUL2/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.754    PUL2/sel0[8]
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  PUL2/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.862    PUL2/data0[8]
    SLICE_X39Y19         FDRE                                         r  PUL2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     2.010    PUL2/clk
    SLICE_X39Y19         FDRE                                         r  PUL2/counter_reg[8]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.105     1.601    PUL2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PUL2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL2/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.645%)  route 0.186ns (47.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.495    PUL2/clk
    SLICE_X38Y20         FDRE                                         r  PUL2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.659 f  PUL2/counter_reg[0]/Q
                         net (fo=4, routed)           0.186     1.845    PUL2/sel0[0]
    SLICE_X38Y20         LUT3 (Prop_lut3_I1_O)        0.043     1.888 r  PUL2/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.888    PUL2/pulse0
    SLICE_X38Y20         FDRE                                         r  PUL2/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.850     2.009    PUL2/clk
    SLICE_X38Y20         FDRE                                         r  PUL2/pulse_reg/C
                         clock pessimism             -0.514     1.495    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.131     1.626    PUL2/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PUL1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.492    PUL1/clk
    SLICE_X37Y26         FDRE                                         r  PUL1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  PUL1/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.752    PUL1/sel0[20]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  PUL1/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.860    PUL1/data0[20]
    SLICE_X37Y26         FDRE                                         r  PUL1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.846     2.005    PUL1/clk
    SLICE_X37Y26         FDRE                                         r  PUL1/counter_reg[20]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.597    PUL1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PUL1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.492    PUL1/clk
    SLICE_X37Y23         FDRE                                         r  PUL1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  PUL1/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.752    PUL1/sel0[8]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  PUL1/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.860    PUL1/data0[8]
    SLICE_X37Y23         FDRE                                         r  PUL1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.846     2.005    PUL1/clk
    SLICE_X37Y23         FDRE                                         r  PUL1/counter_reg[8]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.597    PUL1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PUL1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.579     1.491    PUL1/clk
    SLICE_X37Y24         FDRE                                         r  PUL1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  PUL1/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.751    PUL1/sel0[12]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  PUL1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.859    PUL1/data0[12]
    SLICE_X37Y24         FDRE                                         r  PUL1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.845     2.004    PUL1/clk
    SLICE_X37Y24         FDRE                                         r  PUL1/counter_reg[12]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.596    PUL1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PUL1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.579     1.491    PUL1/clk
    SLICE_X37Y25         FDRE                                         r  PUL1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  PUL1/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.751    PUL1/sel0[16]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  PUL1/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.859    PUL1/data0[16]
    SLICE_X37Y25         FDRE                                         r  PUL1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.845     2.004    PUL1/clk
    SLICE_X37Y25         FDRE                                         r  PUL1/counter_reg[16]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.596    PUL1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PUL2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            PUL2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.582     1.494    PUL2/clk
    SLICE_X39Y21         FDRE                                         r  PUL2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  PUL2/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.754    PUL2/sel0[16]
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  PUL2/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.862    PUL2/data0[16]
    SLICE_X39Y21         FDRE                                         r  PUL2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.849     2.008    PUL2/clk
    SLICE_X39Y21         FDRE                                         r  PUL2/counter_reg[16]/C
                         clock pessimism             -0.514     1.494    
    SLICE_X39Y21         FDRE (Hold_fdre_C_D)         0.105     1.599    PUL2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X31Y43    PUL3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    PUL3/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    PUL3/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y41    PUL3/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    PUL3/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    PUL3/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    PUL3/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y42    PUL3/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y43    PUL3/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X36Y23    PUL1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y26    PUL1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y26    PUL1/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y26    PUL1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y22    PUL1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y26    PUL1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y27    PUL1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y27    PUL1/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y27    PUL1/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X37Y22    PUL1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    PUL3/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43    PUL3/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    PUL3/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    PUL3/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41    PUL3/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42    PUL3/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42    PUL3/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42    PUL3/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42    PUL3/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43    PUL3/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.811ns  (required time - arrival time)
  Source:                 RKTSHIP/rocketY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RKTSHIP/rockethit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 1.794ns (16.209%)  route 9.274ns (83.791%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.675     1.678    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  RKTSHIP/rocketY_reg[3]/Q
                         net (fo=48, routed)          5.634     7.830    RKTSHIP/rocketY_reg[8]_0[3]
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.954 r  RKTSHIP/rockethit_i_87/O
                         net (fo=1, routed)           0.000     7.954    ALIENRKT2/rocketY_reg[3]_0[0]
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.504 r  ALIENRKT2/rockethit_reg_i_31/CO[3]
                         net (fo=1, routed)           1.266     9.770    ALIENRKT2/RKTSHIP/rockethit63_out
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.152     9.922 r  ALIENRKT2/rockethit_i_8/O
                         net (fo=1, routed)           1.511    11.433    ALIENRKT5/flying_reg_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.326    11.759 r  ALIENRKT5/rockethit_i_2/O
                         net (fo=1, routed)           0.863    12.622    RKTSHIP/flying_reg_0
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  RKTSHIP/rockethit_i_1__0/O
                         net (fo=1, routed)           0.000    12.746    RKTSHIP/rockethit0_5
    SLICE_X27Y41         FDCE                                         r  RKTSHIP/rockethit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.498    41.501    RKTSHIP/clk_25
    SLICE_X27Y41         FDCE                                         r  RKTSHIP/rockethit_reg/C
                         clock pessimism              0.115    41.616    
                         clock uncertainty           -0.090    41.526    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)        0.031    41.557    RKTSHIP/rockethit_reg
  -------------------------------------------------------------------
                         required time                         41.557    
                         arrival time                         -12.746    
  -------------------------------------------------------------------
                         slack                                 28.811    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 1.764ns (17.477%)  route 8.329ns (82.523%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.658    11.770    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.564    41.567    ALN1/clk_25
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[2]/C
                         clock pessimism              0.014    41.581    
                         clock uncertainty           -0.090    41.491    
    SLICE_X39Y29         FDPE (Setup_fdpe_C_CE)      -0.205    41.286    ALN1/alienY_reg[2]
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 1.764ns (17.477%)  route 8.329ns (82.523%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.658    11.770    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.564    41.567    ALN1/clk_25
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[4]/C
                         clock pessimism              0.014    41.581    
                         clock uncertainty           -0.090    41.491    
    SLICE_X39Y29         FDPE (Setup_fdpe_C_CE)      -0.205    41.286    ALN1/alienY_reg[4]
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 1.764ns (17.477%)  route 8.329ns (82.523%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 41.567 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.658    11.770    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.564    41.567    ALN1/clk_25
    SLICE_X39Y29         FDPE                                         r  ALN1/alienY_reg[7]/C
                         clock pessimism              0.014    41.581    
                         clock uncertainty           -0.090    41.491    
    SLICE_X39Y29         FDPE (Setup_fdpe_C_CE)      -0.205    41.286    ALN1/alienY_reg[7]
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.680ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 1.764ns (17.770%)  route 8.163ns (82.230%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.492    11.604    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X43Y27         FDCE                                         r  ALN1/alienY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.562    41.565    ALN1/clk_25
    SLICE_X43Y27         FDCE                                         r  ALN1/alienY_reg[3]/C
                         clock pessimism              0.014    41.579    
                         clock uncertainty           -0.090    41.489    
    SLICE_X43Y27         FDCE (Setup_fdce_C_CE)      -0.205    41.284    ALN1/alienY_reg[3]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 29.680    

Slack (MET) :             29.680ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 1.764ns (17.770%)  route 8.163ns (82.230%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.492    11.604    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X43Y27         FDCE                                         r  ALN1/alienY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.562    41.565    ALN1/clk_25
    SLICE_X43Y27         FDCE                                         r  ALN1/alienY_reg[5]/C
                         clock pessimism              0.014    41.579    
                         clock uncertainty           -0.090    41.489    
    SLICE_X43Y27         FDCE (Setup_fdce_C_CE)      -0.205    41.284    ALN1/alienY_reg[5]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 29.680    

Slack (MET) :             29.821ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 1.764ns (18.020%)  route 8.025ns (81.980%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 41.568 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.354    11.466    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X41Y29         FDCE                                         r  ALN1/alienY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.565    41.568    ALN1/clk_25
    SLICE_X41Y29         FDCE                                         r  ALN1/alienY_reg[6]/C
                         clock pessimism              0.014    41.582    
                         clock uncertainty           -0.090    41.492    
    SLICE_X41Y29         FDCE (Setup_fdce_C_CE)      -0.205    41.287    ALN1/alienY_reg[6]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 29.821    

Slack (MET) :             29.821ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/alienY_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 1.764ns (18.020%)  route 8.025ns (81.980%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 41.568 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.431    10.988    ALN1/alienalive_reg_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  ALN1/alienY[8]_i_1__13/O
                         net (fo=7, routed)           0.354    11.466    ALN1/alienY[8]_i_1__13_n_0
    SLICE_X41Y29         FDCE                                         r  ALN1/alienY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.565    41.568    ALN1/clk_25
    SLICE_X41Y29         FDCE                                         r  ALN1/alienY_reg[8]/C
                         clock pessimism              0.014    41.582    
                         clock uncertainty           -0.090    41.492    
    SLICE_X41Y29         FDCE (Setup_fdce_C_CE)      -0.205    41.287    ALN1/alienY_reg[8]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 29.821    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 SHIP/spaceshipX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SHIP/alienhit_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.848ns  (logic 2.184ns (22.177%)  route 7.664ns (77.823%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.746     1.749    SHIP/clk_25
    SLICE_X43Y33         FDCE                                         r  SHIP/spaceshipX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.456     2.205 r  SHIP/spaceshipX_reg[3]/Q
                         net (fo=52, routed)          1.746     3.951    SHIP/Q[3]
    SLICE_X35Y30         LUT3 (Prop_lut3_I2_O)        0.152     4.103 r  SHIP/alienhit_i_217/O
                         net (fo=1, routed)           0.436     4.540    SHIP/alienhit_i_217_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I1_O)        0.326     4.866 r  SHIP/alienhit_i_161/O
                         net (fo=12, routed)          1.437     6.302    SHIP/alienhit_i_161_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.426 r  SHIP/alienhit_i_227/O
                         net (fo=1, routed)           0.512     6.939    SHIP/alienhit_i_227_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.465 r  SHIP/alienhit_reg_i_176/CO[3]
                         net (fo=1, routed)           0.000     7.465    SHIP/alienhit_reg_i_176_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  SHIP/alienhit_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     7.579    SHIP/alienhit_reg_i_111_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.693 r  SHIP/alienhit_reg_i_60/CO[3]
                         net (fo=1, routed)           1.325     9.018    ALIENRKT5/spaceshipX_reg[8][0]
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.124     9.142 r  ALIENRKT5/alienhit_i_23/O
                         net (fo=1, routed)           1.093    10.235    SHIP/flying_reg_1
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.124    10.359 r  SHIP/alienhit_i_5/O
                         net (fo=1, routed)           1.114    11.473    SHIP/alienhit_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.597 r  SHIP/alienhit_i_1/O
                         net (fo=1, routed)           0.000    11.597    SHIP/alienhit_i_1_n_0
    SLICE_X35Y34         FDCE                                         r  SHIP/alienhit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.494    41.497    SHIP/clk_25
    SLICE_X35Y34         FDCE                                         r  SHIP/alienhit_reg/C
                         clock pessimism              0.115    41.612    
                         clock uncertainty           -0.090    41.522    
    SLICE_X35Y34         FDCE (Setup_fdce_C_D)        0.031    41.553    SHIP/alienhit_reg
  -------------------------------------------------------------------
                         required time                         41.553    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             30.183ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN1/firecounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 1.764ns (18.174%)  route 7.942ns (81.826%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         3.702    11.259    ALN1/alienalive_reg_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.383 r  ALN1/firecounter[10]_i_1__2/O
                         net (fo=1, routed)           0.000    11.383    ALN1/firecounter[10]_i_1__2_n_0
    SLICE_X42Y22         FDCE                                         r  ALN1/firecounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.562    41.565    ALN1/clk_25
    SLICE_X42Y22         FDCE                                         r  ALN1/firecounter_reg[10]/C
                         clock pessimism              0.014    41.579    
                         clock uncertainty           -0.090    41.489    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)        0.077    41.566    ALN1/firecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         41.566    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                 30.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 winaddr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.503%)  route 0.245ns (63.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.556     0.558    CLK_25
    SLICE_X21Y14         FDCE                                         r  winaddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  winaddr_reg[12]/Q
                         net (fo=14, routed)          0.245     0.944    WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X25Y13         FDRE                                         r  WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.823     0.825    WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X25Y13         FDRE                                         r  WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X25Y13         FDRE (Hold_fdre_C_D)         0.070     0.890    WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ALN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN4/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.311ns (70.751%)  route 0.129ns (29.249%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.559     0.561    ALN4/clk_25
    SLICE_X24Y51         FDRE                                         r  ALN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ALN4/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     0.853    ALN4/counter[0]
    SLICE_X25Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.000 r  ALN4/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.000    ALN4/counter0_carry_n_7
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.829     0.831    ALN4/clk_25
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[1]/C
                         clock pessimism              0.000     0.831    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.105     0.936    ALN4/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ALN5/alienfire_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALIENRKT2/flying_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.301%)  route 0.234ns (55.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.555     0.557    ALN5/clk_25
    SLICE_X17Y30         FDCE                                         r  ALN5/alienfire_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  ALN5/alienfire_reg/Q
                         net (fo=3, routed)           0.234     0.931    ALIENRKT2/alienfire2
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.976 r  ALIENRKT2/flying_i_1__2/O
                         net (fo=1, routed)           0.000     0.976    ALIENRKT2/flying_i_1__2_n_0
    SLICE_X22Y29         FDCE                                         r  ALIENRKT2/flying_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.817     0.819    ALIENRKT2/clk_25
    SLICE_X22Y29         FDCE                                         r  ALIENRKT2/flying_reg/C
                         clock pessimism             -0.005     0.814    
    SLICE_X22Y29         FDCE (Hold_fdce_C_D)         0.091     0.905    ALIENRKT2/flying_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ALN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN4/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.331ns (72.024%)  route 0.129ns (27.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.559     0.561    ALN4/clk_25
    SLICE_X24Y51         FDRE                                         r  ALN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ALN4/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     0.853    ALN4/counter[0]
    SLICE_X25Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.020 r  ALN4/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.020    ALN4/counter0_carry_n_5
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.829     0.831    ALN4/clk_25
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[3]/C
                         clock pessimism              0.000     0.831    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.105     0.936    ALN4/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 startaddr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.387%)  route 0.253ns (57.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.559     0.561    CLK_25
    SLICE_X18Y60         FDRE                                         r  startaddr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  startaddr_reg[16]/Q
                         net (fo=33, routed)          0.253     0.955    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X22Y58         LUT5 (Prop_lut5_I2_O)        0.045     1.000 r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=2, routed)           0.000     1.000    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ena_array[0]
    SLICE_X22Y58         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.826     0.828    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    SLICE_X22Y58         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y58         FDCE (Hold_fdce_C_D)         0.091     0.914    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ALN4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN4/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.339ns (72.502%)  route 0.129ns (27.498%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.559     0.561    ALN4/clk_25
    SLICE_X24Y51         FDRE                                         r  ALN4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ALN4/counter_reg[0]/Q
                         net (fo=3, routed)           0.129     0.853    ALN4/counter[0]
    SLICE_X25Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.028 r  ALN4/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.028    ALN4/counter0_carry_n_6
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.829     0.831    ALN4/clk_25
    SLICE_X25Y49         FDRE                                         r  ALN4/counter_reg[2]/C
                         clock pessimism              0.000     0.831    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.105     0.936    ALN4/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 startaddr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.806%)  route 0.293ns (61.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.560     0.562    CLK_25
    SLICE_X18Y59         FDRE                                         r  startaddr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y59         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  startaddr_reg[12]/Q
                         net (fo=33, routed)          0.293     0.996    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X24Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.041 r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=2, routed)           0.000     1.041    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    SLICE_X24Y57         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.826     0.828    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    SLICE_X24Y57         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/C
                         clock pessimism             -0.005     0.823    
    SLICE_X24Y57         FDCE (Hold_fdce_C_D)         0.120     0.943    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ALN2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN2/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.567     0.569    ALN2/clk_25
    SLICE_X13Y49         FDRE                                         r  ALN2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  ALN2/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.827    ALN2/counter_reg_n_0_[8]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.987 r  ALN2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.988    ALN2/counter0_carry__0_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.042 r  ALN2/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.042    ALN2/counter0_carry__1_n_7
    SLICE_X13Y50         FDRE                                         r  ALN2/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.834     0.836    ALN2/clk_25
    SLICE_X13Y50         FDRE                                         r  ALN2/counter_reg[9]/C
                         clock pessimism              0.000     0.836    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     0.941    ALN2/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ALN6/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN6/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.586     0.588    ALN6/clk_25
    SLICE_X5Y49          FDRE                                         r  ALN6/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  ALN6/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     0.848    ALN6/counter_reg_n_0_[20]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.008 r  ALN6/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.009    ALN6/counter0_carry__3_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.063 r  ALN6/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.063    ALN6/counter0_carry__4_n_7
    SLICE_X5Y50          FDRE                                         r  ALN6/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.853     0.855    ALN6/clk_25
    SLICE_X5Y50          FDRE                                         r  ALN6/counter_reg[21]/C
                         clock pessimism              0.000     0.855    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.960    ALN6/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ALN13/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ALN13/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.564     0.566    ALN13/clk_25
    SLICE_X17Y49         FDRE                                         r  ALN13/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  ALN13/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     0.826    ALN13/counter_reg_n_0_[12]
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.986 r  ALN13/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.987    ALN13/counter0_carry__1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.041 r  ALN13/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.041    ALN13/counter0_carry__2_n_7
    SLICE_X17Y50         FDRE                                         r  ALN13/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.831     0.833    ALN13/clk_25
    SLICE_X17Y50         FDRE                                         r  ALN13/counter_reg[13]/C
                         clock pessimism              0.000     0.833    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.938    ALN13/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7      GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y36     GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_96_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X22Y58     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y86     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_83_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y31     ALN1/alienalive_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y37     GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_114_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X24Y57     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_26_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y86     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X16Y12     WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_151_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y13     WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y13     WIN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y39     ALN15/alienY_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y42     ALN15/alienY_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y42     ALN15/alienY_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X14Y42     ALN15/alienY_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y42     ALN15/alienY_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y40     ALN15/alienY_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y42     ALN15/alienY_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y36     GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_96_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y37      GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/GAMEOVER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_111_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X22Y58     START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 0.704ns (6.299%)  route 10.472ns (93.701%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.547    11.748    ALN15/startscreen
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.872 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.925    12.797    ALN15/R[2]_i_6_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.921 r  ALN15/R[0]_i_1/O
                         net (fo=1, routed)           0.000    12.921    ALN15_n_10
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.485    21.488    CLK_50
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.115    21.603    
                         clock uncertainty           -0.080    21.523    
    SLICE_X26Y22         FDRE (Setup_fdre_C_D)        0.029    21.552    R_reg[0]
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -12.921    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 0.704ns (6.340%)  route 10.400ns (93.660%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.547    11.748    ALN15/startscreen
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.872 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.852    12.725    ALN15/R[2]_i_6_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  ALN15/R[1]_i_1/O
                         net (fo=1, routed)           0.000    12.849    ALN15_n_11
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.485    21.488    CLK_50
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.115    21.603    
                         clock uncertainty           -0.080    21.523    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.029    21.552    R_reg[1]
  -------------------------------------------------------------------
                         required time                         21.552    
                         arrival time                         -12.849    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.753ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 0.704ns (6.369%)  route 10.349ns (93.631%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.547    11.748    ALN15/startscreen
    SLICE_X27Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.872 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.801    12.674    ALN15/R[2]_i_6_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I4_O)        0.124    12.798 r  ALN15/R[2]_i_2/O
                         net (fo=1, routed)           0.000    12.798    ALN15_n_12
    SLICE_X27Y23         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X27Y23         FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.115    21.602    
                         clock uncertainty           -0.080    21.522    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.029    21.551    R_reg[2]
  -------------------------------------------------------------------
                         required time                         21.551    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  8.753    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.928ns  (logic 0.704ns (6.442%)  route 10.224ns (93.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  startscreen_reg/Q
                         net (fo=159, routed)         9.580    11.781    ALN9/startscreen
    SLICE_X27Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.905 r  ALN9/G[0]_i_3/O
                         net (fo=1, routed)           0.644    12.549    ALN9/G[0]_i_3_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.673 r  ALN9/G[0]_i_1/O
                         net (fo=1, routed)           0.000    12.673    ALN9_n_16
    SLICE_X29Y24         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X29Y24         FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.115    21.600    
                         clock uncertainty           -0.080    21.520    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031    21.551    G_reg[0]
  -------------------------------------------------------------------
                         required time                         21.551    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.495ns  (logic 0.608ns (5.793%)  route 9.887ns (94.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.547    11.748    ALN15/startscreen
    SLICE_X27Y24         LUT5 (Prop_lut5_I4_O)        0.152    11.900 r  ALN15/B[2]_i_1/O
                         net (fo=1, routed)           0.339    12.240    ALN15_n_43
    SLICE_X28Y24         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X28Y24         FDRE                                         r  B_reg[2]/C
                         clock pessimism              0.115    21.600    
                         clock uncertainty           -0.080    21.520    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.247    21.273    B_reg[2]
  -------------------------------------------------------------------
                         required time                         21.273    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.120ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.734ns  (logic 0.704ns (6.559%)  route 10.030ns (93.441%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  startscreen_reg/Q
                         net (fo=159, routed)         9.128    11.329    ALN9/startscreen
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.453 r  ALN9/B[1]_i_2/O
                         net (fo=1, routed)           0.902    12.355    ALN9/B[1]_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.479 r  ALN9/B[1]_i_1/O
                         net (fo=1, routed)           0.000    12.479    ALN9_n_20
    SLICE_X30Y23         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[1]/C
                         clock pessimism              0.115    21.602    
                         clock uncertainty           -0.080    21.522    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.077    21.599    B_reg[1]
  -------------------------------------------------------------------
                         required time                         21.599    
                         arrival time                         -12.479    
  -------------------------------------------------------------------
                         slack                                  9.120    

Slack (MET) :             9.141ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.665ns  (logic 0.704ns (6.601%)  route 9.961ns (93.399%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  startscreen_reg/Q
                         net (fo=159, routed)         9.130    11.331    ALN9/startscreen
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.455 r  ALN9/G[1]_i_2/O
                         net (fo=1, routed)           0.831    12.286    ALN9/G[1]_i_2_n_0
    SLICE_X26Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.410 r  ALN9/G[1]_i_1/O
                         net (fo=1, routed)           0.000    12.410    ALN9_n_17
    SLICE_X26Y23         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X26Y23         FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.115    21.602    
                         clock uncertainty           -0.080    21.522    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)        0.029    21.551    G_reg[1]
  -------------------------------------------------------------------
                         required time                         21.551    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  9.141    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 0.704ns (6.610%)  route 9.947ns (93.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  startscreen_reg/Q
                         net (fo=159, routed)         9.596    11.797    ALN9/startscreen
    SLICE_X27Y24         LUT6 (Prop_lut6_I4_O)        0.124    11.921 f  ALN9/G[2]_i_6/O
                         net (fo=1, routed)           0.351    12.272    ALN15/winscreen_reg_3
    SLICE_X26Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.396 r  ALN15/G[2]_i_1/O
                         net (fo=1, routed)           0.000    12.396    ALN15_n_13
    SLICE_X26Y24         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X26Y24         FDRE                                         r  G_reg[2]/C
                         clock pessimism              0.115    21.600    
                         clock uncertainty           -0.080    21.520    
    SLICE_X26Y24         FDRE (Setup_fdre_C_D)        0.029    21.549    G_reg[2]
  -------------------------------------------------------------------
                         required time                         21.549    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  9.153    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.640ns  (logic 0.704ns (6.617%)  route 9.936ns (93.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742     1.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  startscreen_reg/Q
                         net (fo=159, routed)         9.143    11.344    ALN9/startscreen
    SLICE_X24Y23         LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  ALN9/B[0]_i_2/O
                         net (fo=1, routed)           0.793    12.261    ALN9/B[0]_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.385 r  ALN9/B[0]_i_1/O
                         net (fo=1, routed)           0.000    12.385    ALN9_n_19
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.115    21.602    
                         clock uncertainty           -0.080    21.522    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.081    21.603    B_reg[0]
  -------------------------------------------------------------------
                         required time                         21.603    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alienrocketborder2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.322ns  (logic 1.912ns (18.523%)  route 8.410ns (81.477%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 21.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.754     1.757    VSYNC/clk_50
    SLICE_X43Y45         FDCE                                         r  VSYNC/vaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419     2.176 r  VSYNC/vaddr_reg[2]/Q
                         net (fo=128, routed)         7.197     9.373    ALIENRKT2/vaddr_reg[8][2]
    SLICE_X21Y28         LUT4 (Prop_lut4_I3_O)        0.299     9.672 r  ALIENRKT2/alienrocketborder2_i_26/O
                         net (fo=1, routed)           0.000     9.672    ALIENRKT2/alienrocketborder2_i_26_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.222 r  ALIENRKT2/alienrocketborder2_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.222    ALIENRKT2/alienrocketborder2_reg_i_6_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.493 r  ALIENRKT2/alienrocketborder2_reg_i_2/CO[0]
                         net (fo=1, routed)           1.213    11.706    ALIENRKT2/alienrocketborder22
    SLICE_X26Y28         LUT5 (Prop_lut5_I1_O)        0.373    12.079 r  ALIENRKT2/alienrocketborder2_i_1/O
                         net (fo=1, routed)           0.000    12.079    ALIENRKT2_n_44
    SLICE_X26Y28         FDRE                                         r  alienrocketborder2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.487    21.490    CLK_50
    SLICE_X26Y28         FDRE                                         r  alienrocketborder2_reg/C
                         clock pessimism              0.115    21.605    
                         clock uncertainty           -0.080    21.525    
    SLICE_X26Y28         FDRE (Setup_fdre_C_D)        0.029    21.554    alienrocketborder2_reg
  -------------------------------------------------------------------
                         required time                         21.554    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  9.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 HSYNC/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HSYNC/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.582     0.584    HSYNC/clk_50
    SLICE_X43Y21         FDCE                                         r  HSYNC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  HSYNC/counter_reg[1]/Q
                         net (fo=8, routed)           0.114     0.839    HSYNC/counter_reg_n_0_[1]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.884 r  HSYNC/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.884    HSYNC/counter[4]
    SLICE_X42Y21         FDCE                                         r  HSYNC/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.849     0.851    HSYNC/clk_50
    SLICE_X42Y21         FDCE                                         r  HSYNC/counter_reg[4]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.121     0.718    HSYNC/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 HSYNC/divide_counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HSYNC/haddr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.550     0.552    HSYNC/clk_50
    SLICE_X31Y25         FDCE                                         r  HSYNC/divide_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141     0.693 f  HSYNC/divide_counter_reg/Q
                         net (fo=12, routed)          0.121     0.814    HSYNC/divide_counter
    SLICE_X30Y25         LUT5 (Prop_lut5_I4_O)        0.048     0.862 r  HSYNC/haddr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.862    HSYNC/p_1_in[7]
    SLICE_X30Y25         FDCE                                         r  HSYNC/haddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.815     0.817    HSYNC/clk_50
    SLICE_X30Y25         FDCE                                         r  HSYNC/haddr_reg[7]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X30Y25         FDCE (Hold_fdce_C_D)         0.131     0.696    HSYNC/haddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 HSYNC/divide_counter_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HSYNC/haddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.550     0.552    HSYNC/clk_50
    SLICE_X31Y25         FDCE                                         r  HSYNC/divide_counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141     0.693 f  HSYNC/divide_counter_reg/Q
                         net (fo=12, routed)          0.121     0.814    HSYNC/divide_counter
    SLICE_X30Y25         LUT4 (Prop_lut4_I3_O)        0.045     0.859 r  HSYNC/haddr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.859    HSYNC/p_1_in[6]
    SLICE_X30Y25         FDCE                                         r  HSYNC/haddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.815     0.817    HSYNC/clk_50
    SLICE_X30Y25         FDCE                                         r  HSYNC/haddr_reg[6]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X30Y25         FDCE (Hold_fdce_C_D)         0.120     0.685    HSYNC/haddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VSYNC/divide_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VSYNC/divide_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.377%)  route 0.107ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.590     0.592    VSYNC/clk_50
    SLICE_X40Y54         FDCE                                         r  VSYNC/divide_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VSYNC/divide_counter_reg[0]/Q
                         net (fo=8, routed)           0.107     0.840    VSYNC/sel0[0]
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.885 r  VSYNC/divide_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.885    VSYNC/divide_counter[4]
    SLICE_X41Y54         FDCE                                         r  VSYNC/divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.860     0.862    VSYNC/clk_50
    SLICE_X41Y54         FDCE                                         r  VSYNC/divide_counter_reg[4]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.092     0.697    VSYNC/divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  B_reg[0]/Q
                         net (fo=1, routed)           0.116     0.833    B[0]
    SLICE_X31Y23         FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.816     0.818    CLK_50
    SLICE_X31Y23         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism             -0.252     0.566    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.075     0.641    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 VSYNC/divide_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VSYNC/divide_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.788%)  route 0.153ns (45.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.590     0.592    VSYNC/clk_50
    SLICE_X41Y54         FDCE                                         r  VSYNC/divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VSYNC/divide_counter_reg[4]/Q
                         net (fo=6, routed)           0.153     0.886    VSYNC/sel0[4]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.045     0.931 r  VSYNC/divide_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.931    VSYNC/divide_counter[5]
    SLICE_X41Y53         FDCE                                         r  VSYNC/divide_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.860     0.862    VSYNC/clk_50
    SLICE_X41Y53         FDCE                                         r  VSYNC/divide_counter_reg[5]/C
                         clock pessimism             -0.254     0.608    
    SLICE_X41Y53         FDCE (Hold_fdce_C_D)         0.092     0.700    VSYNC/divide_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 HSYNC/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HSYNC/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.583     0.585    HSYNC/clk_50
    SLICE_X42Y20         FDCE                                         r  HSYNC/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  HSYNC/counter_reg[5]/Q
                         net (fo=5, routed)           0.160     0.909    HSYNC/counter_reg_n_0_[5]
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.954 r  HSYNC/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.954    HSYNC/counter[5]
    SLICE_X42Y20         FDCE                                         r  HSYNC/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.850     0.852    HSYNC/clk_50
    SLICE_X42Y20         FDCE                                         r  HSYNC/counter_reg[5]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X42Y20         FDCE (Hold_fdce_C_D)         0.121     0.706    HSYNC/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.794%)  route 0.205ns (59.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X26Y23         FDRE                                         r  G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  G_reg[1]/Q
                         net (fo=1, routed)           0.205     0.898    G[1]
    SLICE_X28Y23         FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.816     0.818    CLK_50
    SLICE_X28Y23         FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism             -0.233     0.585    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.059     0.644    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 HSYNC/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HSYNC/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.582     0.584    HSYNC/clk_50
    SLICE_X43Y21         FDCE                                         r  HSYNC/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  HSYNC/counter_reg[1]/Q
                         net (fo=8, routed)           0.179     0.904    HSYNC/counter_reg_n_0_[1]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.042     0.946 r  HSYNC/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.946    HSYNC/counter[1]
    SLICE_X43Y21         FDCE                                         r  HSYNC/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.849     0.851    HSYNC/clk_50
    SLICE_X43Y21         FDCE                                         r  HSYNC/counter_reg[1]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     0.689    HSYNC/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 VSYNC/divide_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VSYNC/divide_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.014%)  route 0.193ns (50.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.590     0.592    VSYNC/clk_50
    SLICE_X40Y54         FDCE                                         r  VSYNC/divide_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VSYNC/divide_counter_reg[0]/Q
                         net (fo=8, routed)           0.193     0.926    VSYNC/sel0[0]
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.045     0.971 r  VSYNC/divide_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.971    VSYNC/divide_counter[3]
    SLICE_X41Y54         FDCE                                         r  VSYNC/divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.860     0.862    VSYNC/clk_50
    SLICE_X41Y54         FDCE                                         r  VSYNC/divide_counter_reg[3]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.107     0.712    VSYNC/divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y24     G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y23     G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y24     G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y23     VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y25     VGA_B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y31     VGA_B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y36     VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y23     VGA_G_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y31     VGA_B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y36     VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y36     VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y46     alienborder12_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y32     alienborder2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y41     alienrocketborder3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y36     alienrocketborder4_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     alienrocketborder5_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y39     alienrocketborder5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y42     alienrocketborder6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y24     G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y24     G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y23     G_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y23     G_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y24     G_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y24     G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y23     VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y23     VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     VGA_B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y25     VGA_B_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.752ns  (logic 0.842ns (30.594%)  route 1.910ns (69.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 41.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.506    40.157    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.569    41.572    SHIP/clk_25
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[1]/C
                         clock pessimism              0.000    41.572    
                         clock uncertainty           -0.187    41.385    
    SLICE_X43Y33         FDPE (Setup_fdpe_C_CE)      -0.205    41.180    SHIP/spaceshipX_reg[1]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -40.157    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.752ns  (logic 0.842ns (30.594%)  route 1.910ns (69.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 41.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.506    40.157    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.569    41.572    SHIP/clk_25
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[2]/C
                         clock pessimism              0.000    41.572    
                         clock uncertainty           -0.187    41.385    
    SLICE_X43Y33         FDPE (Setup_fdpe_C_CE)      -0.205    41.180    SHIP/spaceshipX_reg[2]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -40.157    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.752ns  (logic 0.842ns (30.594%)  route 1.910ns (69.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 41.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.506    40.157    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  SHIP/spaceshipX_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.569    41.572    SHIP/clk_25
    SLICE_X43Y33         FDCE                                         r  SHIP/spaceshipX_reg[3]/C
                         clock pessimism              0.000    41.572    
                         clock uncertainty           -0.187    41.385    
    SLICE_X43Y33         FDCE (Setup_fdce_C_CE)      -0.205    41.180    SHIP/spaceshipX_reg[3]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -40.157    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.752ns  (logic 0.842ns (30.594%)  route 1.910ns (69.406%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 41.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.506    40.157    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.569    41.572    SHIP/clk_25
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[4]/C
                         clock pessimism              0.000    41.572    
                         clock uncertainty           -0.187    41.385    
    SLICE_X43Y33         FDPE (Setup_fdpe_C_CE)      -0.205    41.180    SHIP/spaceshipX_reg[4]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -40.157    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.753ns  (logic 0.842ns (30.583%)  route 1.911ns (69.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 41.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.507    40.158    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y35         FDCE                                         r  SHIP/spaceshipX_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.571    41.574    SHIP/clk_25
    SLICE_X43Y35         FDCE                                         r  SHIP/spaceshipX_reg[9]/C
                         clock pessimism              0.000    41.574    
                         clock uncertainty           -0.187    41.387    
    SLICE_X43Y35         FDCE (Setup_fdce_C_CE)      -0.205    41.182    SHIP/spaceshipX_reg[9]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -40.158    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.612ns  (logic 0.842ns (32.232%)  route 1.770ns (67.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.366    40.018    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y34         FDPE                                         r  SHIP/spaceshipX_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.570    41.573    SHIP/clk_25
    SLICE_X43Y34         FDPE                                         r  SHIP/spaceshipX_reg[5]/C
                         clock pessimism              0.000    41.573    
                         clock uncertainty           -0.187    41.386    
    SLICE_X43Y34         FDPE (Setup_fdpe_C_CE)      -0.205    41.181    SHIP/spaceshipX_reg[5]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -40.018    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.612ns  (logic 0.842ns (32.232%)  route 1.770ns (67.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.366    40.018    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  SHIP/spaceshipX_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.570    41.573    SHIP/clk_25
    SLICE_X43Y34         FDCE                                         r  SHIP/spaceshipX_reg[6]/C
                         clock pessimism              0.000    41.573    
                         clock uncertainty           -0.187    41.386    
    SLICE_X43Y34         FDCE (Setup_fdce_C_CE)      -0.205    41.181    SHIP/spaceshipX_reg[6]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -40.018    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.612ns  (logic 0.842ns (32.232%)  route 1.770ns (67.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.366    40.018    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y34         FDCE                                         r  SHIP/spaceshipX_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.570    41.573    SHIP/clk_25
    SLICE_X43Y34         FDCE                                         r  SHIP/spaceshipX_reg[7]/C
                         clock pessimism              0.000    41.573    
                         clock uncertainty           -0.187    41.386    
    SLICE_X43Y34         FDCE (Setup_fdce_C_CE)      -0.205    41.181    SHIP/spaceshipX_reg[7]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -40.018    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.612ns  (logic 0.842ns (32.232%)  route 1.770ns (67.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.366    40.018    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X43Y34         FDPE                                         r  SHIP/spaceshipX_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.570    41.573    SHIP/clk_25
    SLICE_X43Y34         FDPE                                         r  SHIP/spaceshipX_reg[8]/C
                         clock pessimism              0.000    41.573    
                         clock uncertainty           -0.187    41.386    
    SLICE_X43Y34         FDPE (Setup_fdpe_C_CE)      -0.205    41.181    SHIP/spaceshipX_reg[8]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -40.018    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk rise@32.000ns)
  Data Path Delay:        2.590ns  (logic 0.842ns (32.510%)  route 1.748ns (67.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.405ns = ( 37.405 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       32.000    32.000 r  
    L16                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.737    37.405    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.419    37.824 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.997    38.821    SHIP/pulseL
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.299    39.120 r  SHIP/spaceshipX[9]_i_4/O
                         net (fo=1, routed)           0.407    39.527    SHIP/spaceshipX[9]_i_4_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    39.651 r  SHIP/spaceshipX[9]_i_1/O
                         net (fo=10, routed)          0.344    39.995    SHIP/spaceshipX[9]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  SHIP/spaceshipX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.570    41.573    SHIP/clk_25
    SLICE_X41Y34         FDCE                                         r  SHIP/spaceshipX_reg[0]/C
                         clock pessimism              0.000    41.573    
                         clock uncertainty           -0.187    41.386    
    SLICE_X41Y34         FDCE (Setup_fdce_C_CE)      -0.205    41.181    SHIP/spaceshipX_reg[0]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -39.995    
  -------------------------------------------------------------------
                         slack                                  1.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/flying_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.772%)  route 0.172ns (43.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.172     1.777    RKTSHIP/pulsefire
    SLICE_X27Y44         LUT6 (Prop_lut6_I4_O)        0.098     1.875 r  RKTSHIP/flying_i_1__0/O
                         net (fo=1, routed)           0.000     1.875    RKTSHIP/flying_i_1__0_n_0
    SLICE_X27Y44         FDCE                                         r  RKTSHIP/flying_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.831     0.833    RKTSHIP/clk_25
    SLICE_X27Y44         FDCE                                         r  RKTSHIP/flying_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.187     1.020    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092     1.112    RKTSHIP/flying_reg
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.671%)  route 0.316ns (58.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.215     2.019    RKTSHIP/pulse_reg[0]
    SLICE_X30Y51         FDRE                                         r  RKTSHIP/rocketY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.831     0.833    RKTSHIP/clk_25
    SLICE_X30Y51         FDRE                                         r  RKTSHIP/rocketY_reg[8]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.187     1.020    
    SLICE_X30Y51         FDRE (Hold_fdre_C_CE)       -0.016     1.004    RKTSHIP/rocketY_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.297ns (43.001%)  route 0.394ns (56.999%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.492    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.394     2.013    SHIP/pulseL
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.099     2.112 r  SHIP/spaceshipX[4]_i_6/O
                         net (fo=1, routed)           0.000     2.112    SHIP/spaceshipX[4]_i_6_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.182 r  SHIP/spaceshipX_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.182    SHIP/spaceshipX_reg[4]_i_1_n_7
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.854     0.856    SHIP/clk_25
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[1]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.187     1.043    
    SLICE_X43Y33         FDPE (Hold_fdpe_C_D)         0.105     1.148    SHIP/spaceshipX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.226ns (38.376%)  route 0.363ns (61.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.261     2.066    RKTSHIP/pulse_reg[0]
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.832     0.834    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[0]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.187     1.021    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.005    RKTSHIP/rocketY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.226ns (38.376%)  route 0.363ns (61.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.261     2.066    RKTSHIP/pulse_reg[0]
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.832     0.834    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[1]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.187     1.021    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.005    RKTSHIP/rocketY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.226ns (38.376%)  route 0.363ns (61.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.261     2.066    RKTSHIP/pulse_reg[0]
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.832     0.834    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.187     1.021    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.005    RKTSHIP/rocketY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.226ns (38.376%)  route 0.363ns (61.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.261     2.066    RKTSHIP/pulse_reg[0]
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.832     0.834    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[3]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.187     1.021    
    SLICE_X30Y49         FDRE (Hold_fdre_C_CE)       -0.016     1.005    RKTSHIP/rocketY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.333ns (45.824%)  route 0.394ns (54.176%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.492    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.394     2.013    SHIP/pulseL
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.099     2.112 r  SHIP/spaceshipX[4]_i_6/O
                         net (fo=1, routed)           0.000     2.112    SHIP/spaceshipX[4]_i_6_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.218 r  SHIP/spaceshipX_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.218    SHIP/spaceshipX_reg[4]_i_1_n_6
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.854     0.856    SHIP/clk_25
    SLICE_X43Y33         FDPE                                         r  SHIP/spaceshipX_reg[2]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.187     1.043    
    SLICE_X43Y33         FDPE (Hold_fdpe_C_D)         0.105     1.148    SHIP/spaceshipX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 PUL1/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            SHIP/spaceshipX_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.373ns (48.651%)  route 0.394ns (51.349%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.492    PUL1/clk
    SLICE_X36Y23         FDRE                                         r  PUL1/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.128     1.620 r  PUL1/pulse_reg/Q
                         net (fo=4, routed)           0.394     2.013    SHIP/pulseL
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.099     2.112 r  SHIP/spaceshipX[4]_i_6/O
                         net (fo=1, routed)           0.000     2.112    SHIP/spaceshipX[4]_i_6_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.258 r  SHIP/spaceshipX_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.258    SHIP/spaceshipX_reg[4]_i_1_n_5
    SLICE_X43Y33         FDCE                                         r  SHIP/spaceshipX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.854     0.856    SHIP/clk_25
    SLICE_X43Y33         FDCE                                         r  SHIP/spaceshipX_reg[3]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.187     1.043    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.105     1.148    SHIP/spaceshipX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 PUL3/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            RKTSHIP/rocketY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.226ns (34.981%)  route 0.420ns (65.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.565     1.477    PUL3/clk
    SLICE_X31Y43         FDRE                                         r  PUL3/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  PUL3/pulse_reg/Q
                         net (fo=3, routed)           0.102     1.706    PUL3/pulsefire
    SLICE_X31Y43         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  PUL3/rocketY[8]_i_1__0/O
                         net (fo=9, routed)           0.319     2.123    RKTSHIP/pulse_reg[0]
    SLICE_X30Y50         FDRE                                         r  RKTSHIP/rocketY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.831     0.833    RKTSHIP/clk_25
    SLICE_X30Y50         FDRE                                         r  RKTSHIP/rocketY_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.187     1.020    
    SLICE_X30Y50         FDRE (Hold_fdre_C_CE)       -0.016     1.004    RKTSHIP/rocketY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  1.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gameoveraddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.106ns  (logic 1.826ns (16.441%)  route 9.280ns (83.559%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 21.758 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.755    21.758    VSYNC/clk_50
    SLICE_X41Y48         FDCE                                         r  VSYNC/vaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456    22.214 f  VSYNC/vaddr_reg[6]/Q
                         net (fo=126, routed)         7.977    30.191    VSYNC/Q[6]
    SLICE_X20Y25         LUT2 (Prop_lut2_I0_O)        0.124    30.315 r  VSYNC/gameoveraddr[0]_i_9/O
                         net (fo=2, routed)           0.299    30.614    VSYNC/gameoveraddr[0]_i_9_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I3_O)        0.124    30.738 f  VSYNC/gameoveraddr[0]_i_3/O
                         net (fo=17, routed)          1.004    31.742    VSYNC/gameoveraddr[0]_i_3_n_0
    SLICE_X17Y32         LUT2 (Prop_lut2_I1_O)        0.124    31.866 r  VSYNC/gameoveraddr[4]_i_4/O
                         net (fo=1, routed)           0.000    31.866    VSYNC/gameoveraddr[4]_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.416 r  VSYNC/gameoveraddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.416    VSYNC/gameoveraddr_reg[4]_i_1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.530 r  VSYNC/gameoveraddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.530    VSYNC/gameoveraddr_reg[8]_i_1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.864 r  VSYNC/gameoveraddr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    32.864    VSYNC_n_54
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.494    41.497    CLK_25
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[13]/C
                         clock pessimism             -0.171    41.326    
                         clock uncertainty           -0.210    41.117    
    SLICE_X17Y34         FDCE (Setup_fdce_C_D)        0.062    41.179    gameoveraddr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -32.864    
  -------------------------------------------------------------------
                         slack                                  8.314    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gameoveraddr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        11.011ns  (logic 1.731ns (15.720%)  route 9.280ns (84.280%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 21.758 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.755    21.758    VSYNC/clk_50
    SLICE_X41Y48         FDCE                                         r  VSYNC/vaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456    22.214 f  VSYNC/vaddr_reg[6]/Q
                         net (fo=126, routed)         7.977    30.191    VSYNC/Q[6]
    SLICE_X20Y25         LUT2 (Prop_lut2_I0_O)        0.124    30.315 r  VSYNC/gameoveraddr[0]_i_9/O
                         net (fo=2, routed)           0.299    30.614    VSYNC/gameoveraddr[0]_i_9_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I3_O)        0.124    30.738 f  VSYNC/gameoveraddr[0]_i_3/O
                         net (fo=17, routed)          1.004    31.742    VSYNC/gameoveraddr[0]_i_3_n_0
    SLICE_X17Y32         LUT2 (Prop_lut2_I1_O)        0.124    31.866 r  VSYNC/gameoveraddr[4]_i_4/O
                         net (fo=1, routed)           0.000    31.866    VSYNC/gameoveraddr[4]_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.416 r  VSYNC/gameoveraddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.416    VSYNC/gameoveraddr_reg[4]_i_1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.530 r  VSYNC/gameoveraddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.530    VSYNC/gameoveraddr_reg[8]_i_1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.769 r  VSYNC/gameoveraddr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    32.769    VSYNC_n_53
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.494    41.497    CLK_25
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[14]/C
                         clock pessimism             -0.171    41.326    
                         clock uncertainty           -0.210    41.117    
    SLICE_X17Y34         FDCE (Setup_fdce_C_D)        0.062    41.179    gameoveraddr_reg[14]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -32.769    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alien_addr5_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.764ns  (logic 1.355ns (12.588%)  route 9.409ns (87.412%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.754    21.757    VSYNC/clk_50
    SLICE_X43Y45         FDCE                                         r  VSYNC/vaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    22.176 r  VSYNC/vaddr_reg[2]/Q
                         net (fo=128, routed)         7.372    29.548    VSYNC/Q[2]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.299    29.847 r  VSYNC/alien_addr5[9]_i_8/O
                         net (fo=1, routed)           0.000    29.847    ALN5/vaddr_reg[3][0]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.360 r  ALN5/alien_addr5_reg[9]_i_3/CO[3]
                         net (fo=11, routed)          1.413    31.773    ALN5/alien_addr5_reg[9]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124    31.897 r  ALN5/alien_addr5[9]_i_1/O
                         net (fo=10, routed)          0.624    32.521    ALN5_n_28
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.491    41.494    CLK_25
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[6]/C
                         clock pessimism             -0.171    41.323    
                         clock uncertainty           -0.210    41.114    
    SLICE_X6Y26          FDCE (Setup_fdce_C_CE)      -0.169    40.945    alien_addr5_reg[6]
  -------------------------------------------------------------------
                         required time                         40.945    
                         arrival time                         -32.521    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alien_addr5_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.764ns  (logic 1.355ns (12.588%)  route 9.409ns (87.412%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.754    21.757    VSYNC/clk_50
    SLICE_X43Y45         FDCE                                         r  VSYNC/vaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    22.176 r  VSYNC/vaddr_reg[2]/Q
                         net (fo=128, routed)         7.372    29.548    VSYNC/Q[2]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.299    29.847 r  VSYNC/alien_addr5[9]_i_8/O
                         net (fo=1, routed)           0.000    29.847    ALN5/vaddr_reg[3][0]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.360 r  ALN5/alien_addr5_reg[9]_i_3/CO[3]
                         net (fo=11, routed)          1.413    31.773    ALN5/alien_addr5_reg[9]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124    31.897 r  ALN5/alien_addr5[9]_i_1/O
                         net (fo=10, routed)          0.624    32.521    ALN5_n_28
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.491    41.494    CLK_25
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[7]/C
                         clock pessimism             -0.171    41.323    
                         clock uncertainty           -0.210    41.114    
    SLICE_X6Y26          FDCE (Setup_fdce_C_CE)      -0.169    40.945    alien_addr5_reg[7]
  -------------------------------------------------------------------
                         required time                         40.945    
                         arrival time                         -32.521    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alien_addr5_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.764ns  (logic 1.355ns (12.588%)  route 9.409ns (87.412%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.754    21.757    VSYNC/clk_50
    SLICE_X43Y45         FDCE                                         r  VSYNC/vaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    22.176 r  VSYNC/vaddr_reg[2]/Q
                         net (fo=128, routed)         7.372    29.548    VSYNC/Q[2]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.299    29.847 r  VSYNC/alien_addr5[9]_i_8/O
                         net (fo=1, routed)           0.000    29.847    ALN5/vaddr_reg[3][0]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.360 r  ALN5/alien_addr5_reg[9]_i_3/CO[3]
                         net (fo=11, routed)          1.413    31.773    ALN5/alien_addr5_reg[9]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124    31.897 r  ALN5/alien_addr5[9]_i_1/O
                         net (fo=10, routed)          0.624    32.521    ALN5_n_28
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.491    41.494    CLK_25
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[8]/C
                         clock pessimism             -0.171    41.323    
                         clock uncertainty           -0.210    41.114    
    SLICE_X6Y26          FDCE (Setup_fdce_C_CE)      -0.169    40.945    alien_addr5_reg[8]
  -------------------------------------------------------------------
                         required time                         40.945    
                         arrival time                         -32.521    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alien_addr5_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.764ns  (logic 1.355ns (12.588%)  route 9.409ns (87.412%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 21.757 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.754    21.757    VSYNC/clk_50
    SLICE_X43Y45         FDCE                                         r  VSYNC/vaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDCE (Prop_fdce_C_Q)         0.419    22.176 r  VSYNC/vaddr_reg[2]/Q
                         net (fo=128, routed)         7.372    29.548    VSYNC/Q[2]
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.299    29.847 r  VSYNC/alien_addr5[9]_i_8/O
                         net (fo=1, routed)           0.000    29.847    ALN5/vaddr_reg[3][0]
    SLICE_X20Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.360 r  ALN5/alien_addr5_reg[9]_i_3/CO[3]
                         net (fo=11, routed)          1.413    31.773    ALN5/alien_addr5_reg[9]_i_3_n_0
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.124    31.897 r  ALN5/alien_addr5[9]_i_1/O
                         net (fo=10, routed)          0.624    32.521    ALN5_n_28
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.491    41.494    CLK_25
    SLICE_X6Y26          FDCE                                         r  alien_addr5_reg[9]/C
                         clock pessimism             -0.171    41.323    
                         clock uncertainty           -0.210    41.114    
    SLICE_X6Y26          FDCE (Setup_fdce_C_CE)      -0.169    40.945    alien_addr5_reg[9]
  -------------------------------------------------------------------
                         required time                         40.945    
                         arrival time                         -32.521    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gameoveraddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.995ns  (logic 1.715ns (15.598%)  route 9.280ns (84.402%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 21.758 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.755    21.758    VSYNC/clk_50
    SLICE_X41Y48         FDCE                                         r  VSYNC/vaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456    22.214 f  VSYNC/vaddr_reg[6]/Q
                         net (fo=126, routed)         7.977    30.191    VSYNC/Q[6]
    SLICE_X20Y25         LUT2 (Prop_lut2_I0_O)        0.124    30.315 r  VSYNC/gameoveraddr[0]_i_9/O
                         net (fo=2, routed)           0.299    30.614    VSYNC/gameoveraddr[0]_i_9_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I3_O)        0.124    30.738 f  VSYNC/gameoveraddr[0]_i_3/O
                         net (fo=17, routed)          1.004    31.742    VSYNC/gameoveraddr[0]_i_3_n_0
    SLICE_X17Y32         LUT2 (Prop_lut2_I1_O)        0.124    31.866 r  VSYNC/gameoveraddr[4]_i_4/O
                         net (fo=1, routed)           0.000    31.866    VSYNC/gameoveraddr[4]_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.416 r  VSYNC/gameoveraddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.416    VSYNC/gameoveraddr_reg[4]_i_1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.530 r  VSYNC/gameoveraddr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.530    VSYNC/gameoveraddr_reg[8]_i_1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    32.753 r  VSYNC/gameoveraddr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    32.753    VSYNC_n_55
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.494    41.497    CLK_25
    SLICE_X17Y34         FDCE                                         r  gameoveraddr_reg[12]/C
                         clock pessimism             -0.171    41.326    
                         clock uncertainty           -0.210    41.117    
    SLICE_X17Y34         FDCE (Setup_fdce_C_D)        0.062    41.179    gameoveraddr_reg[12]
  -------------------------------------------------------------------
                         required time                         41.179    
                         arrival time                         -32.753    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 VSYNC/vaddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gameoveraddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.992ns  (logic 1.712ns (15.575%)  route 9.280ns (84.425%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.758ns = ( 21.758 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.755    21.758    VSYNC/clk_50
    SLICE_X41Y48         FDCE                                         r  VSYNC/vaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.456    22.214 f  VSYNC/vaddr_reg[6]/Q
                         net (fo=126, routed)         7.977    30.191    VSYNC/Q[6]
    SLICE_X20Y25         LUT2 (Prop_lut2_I0_O)        0.124    30.315 r  VSYNC/gameoveraddr[0]_i_9/O
                         net (fo=2, routed)           0.299    30.614    VSYNC/gameoveraddr[0]_i_9_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I3_O)        0.124    30.738 f  VSYNC/gameoveraddr[0]_i_3/O
                         net (fo=17, routed)          1.004    31.742    VSYNC/gameoveraddr[0]_i_3_n_0
    SLICE_X17Y32         LUT2 (Prop_lut2_I1_O)        0.124    31.866 r  VSYNC/gameoveraddr[4]_i_4/O
                         net (fo=1, routed)           0.000    31.866    VSYNC/gameoveraddr[4]_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.416 r  VSYNC/gameoveraddr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.416    VSYNC/gameoveraddr_reg[4]_i_1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.750 r  VSYNC/gameoveraddr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    32.750    VSYNC_n_51
    SLICE_X17Y33         FDCE                                         r  gameoveraddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.493    41.496    CLK_25
    SLICE_X17Y33         FDCE                                         r  gameoveraddr_reg[9]/C
                         clock pessimism             -0.171    41.325    
                         clock uncertainty           -0.210    41.116    
    SLICE_X17Y33         FDCE (Setup_fdce_C_D)        0.062    41.178    gameoveraddr_reg[9]
  -------------------------------------------------------------------
                         required time                         41.178    
                         arrival time                         -32.750    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ALN5/alienX_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.746ns  (logic 0.580ns (5.397%)  route 10.166ns (94.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 21.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742    21.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456    22.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.304    31.505    ALN5/startscreen
    SLICE_X24Y27         LUT2 (Prop_lut2_I0_O)        0.124    31.629 r  ALN5/alienX[9]_i_1/O
                         net (fo=10, routed)          0.862    32.491    ALN5/alienX[9]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  ALN5/alienX_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.482    41.485    ALN5/clk_25
    SLICE_X28Y25         FDCE                                         r  ALN5/alienX_reg[0]/C
                         clock pessimism             -0.171    41.314    
                         clock uncertainty           -0.210    41.105    
    SLICE_X28Y25         FDCE (Setup_fdce_C_CE)      -0.169    40.936    ALN5/alienX_reg[0]
  -------------------------------------------------------------------
                         required time                         40.936    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                  8.445    

Slack (MET) :             8.445ns  (required time - arrival time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ALN5/alienX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_50_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        10.746ns  (logic 0.580ns (5.397%)  route 10.166ns (94.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.745ns = ( 21.745 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680    21.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.142 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.902    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.742    21.745    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456    22.201 f  startscreen_reg/Q
                         net (fo=159, routed)         9.304    31.505    ALN5/startscreen
    SLICE_X24Y27         LUT2 (Prop_lut2_I0_O)        0.124    31.629 r  ALN5/alienX[9]_i_1/O
                         net (fo=10, routed)          0.862    32.491    ALN5/alienX[9]_i_1_n_0
    SLICE_X28Y25         FDCE                                         r  ALN5/alienX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    41.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.482    41.485    ALN5/clk_25
    SLICE_X28Y25         FDCE                                         r  ALN5/alienX_reg[1]/C
                         clock pessimism             -0.171    41.314    
                         clock uncertainty           -0.210    41.105    
    SLICE_X28Y25         FDCE (Setup_fdce_C_CE)      -0.169    40.936    ALN5/alienX_reg[1]
  -------------------------------------------------------------------
                         required time                         40.936    
                         arrival time                         -32.491    
  -------------------------------------------------------------------
                         slack                                  8.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.457%)  route 0.491ns (72.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.154     1.230    life_addr0
    SLICE_X33Y23         FDCE                                         r  life_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.816     0.818    CLK_25
    SLICE_X33Y23         FDCE                                         r  life_addr_reg[7]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.210     1.077    
    SLICE_X33Y23         FDCE (Hold_fdce_C_CE)       -0.039     1.038    life_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.457%)  route 0.491ns (72.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.154     1.230    life_addr0
    SLICE_X33Y23         FDCE                                         r  life_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.816     0.818    CLK_25
    SLICE_X33Y23         FDCE                                         r  life_addr_reg[8]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.210     1.077    
    SLICE_X33Y23         FDCE (Hold_fdce_C_CE)       -0.039     1.038    life_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.883%)  route 0.533ns (74.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.196     1.271    life_addr0
    SLICE_X34Y24         FDCE                                         r  life_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.816     0.818    CLK_25
    SLICE_X34Y24         FDCE                                         r  life_addr_reg[2]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.210     1.077    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016     1.061    life_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.883%)  route 0.533ns (74.117%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.196     1.271    life_addr0
    SLICE_X34Y24         FDCE                                         r  life_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.816     0.818    CLK_25
    SLICE_X34Y24         FDCE                                         r  life_addr_reg[3]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.210     1.077    
    SLICE_X34Y24         FDCE (Hold_fdce_C_CE)       -0.016     1.061    life_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 startscreen_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ALN1/firecounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.474%)  route 0.642ns (77.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.584     0.586    CLK_50
    SLICE_X43Y19         FDPE                                         r  startscreen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.727 f  startscreen_reg/Q
                         net (fo=159, routed)         0.642     1.368    ALN1/startscreen
    SLICE_X41Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.413 r  ALN1/firecounter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.413    ALN1/firecounter[1]_i_1__2_n_0
    SLICE_X41Y20         FDCE                                         r  ALN1/firecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.850     0.852    ALN1/clk_25
    SLICE_X41Y20         FDCE                                         r  ALN1/firecounter_reg[1]/C
                         clock pessimism              0.049     0.901    
                         clock uncertainty            0.210     1.111    
    SLICE_X41Y20         FDCE (Hold_fdce_C_D)         0.091     1.202    ALN1/firecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.533%)  route 0.542ns (74.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.205     1.281    life_addr0
    SLICE_X34Y22         FDCE                                         r  life_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.819     0.821    CLK_25
    SLICE_X34Y22         FDCE                                         r  life_addr_reg[4]/C
                         clock pessimism              0.049     0.870    
                         clock uncertainty            0.210     1.080    
    SLICE_X34Y22         FDCE (Hold_fdce_C_CE)       -0.016     1.064    life_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 startborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.540%)  route 0.677ns (78.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.547     0.549    CLK_50
    SLICE_X22Y24         FDRE                                         r  startborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  startborder_reg/Q
                         net (fo=1, routed)           0.677     1.367    VSYNC/startborder
    SLICE_X19Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  VSYNC/startaddr[0]_i_1/O
                         net (fo=18, routed)          0.000     1.412    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X19Y54         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.830     0.832    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X19Y54         FDCE                                         r  START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.210     1.091    
    SLICE_X19Y54         FDCE (Hold_fdce_C_D)         0.091     1.182    START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/START/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.470%)  route 0.544ns (74.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.207     1.283    life_addr0
    SLICE_X33Y22         FDCE                                         r  life_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.818     0.820    CLK_25
    SLICE_X33Y22         FDCE                                         r  life_addr_reg[5]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.210     1.079    
    SLICE_X33Y22         FDCE (Hold_fdce_C_CE)       -0.039     1.040    life_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.470%)  route 0.544ns (74.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.207     1.283    life_addr0
    SLICE_X33Y22         FDCE                                         r  life_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.818     0.820    CLK_25
    SLICE_X33Y22         FDCE                                         r  life_addr_reg[6]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.210     1.079    
    SLICE_X33Y22         FDCE (Hold_fdce_C_CE)       -0.039     1.040    life_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lifeborder_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            life_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.299%)  route 0.549ns (74.701%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.551     0.553    CLK_50
    SLICE_X31Y23         FDRE                                         r  lifeborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  lifeborder_reg/Q
                         net (fo=18, routed)          0.337     1.031    VSYNC/lifeborder
    SLICE_X33Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.076 r  VSYNC/life_addr[8]_i_1/O
                         net (fo=9, routed)           0.212     1.288    life_addr0
    SLICE_X33Y24         FDCE                                         r  life_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.815     0.817    CLK_25
    SLICE_X33Y24         FDCE                                         r  life_addr_reg[0]/C
                         clock pessimism              0.049     0.866    
                         clock uncertainty            0.210     1.076    
    SLICE_X33Y24         FDCE (Hold_fdce_C_CE)       -0.039     1.037    life_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.514ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 2.122ns (23.728%)  route 6.821ns (76.272%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.586     9.143    ALN15/alienY_reg[2]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.150     9.293 f  ALN15/G[2]_i_2/O
                         net (fo=1, routed)           0.995    10.288    ALN15/G[2]_i_2_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.332    10.620 r  ALN15/G[2]_i_1/O
                         net (fo=1, routed)           0.000    10.620    ALN15_n_13
    SLICE_X26Y24         FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X26Y24         FDRE                                         r  G_reg[2]/C
                         clock pessimism             -0.171    21.314    
                         clock uncertainty           -0.210    21.105    
    SLICE_X26Y24         FDRE (Setup_fdre_C_D)        0.029    21.134    G_reg[2]
  -------------------------------------------------------------------
                         required time                         21.134    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                 10.514    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.888ns (21.365%)  route 6.949ns (78.635%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.586     9.143    ALN15/alienY_reg[2]_0
    SLICE_X26Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.267 r  ALN15/G[2]_i_4/O
                         net (fo=4, routed)           1.123    10.390    ALN9/scoreborder_reg
    SLICE_X26Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.514 r  ALN9/G[1]_i_1/O
                         net (fo=1, routed)           0.000    10.514    ALN9_n_17
    SLICE_X26Y23         FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X26Y23         FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.171    21.316    
                         clock uncertainty           -0.210    21.107    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)        0.029    21.136    G_reg[1]
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.708ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 1.888ns (21.449%)  route 6.914ns (78.551%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.586     9.143    ALN15/alienY_reg[2]_0
    SLICE_X26Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.267 r  ALN15/G[2]_i_4/O
                         net (fo=4, routed)           1.088    10.355    ALN9/scoreborder_reg
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.479 r  ALN9/B[0]_i_1/O
                         net (fo=1, routed)           0.000    10.479    ALN9_n_19
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.171    21.316    
                         clock uncertainty           -0.210    21.107    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.081    21.188    B_reg[0]
  -------------------------------------------------------------------
                         required time                         21.188    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                 10.708    

Slack (MET) :             10.752ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 2.084ns (23.936%)  route 6.623ns (76.064%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.028     8.585    ALN15/alienY_reg[2]_0
    SLICE_X19Y29         LUT3 (Prop_lut3_I2_O)        0.118     8.703 f  ALN15/G[0]_i_2/O
                         net (fo=1, routed)           1.355    10.058    ALN9/winscreen_reg
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.326    10.384 r  ALN9/G[0]_i_1/O
                         net (fo=1, routed)           0.000    10.384    ALN9_n_16
    SLICE_X29Y24         FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X29Y24         FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.171    21.314    
                         clock uncertainty           -0.210    21.105    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031    21.136    G_reg[0]
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 10.752    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 RKTSHIP/rocketY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rocketborder_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.836ns (21.090%)  route 6.869ns (78.910%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 21.490 - 20.000 ) 
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.675     1.678    RKTSHIP/clk_25
    SLICE_X30Y49         FDRE                                         r  RKTSHIP/rocketY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518     2.196 r  RKTSHIP/rocketY_reg[3]/Q
                         net (fo=48, routed)          6.129     8.325    RKTSHIP/rocketY_reg[8]_0[3]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.449 r  RKTSHIP/rocketborder_i_35/O
                         net (fo=1, routed)           0.000     8.449    VSYNC/rocketY_reg[7]_5[0]
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.999 r  VSYNC/rocketborder_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.999    VSYNC/rocketborder_reg_i_9_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  VSYNC/rocketborder_reg_i_3/CO[0]
                         net (fo=1, routed)           0.741    10.010    RKTSHIP/vaddr_reg[8]_0[0]
    SLICE_X24Y32         LUT5 (Prop_lut5_I2_O)        0.373    10.383 r  RKTSHIP/rocketborder_i_1/O
                         net (fo=1, routed)           0.000    10.383    RKTSHIP_n_190
    SLICE_X24Y32         FDRE                                         r  rocketborder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.487    21.490    CLK_50
    SLICE_X24Y32         FDRE                                         r  rocketborder_reg/C
                         clock pessimism             -0.171    21.319    
                         clock uncertainty           -0.210    21.110    
    SLICE_X24Y32         FDRE (Setup_fdre_C_D)        0.077    21.187    rocketborder_reg
  -------------------------------------------------------------------
                         required time                         21.187    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.857ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 1.888ns (21.827%)  route 6.762ns (78.173%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.586     9.143    ALN15/alienY_reg[2]_0
    SLICE_X26Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.267 r  ALN15/G[2]_i_4/O
                         net (fo=4, routed)           0.936    10.203    ALN9/scoreborder_reg
    SLICE_X30Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.327 r  ALN9/B[1]_i_1/O
                         net (fo=1, routed)           0.000    10.327    ALN9_n_20
    SLICE_X30Y23         FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.171    21.316    
                         clock uncertainty           -0.210    21.107    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.077    21.184    B_reg[1]
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                 10.857    

Slack (MET) :             10.993ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 1.888ns (22.298%)  route 6.579ns (77.702%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.414     8.971    ALN15/alienY_reg[2]_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.095 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.925    10.020    ALN15/R[2]_i_6_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.144 r  ALN15/R[0]_i_1/O
                         net (fo=1, routed)           0.000    10.144    ALN15_n_10
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.485    21.488    CLK_50
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.171    21.317    
                         clock uncertainty           -0.210    21.108    
    SLICE_X26Y22         FDRE (Setup_fdre_C_D)        0.029    21.137    R_reg[0]
  -------------------------------------------------------------------
                         required time                         21.137    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 10.993    

Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 1.888ns (22.491%)  route 6.507ns (77.509%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.414     8.971    ALN15/alienY_reg[2]_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.095 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.852     9.948    ALN15/R[2]_i_6_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.072 r  ALN15/R[1]_i_1/O
                         net (fo=1, routed)           0.000    10.072    ALN15_n_11
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.485    21.488    CLK_50
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.171    21.317    
                         clock uncertainty           -0.210    21.108    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.029    21.137    R_reg[1]
  -------------------------------------------------------------------
                         required time                         21.137    
                         arrival time                         -10.072    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 1.888ns (22.628%)  route 6.456ns (77.372%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.414     8.971    ALN15/alienY_reg[2]_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I1_O)        0.124     9.095 r  ALN15/R[2]_i_6/O
                         net (fo=3, routed)           0.801     9.897    ALN15/R[2]_i_6_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I4_O)        0.124    10.021 r  ALN15/R[2]_i_2/O
                         net (fo=1, routed)           0.000    10.021    ALN15_n_12
    SLICE_X27Y23         FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.484    21.487    CLK_50
    SLICE_X27Y23         FDRE                                         r  R_reg[2]/C
                         clock pessimism             -0.171    21.316    
                         clock uncertainty           -0.210    21.107    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.029    21.136    R_reg[2]
  -------------------------------------------------------------------
                         required time                         21.136    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.429ns  (required time - arrival time)
  Source:                 ALN13/alienY_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 1.758ns (22.679%)  route 5.994ns (77.321%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.680     1.680    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.674     1.677    ALN13/clk_25
    SLICE_X19Y46         FDPE                                         r  ALN13/alienY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDPE (Prop_fdpe_C_Q)         0.419     2.096 r  ALN13/alienY_reg[5]/Q
                         net (fo=16, routed)          1.611     3.707    ALN13/alienY_reg[8]_0[3]
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.006 r  ALN13/alienY[8]_i_95/O
                         net (fo=1, routed)           0.000     4.006    ALN13/alienY[8]_i_95_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.556 f  ALN13/alienY_reg[8]_i_45/CO[3]
                         net (fo=1, routed)           1.016     5.572    ALN13/alienY_reg[8]_i_45_n_0
    SLICE_X14Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.696 f  ALN13/alienY[8]_i_15/O
                         net (fo=1, routed)           0.790     6.485    ALN9/alienalive_reg_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     6.609 f  ALN9/alienY[8]_i_7/O
                         net (fo=2, routed)           0.824     7.433    ALN15/alienalive_reg_1
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ALN15/alienY[8]_i_3/O
                         net (fo=141, routed)         1.414     8.971    ALN15/alienY_reg[2]_0
    SLICE_X27Y24         LUT5 (Prop_lut5_I1_O)        0.118     9.089 r  ALN15/B[2]_i_1/O
                         net (fo=1, routed)           0.339     9.429    ALN15_n_43
    SLICE_X28Y24         FDRE                                         r  B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.490    21.490    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.313 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.912    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         1.482    21.485    CLK_50
    SLICE_X28Y24         FDRE                                         r  B_reg[2]/C
                         clock pessimism             -0.171    21.314    
                         clock uncertainty           -0.210    21.105    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)       -0.247    20.858    B_reg[2]
  -------------------------------------------------------------------
                         required time                         20.858    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 11.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MEMALIEN2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.294ns (41.675%)  route 0.411ns (58.325%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.586     0.588    MEMALIEN2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  MEMALIEN2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.792 r  MEMALIEN2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.212     1.004    alien2_dout[0]
    SLICE_X27Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.049 f  B[0]_i_4/O
                         net (fo=1, routed)           0.199     1.248    ALN9/alienborder2_reg
    SLICE_X30Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.293 r  ALN9/B[0]_i_1/O
                         net (fo=1, routed)           0.000     1.293    ALN9_n_19
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.816     0.818    CLK_50
    SLICE_X30Y23         FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.210     1.077    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.121     1.198    B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ALN12/alienY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder12_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.400ns (53.160%)  route 0.352ns (46.840%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.591     0.593    ALN12/clk_25
    SLICE_X39Y47         FDCE                                         r  ALN12/alienY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.141     0.734 f  ALN12/alienY_reg[8]/Q
                         net (fo=10, routed)          0.207     0.941    VSYNC/alienY_reg[8]_2[6]
    SLICE_X38Y48         LUT2 (Prop_lut2_I1_O)        0.048     0.989 r  VSYNC/alienborder12_i_18/O
                         net (fo=1, routed)           0.000     0.989    VSYNC/alienborder12_i_18_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     1.076 r  VSYNC/alienborder12_reg_i_5/CO[0]
                         net (fo=1, routed)           0.145     1.221    ALN12/vaddr_reg[8]_0[0]
    SLICE_X38Y46         LUT5 (Prop_lut5_I3_O)        0.124     1.345 r  ALN12/alienborder12_i_1/O
                         net (fo=1, routed)           0.000     1.345    alienborder120
    SLICE_X38Y46         FDRE                                         r  alienborder12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.859     0.861    CLK_50
    SLICE_X38Y46         FDRE                                         r  alienborder12_reg/C
                         clock pessimism              0.049     0.910    
                         clock uncertainty            0.210     1.120    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.241    alienborder12_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.249ns (34.289%)  route 0.477ns (65.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.586     0.588    MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204     0.792 r  MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.477     1.269    ALN15/douta[0]
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.314 r  ALN15/R[0]_i_1/O
                         net (fo=1, routed)           0.000     1.314    ALN15_n_10
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.818     0.820    CLK_50
    SLICE_X26Y22         FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.210     1.079    
    SLICE_X26Y22         FDRE (Hold_fdre_C_D)         0.091     1.170    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ALN3/alienY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.403ns (52.557%)  route 0.364ns (47.443%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.578     0.580    ALN3/clk_25
    SLICE_X2Y31          FDCE                                         r  ALN3/alienY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  ALN3/alienY_reg[8]/Q
                         net (fo=9, routed)           0.193     0.913    ALN3/alienY_reg[8]_0[6]
    SLICE_X1Y32          LUT3 (Prop_lut3_I1_O)        0.048     0.961 r  ALN3/alienborder3_i_10/O
                         net (fo=1, routed)           0.000     0.961    ALN3/alienborder3_i_10_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.049 r  ALN3/alienborder3_reg_i_3/CO[0]
                         net (fo=1, routed)           0.171     1.220    ALN3/alienborder33
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.126     1.346 r  ALN3/alienborder3_i_1/O
                         net (fo=1, routed)           0.000     1.346    alienborder30
    SLICE_X5Y33          FDRE                                         r  alienborder3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.846     0.848    CLK_50
    SLICE_X5Y33          FDRE                                         r  alienborder3_reg/C
                         clock pessimism              0.049     0.897    
                         clock uncertainty            0.210     1.107    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.091     1.198    alienborder3_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ALN8/alienY_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder8_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.401ns (51.477%)  route 0.378ns (48.523%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.563     0.565    ALN8/clk_25
    SLICE_X17Y46         FDCE                                         r  ALN8/alienY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  ALN8/alienY_reg[8]/Q
                         net (fo=9, routed)           0.263     0.969    ALN8/alienY_reg[8]_0[6]
    SLICE_X14Y47         LUT3 (Prop_lut3_I2_O)        0.046     1.015 r  ALN8/alienborder8_i_17/O
                         net (fo=1, routed)           0.000     1.015    ALN8/alienborder8_i_17_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     1.103 r  ALN8/alienborder8_reg_i_5/CO[0]
                         net (fo=1, routed)           0.115     1.218    ALN8/alienborder83
    SLICE_X19Y47         LUT5 (Prop_lut5_I4_O)        0.126     1.344 r  ALN8/alienborder8_i_1/O
                         net (fo=1, routed)           0.000     1.344    alienborder80
    SLICE_X19Y47         FDRE                                         r  alienborder8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.832     0.834    CLK_50
    SLICE_X19Y47         FDRE                                         r  alienborder8_reg/C
                         clock pessimism              0.049     0.883    
                         clock uncertainty            0.210     1.093    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.091     1.184    alienborder8_reg
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.249ns (33.396%)  route 0.497ns (66.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.586     0.588    MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.204     0.792 r  MEMALIEN1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.497     1.289    ALN15/douta[1]
    SLICE_X27Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.334 r  ALN15/R[1]_i_1/O
                         net (fo=1, routed)           0.000     1.334    ALN15_n_11
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.818     0.820    CLK_50
    SLICE_X27Y22         FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.210     1.079    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091     1.170    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ALIENRKT1/rocketX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienrocketborder1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.400ns (50.770%)  route 0.388ns (49.230%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.578     0.580    ALIENRKT1/clk_25
    SLICE_X39Y26         FDRE                                         r  ALIENRKT1/rocketX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ALIENRKT1/rocketX_reg[8]/Q
                         net (fo=31, routed)          0.214     0.935    ALIENRKT1/Q[8]
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.049     0.984 r  ALIENRKT1/alienrocketborder1_i_13/O
                         net (fo=1, routed)           0.000     0.984    ALIENRKT1/alienrocketborder1_i_13_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.080 r  ALIENRKT1/alienrocketborder1_reg_i_4/CO[1]
                         net (fo=1, routed)           0.173     1.253    ALIENRKT1/alienrocketborder1262_in
    SLICE_X40Y29         LUT5 (Prop_lut5_I3_O)        0.114     1.367 r  ALIENRKT1/alienrocketborder1_i_1/O
                         net (fo=1, routed)           0.000     1.367    ALIENRKT1_n_44
    SLICE_X40Y29         FDRE                                         r  alienrocketborder1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.850     0.852    CLK_50
    SLICE_X40Y29         FDRE                                         r  alienrocketborder1_reg/C
                         clock pessimism              0.049     0.901    
                         clock uncertainty            0.210     1.111    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091     1.202    alienrocketborder1_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ALN15/alienalive_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder15_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.544%)  route 0.604ns (76.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.564     0.566    ALN15/clk_25
    SLICE_X13Y39         FDPE                                         r  ALN15/alienalive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDPE (Prop_fdpe_C_Q)         0.141     0.707 r  ALN15/alienalive_reg/Q
                         net (fo=4, routed)           0.604     1.311    ALN15/alienalive15
    SLICE_X14Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.356 r  ALN15/alienborder15_i_1/O
                         net (fo=1, routed)           0.000     1.356    alienborder150
    SLICE_X14Y43         FDRE                                         r  alienborder15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.831     0.833    CLK_50
    SLICE_X14Y43         FDRE                                         r  alienborder15_reg/C
                         clock pessimism              0.049     0.882    
                         clock uncertainty            0.210     1.092    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.091     1.183    alienborder15_reg
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ALN14/alienalive_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder14_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.186ns (23.480%)  route 0.606ns (76.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.560     0.562    ALN14/clk_25
    SLICE_X22Y45         FDPE                                         r  ALN14/alienalive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  ALN14/alienalive_reg/Q
                         net (fo=6, routed)           0.606     1.309    ALN14/alienalive14
    SLICE_X22Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.354 r  ALN14/alienborder14_i_1/O
                         net (fo=1, routed)           0.000     1.354    alienborder140
    SLICE_X22Y46         FDRE                                         r  alienborder14_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.828     0.830    CLK_50
    SLICE_X22Y46         FDRE                                         r  alienborder14_reg/C
                         clock pessimism              0.049     0.879    
                         clock uncertainty            0.210     1.089    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.180    alienborder14_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ALN11/alienalive_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alienborder11_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.506%)  route 0.640ns (77.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.548     0.548    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    clk_gen/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.566     0.568    ALN11/clk_25
    SLICE_X7Y45          FDPE                                         r  ALN11/alienalive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDPE (Prop_fdpe_C_Q)         0.141     0.709 r  ALN11/alienalive_reg/Q
                         net (fo=4, routed)           0.640     1.349    ALN11/alienalive11
    SLICE_X6Y44          LUT5 (Prop_lut5_I0_O)        0.045     1.394 r  ALN11/alienborder11_i_1/O
                         net (fo=1, routed)           0.000     1.394    alienborder110
    SLICE_X6Y44          FDRE                                         r  alienborder11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.814     0.814    clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    clk_gen/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_gen/inst/clkout2_buf/O
                         net (fo=113, routed)         0.834     0.836    CLK_50
    SLICE_X6Y44          FDRE                                         r  alienborder11_reg/C
                         clock pessimism              0.049     0.885    
                         clock uncertainty            0.210     1.095    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.120     1.215    alienborder11_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.179    





