/*
===========================================================================
*/
/**
  @file ClockRPMNPA.c

  NPA node definitions for the MSM8974 RPM clock driver.
*/
/*
  ====================================================================

  Copyright (c) 2011 - 2012 Qualcomm Technologies Incorporated.  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ====================================================================
  $Header: //components/rel/rpm.bf/2.1.3/core/systemdrivers/clock/hw/mdm9x05/ClockRPMNPA.c#7 $
  $DateTime: 2019/09/09 08:59:18 $
  $Author: pwbldsvc $

  when          who     what, where, why
  --------   ---     -------------------------------------------------
  11/06/12   vtw     Created from 8974.

  ====================================================================
*/


/*=========================================================================
      Include Files
==========================================================================*/

#include "ClockRPMNPA.h"
#include "mpm.h"
#include "ddr_drivers.h"
#include "swevent.h"
#include "QDSSLite.h"
#include "ClockRPMBIMC.h"

/*=========================================================================
      Macros
==========================================================================*/

#define NUM_CLOCK_RESOURCE                 5

// markers for npa clients, marked in client resource data
#define CLK_NPA_NODE_RES_DATA_INTERNAL_CLIENT_FLAG  0x00010000

#define CLK_NPA_NODE_RES_DATA_CLIENT_ID_MASK        0x0000FFFF
#define CLK_NPA_NODE_CLIENT_ID_EQ(hClient, id)      (((uint32)((hClient)->resource_data) & CLK_NPA_NODE_RES_DATA_CLIENT_ID_MASK) == (id))

#define CLK_NPA_NODE_RES_DATA_MPSS_REQ              0x504D
#define CLK_NPA_NODE_RES_DATA_APSS_REQ              0x5041

/*=========================================================================
      Prototypes
==========================================================================*/
extern unsigned int qdss_fuse_trace_access(void);
extern void sleep_update_xo_stats(const npa_client *xo_clients, const npa_client *changed_client);

static npa_resource_state Clock_NPANodeCXOFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeDCVSEnaFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeCPUFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

#if 0
static npa_resource_state  Clock_NPANodeGenericOffFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);
#endif
static npa_resource_state Clock_NPANodeGenericFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeBIMCFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeQPICFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState 
);


static npa_resource_state Clock_NPANodeGPLL0Func
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeCryptoFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeSPMFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_resource_state Clock_NPANodeQDSSFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
);

static npa_query_status Clock_NPAResourceQuery
(
  npa_resource   *pResource,
  unsigned int   nId,
  npa_query_type *pResult
);

static void Clock_QDSS_PreChangedCB
(
  const railway_settings *settings,
  void                   *cookie
);

static void Clock_QDSS_PostChangedCB
(
  const railway_settings *settings,
  void                   *cookie
);

static void Clock_NPACreateMarkedClient
(
  npa_client *hClient
);


const npa_resource_plugin Clock_NPANodeSPMPlugin =
{
  npa_identity_update_fcn,
  /* Supported client types */
  0xffffffff,                   /* All client types supported */
  Clock_NPACreateMarkedClient,  /* Create client function */
  NULL                          /* Destroy client function */
};

/*=========================================================================
      Data
==========================================================================*/

/*
 * Define the local clock resources.
 */
Clock_NPAResourcesType Clock_Resources =
{
  .CXONPANode =
  {
    /* CXO Resource */
    .Resource =
    {
      "/xo/cxo",                                                    /* Name of resource */
      "Enable",                                                     /* Units for this resource */
      1,                                                            /* Maximum state */
      &npa_max_plugin,                                              /* Plugin */
      NPA_RESOURCE_REMOTE_ACCESS_ALLOWED|NPA_RESOURCE_DRIVER_UNCONDITIONAL, /* Resource Attributes */
    },

    /* CXO Node */
    .Node =
    {
      "/node/xo/cxo",                                               /* Name */
      Clock_NPANodeCXOFunc,                                         /* Driver function */
      NPA_RESOURCE_DEFAULT,                                         /* Attributes */
      NULL,                                                         /* Data */
      NPA_EMPTY_ARRAY,                                              /* Dep array */
      1,
      &Clock_Resources.CXONPANode.Resource                          /* Resource Array */
    }
  },

  .DCVSEnaNPANode =
  {
    /* DCVS Enable Resource */
    .Resource =
    {
      "/clk/dcvs.ena",                                              /* Name of resource */
      "Enable",                                                     /* Units for this resource */
      1,                                                            /* Maximum state */
      &npa_max_plugin,                                              /* Plugin */
      NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                           /* Resource Attributes */
    },

    /* CXO Node */
    .Node =
    {
      "/node/clk/dcvs.ena",                                         /* Name */
      Clock_NPANodeDCVSEnaFunc,                                     /* Driver function */
      NPA_RESOURCE_DEFAULT,                                         /* Attributes */
      NULL,                                                         /* Data */
      NPA_EMPTY_ARRAY,                                              /* Dep array */
      1,
      &Clock_Resources.DCVSEnaNPANode.Resource                      /* Resource Array */
    }
  },

  .CPUClockResource =
  {
    .NPANode =
    {
      /* CPU Resource */
      .Resource =
      {
        "/clk/cpu",                                                 /* Name of resource */
        "KHz",                                                      /* Units for this resource */
        0,                                                          /* Maximum state */
        &npa_max_plugin,                                            /* Plugin */
        NPA_RESOURCE_DEFAULT,                                       /* Resource Attributes */
      },

      /* CPU Node */
      .Node =
      {
        "/node/clk/cpu",                                            /* Name */
        Clock_NPANodeCPUFunc,                                       /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.CPUClockResource,                          /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1,
        &Clock_Resources.CPUClockResource.NPANode.Resource          /* Resource Array */
      }
    }
  },

  .PCNOCClockResource =
  {
    .NPANode =
    {
      /* PCNOC Resource */
      .Resource =
      {
        "/clk/pcnoc",                                               /* Name of resource */
        "KHz",                                                      /* Units for this resource */
        0,                                                          /* Maximum state */
        &npa_max_plugin,                                            /* Plugin */
        NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                         /* Resource Attributes */
        (npa_user_data)NULL,                                        /* User data field  */
        Clock_NPAResourceQuery                                      /* Query fcn */
      },

      /* PCNOC Node */
      .Node =
      {
        "/node/clk/pcnoc",                                          /* Name */
        Clock_NPANodeGenericFunc,                                   /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.PCNOCClockResource,                        /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1,
        &Clock_Resources.PCNOCClockResource.NPANode.Resource        /* Resource Array */
      }
    }
  },

  .BIMCClockResource =
  {
    .NPANode =
    {
      /* BIMC Resource */
      .Resource =
      {
        "/clk/bimc",                                                /* Name of resource */
        "KHz",                                                      /* Units for this resource */
        0,                                                          /* Maximum state */
        &npa_bimc_max_plugin,                                       /* Plugin */
        (NPA_RESOURCE_DRIVER_UNCONDITIONAL | NPA_RESOURCE_REMOTE_ACCESS_ALLOWED),   /* Resource Attributes */
        (npa_user_data)NULL,                                        /* User data field  */
        Clock_NPAResourceQuery                                      /* Query fcn */
      },

      /* BIMC Node */ 
      .Node =
      { 
        "/node/clk/bimc",                                           /* Name */
        Clock_NPANodeBIMCFunc,                                      /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.BIMCClockResource,                         /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1, 
        &Clock_Resources.BIMCClockResource.NPANode.Resource         /* Resource Array */
      }
    }
  },

  .QPICClockResources =
  {
    .ClkQPIC =
    {
      .NPANode =
      {
        /* QPIC Resource */
        .Resource =
        {
          "/clk/qpic",												                          /* Name of resource */
          "KHz",														                            /* Units for this resource */
          0,															                              /* Maximum state */
          &npa_max_plugin,                                              /* Plugin */
          NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                           /* Resource Attributes */
          (npa_user_data)NULL,                                          /* User data field	*/
          Clock_NPAResourceQuery                                        /* Query fcn */
        },

        /* QPIC Node */ 
        .Node =
        { 
          "/node/clk/qpic",                                             /* Name */
          Clock_NPANodeQPICFunc,                                        /* Driver function */
          NPA_RESOURCE_DEFAULT,                                         /* Attributes */
          &Clock_Resources.QPICClockResources.ClkQPIC,                   /* Data */
          NPA_EMPTY_ARRAY,                                              /* Dep array */
          1, 
          &Clock_Resources.QPICClockResources.ClkQPIC.NPANode.Resource  /* Resource Array */
        }
      }
    },
	.ClkQPICIO =
    {
      .NPANode = NULL
    }
  },
  

 /* gcc_apss_axi_async_clk is scaled along with BIMC. No separate NPA node required for it */
  
  .APSSAXIASYNCClockResource =
  {
     .NPANode = NULL
  },
  
  .SPMClockResource =
  {
    .NPANode =
    {
      /* SPM Resource */
      .Resource =
      {
        "/clk/spm",                                                 /* Name of resource */
        "Enable",                                                   /* Units for this resource */
        1,                                                          /* Maximum state */
        &Clock_NPANodeSPMPlugin,                                    /* Plugin */
        NPA_RESOURCE_DRIVER_UNCONDITIONAL,              
      },

      /* SPM Node */
      .Node =
      {
        "/node/clk/spm",                                            /* Name */
        Clock_NPANodeSPMFunc,                                       /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.SPMClockResource,                          /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1,
        &Clock_Resources.SPMClockResource.NPANode.Resource          /* Resource Array */
      }
    }
  },
  
  .QDSSClockResource =
  {
    .NPANode =
    {
      /* QDSS Resource */
      .Resource =
      {
        "/clk/qdss",                                                /* Name of resource */
        "STATE",                                                    /* Units for this resource */
        CLOCK_QDSS_LEVEL_LOW,                                       /* Maximum state */
        &npa_max_plugin,                                            /* Plugin */
        NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                         /* Resource Attributes */
      },

      /* QDSS Node */
      .Node =
      {
        "/node/clk/qdss",                                           /* Name */
        Clock_NPANodeQDSSFunc,                                      /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.QDSSClockResource,                         /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1,
        &Clock_Resources.QDSSClockResource.NPANode.Resource         /* Resource Array */
      }
    }
  },
  .GPLL0ClockResource =
  {
    .NPANode =
    {
      /* GPLL0 Resource */
      .Resource =
      {
        "/clk/gpll0",                                                 /* Name of resource */
        "Enable",                                                      /* Units for this resource */
        1,                                                          /* Maximum state */
        &npa_max_plugin,                                            /* Plugin */
        NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                         /* Resource Attributes */
      },

      /* GPLL0 Node */
      .Node =
      {
        "/node/clk/gpll0",                                            /* Name */
        Clock_NPANodeGPLL0Func,                                       /* Driver function */
        NPA_RESOURCE_DEFAULT,                                       /* Attributes */
        &Clock_Resources.GPLL0ClockResource,                          /* Data */
        NPA_EMPTY_ARRAY,                                            /* Dep array */
        1,
        &Clock_Resources.GPLL0ClockResource.NPANode.Resource /* Resource Array */
       }
    }
  },

  .CryptoClockResource =
  {
    .ClkCE =
    {
      .NPANode =
      {
        /* CE Resource */
        .Resource =
        {
          "/clk/ce1",                                                 /* Name of resource */
          "KHz",                                                      /* Units for this resource */
          0,                                                          /* Maximum state */
          &npa_max_plugin,                                            /* Plugin */
          NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,                         /* Resource Attributes */
          (npa_user_data)NULL,                                        /* User data field  */
          Clock_NPAResourceQuery                                      /* Query fcn */
        },

        /* CE Node */
        .Node =
        {
          "/node/clk/ce1",                                            /* Name */
          Clock_NPANodeCryptoFunc,                                    /* Driver function */
          NPA_RESOURCE_DEFAULT,                                       /* Attributes */
          &Clock_Resources.CryptoClockResource,                          /* Data */
          NPA_EMPTY_ARRAY,                                            /* Dep array */
          1,
          &Clock_Resources.CryptoClockResource.ClkCE.NPANode.Resource    /* Resource Array */
        }
      }
    }
  },
};


/*=========================================================================
      Functions
==========================================================================*/

/*===========================================================================

  FUNCTION      Clock_GetNPAResources

  DESCRIPTION   This function is for getting the point to all clocks NPA node

  PARAMETERS    None

  DEPENDENCIES  None.

  RETURN VALUE  Pointer to all clocks NPA resource

  SIDE EFFECTS  None.

===========================================================================*/
Clock_NPAResourcesType* Clock_GetNPAResources
(
  void
)
{
  return &Clock_Resources;
}


/*===========================================================================

  FUNCTION      Clock_SetClockSpeed

  DESCRIPTION   This function is for setting the clock speed

  PARAMETERS    pClockResource [in] - Clock to be change
                nFreqHz [in]        - New clock speed

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
npa_resource_state Clock_SetClockSpeed
(
  ClockResourceType   *pClockResource,
  uint32              nFreqHz
)
{
  uint32 nCfg;
  ClockMuxConfigType  *pNewConfig;

  /* Find new clock config that match to setting frequency */
  pNewConfig = pClockResource->pClock->pDomain->pBSPConfig;

  for ( nCfg = pClockResource->nMinLevel; nCfg < pClockResource->nMaxLevel; nCfg++ )
  {
    // Check frequency that supported in this HW version only
    if ( Clock_IsBSPSupported(&pNewConfig[nCfg]) &&
         (nFreqHz <= pNewConfig[nCfg].nFreqHz) )
    {
      break;
    }
  }

  /* Do nothing if clock is already in the same as active config */
  if ( &pNewConfig[nCfg] == pClockResource->pClock->pDomain->pActiveMuxConfig )
  {
    return pNewConfig[nCfg].nFreqHz;
  }

  /* Switch clock */
  Clock_SetClockConfig( pClockResource->pClock->pDomain, &pNewConfig[nCfg] );
  pClockResource->nCurLevel = nCfg;

  /* Log clock frequency */
  SWEVENT( CLOCK_EVENT_FREQ,
           HAL_clk_GetTestClockId(pClockResource->pClock->HALHandle),
           pNewConfig[nCfg].nFreqHz );

  return pNewConfig[nCfg].nFreqHz;

}/*END Clock_SetClockSpeed */


/*===========================================================================

  FUNCTION      Clock_InitNPA

  DESCRIPTION   This function is used setup NPA node to all the clock
                resource

  PARAMETERS    None.

  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
DALResult Clock_InitNPA
(
  void
)
{
  npa_resource_state  nInitialRequest;
  ClockResourceType   *pResource;
  ClockDrvCtxt        *pDrvCtxt;
  uint32              nIndex;
  boolean             bEnabled = FALSE;

  static ClockResourceType* clock_res[NUM_CLOCK_RESOURCE] =
  {
    &Clock_Resources.CPUClockResource,
    &Clock_Resources.PCNOCClockResource,
    &Clock_Resources.BIMCClockResource,
    &Clock_Resources.QPICClockResources.ClkQPIC,
    &Clock_Resources.CryptoClockResource.ClkCE,
    
  };

  pDrvCtxt = Clock_GetDrvCtxt();

  /*-----------------------------------------------------------------------*/
  /* Init the NPA CXO resource/node                                        */
  /*-----------------------------------------------------------------------*/
  nInitialRequest = 1;
  npa_define_node(&Clock_Resources.CXONPANode.Node, &nInitialRequest, NULL);

  /*-----------------------------------------------------------------------*/
  /* Init the NPA DCVS enable resource/node                                */
  /*-----------------------------------------------------------------------*/
  nInitialRequest = (pDrvCtxt->bDCVSEnabled) ? 1 : 0;
  npa_define_node(&Clock_Resources.DCVSEnaNPANode.Node, &nInitialRequest, NULL);

  /* Define PCNOC and BIMC NPA node. */
  for(nIndex = 0; nIndex < NUM_CLOCK_RESOURCE; nIndex ++)
  {
    bEnabled = FALSE;
    pResource = clock_res[nIndex];
    
    Clock_IsClockEnabled((ClockIdType)pResource->pClock, &bEnabled);
    
    pResource->NPANode.Resource.max = pResource->pClock->pDomain->pBSPConfig[pResource->nMaxLevel].nFreqHz / 1000;
    
    if ( bEnabled )
    {
      nInitialRequest = pResource->pClock->pDomain->pBSPConfig[pResource->nCurLevel].nFreqHz / 1000;
    }

    npa_define_node(&pResource->NPANode.Node, &nInitialRequest, NULL);

   }

  /*-----------------------------------------------------------------------*/
  /* Init the NPA QDSS resource/node                                       */
  /*-----------------------------------------------------------------------*/

  nInitialRequest = 0;
  npa_define_node(&Clock_Resources.QDSSClockResource.NPANode.Node, &nInitialRequest, NULL);

  
 /*-----------------------------------------------------------------------*/
 /* Init the NPA SPM resource/node                                       */
 /*-----------------------------------------------------------------------*/
 
 nInitialRequest = 1;
 npa_define_node(&Clock_Resources.SPMClockResource.NPANode.Node, &nInitialRequest, NULL);

 /*-----------------------------------------------------------------------*/
  /* Init the NPA GPLL0 resource/node                                       */
  /*-----------------------------------------------------------------------*/

  nInitialRequest = 0;
  npa_define_node(&Clock_Resources.GPLL0ClockResource.NPANode.Node, &nInitialRequest, NULL);

  /*-----------------------------------------------------------------------*/
  /* Set call back function when CX rail change, so QDSS clock can track   */
  /* with CX voltage                                                       */
  /*-----------------------------------------------------------------------*/
  Clock_Resources.nCXRailID = rail_id("vddcx");
  railway_set_callback(Clock_Resources.nCXRailID, RAILWAY_PRECHANGE_CB,  Clock_QDSS_PreChangedCB,  NULL);
  railway_set_callback(Clock_Resources.nCXRailID, RAILWAY_POSTCHANGE_CB, Clock_QDSS_PostChangedCB, NULL);

  /*-----------------------------------------------------------------------*/
  /* Good to go.                                                           */
  /*-----------------------------------------------------------------------*/

  return DAL_SUCCESS;

} /* END Clock_InitNPA */


/*===========================================================================

  FUNCTION      Clock_NPANodeCXOFunc

  DESCRIPTION   This function is used for enable/disable CXO.
                Currently, sleep code will handle CXO enable/disable

  PARAMETERS    pResource [in] - CXO Resource
                nState [in]    - Request state.

  DEPENDENCIES  None.

  RETURN VALUE  New CXO state

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeCXOFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  sleep_update_xo_stats(pResource->clients, hClient);
  
  /* Sleep code will handle CXO enable/disable */
  return nState;
}

  
/*===========================================================================

  FUNCTION      Clock_RestoreClockSpeed

  DESCRIPTION   This function is used for setting clock speed and inform
                NPA about the new clock speed change.

  PARAMETERS    pResource    [in] - Clock Resource
                nNewSpeedKHz [in] - New clock speed that will switch to

  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_RestoreClockSpeed( ClockResourceType *pResource, uint32 nNewSpeed )
{
  nNewSpeed = Clock_SetClockSpeed( pResource, nNewSpeed );

  /* Inform NPA new clock speed has been updated */
  npa_assign_resource_state( pResource->NPANode.Resource.handle, nNewSpeed / 1000 );
}


/*===========================================================================

  FUNCTION      Clock_EnableDCVS

  DESCRIPTION   This function is used for restore bus clocks to previous
                requested state when DCVS is enabled, or set bus clocks to max
                if DCVS is disable

  PARAMETERS    pClockResource [in] - Periph NOC Clock Resource
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_EnableDCVS( boolean bEnable )
{
  ClockResourceType *pResource = NULL;
  uint32            nNewClk;
  uint32            i;

  static ClockResourceType* clock_res[1] =
  {
    &Clock_Resources.PCNOCClockResource,
  };


  if ( bEnable )  /* If DCVS is enable, set bus to previous requested state */
  {

    /* We do it for PCNOC and SNOC */
    for(i = 0; i < 1; i ++)
    {
      pResource = clock_res[i];
      if (pResource->NPANode.Resource.handle->request_state != 0)
      {
        Clock_RestoreClockSpeed ( pResource, 
                                  pResource->NPANode.Resource.handle->request_state * 1000);
      }
    }

    /* Switch BIMC clock to request speed during DCVS enable. */
    pResource = &Clock_Resources.BIMCClockResource;
    if (pResource->NPANode.Resource.handle->request_state != 0)
    {
      nNewClk = Clock_BIMCSetFrequency(pResource,
                                       pResource->NPANode.Resource.handle->request_state, FALSE);
      
      /* Inform NPA new clock speed has been updated */
      npa_assign_resource_state(pResource->NPANode.Resource.handle, nNewClk);
    }
  }
  else            /* DCVS is disable, set default bus to Max */
  {

    /* We do it for PCNOC and SNOC. */
    for(i = 0; i < 1; i ++)
    {
      pResource = clock_res[i];
 
      Clock_RestoreClockSpeed( pResource, 
                               pResource->pClock->pDomain->pBSPConfig[pResource->nMaxLevel].nFreqHz);

    }

    /* Switch BIMC clock to Max */
    pResource = &Clock_Resources.BIMCClockResource;
    nNewClk = Clock_BIMCSetFrequency(
                      pResource,
                      pResource->pClock->pDomain->pBSPConfig[pResource->nMaxLevel].nFreqHz / 1000, FALSE );
    
    /* Inform NPA new clock speed has been updated */
    npa_assign_resource_state(pResource->NPANode.Resource.handle, nNewClk);

  }
}/* END Clock_EnableDCVS */

/*===========================================================================

  FUNCTION      Clock_NPANodeDCVSEnaFunc

  DESCRIPTION   This function is used for enable or disable bus scaling.
                Disable - Bus clocks will be run at max
                Enable - Bus clocks will be set at the previous state request

  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeDCVSEnaFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockDrvCtxt      *pDrvCtxt;

  pDrvCtxt = Clock_GetDrvCtxt();

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  /* Change DCVS status */
  if ( nState != pDrvCtxt->bDCVSEnabled )
  {
    pDrvCtxt->bDCVSEnabled = nState;
    Clock_EnableDCVS( nState );
  }

  return nState;

}/* END Clock_NPANodeDCVSEnaFunc */

/*===========================================================================

  FUNCTION      Clock_NPANodeCPUFunc

  DESCRIPTION   Function for switching CPU clock where it does not depending on
                DCVS enabled or disabled

  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeCPUFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockResourceType   *pClockRsc;
  pClockRsc = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  nState = Clock_SetClockSpeed(pClockRsc, nState * 1000);

  return nState / 1000;
}/* END Clock_NPANodeCPUFunc */

#if 0
/*===========================================================================

  FUNCTION      Clock_NPANodeGenericOffFunc

  DESCRIPTION   Generic function to switch the bus clock.  If the requested speed
                is zero, turn the clock off.

  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeGenericOffFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  boolean             bClockEnabled;
  ClockResourceType   *pClockResource;
  ClockDrvCtxt        *pDrvCtxt;
  pClockResource = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  pDrvCtxt = Clock_GetDrvCtxt();

  /* No clock scaling if bus scaling is disable */
  if ( pDrvCtxt->bDCVSEnabled == FALSE )
  {
    return pClockResource->pClock->pDomain->pBSPConfig[pClockResource->nCurLevel].nFreqHz / 1000;
  }
  else
  {
    Clock_IsClockEnabled((ClockIdType)pClockResource->pClock, &bClockEnabled );

    /* Turn off Peripheral bus if there is no request */
    if ( (nState == 0) && (bClockEnabled == TRUE) )
    {
      Clock_SetClockSpeed( pClockResource, nState * 1000) / 1000;
      //Clock_DisableClock( (ClockIdType)pClockResource->pClock );
      return 0;
    }
    /* Else enable bus back if it has been disabled */
    else if ( (nState != 0) && (bClockEnabled == FALSE) )
    {
      Clock_EnableClock( (ClockIdType)pClockResource->pClock );
    }
  }

  nState = Clock_SetClockSpeed( pClockResource, nState * 1000) / 1000;

  return nState;

}/* END Clock_NPANodeGenericOffFunc */

#endif

/*===========================================================================

  FUNCTION      Clock_NPANodeGenericFunc

  DESCRIPTION   Generic function for switching to one of these clock speeds
                (SNOC/CNOC/MM NOC AHB).

  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeGenericFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockResourceType   *pClockRsc;
  ClockDrvCtxt *pDrvCtxt;
  pClockRsc = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  /* Do not scale clock if DCVS is disable. Return current speed */
  pDrvCtxt = Clock_GetDrvCtxt();
  if ( !pDrvCtxt->bDCVSEnabled )
  {
    return pClockRsc->pClock->pDomain->pBSPConfig[pClockRsc->nCurLevel].nFreqHz / 1000;
  }

  nState = Clock_SetClockSpeed(pClockRsc, nState * 1000);

  return nState / 1000;

}/* END Clock_NPANodeGenericFunc */


/*===========================================================================

  FUNCTION      Clock_NPANodeBIMCFunc

  DESCRIPTION   This NPA call-back function is using for scaling BIMC clock.

  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeBIMCFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockResourceType *pClockRsc;
  ClockDrvCtxt      *pDrvCtxt;
  boolean           bNoWait;

  pClockRsc = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  /* Do not scale clock if DCVS is disable. Return current speed */
  pDrvCtxt = Clock_GetDrvCtxt();

  if ( !pDrvCtxt->bDCVSEnabled )
  {
    return pClockRsc->pClock->pDomain->pBSPConfig[pClockRsc->nCurLevel].nFreqHz / 1000;
  }

    //if ( nState == 0 ) nState = 1;

  bNoWait = (hClient->resource_data != 0);
  return Clock_BIMCSetFrequency( pClockRsc, nState, bNoWait );

}/* END Clock_NPANodeBIMCFunc */

/*===========================================================================

  FUNCTION      Clock_NPANodeQPICFunc

  DESCRIPTION   This NPA call-back function is using for scaling QPIC clocks.
  
  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeQPICFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState 
)
{
  ClockDrvCtxt            *pDrvCtxt;
  ClockResourceType       *pClockRsc;
  boolean                 bEnabled;
  
  uint32                  nCurQPICIOHz;
  ClockResourceType       *pQPICIOASYNCResource;
  Clock_NPAResourcesType  *pNPAResources;
    

  pClockRsc = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  /* Do not scale clock if DCVS is disable. Return current speed */
  pDrvCtxt = Clock_GetDrvCtxt();
  if ( !pDrvCtxt->bDCVSEnabled )
  {
    return pClockRsc->pClock->pDomain->pBSPConfig[pClockRsc->nCurLevel].nFreqHz / 1000;
  }

  /* Do not set QPIC clocks for flashless build */
  if ( !Clock_Resources.QPICClockResources.bQPICEnable )
  {
    return 0;
  }

  Clock_IsClockEnabled((ClockIdType)pClockRsc->pClock, &bEnabled);

  if ( nState == 0 )
  {
    if ( bEnabled )
    {
      Clock_DisableClock( (ClockIdType)Clock_Resources.QPICClockResources.ClkQPIC.pClock );
      Clock_DisableClock( (ClockIdType)Clock_Resources.QPICClockResources.ClkQPICIO.pClock );
      Clock_DisableClock( (ClockIdType)Clock_Resources.QPICClockResources.pQPICSysClk );
      Clock_DisableClock( (ClockIdType)Clock_Resources.QPICClockResources.pQPICAHBClk );
    }
    return 0;
  }
  else
  {
    if ( !bEnabled )
    {
      Clock_EnableClock( (ClockIdType)Clock_Resources.QPICClockResources.ClkQPIC.pClock );
      Clock_EnableClock( (ClockIdType)Clock_Resources.QPICClockResources.ClkQPICIO.pClock );
      Clock_EnableClock( (ClockIdType)Clock_Resources.QPICClockResources.pQPICSysClk );
      Clock_EnableClock( (ClockIdType)Clock_Resources.QPICClockResources.pQPICAHBClk );
    }

    nState = Clock_SetClockSpeed( pClockRsc, nState * 1000) / 1000;
    
    pNPAResources = Clock_GetNPAResources();
    pQPICIOASYNCResource = &pNPAResources->QPICClockResources.ClkQPICIO;
  
    nCurQPICIOHz = pQPICIOASYNCResource->pClock->pDomain->pBSPConfig[pClockRsc->nCurLevel].nFreqHz ;
    Clock_SetClockSpeed( pQPICIOASYNCResource, nCurQPICIOHz);
    
    return nState;
  }
}

/*===========================================================================

  FUNCTION      Clock_NPANodeGPLL0Func

  DESCRIPTION   Driver Function to place GPLL0 clock vote for remote clients..
  
  PARAMETERS    pResource [in] - Clock Resource
                hClient [in]   - NPA client handle
                nState [in]    - Request frequency.

  DEPENDENCIES  None.

  RETURN VALUE  New clock speed

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeGPLL0Func
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockDrvCtxt *pDrvCtxt;
  pDrvCtxt = Clock_GetDrvCtxt();

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }
 
  if(nState)
  {
    Clock_EnableSource(pDrvCtxt, &pDrvCtxt->aSources[pDrvCtxt->anSourceIndex[HAL_CLK_SOURCE_GPLL0]], FALSE);
  }
  else
  {
    Clock_DisableSource(pDrvCtxt, &pDrvCtxt->aSources[pDrvCtxt->anSourceIndex[HAL_CLK_SOURCE_GPLL0]], FALSE);
  }
  return nState;
}/* END Clock_NPANodeCPUFunc */

/*===========================================================================*/
static npa_resource_state Clock_NPANodeCryptoFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  boolean             bClockEnabled;
  ClockResourceType   *pClockResource;
  ClockCEResourceType *pClockCE;

  pClockResource = pResource->node->data;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    return nState;
  }

  Clock_IsClockEnabled((ClockIdType)pClockResource->pClock, &bClockEnabled );
  pClockCE = &Clock_Resources.CryptoClockResource;

  /* Turn off Peripheral bus if there is no request */
  if ( (nState == 0) && (bClockEnabled == TRUE) )
  {
    Clock_SetClockSpeed( pClockResource, nState * 1000);
    Clock_DisableClock( (ClockIdType)pClockResource->pClock );
    Clock_DisableClock( (ClockIdType)pClockCE->pCEAXIClk );
    Clock_DisableClock( (ClockIdType)pClockCE->pCEAHBClk );
    return 0;
  }
  /* Else enable bus back if it has been disabled */
  else if ( (nState != 0) && (bClockEnabled == FALSE) )
  {
    Clock_EnableClock( (ClockIdType)pClockResource->pClock );
    Clock_EnableClock( (ClockIdType)pClockCE->pCEAXIClk );
    Clock_EnableClock( (ClockIdType)pClockCE->pCEAHBClk );
  }

  nState = Clock_SetClockSpeed( pClockResource, nState * 1000) / 1000;

  return nState;

}

/*===========================================================================

  FUNCTION      Clock_QDSS_PreChangedCB

  DESCRIPTION   This callback function is invoked before CX voltage changed.
                Use this function for reducing QDSS clock speed before CX
                voltage drop.

  PARAMETERS    settings [in] - Current CX rail setting
                cookie   [in] - Not used

  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_QDSS_PreChangedCB(const railway_settings *settings, void *cookie)
{
  ClockQDSSResourceType *pQDSSResource = &Clock_Resources.QDSSClockResource;
  ClockDrvCtxt        *pDrvCtxt;

  pDrvCtxt = Clock_GetDrvCtxt();
  Clock_Resources.vol_level = settings->vol_level;

  /* Only allow VDDCX level tracking in "DEBUG" mode */
  if( pQDSSResource->nQDSSCurrLevel == CLOCK_QDSS_LEVEL_DEBUG)
  {
    /* Switch to low speed, if CX is in SVS, and current speed is not low */
    if ( (Clock_Resources.vol_level < pDrvCtxt->mVregRailmap[CLOCK_VREG_LEVEL_NOMINAL]  ) && 
         (pQDSSResource->nQDSSCurrSpeed != CLOCK_QDSS_SPEED_LOW) )
    {
      Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_LOW);
    }
  }
} /* Clock_QDSS_PreChangedCB */

/*===========================================================================

  FUNCTION      Clock_QDSS_PostChangedCB

  DESCRIPTION   This callback function is invoked after CX voltage changed.
                Use this function for increasing QDSS clock speed after CX
                voltage increased.

  PARAMETERS    settings [in] - Current CX rail setting
                cookie   [in] - Not used

  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_QDSS_PostChangedCB(const railway_settings *settings, void *cookie)
{
  ClockQDSSResourceType *pQDSSResource = &Clock_Resources.QDSSClockResource;
  ClockDrvCtxt        *pDrvCtxt;

  pDrvCtxt = Clock_GetDrvCtxt();
  Clock_Resources.vol_level = settings->vol_level;

  /* Only allow VDDCX level tracking in "DEBUG" mode */
  if( pQDSSResource->nQDSSCurrLevel == CLOCK_QDSS_LEVEL_DEBUG)
  {
    /* Switch to nominal speed, if CX is in SVS, and current speed is not nominal */
    if ( (Clock_Resources.vol_level >= pDrvCtxt->mVregRailmap[CLOCK_VREG_LEVEL_NOMINAL]) && 
              (pQDSSResource->nQDSSCurrSpeed != CLOCK_QDSS_SPEED_NORMAL) )
    {
      Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_NORMAL);
    }
  }
}  /* Clock_QDSS_PostChangedCB */

/*===========================================================================

  FUNCTION      Clock_ToggleQDSSClocks

  DESCRIPTION   This QDSS function is used for toggle the QDSS clocks ON/OFF

  PARAMETERS    pQDSSResource - QDSS Resource
                bQDSSOn       - Turn QDSS ON/OFF
  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_ToggleQDSSClocks
(
  ClockQDSSResourceType *pQDSSResource,
  boolean               bQDSSOn
)
{
  /* Do nothing if QDSS clocks are already at requested state */
  if ( pQDSSResource->bQDSSEnabled == bQDSSOn )
  {
    return;
  }

  pQDSSResource->bQDSSEnabled = bQDSSOn;

  /* Turn QDSS clocks ON */
  if ( bQDSSOn )
  {
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSCfgAHBClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSDapAHBClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSEtrUSBClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSATClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSPCNocATClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSTraceClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSSTMClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSSTMAXIClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSDapClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSTSCTRClk);
    Clock_EnableClock( (ClockIdType)pQDSSResource->pQDSSTRIGClk);

  }
  /* Turn QDSS clocks OFF */
  else
  {
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSCfgAHBClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSDapAHBClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSEtrUSBClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSATClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSPCNocATClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSTraceClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSSTMClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSSTMAXIClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSDapClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSTSCTRClk);
    Clock_DisableClock( (ClockIdType)pQDSSResource->pQDSSTRIGClk);
  }

} /* Clock_ToggleQDSSClocks */

/*===========================================================================

  FUNCTION      Clock_SetQDSSClocks

  DESCRIPTION   This QDSS function is used for setting the QDSS clock frequencies.
                Due to debug or HS debug mode, this API will handle setting clock
                voltage manually.

  PARAMETERS    nCurrentLevel - Current QDSS level
                nNewLevel - New QDSS level

  DEPENDENCIES  None.

  RETURN VALUE  None

  SIDE EFFECTS  None.

===========================================================================*/
void Clock_SetQDSSClocks
(
  ClockQDSSResourceType *pQDSSResource,
  ClockQDSSSpeedType eSpeed  
)
{
  ClockDrvCtxt *pDrvCtxt;
  pDrvCtxt = Clock_GetDrvCtxt();
  
  /* 
   * Manual set QDSS voltage based on QDSS level
   * LEVEL_DEBUG - QDSS based on CX voltage
   * LEVEL_HSDEBUG - Voltage NOMINAL
   */
  if ( pQDSSResource->nQDSSCurrLevel == CLOCK_QDSS_LEVEL_HSDEBUG )
  {
    Clock_VoltageRequest( pDrvCtxt, &pQDSSResource->nQDSSVoltageLevel, CLOCK_VREG_LEVEL_NOMINAL, FALSE);
  }
  else
  {
    Clock_VoltageRequest( pDrvCtxt, &pQDSSResource->nQDSSVoltageLevel, CLOCK_VREG_LEVEL_LOW, FALSE);
  }
  
  /* Set QDSS Trace Speed */
  Clock_SetClockConfig( pQDSSResource->pQDSSTraceClk->pDomain, 
                        &pQDSSResource->pQDSSTraceClk->pDomain->pBSPConfig[eSpeed] );

  /* Set QDSS AT Speed */
  Clock_SetClockConfig( pQDSSResource->pQDSSATClk->pDomain,
                        &pQDSSResource->pQDSSATClk->pDomain->pBSPConfig[eSpeed] );

  /* Set QDSS TSCTR Speed */
  Clock_SetClockConfig( pQDSSResource->pQDSSTSCTRClk->pDomain,
                        &pQDSSResource->pQDSSTSCTRClk->pDomain->pBSPConfig[eSpeed] );

  /* Set QDSS STM Speed */
  Clock_SetClockConfig( pQDSSResource->pQDSSSTMClk->pDomain,
                        &pQDSSResource->pQDSSSTMClk->pDomain->pBSPConfig[eSpeed] );

  /* Set QDSS TRIG Speed */
  Clock_SetClockConfig( pQDSSResource->pQDSSTRIGClk->pDomain,
                        &pQDSSResource->pQDSSTRIGClk->pDomain->pBSPConfig[eSpeed] );

  QDSSSTMSetTimestampFreq( pQDSSResource->pQDSSTSCTRClk->pDomain->pBSPConfig[eSpeed].nFreqHz );

  pQDSSResource->nQDSSCurrSpeed = eSpeed;
}


/*===========================================================================

  FUNCTION      Clock_ChangeQDSSLevel

  DESCRIPTION   This function is used for change QDSS clock to new Level

  PARAMETERS    eCurLevel - (0=Off, 1=Debug, 2=High Speed)
                eNewLevel - (0=Off, 1=Debug, 2=High Speed)

  DEPENDENCIES  None.

  RETURN VALUE  New Level.

  SIDE EFFECTS  None.

===========================================================================*/
ClockQDSSLevelType Clock_ChangeQDSSLevel
(
  ClockQDSSResourceType *pQDSSResource,
  ClockQDSSLevelType    eCurLevel,
  ClockQDSSLevelType    eNewLevel
)
{
  boolean bQDSSOn;

  ClockDrvCtxt        *pDrvCtxt;
  railway_settings    settings;

  pDrvCtxt = Clock_GetDrvCtxt();
  
  /* Do nothing if it is already at the same level */
  if ( eCurLevel == eNewLevel )
    return eNewLevel;

  if ( eNewLevel == CLOCK_QDSS_LEVEL_OFF )
  {
    bQDSSOn = FALSE;
  }
  else 
  {
    bQDSSOn = TRUE;
  }

  pQDSSResource->nQDSSCurrLevel = eNewLevel;

  /* Because V1 is using TRACECLKIN as the source to AT_CLK, it must be enabled
   * before clock switch and disabled after clock switch.  This is why Toggle
   * is now mixed into the cases */
  switch (eNewLevel)
  {
    case CLOCK_QDSS_LEVEL_OFF:
      Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_XO);
      Clock_ToggleQDSSClocks (pQDSSResource, bQDSSOn);
      break;

    case CLOCK_QDSS_LEVEL_DEBUG:
      Clock_ToggleQDSSClocks (pQDSSResource, bQDSSOn);

      railway_get_current_settings(Clock_Resources.nCXRailID, &settings);
      Clock_Resources.vol_level = settings.vol_level;
      /* Set the QDSS clocks to match the VDDCX mode */
      if( Clock_Resources.vol_level >= pDrvCtxt->mVregRailmap[CLOCK_VREG_LEVEL_NOMINAL] )
      {
        Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_NORMAL);
      }
      else
      {
        Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_LOW);
      }
      break;

    case CLOCK_QDSS_LEVEL_HSDEBUG:
      Clock_ToggleQDSSClocks (pQDSSResource, bQDSSOn);
      Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_NORMAL);
      break;

    case CLOCK_QDSS_LEVEL_LOW:
      Clock_ToggleQDSSClocks (pQDSSResource, bQDSSOn);
      Clock_SetQDSSClocks(pQDSSResource, CLOCK_QDSS_SPEED_LOW);
      break;

    default:
      break;
  }

  return eNewLevel;
}


/*===========================================================================

  FUNCTION      Clock_NPANodeQDSSFunc

  DESCRIPTION   This NPA node is for QDSS

  PARAMETERS    nState -(0=Off, 1=Debug, 2=High Speed)

  DEPENDENCIES  None.

  RETURN VALUE  The new active state for the resource.

  SIDE EFFECTS  None.

===========================================================================*/
npa_resource_state Clock_NPANodeQDSSFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  ClockQDSSResourceType *pQDSSResource = &Clock_Resources.QDSSClockResource;

  if ( hClient->type == NPA_CLIENT_INITIALIZE )
  {
    pQDSSResource->bTraceAccess = qdss_fuse_trace_access();
    return nState;
  }

  if ( pQDSSResource->bTraceAccess == TRUE )
  {
    /* Change QDSS clock to new level */
    pQDSSResource->nQDSSCurrLevel =
        Clock_ChangeQDSSLevel (pQDSSResource, pQDSSResource->nQDSSCurrLevel, (ClockQDSSLevelType)nState);
  }

  return nState;
}

/*===========================================================================

  FUNCTION      Clock_NPACreateMarkedClient

  DESCRIPTION   Creates NPA node client with conditional markers.

  PARAMETERS    hClient [in] - handle to npa client

  DEPENDENCIES  Requires an unused client 'resource_data'.
                Requires that internal client names do not intersect with
                external "master" client names (e.g. "APSS").

  RETURN VALUE  None.

  SIDE EFFECTS  None.

===========================================================================*/
static void Clock_NPACreateMarkedClient
(
  npa_client *hClient
)
{
  /* init resource data as marked as an "internal" client */
  uint32 nResData = CLK_NPA_NODE_RES_DATA_INTERNAL_CLIENT_FLAG;

  /* mark client based on client name */
  if(strcmp(hClient->name, "MPSS") == 0)
  {
    /* clear "internal" client flag for external MPSS master */
    nResData &= (~CLK_NPA_NODE_RES_DATA_INTERNAL_CLIENT_FLAG);

    if(hClient->type == NPA_CLIENT_REQUIRED)
    {
      /* set modem "required client" marker */
      nResData |= CLK_NPA_NODE_RES_DATA_MPSS_REQ;
    }
  }
  else if(strcmp(hClient->name, "APSS") == 0)
  {
    /* clear "internal" client flag for external APSS master */
    nResData &= (~CLK_NPA_NODE_RES_DATA_INTERNAL_CLIENT_FLAG);

    if(hClient->type == NPA_CLIENT_REQUIRED)
    {
      /* set APSS "required client" marker */
      nResData |= CLK_NPA_NODE_RES_DATA_APSS_REQ;
    }
  }
  else if((strcmp(hClient->name, "TZ") == 0))
  {
    /* clear "internal" client flag for all other external masters */
    nResData &= (~CLK_NPA_NODE_RES_DATA_INTERNAL_CLIENT_FLAG);
  }

  hClient->resource_data = (npa_user_data)nResData;
}


/*===========================================================================

  FUNCTION      Clock_NPANodeSPMFunc

  DESCRIPTION   This function is used for any activites necessary when a master
                changes between the active and sleep sets.

  PARAMETERS    pResource [in] - SPM Resource.
                nState [in]    - Request state.

  DEPENDENCIES  Requires 'npa_identity_update_fcn' update plugin.

  RETURN VALUE  The most recent SPM state.

  SIDE EFFECTS  None.

===========================================================================*/
static npa_resource_state Clock_NPANodeSPMFunc
(
  struct npa_resource *pResource,
  npa_client_handle    hClient,
  npa_resource_state   nState
)
{
  BIMCResourceType  *pBimcRes     = &Clock_Resources.BIMCResource;

  extern void HAL_clk_SPMAPPSEnableBIMCPorts( boolean bEnable );
  extern void HAL_clk_EnableQ6BIMCPorts( boolean bEnable );
  extern void HAL_clk_EnableULTAUDIOClocks(boolean bEnable);
  
  /* Handle APSS active/sleep state transition. */
  if ( CLK_NPA_NODE_CLIENT_ID_EQ(hClient, CLK_NPA_NODE_RES_DATA_APSS_REQ) )
  {

    /* Get the APSS client's pending BIMC frequency request */
    if ( nState == 0 )
    {
      if ( pBimcRes->bBIMCAppsEnabled )
      {
        Clock_SetClockSpeed(&Clock_Resources.APSSAHBClockResource, 19200000);
	      HAL_clk_SPMAPPSEnableBIMCPorts( FALSE );
        pBimcRes->bBIMCAppsEnabled = FALSE;
      }
    }
    else
    {
      if ( !pBimcRes->bBIMCAppsEnabled )
      {
        Clock_SetClockSpeed(&Clock_Resources.APSSAHBClockResource, 50000000);
	      HAL_clk_SPMAPPSEnableBIMCPorts( TRUE );
        pBimcRes->bBIMCAppsEnabled = TRUE;
      }
    }
  }

  /* Handle Modem active/sleep state transition. */
  if ( CLK_NPA_NODE_CLIENT_ID_EQ(hClient, CLK_NPA_NODE_RES_DATA_MPSS_REQ) )
  {
    /* Get the modem client's pending BIMC frequency request */
    if ( nState == 0 )
    {
      if ( pBimcRes->bBIMCModemEnabled )
      {
        HAL_clk_EnableQ6BIMCPorts( FALSE );
        //HAL_clk_EnableULTAUDIOClocks( FALSE );
        pBimcRes->bBIMCModemEnabled = FALSE;
      }
    }
    else
    {
      if ( !pBimcRes->bBIMCModemEnabled )
      {
        HAL_clk_EnableQ6BIMCPorts( TRUE );
        //HAL_clk_EnableULTAUDIOClocks( TRUE );
        pBimcRes->bBIMCModemEnabled = TRUE;
      }
    }
  }
  return nState;
}

/*===========================================================================

  FUNCTION      Clock_NPAResourceQuery

  DESCRIPTION   This function is called to get a list of supported clock frequencies.

  PARAMETERS    *pResource [in]  -- Pointer to the resource in question
                nId        [in]  -- ID of the query.
                *pResult   [out] -- Pointer to the data to be filled by this function.

  DEPENDENCIES  None.

  RETURN VALUE  npa_query_status
                      - NPA_QUERY_SUCCESS, if query supported.
                      - NPA_QUERY_UNSUPPORTED_QUERY_ID, if query not supported.

  SIDE EFFECTS  None.

===========================================================================*/
static npa_query_status Clock_NPAResourceQuery
(
  npa_resource   *pResource,
  unsigned int   nId,
  npa_query_type *pResult
)
{
  npa_query_status nStatus = NPA_QUERY_UNSUPPORTED_QUERY_ID;
  ClockResourceType   *pClockResource;
  ClockPlanType       *pClockPlan;
  ClockMuxConfigType  *pNewConfig;
  uint32              index, nCfg;

  pClockResource = pResource->node->data;
  pNewConfig = pClockResource->pClock->pDomain->pBSPConfig;

  /*-----------------------------------------------------------------------*/
  /* Get offset for any performance level requests.                        */
  /*-----------------------------------------------------------------------*/

  switch ( nId )
  {
  case CLOCK_NPA_QUERY_NUM_PERF_LEVELS:
    pResult->type = NPA_QUERY_TYPE_VALUE;
    
    // Loop to all BSP to find all supported BSP for this HW version
    nCfg = 0;
    for ( index = pClockResource->nMinLevel; index <= pClockResource->nMaxLevel; index++ )
    {
      if ( Clock_IsBSPSupported(&pNewConfig[index]) )
      {
        nCfg++;
      }
    }
    pResult->data.value = nCfg;
    nStatus = NPA_QUERY_SUCCESS;
    break;

  case CLOCK_NPA_QUERY_MIN_FREQ_KHZ:
    pResult->type = NPA_QUERY_TYPE_VALUE;
    pResult->data.value = pClockResource->pClock->pDomain->pBSPConfig[pClockResource->nMinLevel].nFreqHz / 1000;
    nStatus = NPA_QUERY_SUCCESS;
    
  case CLOCK_NPA_QUERY_ALL_FREQ_KHZ:
    pResult->type = NPA_QUERY_TYPE_REFERENCE;

    if ( pResult->data.reference == NULL )
    {
      nStatus = NPA_QUERY_UNKNOWN_RESOURCE;
    }
    else
    {
      pClockPlan = pResult->data.reference;
          
      // Loop to all BSP to find all supported BSP for this HW version
      nCfg = 0;
      for ( index = pClockResource->nMinLevel; index <= pClockResource->nMaxLevel; index++ )
      {
        if ( Clock_IsBSPSupported(&pNewConfig[index]) )
        {
          pClockPlan[nCfg].nFreqKHz = pNewConfig[index].nFreqHz / 1000; /* In KHz */
          pClockPlan[nCfg].eVRegLevel = pNewConfig[index].eVRegLevel;
          nCfg++;
        }
      }
    
    nStatus = NPA_QUERY_SUCCESS;
    }
    break;

  case CLOCK_NPA_QUERY_SETTLING_TIME:
    pResult->type = NPA_QUERY_TYPE_VALUE;
    pResult->data.value = 0;

    if ( (pClockResource == &Clock_Resources.BIMCClockResource) &&
         (Clock_Resources.BIMCResource.eBIMCState != BIMC_ON) &&
         (Clock_Resources.BIMCResource.eBIMCState != BIMC_COLLAPSED) )
    {
      pResult->data.value = BIMC_WAIT * 19200000 / 1000000;  /* usec in time tick */
    }
    nStatus = NPA_QUERY_SUCCESS;
    break;
  }

  return nStatus;
}

