#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c3271c76a0 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
L_0x7ff5c7e22498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271ef2c0_0 .net *"_ivl_3", 0 0, L_0x7ff5c7e22498;  1 drivers
v0x55c3271ef3c0_0 .var "error", 0 0;
v0x55c3271ef480_0 .var "error_R", 0 0;
v0x55c3271ef520_0 .var "error_c", 0 0;
v0x55c3271ef5e0_0 .var "error_s", 0 0;
v0x55c3271ef6a0_0 .var "error_z", 0 0;
v0x55c3271ef760_0 .var/i "errores", 31 0;
v0x55c3271ef840_0 .var "t_A", 3 0;
v0x55c3271ef900_0 .var "t_B", 3 0;
v0x55c3271ef9c0_0 .var "t_Op", 2 0;
v0x55c3271efaa0_0 .net "t_R", 3 0, L_0x55c3271f5b60;  1 drivers
v0x55c3271efbb0_0 .net "t_c", 0 0, L_0x55c3271f3900;  1 drivers
v0x55c3271efc50_0 .var "t_cin", 0 0;
v0x55c3271efd10_0 .net "t_s", 0 0, L_0x55c3271f60e0;  1 drivers
v0x55c3271efdb0_0 .net "t_z", 0 0, L_0x55c3271f5f40;  1 drivers
L_0x55c3271f6180 .concat [ 1 1 0 0], v0x55c3271efc50_0, L_0x7ff5c7e22498;
L_0x55c3271f6380 .part v0x55c3271ef9c0_0, 0, 1;
S_0x55c3271b4e40 .scope task, "check" "check" 2 54, 2 54 0, S_0x55c3271c76a0;
 .timescale -9 -11;
v0x55c3271badd0_0 .var "expected_R", 4 0;
v0x55c3271e1f40_0 .var "expected_c", 0 0;
v0x55c3271e2000_0 .var "expected_s", 0 0;
v0x55c3271e20a0_0 .var "expected_z", 0 0;
TD_alu_tb.check ;
    %vpi_call 2 59 "$write", "tiempo=%0d A=%b B=%b c_in=%b OP=%b R=%b, Z=%b, C=%b, S=%b.", $time, v0x55c3271ef840_0, v0x55c3271ef900_0, v0x55c3271efc50_0, v0x55c3271ef9c0_0, v0x55c3271efaa0_0, v0x55c3271efdb0_0, v0x55c3271efbb0_0, v0x55c3271efd10_0 {0 0 0};
    %load/vec4 v0x55c3271ef9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %vpi_call 2 69 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55c3271ef9c0_0 {0 0 0};
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %load/vec4 v0x55c3271efc50_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %load/vec4 v0x55c3271efc50_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %load/vec4 v0x55c3271ef900_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x55c3271efc50_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %load/vec4 v0x55c3271efc50_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %load/vec4 v0x55c3271ef900_0;
    %pad/u 5;
    %and;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %load/vec4 v0x55c3271ef900_0;
    %pad/u 5;
    %or;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x55c3271ef840_0;
    %pad/u 5;
    %load/vec4 v0x55c3271ef900_0;
    %pad/u 5;
    %xor;
    %store/vec4 v0x55c3271badd0_0, 0, 5;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x55c3271ef840_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c3271badd0_0, 4, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55c3271ef9c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3271e1f40_0, 0, 1;
    %load/vec4 v0x55c3271badd0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55c3271e2000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3271ef5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3271ef520_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55c3271badd0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55c3271e1f40_0, 0, 1;
    %load/vec4 v0x55c3271badd0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55c3271e2000_0, 0, 1;
    %load/vec4 v0x55c3271e2000_0;
    %load/vec4 v0x55c3271efd10_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55c3271ef5e0_0, 0, 1;
    %load/vec4 v0x55c3271e1f40_0;
    %load/vec4 v0x55c3271efbb0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55c3271ef520_0, 0, 1;
T_0.11 ;
    %load/vec4 v0x55c3271badd0_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55c3271e20a0_0, 0, 1;
    %load/vec4 v0x55c3271badd0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55c3271efaa0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55c3271ef480_0, 0, 1;
    %load/vec4 v0x55c3271e20a0_0;
    %load/vec4 v0x55c3271efdb0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x55c3271ef6a0_0, 0, 1;
    %load/vec4 v0x55c3271ef480_0;
    %load/vec4 v0x55c3271ef6a0_0;
    %or;
    %load/vec4 v0x55c3271ef5e0_0;
    %or;
    %load/vec4 v0x55c3271ef520_0;
    %or;
    %store/vec4 v0x55c3271ef3c0_0, 0, 1;
    %load/vec4 v0x55c3271ef3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x55c3271ef760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c3271ef760_0, 0, 32;
    %vpi_call 2 94 "$display", " ---- ERROR" {0 0 0};
    %load/vec4 v0x55c3271ef480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 96 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55c3271badd0_0, 0, 4>, v0x55c3271efaa0_0 {0 0 0};
T_0.14 ;
    %load/vec4 v0x55c3271ef6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 98 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55c3271e20a0_0, v0x55c3271efdb0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55c3271ef5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 100 "$display", "\011Flag de signo esperado %b, obtenido %b", v0x55c3271e2000_0, v0x55c3271efd10_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x55c3271ef520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 102 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55c3271e1f40_0, v0x55c3271efbb0_0 {0 0 0};
T_0.20 ;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 105 "$display", " ---- OK" {0 0 0};
T_0.13 ;
    %end;
S_0x55c3271bf5e0 .scope module, "mat" "alu" 2 16, 3 3 0, S_0x55c3271c76a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 1 "l";
L_0x55c3271efef0 .functor OR 1, L_0x55c3271efe50, L_0x55c3271f6380, C4<0>, C4<0>;
L_0x55c3271f0190 .functor OR 1, L_0x55c3271f0050, L_0x55c3271f00f0, C4<0>, C4<0>;
L_0x55c3271f02a0 .functor OR 1, L_0x55c3271f0190, L_0x55c3271f6380, C4<0>, C4<0>;
L_0x55c3271f03b0 .functor NOT 1, L_0x55c3271f6380, C4<0>, C4<0>, C4<0>;
L_0x55c3271f05b0 .functor NOT 1, L_0x55c3271f04e0, C4<0>, C4<0>, C4<0>;
L_0x55c3271f0620 .functor AND 1, L_0x55c3271f03b0, L_0x55c3271f05b0, C4<1>, C4<1>;
L_0x55c3271f0770 .functor NOT 1, L_0x55c3271f6380, C4<0>, C4<0>, C4<0>;
L_0x55c3271f0880 .functor AND 1, L_0x55c3271f0770, L_0x55c3271f07e0, C4<1>, C4<1>;
L_0x55c3271f09e0 .functor OR 1, L_0x55c3271f0620, L_0x55c3271f0880, C4<0>, C4<0>;
L_0x55c3271f0c20 .functor NOT 1, L_0x55c3271f0b40, C4<0>, C4<0>, C4<0>;
L_0x55c3271f0ff0 .functor OR 1, L_0x55c3271f0c20, L_0x55c3271f0d40, C4<0>, C4<0>;
v0x55c3271ed160_0 .net "A", 3 0, v0x55c3271ef840_0;  1 drivers
v0x55c3271ed290_0 .net "ALUOp", 1 0, L_0x55c3271f6180;  1 drivers
v0x55c3271ed350_0 .net "B", 3 0, v0x55c3271ef900_0;  1 drivers
v0x55c3271ed3f0_0 .net "R", 3 0, L_0x55c3271f5b60;  alias, 1 drivers
v0x55c3271ed4c0_0 .net *"_ivl_1", 0 0, L_0x55c3271efe50;  1 drivers
v0x55c3271ed5d0_0 .net *"_ivl_12", 0 0, L_0x55c3271f03b0;  1 drivers
v0x55c3271ed6b0_0 .net *"_ivl_15", 0 0, L_0x55c3271f04e0;  1 drivers
v0x55c3271ed790_0 .net *"_ivl_16", 0 0, L_0x55c3271f05b0;  1 drivers
v0x55c3271ed870_0 .net *"_ivl_18", 0 0, L_0x55c3271f0620;  1 drivers
v0x55c3271ed950_0 .net *"_ivl_20", 0 0, L_0x55c3271f0770;  1 drivers
v0x55c3271eda30_0 .net *"_ivl_23", 0 0, L_0x55c3271f07e0;  1 drivers
v0x55c3271edb10_0 .net *"_ivl_24", 0 0, L_0x55c3271f0880;  1 drivers
v0x55c3271edbf0_0 .net *"_ivl_29", 0 0, L_0x55c3271f0b40;  1 drivers
v0x55c3271edcd0_0 .net *"_ivl_30", 0 0, L_0x55c3271f0c20;  1 drivers
v0x55c3271eddb0_0 .net *"_ivl_33", 0 0, L_0x55c3271f0d40;  1 drivers
L_0x7ff5c7e223c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c3271ede90_0 .net/2u *"_ivl_38", 3 0, L_0x7ff5c7e223c0;  1 drivers
v0x55c3271edf70_0 .net *"_ivl_40", 0 0, L_0x55c3271f5d20;  1 drivers
L_0x7ff5c7e22408 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c3271ee030_0 .net/2u *"_ivl_42", 3 0, L_0x7ff5c7e22408;  1 drivers
L_0x7ff5c7e22450 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55c3271ee110_0 .net/2u *"_ivl_44", 3 0, L_0x7ff5c7e22450;  1 drivers
v0x55c3271ee1f0_0 .net *"_ivl_46", 3 0, L_0x55c3271f5ea0;  1 drivers
v0x55c3271ee2d0_0 .net *"_ivl_5", 0 0, L_0x55c3271f0050;  1 drivers
v0x55c3271ee3b0_0 .net *"_ivl_7", 0 0, L_0x55c3271f00f0;  1 drivers
v0x55c3271ee490_0 .net *"_ivl_8", 0 0, L_0x55c3271f0190;  1 drivers
v0x55c3271ee570_0 .net "carry", 0 0, L_0x55c3271f3900;  alias, 1 drivers
v0x55c3271ee610_0 .net "cin0", 0 0, L_0x55c3271f0ff0;  1 drivers
v0x55c3271ee700_0 .net "cpl", 0 0, L_0x55c3271f09e0;  1 drivers
v0x55c3271ee7a0_0 .net "l", 0 0, L_0x55c3271f6380;  1 drivers
v0x55c3271ee840_0 .net "op1", 3 0, L_0x55c3271f10b0;  1 drivers
v0x55c3271ee8e0_0 .net "op1_A", 0 0, L_0x55c3271efef0;  1 drivers
v0x55c3271ee980_0 .net "op2", 3 0, L_0x55c3271f1760;  1 drivers
v0x55c3271eea20_0 .net "op2_B", 0 0, L_0x55c3271f02a0;  1 drivers
v0x55c3271eeaf0_0 .net "out_mux", 3 0, L_0x55c3271f1270;  1 drivers
v0x55c3271eebe0_0 .net "out_sum", 3 0, L_0x55c3271f40a0;  1 drivers
v0x55c3271eeee0_0 .net "out_ul", 3 0, L_0x55c3271f57b0;  1 drivers
v0x55c3271eeff0_0 .net "sign", 0 0, L_0x55c3271f60e0;  alias, 1 drivers
v0x55c3271ef0b0_0 .net "zero", 0 0, L_0x55c3271f5f40;  alias, 1 drivers
L_0x55c3271efe50 .part L_0x55c3271f6180, 1, 1;
L_0x55c3271f0050 .part L_0x55c3271f6180, 1, 1;
L_0x55c3271f00f0 .part L_0x55c3271f6180, 0, 1;
L_0x55c3271f04e0 .part L_0x55c3271f6180, 1, 1;
L_0x55c3271f07e0 .part L_0x55c3271f6180, 0, 1;
L_0x55c3271f0b40 .part L_0x55c3271f6180, 1, 1;
L_0x55c3271f0d40 .part L_0x55c3271f6180, 0, 1;
L_0x55c3271f5d20 .cmp/ne 4, L_0x55c3271f5b60, L_0x7ff5c7e223c0;
L_0x55c3271f5ea0 .functor MUXZ 4, L_0x7ff5c7e22450, L_0x7ff5c7e22408, L_0x55c3271f5d20, C4<>;
L_0x55c3271f5f40 .part L_0x55c3271f5ea0, 0, 1;
L_0x55c3271f60e0 .part L_0x55c3271f5b60, 3, 1;
S_0x55c3271e22f0 .scope module, "compl" "compl1" 3 22, 4 3 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x55c3271f1310 .functor XOR 1, L_0x55c3271f1380, L_0x55c3271f09e0, C4<0>, C4<0>;
L_0x55c3271f14b0 .functor XOR 1, L_0x55c3271f15b0, L_0x55c3271f09e0, C4<0>, C4<0>;
L_0x55c3271f1650 .functor XOR 1, L_0x55c3271f16c0, L_0x55c3271f09e0, C4<0>, C4<0>;
L_0x55c3271f1930 .functor XOR 1, L_0x55c3271f1a20, L_0x55c3271f09e0, C4<0>, C4<0>;
v0x55c3271e2540_0 .net "Inp", 3 0, L_0x55c3271f1270;  alias, 1 drivers
v0x55c3271e2640_0 .net "Out", 3 0, L_0x55c3271f1760;  alias, 1 drivers
v0x55c3271e2720_0 .net *"_ivl_0", 0 0, L_0x55c3271f1310;  1 drivers
v0x55c3271e27e0_0 .net *"_ivl_11", 0 0, L_0x55c3271f16c0;  1 drivers
v0x55c3271e28c0_0 .net *"_ivl_12", 0 0, L_0x55c3271f1930;  1 drivers
v0x55c3271e29f0_0 .net *"_ivl_16", 0 0, L_0x55c3271f1a20;  1 drivers
v0x55c3271e2ad0_0 .net *"_ivl_3", 0 0, L_0x55c3271f1380;  1 drivers
v0x55c3271e2bb0_0 .net *"_ivl_4", 0 0, L_0x55c3271f14b0;  1 drivers
v0x55c3271e2c90_0 .net *"_ivl_7", 0 0, L_0x55c3271f15b0;  1 drivers
v0x55c3271e2d70_0 .net *"_ivl_8", 0 0, L_0x55c3271f1650;  1 drivers
v0x55c3271e2e50_0 .net "cpl", 0 0, L_0x55c3271f09e0;  alias, 1 drivers
L_0x55c3271f1380 .part L_0x55c3271f1270, 0, 1;
L_0x55c3271f15b0 .part L_0x55c3271f1270, 1, 1;
L_0x55c3271f16c0 .part L_0x55c3271f1270, 2, 1;
L_0x55c3271f1760 .concat8 [ 1 1 1 1], L_0x55c3271f1310, L_0x55c3271f14b0, L_0x55c3271f1650, L_0x55c3271f1930;
L_0x55c3271f1a20 .part L_0x55c3271f1270, 3, 1;
S_0x55c3271e2f90 .scope module, "mux1" "mux2_4" 3 18, 5 3 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7ff5c7e22018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c3271e3190_0 .net "A", 3 0, L_0x7ff5c7e22018;  1 drivers
v0x55c3271e3270_0 .net "B", 3 0, v0x55c3271ef840_0;  alias, 1 drivers
v0x55c3271e3350_0 .net "Out", 3 0, L_0x55c3271f10b0;  alias, 1 drivers
v0x55c3271e3410_0 .net "s", 0 0, L_0x55c3271efef0;  alias, 1 drivers
L_0x55c3271f10b0 .functor MUXZ 4, L_0x7ff5c7e22018, v0x55c3271ef840_0, L_0x55c3271efef0, C4<>;
S_0x55c3271e3550 .scope module, "mux2" "mux2_4" 3 20, 5 3 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x55c3271e37a0_0 .net "A", 3 0, v0x55c3271ef840_0;  alias, 1 drivers
v0x55c3271e3890_0 .net "B", 3 0, v0x55c3271ef900_0;  alias, 1 drivers
v0x55c3271e3950_0 .net "Out", 3 0, L_0x55c3271f1270;  alias, 1 drivers
v0x55c3271e3a50_0 .net "s", 0 0, L_0x55c3271f02a0;  alias, 1 drivers
L_0x55c3271f1270 .functor MUXZ 4, v0x55c3271ef840_0, v0x55c3271ef900_0, L_0x55c3271f02a0, C4<>;
S_0x55c3271e3ba0 .scope module, "mux3" "mux2_4" 3 28, 5 3 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x55c3271e3df0_0 .net "A", 3 0, L_0x55c3271f40a0;  alias, 1 drivers
v0x55c3271e3ef0_0 .net "B", 3 0, L_0x55c3271f57b0;  alias, 1 drivers
v0x55c3271e3fd0_0 .net "Out", 3 0, L_0x55c3271f5b60;  alias, 1 drivers
v0x55c3271e40c0_0 .net "s", 0 0, L_0x55c3271f6380;  alias, 1 drivers
L_0x55c3271f5b60 .functor MUXZ 4, L_0x55c3271f40a0, L_0x55c3271f57b0, L_0x55c3271f6380, C4<>;
S_0x55c3271e4230 .scope module, "sum" "sum4" 3 24, 6 4 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x55c3271e7cb0_0 .net "A", 3 0, L_0x55c3271f10b0;  alias, 1 drivers
v0x55c3271e7d90_0 .net "B", 3 0, L_0x55c3271f1760;  alias, 1 drivers
v0x55c3271e7e60_0 .net "S", 3 0, L_0x55c3271f40a0;  alias, 1 drivers
v0x55c3271e7f60_0 .net "c1", 0 0, L_0x55c3271f1b10;  1 drivers
v0x55c3271e8000_0 .net "c2", 0 0, L_0x55c3271f2520;  1 drivers
v0x55c3271e8140_0 .net "c3", 0 0, L_0x55c3271f2f10;  1 drivers
v0x55c3271e8230_0 .net "c_in", 0 0, L_0x55c3271f0ff0;  alias, 1 drivers
v0x55c3271e82d0_0 .net "c_out", 0 0, L_0x55c3271f3900;  alias, 1 drivers
L_0x55c3271f2340 .part L_0x55c3271f10b0, 0, 1;
L_0x55c3271f2430 .part L_0x55c3271f1760, 0, 1;
L_0x55c3271f2d00 .part L_0x55c3271f10b0, 1, 1;
L_0x55c3271f2df0 .part L_0x55c3271f1760, 1, 1;
L_0x55c3271f36e0 .part L_0x55c3271f10b0, 2, 1;
L_0x55c3271f37d0 .part L_0x55c3271f1760, 2, 1;
L_0x55c3271f40a0 .concat8 [ 1 1 1 1], L_0x55c3271f1bb0, L_0x55c3271f25c0, L_0x55c3271f2fb0, L_0x55c3271f3a30;
L_0x55c3271f4280 .part L_0x55c3271f10b0, 3, 1;
L_0x55c3271f43c0 .part L_0x55c3271f1760, 3, 1;
S_0x55c3271e4460 .scope module, "fa0" "fa" 6 7, 7 4 0, S_0x55c3271e4230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7ff5c7e220a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e4660_0 .net *"_ivl_10", 0 0, L_0x7ff5c7e220a8;  1 drivers
v0x55c3271e4760_0 .net *"_ivl_11", 1 0, L_0x55c3271f1eb0;  1 drivers
v0x55c3271e4840_0 .net *"_ivl_13", 1 0, L_0x55c3271f2090;  1 drivers
L_0x7ff5c7e220f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e4930_0 .net *"_ivl_16", 0 0, L_0x7ff5c7e220f0;  1 drivers
v0x55c3271e4a10_0 .net *"_ivl_17", 1 0, L_0x55c3271f2200;  1 drivers
v0x55c3271e4b40_0 .net *"_ivl_3", 1 0, L_0x55c3271f1ca0;  1 drivers
L_0x7ff5c7e22060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e4c20_0 .net *"_ivl_6", 0 0, L_0x7ff5c7e22060;  1 drivers
v0x55c3271e4d00_0 .net *"_ivl_7", 1 0, L_0x55c3271f1d90;  1 drivers
v0x55c3271e4de0_0 .net "a", 0 0, L_0x55c3271f2340;  1 drivers
v0x55c3271e4f30_0 .net "b", 0 0, L_0x55c3271f2430;  1 drivers
v0x55c3271e4ff0_0 .net "c_in", 0 0, L_0x55c3271f0ff0;  alias, 1 drivers
v0x55c3271e50b0_0 .net "c_out", 0 0, L_0x55c3271f1b10;  alias, 1 drivers
v0x55c3271e5170_0 .net "sum", 0 0, L_0x55c3271f1bb0;  1 drivers
L_0x55c3271f1b10 .part L_0x55c3271f2200, 1, 1;
L_0x55c3271f1bb0 .part L_0x55c3271f2200, 0, 1;
L_0x55c3271f1ca0 .concat [ 1 1 0 0], L_0x55c3271f2340, L_0x7ff5c7e22060;
L_0x55c3271f1d90 .concat [ 1 1 0 0], L_0x55c3271f2430, L_0x7ff5c7e220a8;
L_0x55c3271f1eb0 .arith/sum 2, L_0x55c3271f1ca0, L_0x55c3271f1d90;
L_0x55c3271f2090 .concat [ 1 1 0 0], L_0x55c3271f0ff0, L_0x7ff5c7e220f0;
L_0x55c3271f2200 .arith/sum 2, L_0x55c3271f1eb0, L_0x55c3271f2090;
S_0x55c3271e52d0 .scope module, "fa1" "fa" 6 8, 7 4 0, S_0x55c3271e4230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7ff5c7e22180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e5480_0 .net *"_ivl_10", 0 0, L_0x7ff5c7e22180;  1 drivers
v0x55c3271e5560_0 .net *"_ivl_11", 1 0, L_0x55c3271f2910;  1 drivers
v0x55c3271e5640_0 .net *"_ivl_13", 1 0, L_0x55c3271f2a50;  1 drivers
L_0x7ff5c7e221c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e5730_0 .net *"_ivl_16", 0 0, L_0x7ff5c7e221c8;  1 drivers
v0x55c3271e5810_0 .net *"_ivl_17", 1 0, L_0x55c3271f2bc0;  1 drivers
v0x55c3271e5940_0 .net *"_ivl_3", 1 0, L_0x55c3271f26b0;  1 drivers
L_0x7ff5c7e22138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e5a20_0 .net *"_ivl_6", 0 0, L_0x7ff5c7e22138;  1 drivers
v0x55c3271e5b00_0 .net *"_ivl_7", 1 0, L_0x55c3271f27f0;  1 drivers
v0x55c3271e5be0_0 .net "a", 0 0, L_0x55c3271f2d00;  1 drivers
v0x55c3271e5d30_0 .net "b", 0 0, L_0x55c3271f2df0;  1 drivers
v0x55c3271e5df0_0 .net "c_in", 0 0, L_0x55c3271f1b10;  alias, 1 drivers
v0x55c3271e5e90_0 .net "c_out", 0 0, L_0x55c3271f2520;  alias, 1 drivers
v0x55c3271e5f30_0 .net "sum", 0 0, L_0x55c3271f25c0;  1 drivers
L_0x55c3271f2520 .part L_0x55c3271f2bc0, 1, 1;
L_0x55c3271f25c0 .part L_0x55c3271f2bc0, 0, 1;
L_0x55c3271f26b0 .concat [ 1 1 0 0], L_0x55c3271f2d00, L_0x7ff5c7e22138;
L_0x55c3271f27f0 .concat [ 1 1 0 0], L_0x55c3271f2df0, L_0x7ff5c7e22180;
L_0x55c3271f2910 .arith/sum 2, L_0x55c3271f26b0, L_0x55c3271f27f0;
L_0x55c3271f2a50 .concat [ 1 1 0 0], L_0x55c3271f1b10, L_0x7ff5c7e221c8;
L_0x55c3271f2bc0 .arith/sum 2, L_0x55c3271f2910, L_0x55c3271f2a50;
S_0x55c3271e60c0 .scope module, "fa2" "fa" 6 9, 7 4 0, S_0x55c3271e4230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7ff5c7e22258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e6280_0 .net *"_ivl_10", 0 0, L_0x7ff5c7e22258;  1 drivers
v0x55c3271e6360_0 .net *"_ivl_11", 1 0, L_0x55c3271f3340;  1 drivers
v0x55c3271e6440_0 .net *"_ivl_13", 1 0, L_0x55c3271f3430;  1 drivers
L_0x7ff5c7e222a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e6530_0 .net *"_ivl_16", 0 0, L_0x7ff5c7e222a0;  1 drivers
v0x55c3271e6610_0 .net *"_ivl_17", 1 0, L_0x55c3271f35a0;  1 drivers
v0x55c3271e6740_0 .net *"_ivl_3", 1 0, L_0x55c3271f30a0;  1 drivers
L_0x7ff5c7e22210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e6820_0 .net *"_ivl_6", 0 0, L_0x7ff5c7e22210;  1 drivers
v0x55c3271e6900_0 .net *"_ivl_7", 1 0, L_0x55c3271f3190;  1 drivers
v0x55c3271e69e0_0 .net "a", 0 0, L_0x55c3271f36e0;  1 drivers
v0x55c3271e6b30_0 .net "b", 0 0, L_0x55c3271f37d0;  1 drivers
v0x55c3271e6bf0_0 .net "c_in", 0 0, L_0x55c3271f2520;  alias, 1 drivers
v0x55c3271e6c90_0 .net "c_out", 0 0, L_0x55c3271f2f10;  alias, 1 drivers
v0x55c3271e6d30_0 .net "sum", 0 0, L_0x55c3271f2fb0;  1 drivers
L_0x55c3271f2f10 .part L_0x55c3271f35a0, 1, 1;
L_0x55c3271f2fb0 .part L_0x55c3271f35a0, 0, 1;
L_0x55c3271f30a0 .concat [ 1 1 0 0], L_0x55c3271f36e0, L_0x7ff5c7e22210;
L_0x55c3271f3190 .concat [ 1 1 0 0], L_0x55c3271f37d0, L_0x7ff5c7e22258;
L_0x55c3271f3340 .arith/sum 2, L_0x55c3271f30a0, L_0x55c3271f3190;
L_0x55c3271f3430 .concat [ 1 1 0 0], L_0x55c3271f2520, L_0x7ff5c7e222a0;
L_0x55c3271f35a0 .arith/sum 2, L_0x55c3271f3340, L_0x55c3271f3430;
S_0x55c3271e6ec0 .scope module, "fa3" "fa" 6 10, 7 4 0, S_0x55c3271e4230;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7ff5c7e22330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e7050_0 .net *"_ivl_10", 0 0, L_0x7ff5c7e22330;  1 drivers
v0x55c3271e7150_0 .net *"_ivl_11", 1 0, L_0x55c3271f3cb0;  1 drivers
v0x55c3271e7230_0 .net *"_ivl_13", 1 0, L_0x55c3271f3df0;  1 drivers
L_0x7ff5c7e22378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e7320_0 .net *"_ivl_16", 0 0, L_0x7ff5c7e22378;  1 drivers
v0x55c3271e7400_0 .net *"_ivl_17", 1 0, L_0x55c3271f3f60;  1 drivers
v0x55c3271e7530_0 .net *"_ivl_3", 1 0, L_0x55c3271f3ad0;  1 drivers
L_0x7ff5c7e222e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c3271e7610_0 .net *"_ivl_6", 0 0, L_0x7ff5c7e222e8;  1 drivers
v0x55c3271e76f0_0 .net *"_ivl_7", 1 0, L_0x55c3271f3bc0;  1 drivers
v0x55c3271e77d0_0 .net "a", 0 0, L_0x55c3271f4280;  1 drivers
v0x55c3271e7920_0 .net "b", 0 0, L_0x55c3271f43c0;  1 drivers
v0x55c3271e79e0_0 .net "c_in", 0 0, L_0x55c3271f2f10;  alias, 1 drivers
v0x55c3271e7a80_0 .net "c_out", 0 0, L_0x55c3271f3900;  alias, 1 drivers
v0x55c3271e7b20_0 .net "sum", 0 0, L_0x55c3271f3a30;  1 drivers
L_0x55c3271f3900 .part L_0x55c3271f3f60, 1, 1;
L_0x55c3271f3a30 .part L_0x55c3271f3f60, 0, 1;
L_0x55c3271f3ad0 .concat [ 1 1 0 0], L_0x55c3271f4280, L_0x7ff5c7e222e8;
L_0x55c3271f3bc0 .concat [ 1 1 0 0], L_0x55c3271f43c0, L_0x7ff5c7e22330;
L_0x55c3271f3cb0 .arith/sum 2, L_0x55c3271f3ad0, L_0x55c3271f3bc0;
L_0x55c3271f3df0 .concat [ 1 1 0 0], L_0x55c3271f2f10, L_0x7ff5c7e22378;
L_0x55c3271f3f60 .arith/sum 2, L_0x55c3271f3cb0, L_0x55c3271f3df0;
S_0x55c3271e8390 .scope module, "ul" "ul4" 3 26, 8 3 0, S_0x55c3271bf5e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x55c3271ecd80_0 .net "A", 3 0, L_0x55c3271f10b0;  alias, 1 drivers
v0x55c3271ece90_0 .net "B", 3 0, L_0x55c3271f1760;  alias, 1 drivers
v0x55c3271ecfa0_0 .net "Out", 3 0, L_0x55c3271f57b0;  alias, 1 drivers
v0x55c3271ed040_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
L_0x55c3271f47e0 .part L_0x55c3271f10b0, 0, 1;
L_0x55c3271f4880 .part L_0x55c3271f1760, 0, 1;
L_0x55c3271f4cb0 .part L_0x55c3271f10b0, 1, 1;
L_0x55c3271f4d50 .part L_0x55c3271f1760, 1, 1;
L_0x55c3271f5210 .part L_0x55c3271f10b0, 2, 1;
L_0x55c3271f52b0 .part L_0x55c3271f1760, 2, 1;
L_0x55c3271f57b0 .concat8 [ 1 1 1 1], v0x55c3271e8fa0_0, v0x55c3271ea150_0, v0x55c3271eb320_0, v0x55c3271ec520_0;
L_0x55c3271f5940 .part L_0x55c3271f10b0, 3, 1;
L_0x55c3271f5a30 .part L_0x55c3271f1760, 3, 1;
S_0x55c3271e85e0 .scope module, "cl0" "cl" 8 5, 9 3 0, S_0x55c3271e8390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55c3271f1f50 .functor AND 1, L_0x55c3271f47e0, L_0x55c3271f4880, C4<1>, C4<1>;
L_0x55c3271f4500 .functor OR 1, L_0x55c3271f47e0, L_0x55c3271f4880, C4<0>, C4<0>;
L_0x55c3271f4660 .functor XOR 1, L_0x55c3271f47e0, L_0x55c3271f4880, C4<0>, C4<0>;
L_0x55c3271f4720 .functor NOT 1, L_0x55c3271f47e0, C4<0>, C4<0>, C4<0>;
v0x55c3271e9120_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271e9200_0 .net "a", 0 0, L_0x55c3271f47e0;  1 drivers
v0x55c3271e92a0_0 .net "and_out", 0 0, L_0x55c3271f1f50;  1 drivers
v0x55c3271e93a0_0 .net "b", 0 0, L_0x55c3271f4880;  1 drivers
v0x55c3271e9440_0 .net "not_out", 0 0, L_0x55c3271f4720;  1 drivers
v0x55c3271e9530_0 .net "or_out", 0 0, L_0x55c3271f4500;  1 drivers
v0x55c3271e9600_0 .net "out", 0 0, v0x55c3271e8fa0_0;  1 drivers
v0x55c3271e96d0_0 .net "xor_out", 0 0, L_0x55c3271f4660;  1 drivers
S_0x55c3271e8850 .scope module, "mux" "mux4_1" 9 14, 10 3 0, S_0x55c3271e85e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55c3271e8b40_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271e8c40_0 .net "a", 0 0, L_0x55c3271f1f50;  alias, 1 drivers
v0x55c3271e8d00_0 .net "b", 0 0, L_0x55c3271f4500;  alias, 1 drivers
v0x55c3271e8dd0_0 .net "c", 0 0, L_0x55c3271f4660;  alias, 1 drivers
v0x55c3271e8e90_0 .net "d", 0 0, L_0x55c3271f4720;  alias, 1 drivers
v0x55c3271e8fa0_0 .var "out", 0 0;
E_0x55c32718c1d0/0 .event anyedge, v0x55c3271e8b40_0, v0x55c3271e8e90_0, v0x55c3271e8dd0_0, v0x55c3271e8d00_0;
E_0x55c32718c1d0/1 .event anyedge, v0x55c3271e8c40_0;
E_0x55c32718c1d0 .event/or E_0x55c32718c1d0/0, E_0x55c32718c1d0/1;
S_0x55c3271e97d0 .scope module, "cl1" "cl" 8 6, 9 3 0, S_0x55c3271e8390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55c3271f4920 .functor AND 1, L_0x55c3271f4cb0, L_0x55c3271f4d50, C4<1>, C4<1>;
L_0x55c3271f4990 .functor OR 1, L_0x55c3271f4cb0, L_0x55c3271f4d50, C4<0>, C4<0>;
L_0x55c3271f4aa0 .functor XOR 1, L_0x55c3271f4cb0, L_0x55c3271f4d50, C4<0>, C4<0>;
L_0x55c3271f4b60 .functor NOT 1, L_0x55c3271f4cb0, C4<0>, C4<0>, C4<0>;
v0x55c3271ea2d0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271ea3b0_0 .net "a", 0 0, L_0x55c3271f4cb0;  1 drivers
v0x55c3271ea470_0 .net "and_out", 0 0, L_0x55c3271f4920;  1 drivers
v0x55c3271ea540_0 .net "b", 0 0, L_0x55c3271f4d50;  1 drivers
v0x55c3271ea5e0_0 .net "not_out", 0 0, L_0x55c3271f4b60;  1 drivers
v0x55c3271ea6d0_0 .net "or_out", 0 0, L_0x55c3271f4990;  1 drivers
v0x55c3271ea7a0_0 .net "out", 0 0, v0x55c3271ea150_0;  1 drivers
v0x55c3271ea870_0 .net "xor_out", 0 0, L_0x55c3271f4aa0;  1 drivers
S_0x55c3271e9a20 .scope module, "mux" "mux4_1" 9 14, 10 3 0, S_0x55c3271e97d0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55c3271e9cf0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271e9e20_0 .net "a", 0 0, L_0x55c3271f4920;  alias, 1 drivers
v0x55c3271e9ee0_0 .net "b", 0 0, L_0x55c3271f4990;  alias, 1 drivers
v0x55c3271e9f80_0 .net "c", 0 0, L_0x55c3271f4aa0;  alias, 1 drivers
v0x55c3271ea040_0 .net "d", 0 0, L_0x55c3271f4b60;  alias, 1 drivers
v0x55c3271ea150_0 .var "out", 0 0;
E_0x55c32716a3d0/0 .event anyedge, v0x55c3271e8b40_0, v0x55c3271ea040_0, v0x55c3271e9f80_0, v0x55c3271e9ee0_0;
E_0x55c32716a3d0/1 .event anyedge, v0x55c3271e9e20_0;
E_0x55c32716a3d0 .event/or E_0x55c32716a3d0/0, E_0x55c32716a3d0/1;
S_0x55c3271ea970 .scope module, "cl2" "cl" 8 7, 9 3 0, S_0x55c3271e8390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55c3271f4e80 .functor AND 1, L_0x55c3271f5210, L_0x55c3271f52b0, C4<1>, C4<1>;
L_0x55c3271f4ef0 .functor OR 1, L_0x55c3271f5210, L_0x55c3271f52b0, C4<0>, C4<0>;
L_0x55c3271f5000 .functor XOR 1, L_0x55c3271f5210, L_0x55c3271f52b0, C4<0>, C4<0>;
L_0x55c3271f50c0 .functor NOT 1, L_0x55c3271f5210, C4<0>, C4<0>, C4<0>;
v0x55c3271eb4e0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271eb5c0_0 .net "a", 0 0, L_0x55c3271f5210;  1 drivers
v0x55c3271eb680_0 .net "and_out", 0 0, L_0x55c3271f4e80;  1 drivers
v0x55c3271eb750_0 .net "b", 0 0, L_0x55c3271f52b0;  1 drivers
v0x55c3271eb7f0_0 .net "not_out", 0 0, L_0x55c3271f50c0;  1 drivers
v0x55c3271eb8e0_0 .net "or_out", 0 0, L_0x55c3271f4ef0;  1 drivers
v0x55c3271eb9b0_0 .net "out", 0 0, v0x55c3271eb320_0;  1 drivers
v0x55c3271eba80_0 .net "xor_out", 0 0, L_0x55c3271f5000;  1 drivers
S_0x55c3271eabf0 .scope module, "mux" "mux4_1" 9 14, 10 3 0, S_0x55c3271ea970;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55c3271eaea0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271eb010_0 .net "a", 0 0, L_0x55c3271f4e80;  alias, 1 drivers
v0x55c3271eb0d0_0 .net "b", 0 0, L_0x55c3271f4ef0;  alias, 1 drivers
v0x55c3271eb1a0_0 .net "c", 0 0, L_0x55c3271f5000;  alias, 1 drivers
v0x55c3271eb260_0 .net "d", 0 0, L_0x55c3271f50c0;  alias, 1 drivers
v0x55c3271eb320_0 .var "out", 0 0;
E_0x55c3271c93d0/0 .event anyedge, v0x55c3271e8b40_0, v0x55c3271eb260_0, v0x55c3271eb1a0_0, v0x55c3271eb0d0_0;
E_0x55c3271c93d0/1 .event anyedge, v0x55c3271eb010_0;
E_0x55c3271c93d0 .event/or E_0x55c3271c93d0/0, E_0x55c3271c93d0/1;
S_0x55c3271ebb80 .scope module, "cl3" "cl" 8 8, 9 3 0, S_0x55c3271e8390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "S";
L_0x55c3271f5420 .functor AND 1, L_0x55c3271f5940, L_0x55c3271f5a30, C4<1>, C4<1>;
L_0x55c3271f5490 .functor OR 1, L_0x55c3271f5940, L_0x55c3271f5a30, C4<0>, C4<0>;
L_0x55c3271f55a0 .functor XOR 1, L_0x55c3271f5940, L_0x55c3271f5a30, C4<0>, C4<0>;
L_0x55c3271f5660 .functor NOT 1, L_0x55c3271f5940, C4<0>, C4<0>, C4<0>;
v0x55c3271ec6e0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271ec7c0_0 .net "a", 0 0, L_0x55c3271f5940;  1 drivers
v0x55c3271ec880_0 .net "and_out", 0 0, L_0x55c3271f5420;  1 drivers
v0x55c3271ec950_0 .net "b", 0 0, L_0x55c3271f5a30;  1 drivers
v0x55c3271ec9f0_0 .net "not_out", 0 0, L_0x55c3271f5660;  1 drivers
v0x55c3271ecae0_0 .net "or_out", 0 0, L_0x55c3271f5490;  1 drivers
v0x55c3271ecbb0_0 .net "out", 0 0, v0x55c3271ec520_0;  1 drivers
v0x55c3271ecc80_0 .net "xor_out", 0 0, L_0x55c3271f55a0;  1 drivers
S_0x55c3271ebdd0 .scope module, "mux" "mux4_1" 9 14, 10 3 0, S_0x55c3271ebb80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x55c3271ec0e0_0 .net "S", 1 0, L_0x55c3271f6180;  alias, 1 drivers
v0x55c3271ec1c0_0 .net "a", 0 0, L_0x55c3271f5420;  alias, 1 drivers
v0x55c3271ec280_0 .net "b", 0 0, L_0x55c3271f5490;  alias, 1 drivers
v0x55c3271ec350_0 .net "c", 0 0, L_0x55c3271f55a0;  alias, 1 drivers
v0x55c3271ec410_0 .net "d", 0 0, L_0x55c3271f5660;  alias, 1 drivers
v0x55c3271ec520_0 .var "out", 0 0;
E_0x55c3271ec050/0 .event anyedge, v0x55c3271e8b40_0, v0x55c3271ec410_0, v0x55c3271ec350_0, v0x55c3271ec280_0;
E_0x55c3271ec050/1 .event anyedge, v0x55c3271ec1c0_0;
E_0x55c3271ec050 .event/or E_0x55c3271ec050/0, E_0x55c3271ec050/1;
    .scope S_0x55c3271e8850;
T_1 ;
    %wait E_0x55c32718c1d0;
    %load/vec4 v0x55c3271e8b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3271e8fa0_0, 0, 1;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55c3271e8c40_0;
    %store/vec4 v0x55c3271e8fa0_0, 0, 1;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55c3271e8d00_0;
    %store/vec4 v0x55c3271e8fa0_0, 0, 1;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55c3271e8dd0_0;
    %store/vec4 v0x55c3271e8fa0_0, 0, 1;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55c3271e8e90_0;
    %store/vec4 v0x55c3271e8fa0_0, 0, 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c3271e9a20;
T_2 ;
    %wait E_0x55c32716a3d0;
    %load/vec4 v0x55c3271e9cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3271ea150_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55c3271e9e20_0;
    %store/vec4 v0x55c3271ea150_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55c3271e9ee0_0;
    %store/vec4 v0x55c3271ea150_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55c3271e9f80_0;
    %store/vec4 v0x55c3271ea150_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55c3271ea040_0;
    %store/vec4 v0x55c3271ea150_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c3271eabf0;
T_3 ;
    %wait E_0x55c3271c93d0;
    %load/vec4 v0x55c3271eaea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3271eb320_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55c3271eb010_0;
    %store/vec4 v0x55c3271eb320_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55c3271eb0d0_0;
    %store/vec4 v0x55c3271eb320_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55c3271eb1a0_0;
    %store/vec4 v0x55c3271eb320_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55c3271eb260_0;
    %store/vec4 v0x55c3271eb320_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c3271ebdd0;
T_4 ;
    %wait E_0x55c3271ec050;
    %load/vec4 v0x55c3271ec0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c3271ec520_0, 0, 1;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55c3271ec1c0_0;
    %store/vec4 v0x55c3271ec520_0, 0, 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x55c3271ec280_0;
    %store/vec4 v0x55c3271ec520_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55c3271ec350_0;
    %store/vec4 v0x55c3271ec520_0, 0, 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55c3271ec410_0;
    %store/vec4 v0x55c3271ec520_0, 0, 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c3271c76a0;
T_5 ;
    %vpi_call 2 21 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3271ef760_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3271ef9c0_0, 0, 3;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3271efc50_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3271ef840_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3271ef900_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %fork TD_alu_tb.check, S_0x55c3271b4e40;
    %join;
    %delay 999, 0;
    %load/vec4 v0x55c3271ef900_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c3271ef900_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55c3271ef840_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c3271ef840_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55c3271efc50_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55c3271efc50_0, 0, 1;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55c3271ef9c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c3271ef9c0_0, 0, 3;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Encontradas %d operaciones erroneas", v0x55c3271ef760_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2_4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4_1.v";
