<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mips2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_part_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="M_part_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="W_part_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="grf_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="hu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_8_32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1482426234" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1482426234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482467029" xil_pn:in_ck="6275421296443511534" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1482467029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DMExt.v"/>
      <outfile xil_pn:name="D_part.v"/>
      <outfile xil_pn:name="E_part.v"/>
      <outfile xil_pn:name="F_part.v"/>
      <outfile xil_pn:name="M_part.v"/>
      <outfile xil_pn:name="W_part.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluMD.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="hu.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="instr_type.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1482426234" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4846834790194202313" xil_pn:start_ts="1482426234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482426234" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7826523695342331485" xil_pn:start_ts="1482426234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482426234" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1482426234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482467029" xil_pn:in_ck="6275421296443511534" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1482467029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DMExt.v"/>
      <outfile xil_pn:name="D_part.v"/>
      <outfile xil_pn:name="E_part.v"/>
      <outfile xil_pn:name="F_part.v"/>
      <outfile xil_pn:name="M_part.v"/>
      <outfile xil_pn:name="W_part.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aluMD.v"/>
      <outfile xil_pn:name="bridge.v"/>
      <outfile xil_pn:name="cmp.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="cp0.v"/>
      <outfile xil_pn:name="cpu.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="hu.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="instr_type.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="npc.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1482467045" xil_pn:in_ck="6275421296443511534" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3195359383522975029" xil_pn:start_ts="1482467029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_beh.prj"/>
      <outfile xil_pn:name="test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1482467046" xil_pn:in_ck="-220075260150306465" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2455600769858353842" xil_pn:start_ts="1482467045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
