memory multiprocessor interference systems interleaved computer analyzes paper memory interference simultaneously caused processors memory results computed modules exect simple system model limiting memory relative degree derived interference size system increases model system yields approximate behavior limiting simple model suggests results results valid models larger class systems nearly real including simple model tested measurements behavior systems simulations program memory references model programs real good indication performance results provide real system expected type multiprocessing memory interference memory trace simulation interleaved driven 