<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/jonekath/my_designs/VGA_Controller/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(20,14-20,19) (VHDL-1201) re-analyze unit 'synth' since unit 'mypll_uniq_1' is overwritten or removed
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/standard.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/standard.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_1164.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_1164.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mgc_qsim.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_bit.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_bit.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_std.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_std.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/math_real.vhd'
INFO <2049992> - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO <2049992> - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_arit.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_arit.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_sign.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_sign.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_unsi.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_unsi.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/synattr.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/synattr.vhd
INFO <2049992> - C:/lscc/radiant/2024.1/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.1/cae_library/synthesis/verilog/iCE40UP.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/cae_library/synthesis/vhdl/iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/cae_library/synthesis/vhdl/iCE40UP.vhd
(VHDL-1481) Analyzing VHDL file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.vhd'
Analyzing VHDL file C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.vhd
(VERI-1482) Analyzing Verilog file 'C:/Users/jonekath/my_designs/VGA_Controller/mypll/rtl/mypll.v'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'top'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(20,14-20,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'vga'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd(16,14-16,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd(5,8-5,11) (VHDL-1012) analyzing entity 'fsm'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd(17,14-17,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/ROM.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/ROM.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/start_screen.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/start_screen.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/start_screen.vhd(6,8-6,11) (VHDL-1012) analyzing entity 'rom'
INFO <2049992> - C:/Users/jonekath/Desktop/start_screen.vhd(15,14-15,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'pattern_gen'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd(25,14-25,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/NESControllers.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/NESControllers.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/NESControllers.vhd(5,9-5,12) (VHDL-1012) analyzing entity 'nes'
INFO <2049992> - C:/Users/jonekath/Desktop/NESControllers.vhd(21,15-21,20) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/arrows.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/arrows.vhd
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/top_arr_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/top_arr_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/top_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow2'
INFO <2049992> - C:/Users/jonekath/Desktop/top_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/right_arr_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/right_arr_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/right_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow3'
INFO <2049992> - C:/Users/jonekath/Desktop/right_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/left_arr_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/left_arr_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/left_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow1'
INFO <2049992> - C:/Users/jonekath/Desktop/left_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/down_arr_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/down_arr_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/down_arr_rom.vhd(5,8-5,14) (VHDL-1012) analyzing entity 'arrow4'
INFO <2049992> - C:/Users/jonekath/Desktop/down_arr_rom.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd'
Analyzing VHDL file C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd(7,8-7,14) (VHDL-1012) analyzing entity 'arrows'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd(18,14-18,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/hit_detect.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/hit_detect.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/hit_detect.vhd(6,8-6,15) (VHDL-1012) analyzing entity 'scoring'
INFO <2049992> - C:/Users/jonekath/Desktop/hit_detect.vhd(24,14-24,19) (VHDL-1010) analyzing architecture 'synth'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/top_out.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/top_out.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/top_out.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'top_outline'
INFO <2049992> - C:/Users/jonekath/Desktop/top_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/right_out.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/right_out.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/right_out.vhd(5,8-5,21) (VHDL-1012) analyzing entity 'right_outline'
INFO <2049992> - C:/Users/jonekath/Desktop/right_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/left_out.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/left_out.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/left_out.vhd(5,8-5,20) (VHDL-1012) analyzing entity 'left_outline'
INFO <2049992> - C:/Users/jonekath/Desktop/left_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/down_out.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/down_out.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/down_out.vhd(5,8-5,20) (VHDL-1012) analyzing entity 'down_outline'
INFO <2049992> - C:/Users/jonekath/Desktop/down_out.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/endscreen.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/endscreen.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/endscreen.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'endscreen'
INFO <2049992> - C:/Users/jonekath/Desktop/endscreen.vhd(14,30-14,33) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig0_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig0_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig0_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num0_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig0_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig1_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig1_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig1_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num1_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig1_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig2_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig2_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig2_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num2_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig2_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig3_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig3_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig3_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num3_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig3_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig4_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig4_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig4_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num4_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig4_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig5_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig5_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig5_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num5_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig5_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig6_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig6_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig6_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num6_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig6_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig7_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig7_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig7_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num7_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig7_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig8_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig8_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig8_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num8_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig8_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/dig9_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/dig9_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/dig9_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'num9_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/dig9_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/score_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/score_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/score_rom.vhd(5,8-5,17) (VHDL-1012) analyzing entity 'score_rom'
INFO <2049992> - C:/Users/jonekath/Desktop/score_rom.vhd(16,14-16,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/scoreword_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/scoreword_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/scoreword_rom.vhd(5,8-5,18) (VHDL-1012) analyzing entity 'score_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/scoreword_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
(VHDL-1481) Analyzing VHDL file 'C:/Users/jonekath/Desktop/playerp_rom.vhd'
Analyzing VHDL file C:/Users/jonekath/Desktop/playerp_rom.vhd
INFO <2049992> - C:/Users/jonekath/Desktop/playerp_rom.vhd(5,8-5,19) (VHDL-1012) analyzing entity 'player_disp'
INFO <2049992> - C:/Users/jonekath/Desktop/playerp_rom.vhd(14,14-14,17) (VHDL-1010) analyzing architecture 'sim'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(5,8-5,11) (VHDL-1067) elaborating 'top(synth)'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(143,5-149,11) (VHDL-1399) switching to Verilog mode to elaborate module 'mypll'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/mypll/rtl/mypll.v(11,65-11,70) (VERI-1018) compiling module 'mypll_uniq_1'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd(143,5-149,11) (VHDL-1400) returning to VHDL mode to continue with elaboration
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd(5,8-5,11) (VHDL-1067) elaborating 'vga_uniq_0(synth)'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd(5,8-5,19) (VHDL-1067) elaborating 'pattern_gen_uniq_0(synth)'
INFO <2049992> - C:/Users/jonekath/Desktop/start_screen.vhd(6,8-6,11) (VHDL-1067) elaborating 'rom_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/endscreen.vhd(5,8-5,17) (VHDL-1067) elaborating 'endscreen_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/left_arr_rom.vhd(5,8-5,14) (VHDL-1067) elaborating 'arrow1_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/top_arr_rom.vhd(5,8-5,14) (VHDL-1067) elaborating 'arrow2_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/right_arr_rom.vhd(5,8-5,14) (VHDL-1067) elaborating 'arrow3_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/down_arr_rom.vhd(5,8-5,14) (VHDL-1067) elaborating 'arrow4_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/top_out.vhd(5,8-5,19) (VHDL-1067) elaborating 'top_outline_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/down_out.vhd(5,8-5,20) (VHDL-1067) elaborating 'down_outline_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/right_out.vhd(5,8-5,21) (VHDL-1067) elaborating 'right_outline_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/left_out.vhd(5,8-5,20) (VHDL-1067) elaborating 'left_outline_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/score_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'score_rom_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/playerp_rom.vhd(5,8-5,19) (VHDL-1067) elaborating 'player_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/scoreword_rom.vhd(5,8-5,18) (VHDL-1067) elaborating 'score_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig0_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num0_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig1_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num1_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig2_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num2_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig3_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num3_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig4_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num4_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig5_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num5_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig6_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num6_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig7_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num7_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig8_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num8_disp_uniq_0(sim)'
INFO <2049992> - C:/Users/jonekath/Desktop/dig9_rom.vhd(5,8-5,17) (VHDL-1067) elaborating 'num9_disp_uniq_0(sim)'
WARNING <2049991> - C:/Users/jonekath/Desktop/score_rom.vhd(218,25-218,41) (VHDL-1077) expression has 10 elements; expected 8
WARNING <2049991> - C:/Users/jonekath/Desktop/score_rom.vhd(219,25-219,41) (VHDL-1077) expression has 10 elements; expected 8
INFO <2049992> - C:/Users/jonekath/Desktop/NESControllers.vhd(5,9-5,12) (VHDL-1067) elaborating 'NES_uniq_0(synth)'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd(5,8-5,11) (VHDL-1067) elaborating 'FSM_uniq_0(synth)'
INFO <2049992> - C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd(7,8-7,14) (VHDL-1067) elaborating 'arrows_uniq_0(synth)'
INFO <2049992> - C:/Users/jonekath/Desktop/hit_detect.vhd(6,8-6,15) (VHDL-1067) elaborating 'scoring_uniq_0(synth)'
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>