{
  "created_at": "2015-02-27T22:28:19.939317", 
  "description": "Design and simulate digital logic circuits of varying complexity.", 
  "fork": false, 
  "full_name": "ashleynewson/SmartSim", 
  "language": "C", 
  "updated_at": "2015-02-27T23:42:30.580111"
}