
---------- Begin Simulation Statistics ----------
final_tick                                 9248763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40527                       # Simulator instruction rate (inst/s)
host_mem_usage                                 913980                       # Number of bytes of host memory used
host_op_rate                                    48489                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   246.75                       # Real time elapsed on the host
host_tick_rate                               37482550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009249                       # Number of seconds simulated
sim_ticks                                  9248763500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.395578                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1411804                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1479947                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116176                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2150206                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102330                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30020                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2999880                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  322437                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10381                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3215373                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3262504                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             94710                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                390086                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1598881                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     16087600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.745017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.712652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11891126     73.91%     73.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1726867     10.73%     84.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       785017      4.88%     89.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       480887      2.99%     92.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       364531      2.27%     94.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       156434      0.97%     95.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       163577      1.02%     96.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       129075      0.80%     97.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       390086      2.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16087600                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.849770                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.849770                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                942347                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 21658                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1377296                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14115338                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 12413255                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2798721                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  95498                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 60265                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 93939                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2999880                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1870610                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3527058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 70667                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         2048                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12345523                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  689                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           359                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  234026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.162176                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12696593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1836571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.667409                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16343760                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.893517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.159414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13291859     81.33%     81.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   384171      2.35%     83.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   370803      2.27%     85.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   403918      2.47%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   271241      1.66%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   324046      1.98%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   289359      1.77%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   242356      1.48%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   766007      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16343760                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1863870                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      9315534                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     12656615                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       888928                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     426317982                       # number of prefetches that crossed the page
system.cpu.idleCycles                         2153937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               124599                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2560119                       # Number of branches executed
system.cpu.iew.exec_nop                         24826                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.704160                       # Inst execution rate
system.cpu.iew.exec_refs                      4562252                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1566367                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  192265                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3019218                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                648                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16846                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1613082                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13586603                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2995885                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            118105                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13025342                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2339                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 69887                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  95498                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 72808                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39505                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          607                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       112029                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       433907                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       101284                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            680                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        70721                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          53878                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11904876                       # num instructions consuming a value
system.cpu.iew.wb_count                      12777500                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.556204                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6621541                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.690762                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12826542                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15730723                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9376023                       # number of integer regfile writes
system.cpu.ipc                               0.540608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540608                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               127      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8402049     63.93%     63.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110616      0.84%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10057      0.08%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 776      0.01%     64.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                669      0.01%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                748      0.01%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3042074     23.15%     88.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1576145     11.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13143450                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      122537                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009323                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36274     29.60%     29.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.02%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     29.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  53534     43.69%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32706     26.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13261129                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           42754246                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12773383                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15150172                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13561129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13143450                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 648                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1597151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10522                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1211311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16343760                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.804188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.554188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11449644     70.06%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1587847      9.72%     79.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1180074      7.22%     86.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              809196      4.95%     91.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              501351      3.07%     95.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              350019      2.14%     97.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287430      1.76%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137804      0.84%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40395      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16343760                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.710545                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4731                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9470                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4117                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              9397                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             38350                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60597                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3019218                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1613082                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9796688                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         18497697                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  306022                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 111176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 12483952                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  40323                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1783                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20562694                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13938519                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13765786                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2809831                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 190800                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  95498                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                370847                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1991175                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         16898284                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         277610                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14705                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    425793                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            664                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             4993                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     29279209                       # The number of ROB reads
system.cpu.rob.rob_writes                    27425868                       # The number of ROB writes
system.cpu.timesIdled                          387156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3182                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2229                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1541994                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3085073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10630                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6771                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17688                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22415000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92026500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1529081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1508479                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4029                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1508545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4525549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       102586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4628135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    193088256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4077888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197166144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              33                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1543097                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000725                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1541978     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1119      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1543097                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3289376384                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             35.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52153671                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2262849932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            24.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               497397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher      1005767                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1525347                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              497397                       # number of overall hits
system.l2.overall_hits::.cpu.data               22183                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher      1005767                       # number of overall hits
system.l2.overall_hits::total                 1525347                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12039                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5363                       # number of overall misses
system.l2.overall_misses::.cpu.data             12039                       # number of overall misses
system.l2.overall_misses::total                 17402                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    420170500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    932093500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1352264000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    420170500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    932093500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1352264000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           502760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher      1005767                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1542749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          502760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher      1005767                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1542749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.351791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.351791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78346.168189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77422.834122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77707.389955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78346.168189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77422.834122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77707.389955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17401                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    366454500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    811703001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1178157501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    366454500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    811703001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1178157501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.351791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.351791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68342.875793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67422.792674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67706.310040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68342.875793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67422.792674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67706.310040                       # average overall mshr miss latency
system.l2.replacements                             15                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29495                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1507380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1507380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1507380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1507380                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10630                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    818299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     818299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76980.150517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76980.150517                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    711998501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    711998501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66980.103575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66980.103575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         497397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher      1005767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1503164                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    420170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    420170500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       502760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher      1005767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1508527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78346.168189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78346.168189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    366454500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    366454500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68342.875793                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68342.875793                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    113794500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    113794500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80762.597587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80762.597587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     99704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     99704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70762.597587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70762.597587                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                27                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          287                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             287                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.914013                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.914013                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5459500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5459500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.914013                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.914013                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19022.648084                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19022.648084                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12082.260842                       # Cycle average of tags in use
system.l2.tags.total_refs                     3083650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17694                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    174.276591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.787521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3874.740086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8018.733236                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.118248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.244712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.368721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.538696                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24689198                       # Number of tag accesses
system.l2.tags.data_accesses                 24689198                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         343168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         770496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       343168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        343168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37104203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          83308001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120412204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37104203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37104203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          20760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                20760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          20760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37104203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         83308001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120432964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    136247750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               462516500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7829.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26579.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.014916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.307133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.934839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          875     26.64%     26.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          746     22.71%     49.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          392     11.93%     61.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          342     10.41%     71.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          388     11.81%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          149      4.54%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          106      3.23%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.00%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          254      7.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3285                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1113664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1113664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9241893500                       # Total gap between requests
system.mem_ctrls.avgGap                     531021.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       343168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       770496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 37104203.172672756016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 83308001.118203535676                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            3                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    145859500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    316657000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27202.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26302.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10695720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5684910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61589640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     729577680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1663270830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2150876160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4621694940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.709495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5575805250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    308620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3364338250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12759180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6781665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62653500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     729577680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1861243800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1984162080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4657177905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.546004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5140025500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3800118000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1313191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313191                       # number of overall hits
system.cpu.icache.overall_hits::total         1313191                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       557401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         557401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       557401                       # number of overall misses
system.cpu.icache.overall_misses::total        557401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7778042354                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7778042354                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7778042354                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7778042354                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1870592                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1870592                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1870592                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1870592                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.297981                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.297981                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.297981                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.297981                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13954.123430                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13954.123430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13954.123430                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13954.123430                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       114001                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             13006                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.765262                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            844774                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1508479                       # number of writebacks
system.cpu.icache.writebacks::total           1508479                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        54626                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        54626                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        54626                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        54626                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       502775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       502775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       502775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher      1005770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1508545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6741235379                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6741235379                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6741235379                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  12048297340                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18789532719                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.268779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.268779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.268779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.806453                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13408.056047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13408.056047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13408.056047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11979.177486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12455.400879                       # average overall mshr miss latency
system.cpu.icache.replacements                1508479                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313191                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       557401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        557401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7778042354                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7778042354                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1870592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1870592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.297981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.297981                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13954.123430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13954.123430                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        54626                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        54626                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       502775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       502775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6741235379                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6741235379                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.268779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.268779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13408.056047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13408.056047                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher      1005770                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total      1005770                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  12048297340                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  12048297340                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11979.177486                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11979.177486                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.980587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2821734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1508543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.870503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    21.696774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    42.283813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.339012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.660685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           43                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5249727                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5249727                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4206762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4206762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4212675                       # number of overall hits
system.cpu.dcache.overall_hits::total         4212675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       137520                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         137520                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       137527                       # number of overall misses
system.cpu.dcache.overall_misses::total        137527                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5976127169                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5976127169                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5976127169                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5976127169                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4344282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4344282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4350202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4350202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43456.422113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43456.422113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43454.210221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43454.210221                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        38136                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1035                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             112                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.846377                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.178571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29495                       # number of writebacks
system.cpu.dcache.writebacks::total             29495                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       102992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       102992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       102992                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       102992                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34535                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1231479861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1231479861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1231798361                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1231798361                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007948                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007948                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007939                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35666.122017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35666.122017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35668.115274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35668.115274                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33512                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2780419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2780419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        51985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         51985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1376216500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1376216500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2832404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2832404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018354                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26473.338463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26473.338463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31456                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    349446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    349446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007248                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17022.066345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17022.066345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1426340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1426340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        85330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4593382786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4593382786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53830.807289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53830.807289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        71536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        71536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    875710978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    875710978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63484.919385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63484.919385                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5920                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5920                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001182                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        45500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        45500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6527883                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6527883                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31843.331707                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31843.331707                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6322883                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6322883                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30843.331707                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30843.331707                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       438000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       438000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011785                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62571.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62571.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       203000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       203000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.737785                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4248349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34536                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.012190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.737785                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8737228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8737228                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9248763500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9248763500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
