module ALU (
	input [31:0] A, B,
	input [3:0] ctl, //control signal - may want to change this later
	output reg [63:0] C
	);
	