// Seed: 326771698
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4
);
  assign id_2 = 1'h0;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(id_6), .id_2(id_3), .id_3(id_2 + 1)
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wor   id_4,
    input  uwire id_5,
    output tri   id_6
);
  wand id_8 = 1;
  assign id_8 = 1;
  module_0(
      id_2, id_6, id_4, id_0, id_3
  );
endmodule
