#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001661f9573f0 .scope module, "controller" "controller" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "Zero";
    .port_info 6 /OUTPUT 1 "we_pc";
    .port_info 7 /OUTPUT 1 "sel_mem_addr";
    .port_info 8 /OUTPUT 1 "we_mem";
    .port_info 9 /OUTPUT 1 "we_ir";
    .port_info 10 /OUTPUT 2 "sel_result";
    .port_info 11 /OUTPUT 4 "alu_control";
    .port_info 12 /OUTPUT 2 "sel_alu_src_a";
    .port_info 13 /OUTPUT 2 "sel_alu_src_b";
    .port_info 14 /OUTPUT 3 "sel_ext";
    .port_info 15 /OUTPUT 1 "we_rf";
o000001661f964fa8 .functor BUFZ 1, C4<z>; HiZ drive
v000001661f941150_0 .net "Zero", 0 0, o000001661f964fa8;  0 drivers
v000001661f9418d0_0 .var "alu_control", 3 0;
v000001661f941ab0_0 .net "alu_op", 1 0, v000001661f941bf0_0;  1 drivers
v000001661f941970_0 .net "branch", 0 0, v000001661f941290_0;  1 drivers
o000001661f965038 .functor BUFZ 1, C4<z>; HiZ drive
v000001661f941c90_0 .net "clk", 0 0, o000001661f965038;  0 drivers
o000001661f9655d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001661f941d30_0 .net "funct3", 2 0, o000001661f9655d8;  0 drivers
o000001661f965608 .functor BUFZ 1, C4<z>; HiZ drive
v000001661f9413d0_0 .net "funct7_5", 0 0, o000001661f965608;  0 drivers
o000001661f965098 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001661f9b5070_0 .net "op", 6 0, o000001661f965098;  0 drivers
v000001661f9b57f0_0 .net "pc_update", 0 0, v000001661f9415b0_0;  1 drivers
o000001661f9650f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001661f9b47b0_0 .net "reset", 0 0, o000001661f9650f8;  0 drivers
v000001661f9b5b10_0 .net "sel_alu_src_a", 1 0, v000001661f941650_0;  1 drivers
v000001661f9b4990_0 .net "sel_alu_src_b", 1 0, v000001661f941470_0;  1 drivers
v000001661f9b5750_0 .var "sel_ext", 2 0;
v000001661f9b4350_0 .net "sel_mem_addr", 0 0, v000001661f941e70_0;  1 drivers
v000001661f9b4850_0 .net "sel_result", 1 0, v000001661f941b50_0;  1 drivers
v000001661f9b4530_0 .net "we_ir", 0 0, v000001661f941a10_0;  1 drivers
v000001661f9b59d0_0 .net "we_mem", 0 0, v000001661f941fb0_0;  1 drivers
v000001661f9b4c10_0 .net "we_pc", 0 0, v000001661f941f10_0;  1 drivers
v000001661f9b52f0_0 .net "we_rf", 0 0, v000001661f9411f0_0;  1 drivers
E_000001661f93ab10 .event edge, v000001661f941330_0;
E_000001661f93a710 .event edge, v000001661f941bf0_0, v000001661f941d30_0, v000001661f9413d0_0;
S_000001661f957690 .scope module, "fsm" "main_fsm" 2 27, 3 1 0, S_000001661f9573f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "pc_update";
    .port_info 7 /OUTPUT 1 "we_pc";
    .port_info 8 /OUTPUT 1 "sel_mem_addr";
    .port_info 9 /OUTPUT 1 "we_mem";
    .port_info 10 /OUTPUT 1 "we_ir";
    .port_info 11 /OUTPUT 2 "sel_result";
    .port_info 12 /OUTPUT 2 "sel_alu_src_a";
    .port_info 13 /OUTPUT 2 "sel_alu_src_b";
    .port_info 14 /OUTPUT 1 "we_rf";
P_000001661f8f62a0 .param/l "ALUWB" 1 3 30, C4<1000>;
P_000001661f8f62d8 .param/l "BEQ" 1 3 31, C4<1001>;
P_000001661f8f6310 .param/l "DECODE" 1 3 23, C4<0001>;
P_000001661f8f6348 .param/l "EXECUTEI" 1 3 29, C4<0111>;
P_000001661f8f6380 .param/l "EXECUTER" 1 3 28, C4<0110>;
P_000001661f8f63b8 .param/l "FETCH" 1 3 22, C4<0000>;
P_000001661f8f63f0 .param/l "JAL" 1 3 32, C4<1010>;
P_000001661f8f6428 .param/l "LUI" 1 3 33, C4<1011>;
P_000001661f8f6460 .param/l "MEMADR" 1 3 24, C4<0010>;
P_000001661f8f6498 .param/l "MEMREAD" 1 3 25, C4<0011>;
P_000001661f8f64d0 .param/l "MEMWB" 1 3 27, C4<0101>;
P_000001661f8f6508 .param/l "MEMWRITE" 1 3 26, C4<0100>;
v000001661f9416f0_0 .net "Zero", 0 0, o000001661f964fa8;  alias, 0 drivers
v000001661f941bf0_0 .var "alu_op", 1 0;
v000001661f941290_0 .var "branch", 0 0;
v000001661f941790_0 .net "clk", 0 0, o000001661f965038;  alias, 0 drivers
v000001661f941dd0_0 .var "next_state", 3 0;
v000001661f941330_0 .net "op", 6 0, o000001661f965098;  alias, 0 drivers
v000001661f9415b0_0 .var "pc_update", 0 0;
v000001661f9410b0_0 .net "reset", 0 0, o000001661f9650f8;  alias, 0 drivers
v000001661f941650_0 .var "sel_alu_src_a", 1 0;
v000001661f941470_0 .var "sel_alu_src_b", 1 0;
v000001661f941e70_0 .var "sel_mem_addr", 0 0;
v000001661f941b50_0 .var "sel_result", 1 0;
v000001661f941830_0 .var "state", 3 0;
v000001661f941a10_0 .var "we_ir", 0 0;
v000001661f941fb0_0 .var "we_mem", 0 0;
v000001661f941f10_0 .var "we_pc", 0 0;
v000001661f9411f0_0 .var "we_rf", 0 0;
E_000001661f93a850/0 .event edge, v000001661f941830_0, v000001661f941330_0, v000001661f9416f0_0, v000001661f941290_0;
E_000001661f93a850/1 .event edge, v000001661f9415b0_0;
E_000001661f93a850 .event/or E_000001661f93a850/0, E_000001661f93a850/1;
E_000001661f93a9d0/0 .event negedge, v000001661f9410b0_0;
E_000001661f93a9d0/1 .event posedge, v000001661f941790_0;
E_000001661f93a9d0 .event/or E_000001661f93a9d0/0, E_000001661f93a9d0/1;
    .scope S_000001661f957690;
T_0 ;
    %wait E_000001661f93a9d0;
    %load/vec4 v000001661f9410b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001661f941830_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001661f941dd0_0;
    %assign/vec4 v000001661f941830_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001661f957690;
T_1 ;
    %wait E_000001661f93a850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f9415b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f9411f0_0, 0, 1;
    %load/vec4 v000001661f941830_0;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %load/vec4 v000001661f941830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001661f941e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f941a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f9415b0_0, 0, 1;
    %jmp T_1.13;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
T_1.26 ;
T_1.25 ;
T_1.23 ;
T_1.21 ;
T_1.19 ;
T_1.17 ;
T_1.15 ;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v000001661f941330_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
T_1.30 ;
T_1.29 ;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f941e70_0, 0, 1;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f9411f0_0, 0, 1;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f941e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f941fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f9415b0_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f9411f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941b50_0, 0, 2;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f941dd0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001661f941650_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001661f941470_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001661f941bf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001661f941290_0, 0, 1;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v000001661f9416f0_0;
    %load/vec4 v000001661f941290_0;
    %and;
    %load/vec4 v000001661f9415b0_0;
    %or;
    %store/vec4 v000001661f941f10_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001661f9573f0;
T_2 ;
    %wait E_000001661f93a710;
    %load/vec4 v000001661f941ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001661f941d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.5 ;
    %load/vec4 v000001661f9413d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v000001661f9413d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v000001661f9418d0_0, 0, 4;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001661f9573f0;
T_3 ;
    %wait E_000001661f93ab10;
    %load/vec4 v000001661f9b5070_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %vpi_call 2 78 "$display", "Error invalid OP" {0 0 0};
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001661f9b5750_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\chits\OneDrive\Documents\GitHub\RISC-V-Processor\Multicycle_Processor\controller.v";
    "./main_fsm.v";
