Protel Design System Design Rule Check
PCB File : C:\Users\Joey\Desktop\Swarm2020\Misaka-PCB\Misaka-v1.0\Misaka-v1.0.PcbDoc
Date     : 2020/2/10
Time     : 19:47:07

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=60%) (All)
   Violation between SMD Neck-Down Constraint: Between Pad CP2104-5(10225.472mil,6034.134mil) on Top Layer And Track (10225.472mil,6034.134mil)(10245.158mil,6034.134mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad CP2104-6(10245.158mil,6034.134mil) on Top Layer And Track (10225.472mil,6034.134mil)(10245.158mil,6034.134mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad IC2-59(8314.212mil,7751.26mil) on Top Layer And Track (8314.212mil,7751.26mil)(8505mil,7751.26mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad IC4-3(9345.59mil,7644.528mil) on Top Layer And Track (9298.738mil,7640mil)(9345.619mil,7640.328mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad IC4-9(9376.102mil,7515.59mil) on Top Layer And Track (9376.102mil,7479.102mil)(9376.102mil,7515.59mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad J2-A1(11392.638mil,8384.848mil) on Top Layer And Track (11392.638mil,8384.848mil)(11416mil,8384.848mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J2-A12(11392.638mil,8601.384mil) on Top Layer And Track (11392.638mil,8601.384mil)(11416mil,8601.384mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J2-A4(11392.638mil,8443.904mil) on Top Layer And Track (11392.638mil,8443.904mil)(11416mil,8443.904mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J2-A9(11392.638mil,8542.328mil) on Top Layer And Track (11392.638mil,8542.328mil)(11416mil,8542.328mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J2-Shell(11695mil,8493.116mil) on Top Layer And Track (11572.952mil,8493.116mil)(11673mil,8493.116mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad J4-A1(11392.638mil,9091.732mil) on Top Layer And Track (11392.638mil,9091.732mil)(11416mil,9091.732mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J4-A12(11392.638mil,9308.268mil) on Top Layer And Track (11392.638mil,9308.268mil)(11416mil,9308.268mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J4-A4(11392.638mil,9150.788mil) on Top Layer And Track (11392.638mil,9150.788mil)(11416mil,9150.788mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J4-A9(11392.638mil,9249.212mil) on Top Layer And Track (11392.638mil,9249.212mil)(11416mil,9249.212mil) on Top Layer Relative Track Width: 84.67%
   Violation between SMD Neck-Down Constraint: Between Pad J4-Shell(11572.952mil,9200mil) on Top Layer And Track (11572.952mil,9200mil)(11673mil,9200mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad J4-Shell(11695mil,9200mil) on Top Layer And Track (11572.952mil,9200mil)(11673mil,9200mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-1(8063.072mil,5396.534mil) on Top Layer And Track (8063.072mil,5380.786mil)(8063.072mil,5396.534mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-2(8063.072mil,5380.786mil) on Top Layer And Track (8063.072mil,5380.786mil)(8063.072mil,5396.534mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-20(8063.072mil,5061.102mil) on Top Layer And Track (8063.072mil,5043.386mil)(8063.072mil,5061.102mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-21(8063.072mil,5043.386mil) on Top Layer And Track (8063.072mil,5043.386mil)(8063.072mil,5061.102mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-25(8063.072mil,4946.142mil) on Top Layer And Track (8063.072mil,4946.142mil)(8086mil,4946.142mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-26(8063.072mil,4930.394mil) on Top Layer And Track (8063.072mil,4929mil)(8063.072mil,4930.394mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-30(8100.08mil,4876.062mil) on Top Layer And Track (8100.08mil,4876.062mil)(8115.828mil,4876.062mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-31(8115.828mil,4876.062mil) on Top Layer And Track (8100.08mil,4876.062mil)(8115.828mil,4876.062mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-35(8220.158mil,4876.062mil) on Top Layer And Track (8220.158mil,4876.062mil)(8220.158mil,4890.038mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-4(8063.072mil,5349.29mil) on Top Layer And Track (8063.072mil,5344.072mil)(8063.072mil,5349.29mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-40(8331.576mil,4876.062mil) on Top Layer And Track (8331.182mil,4884.828mil)(8331.182mil,4890.038mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-47(8488.268mil,4898.898mil) on Top Layer And Track (8488.268mil,4898.898mil)(8488.268mil,4914.646mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-48(8488.268mil,4914.646mil) on Top Layer And Track (8488.268mil,4898.898mil)(8488.268mil,4914.646mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-50(8488.268mil,4946.142mil) on Top Layer And Track (8488.268mil,4946.142mil)(8488.268mil,4949mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-69(8488.268mil,5365.038mil) on Top Layer And Track (8488.268mil,5358.732mil)(8488.268mil,5365mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-78(8331.576mil,5419.37mil) on Top Layer And Track (8315.828mil,5419.37mil)(8331.576mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-79(8315.828mil,5419.37mil) on Top Layer And Track (8315.828mil,5419.37mil)(8331.576mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-8(8063.072mil,5252.046mil) on Top Layer And Track (8063.072mil,5234.33mil)(8063.072mil,5252.046mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-83(8219.764mil,5419.37mil) on Top Layer And Track (8204.016mil,5419.37mil)(8219.764mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-84(8204.016mil,5419.37mil) on Top Layer And Track (8204.016mil,5419.37mil)(8219.764mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-87(8115.434mil,5419.37mil) on Top Layer And Track (8100.08mil,5419.37mil)(8107mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-88(8100.08mil,5419.37mil) on Top Layer And Track (8100.08mil,5419.37mil)(8107mil,5419.37mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad U15-9(8063.072mil,5234.33mil) on Top Layer And Track (8063.072mil,5234.33mil)(8063.072mil,5252.046mil) on Top Layer Relative Track Width: 127.00%
   Violation between SMD Neck-Down Constraint: Between Pad Y2-1(7982.598mil,7230mil) on Top Layer And Track (7982.598mil,7120.088mil)(7982.598mil,7230mil) on Top Layer Relative Track Width: 84.67%
Rule Violations :40

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.312mil < 10mil) Between Pad IC2-27(7798.464mil,7530.788mil) on Top Layer And Via (7772mil,7471mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.312mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.612mil < 10mil) Between Pad IC2-29(7837.834mil,7530.788mil) on Top Layer And Via (7828mil,7598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.612mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad IC2-31(7877.204mil,7530.788mil) on Top Layer And Via (7868mil,7464mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.58mil < 10mil) Between Pad IC2-33(7916.574mil,7530.788mil) on Top Layer And Via (7907mil,7597mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.58mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.369mil < 10mil) Between Pad IC2-41(8074.056mil,7530.788mil) on Top Layer And Via (8078mil,7598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.369mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.647mil < 10mil) Between Pad IC2-45(8152.796mil,7530.788mil) on Top Layer And Via (8143mil,7597mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.647mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.728mil < 10mil) Between Pad IC2-47(8192.166mil,7530.788mil) on Top Layer And Via (8211.85mil,7598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.728mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.729mil < 10mil) Between Pad IC2-49(8231.536mil,7530.788mil) on Top Layer And Via (8211.85mil,7598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.729mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.526mil < 10mil) Between Pad IC2-77(8231.536mil,8129.212mil) on Top Layer And Via (8211.85mil,8195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.526mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.125mil < 10mil) Between Pad IC2-77(8231.536mil,8129.212mil) on Top Layer And Via (8231.536mil,8061mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.525mil < 10mil) Between Pad IC2-79(8192.166mil,8129.212mil) on Top Layer And Via (8211.85mil,8195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.016mil < 10mil) Between Pad IC2-93(7916.574mil,8129.212mil) on Top Layer And Via (7909mil,8062mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.015mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad IC3-1(10263.86mil,8645mil) on Top Layer And Pad IC3-2(10263.86mil,8607.598mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad J1-10(11750mil,7792.826mil) on Top Layer And Pad J1-11(11750mil,7874.52mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.391mil < 10mil) Between Pad J1-10(11750mil,7792.826mil) on Top Layer And Pad J1-7(11659.448mil,7856.804mil) on Top Layer [Top Solder] Mask Sliver [5.391mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad J1-11(11750mil,7874.52mil) on Top Layer And Pad J1-7(11659.448mil,7856.804mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.784mil < 10mil) Between Pad J2-A11(11392.638mil,8581.698mil) on Top Layer And Pad J2-B1(11441.85mil,8603.352mil) on Multi-Layer [Top Solder] Mask Sliver [7.784mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J2-A11(11392.638mil,8581.698mil) on Top Layer And Pad J2-G1(11441.85mil,8571.856mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.14mil < 10mil) Between Pad J2-A5(11392.638mil,8463.588mil) on Top Layer And Pad J2-B7(11441.85mil,8477.368mil) on Multi-Layer [Top Solder] Mask Sliver [5.14mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.164mil < 10mil) Between Pad J2-A5(11392.638mil,8463.588mil) on Top Layer And Pad J2-B9(11441.85mil,8445.872mil) on Multi-Layer [Top Solder] Mask Sliver [6.164mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J2-A7(11392.638mil,8502.958mil) on Top Layer And Pad J2-B6(11441.85mil,8508.864mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.89mil < 10mil) Between Pad J2-A7(11392.638mil,8502.958mil) on Top Layer And Pad J2-B7(11441.85mil,8477.368mil) on Multi-Layer [Top Solder] Mask Sliver [9.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J2-A9(11392.638mil,8542.328mil) on Top Layer And Pad J2-B4(11441.85mil,8540.36mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.907mil < 10mil) Between Pad M1-23(10320.158mil,10129.33mil) on Top Layer And Via (10336.158mil,10187mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.086mil < 10mil) Between Pad M2-17(11476.614mil,10114.33mil) on Top Layer And Via (11476.614mil,10051mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.086mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.281mil < 10mil) Between Pad R17-1(10465.236mil,6140.314mil) on Top Layer And Via (10418mil,6116mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.631mil < 10mil) Between Pad R20-1(7885.314mil,5105mil) on Top Layer And Via (7930mil,5106mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.631mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.453mil < 10mil) Between Pad R22-1(9562.192mil,10005mil) on Top Layer And Via (9531mil,9956mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.453mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-1(11485.67mil,5107.598mil) on Top Layer And Pad U11-2(11435.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-10(11035.67mil,5107.598mil) on Top Layer And Pad U11-9(11085.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-11(10985.67mil,5107.598mil) on Top Layer And Pad U11-12(10935.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-13(10885.67mil,5107.598mil) on Top Layer And Pad U11-14(10835.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-15(10794.33mil,4995mil) on Top Layer And Pad U11-16(10794.33mil,4945mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad U11-17(10794.33mil,4895mil) on Top Layer And Pad U11-18(10794.33mil,4845mil) on Top Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.897mil < 10mil) Between Pad U11-17(10794.33mil,4895mil) on Top Layer And Via (10748mil,4917mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-19(10794.33mil,4795mil) on Top Layer And Pad U11-20(10794.33mil,4745mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-21(10794.33mil,4695mil) on Top Layer And Pad U11-22(10794.33mil,4645mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-23(10794.33mil,4595mil) on Top Layer And Pad U11-24(10794.33mil,4545mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-25(10835.67mil,4432.402mil) on Top Layer And Pad U11-26(10885.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-27(10935.67mil,4432.402mil) on Top Layer And Pad U11-28(10985.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.286mil < 10mil) Between Pad U11-27(10935.67mil,4432.402mil) on Top Layer And Via (10905mil,4476mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-29(11035.67mil,4432.402mil) on Top Layer And Pad U11-30(11085.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-3(11385.67mil,5107.598mil) on Top Layer And Pad U11-4(11335.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-31(11135.67mil,4432.402mil) on Top Layer And Pad U11-32(11185.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-33(11235.67mil,4432.402mil) on Top Layer And Pad U11-34(11285.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-35(11335.67mil,4432.402mil) on Top Layer And Pad U11-36(11385.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-37(11435.67mil,4432.402mil) on Top Layer And Pad U11-38(11485.67mil,4432.402mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-5(11285.67mil,5107.598mil) on Top Layer And Pad U11-6(11235.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U11-7(11185.67mil,5107.598mil) on Top Layer And Pad U11-8(11135.67mil,5107.598mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.252mil < 10mil) Between Pad U12-2(7707mil,10787mil) on Top Layer And Via (7707mil,10704mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.928mil < 10mil) Between Pad U15-100(8331.182mil,4890.038mil) on Top Layer And Pad U15-42(8374.882mil,4876.062mil) on Top Layer [Top Solder] Mask Sliver [8.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.734mil < 10mil) Between Pad U15-100(8331.182mil,4890.038mil) on Top Layer And Pad U15-93(8330mil,4980mil) on Top Layer [Top Solder] Mask Sliver [8.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.534mil < 10mil) Between Pad U15-101(8331.182mil,5405.394mil) on Top Layer And Pad U15-76(8374.488mil,5419.37mil) on Top Layer [Top Solder] Mask Sliver [8.534mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.142mil < 10mil) Between Pad U15-102(8220.158mil,5405.394mil) on Top Layer And Pad U15-81(8263.072mil,5419.37mil) on Top Layer [Top Solder] Mask Sliver [8.142mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.734mil < 10mil) Between Pad U15-102(8220.158mil,5405.394mil) on Top Layer And Pad U15-97(8221.34mil,5315.432mil) on Top Layer [Top Solder] Mask Sliver [8.734mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad U15-21(8063.072mil,5043.386mil) on Top Layer And Pad U15-22(8063.072mil,5018.976mil) on Top Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U15-29(8081.576mil,4876.062mil) on Top Layer And Pad U15-30(8100.08mil,4876.062mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-33(8176.852mil,4876.062mil) on Top Layer And Pad U15-91(8114.844mil,4940.826mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad U15-37(8263.466mil,4876.062mil) on Top Layer And Pad U15-99(8220.158mil,4890.038mil) on Top Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad U15-45(8451.654mil,4876.062mil) on Top Layer And Pad U15-46(8469.764mil,4876.062mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad U15-53(8488.268mil,5018.976mil) on Top Layer And Pad U15-54(8488.268mil,5043.386mil) on Top Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.843mil < 10mil) Between Pad U15-54(8488.268mil,5043.386mil) on Top Layer And Via (8456.024mil,5025mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad U15-7(8063.072mil,5276.456mil) on Top Layer And Pad U15-8(8063.072mil,5252.046mil) on Top Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.48mil < 10mil) Between Pad U15-71(8488.268mil,5396.534mil) on Top Layer And Pad U15-72(8469.764mil,5419.37mil) on Top Layer [Top Solder] Mask Sliver [2.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-76(8374.488mil,5419.37mil) on Top Layer And Pad U15-95(8436.496mil,5354.606mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.322mil < 10mil) Between Pad U15-80(8288.268mil,5419.37mil) on Top Layer And Pad U15-81(8263.072mil,5419.37mil) on Top Layer [Top Solder] Mask Sliver [9.322mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-92(8221.34mil,4980mil) on Top Layer And Pad U15-98(8275.67mil,5147.716mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-93(8330mil,4980mil) on Top Layer And Pad U15-98(8275.67mil,5147.716mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad U15-95(8436.496mil,5354.606mil) on Top Layer And Via (8395mil,5272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-96(8330mil,5315.432mil) on Top Layer And Pad U15-98(8275.67mil,5147.716mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U15-97(8221.34mil,5315.432mil) on Top Layer And Pad U15-98(8275.67mil,5147.716mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.895mil < 10mil) Between Pad U15-98(8275.67mil,5147.716mil) on Top Layer And Via (8142mil,5044mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.895mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.091mil < 10mil) Between Pad U15-98(8275.67mil,5147.716mil) on Top Layer And Via (8395mil,5272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.091mil]
Rule Violations :73

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10001.56mil,11219.646mil) on Top Overlay And Pad C22-2(9987.192mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10001.56mil,11250.354mil) on Top Overlay And Pad C22-2(9987.192mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.696mil < 10mil) Between Arc (10201.732mil,7430.827mil) on Top Overlay And Pad U1-1(10235mil,7442.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10237.815mil,11219.646mil) on Top Overlay And Pad C23-1(10252.186mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10237.815mil,11250.354mil) on Top Overlay And Pad C23-1(10252.186mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10250.315mil,9919.646mil) on Top Overlay And Pad C38-1(10264.686mil,9935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10250.315mil,9950.354mil) on Top Overlay And Pad C38-1(10264.686mil,9935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10327.185mil,11219.646mil) on Top Overlay And Pad C23-2(10312.816mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10327.185mil,11250.354mil) on Top Overlay And Pad C23-2(10312.816mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10339.685mil,9919.646mil) on Top Overlay And Pad C38-2(10325.316mil,9935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10339.685mil,9950.354mil) on Top Overlay And Pad C38-2(10325.316mil,9935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10360.315mil,8919.646mil) on Top Overlay And Pad C10-2(10374.684mil,8935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10360.315mil,8950.354mil) on Top Overlay And Pad C10-2(10374.684mil,8935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10449.685mil,8919.646mil) on Top Overlay And Pad C10-1(10435.314mil,8935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10449.685mil,8950.354mil) on Top Overlay And Pad C10-1(10435.314mil,8935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10516.063mil,7613.544mil) on Top Overlay And Pad C12-1(10530.434mil,7628.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10516.063mil,7644.252mil) on Top Overlay And Pad C12-1(10530.434mil,7628.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (10563.44mil,11219.646mil) on Top Overlay And Pad C24-1(10577.812mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (10563.44mil,11250.354mil) on Top Overlay And Pad C24-1(10577.812mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10605.433mil,7613.544mil) on Top Overlay And Pad C12-2(10591.064mil,7628.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10605.433mil,7644.252mil) on Top Overlay And Pad C12-2(10591.064mil,7628.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10652.81mil,11219.646mil) on Top Overlay And Pad C24-2(10638.442mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10652.81mil,11250.354mil) on Top Overlay And Pad C24-2(10638.442mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10739.921mil,5794.646mil) on Top Overlay And Pad C30-1(10725.55mil,5810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10739.921mil,5825.354mil) on Top Overlay And Pad C30-1(10725.55mil,5810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10744.685mil,8904.646mil) on Top Overlay And Pad C2-1(10730.314mil,8920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10744.685mil,8935.354mil) on Top Overlay And Pad C2-1(10730.314mil,8920mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10890.315mil,5459.646mil) on Top Overlay And Pad C32-1(10904.686mil,5475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10890.315mil,5490.354mil) on Top Overlay And Pad C32-1(10904.686mil,5475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10979.685mil,5459.646mil) on Top Overlay And Pad C32-2(10965.316mil,5475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (10979.685mil,5490.354mil) on Top Overlay And Pad C32-2(10965.316mil,5475mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11155.629mil,5269.646mil) on Top Overlay And Pad C29-1(11170mil,5285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11155.629mil,5300.354mil) on Top Overlay And Pad C29-1(11170mil,5285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (11214.69mil,11219.646mil) on Top Overlay And Pad C26-1(11229.062mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (11214.69mil,11250.354mil) on Top Overlay And Pad C26-1(11229.062mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11244.999mil,5269.646mil) on Top Overlay And Pad C29-2(11230.63mil,5285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11244.999mil,5300.354mil) on Top Overlay And Pad C29-2(11230.63mil,5285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11304.06mil,11219.646mil) on Top Overlay And Pad C26-2(11289.692mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11304.06mil,11250.354mil) on Top Overlay And Pad C26-2(11289.692mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11474.646mil,7295.315mil) on Top Overlay And Pad C1-2(11490mil,7309.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11474.646mil,7384.685mil) on Top Overlay And Pad C1-1(11490mil,7370.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11505.354mil,7295.315mil) on Top Overlay And Pad C1-2(11490mil,7309.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11505.354mil,7384.685mil) on Top Overlay And Pad C1-1(11490mil,7370.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11540.315mil,11219.646mil) on Top Overlay And Pad C27-1(11554.686mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11540.315mil,11250.354mil) on Top Overlay And Pad C27-1(11554.686mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11550.315mil,9899.646mil) on Top Overlay And Pad C39-2(11564.684mil,9915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11550.315mil,9930.354mil) on Top Overlay And Pad C39-2(11564.684mil,9915mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11629.685mil,11219.646mil) on Top Overlay And Pad C27-2(11615.316mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (11629.685mil,11250.354mil) on Top Overlay And Pad C27-2(11615.316mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7355.315mil,4844.646mil) on Top Overlay And Pad C-VSREG-1(7369.686mil,4860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7355.315mil,4875.354mil) on Top Overlay And Pad C-VSREG-1(7369.686mil,4860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (7550.001mil,5104.646mil) on Top Overlay And Pad C VS-2(7564.37mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7550.001mil,5135.354mil) on Top Overlay And Pad C VS-2(7564.37mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7639.371mil,5104.646mil) on Top Overlay And Pad C VS-1(7625mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7639.371mil,5135.354mil) on Top Overlay And Pad C VS-1(7625mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7639.685mil,5304.646mil) on Top Overlay And Pad C VDD-2(7625.316mil,5320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (7639.685mil,5335.354mil) on Top Overlay And Pad C VDD-2(7625.316mil,5320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7695.315mil,9294.645mil) on Top Overlay And Pad C9-1(7709.686mil,9310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7695.315mil,9325.354mil) on Top Overlay And Pad C9-1(7709.686mil,9310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7784.685mil,9294.645mil) on Top Overlay And Pad C9-2(7770.316mil,9310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (7784.685mil,9325.354mil) on Top Overlay And Pad C9-2(7770.316mil,9310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8779.685mil,4149.646mil) on Top Overlay And Pad C BOOT-2(8765.316mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8779.685mil,4180.354mil) on Top Overlay And Pad C BOOT-2(8765.316mil,4165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8790.315mil,4924.646mil) on Top Overlay And Pad C VCCREG-2(8804.684mil,4940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8790.315mil,4955.354mil) on Top Overlay And Pad C VCCREG-2(8804.684mil,4940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8790.315mil,5104.646mil) on Top Overlay And Pad C VCC-2(8804.684mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8790.315mil,5135.354mil) on Top Overlay And Pad C VCC-2(8804.684mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8879.685mil,4924.646mil) on Top Overlay And Pad C VCCREG-1(8865.314mil,4940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8879.685mil,4955.354mil) on Top Overlay And Pad C VCCREG-1(8865.314mil,4940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8879.685mil,5104.646mil) on Top Overlay And Pad C VCC-1(8865.314mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8879.685mil,5135.354mil) on Top Overlay And Pad C VCC-1(8865.314mil,5120mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8935.315mil,11219.646mil) on Top Overlay And Pad C19-1(8949.686mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8935.315mil,11250.354mil) on Top Overlay And Pad C19-1(8949.686mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9024.685mil,11219.646mil) on Top Overlay And Pad C19-2(9010.316mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9024.685mil,11250.354mil) on Top Overlay And Pad C19-2(9010.316mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9070.315mil,10020.354mil) on Top Overlay And Pad C42-2(9084.684mil,10005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9070.315mil,9989.646mil) on Top Overlay And Pad C42-2(9084.684mil,10005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9079.646mil,4510.315mil) on Top Overlay And Pad C FLY-2(9095mil,4524.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9079.646mil,4599.685mil) on Top Overlay And Pad C FLY-1(9095mil,4585.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9110.354mil,4510.315mil) on Top Overlay And Pad C FLY-2(9095mil,4524.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9110.354mil,4599.685mil) on Top Overlay And Pad C FLY-1(9095mil,4585.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9159.685mil,10020.354mil) on Top Overlay And Pad C42-1(9145.314mil,10005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9159.685mil,9989.646mil) on Top Overlay And Pad C42-1(9145.314mil,10005mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9344.646mil,10200.315mil) on Top Overlay And Pad C41-2(9360mil,10214.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9350.31mil,11219.646mil) on Top Overlay And Pad C20-2(9335.942mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9350.31mil,11250.354mil) on Top Overlay And Pad C20-2(9335.942mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9375.354mil,10200.315mil) on Top Overlay And Pad C41-2(9360mil,10214.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (9912.19mil,11219.646mil) on Top Overlay And Pad C22-1(9926.562mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.245mil < 10mil) Between Arc (9912.19mil,11250.354mil) on Top Overlay And Pad C22-1(9926.562mil,11235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C BOOT-2(8765.316mil,4165mil) on Top Layer And Track (8750.748mil,4133.898mil)(8779.686mil,4133.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C BOOT-2(8765.316mil,4165mil) on Top Layer And Track (8750.748mil,4196.102mil)(8779.686mil,4196.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C BOOT-2(8765.316mil,4165mil) on Top Layer And Track (8795.434mil,4149.646mil)(8795.434mil,4180.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C FLY-1(9095mil,4585.314mil) on Top Layer And Track (9063.898mil,4570.748mil)(9063.898mil,4599.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C FLY-1(9095mil,4585.314mil) on Top Layer And Track (9079.646mil,4615.432mil)(9110.354mil,4615.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C FLY-1(9095mil,4585.314mil) on Top Layer And Track (9126.102mil,4570.748mil)(9126.102mil,4599.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C FLY-2(9095mil,4524.684mil) on Top Layer And Track (9063.898mil,4510.314mil)(9063.898mil,4539.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C FLY-2(9095mil,4524.684mil) on Top Layer And Track (9079.646mil,4494.566mil)(9110.354mil,4494.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C FLY-2(9095mil,4524.684mil) on Top Layer And Track (9126.102mil,4510.314mil)(9126.102mil,4539.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VCC-1(8865.314mil,5120mil) on Top Layer And Track (8850.748mil,5088.898mil)(8879.684mil,5088.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VCC-1(8865.314mil,5120mil) on Top Layer And Track (8850.748mil,5151.102mil)(8879.684mil,5151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VCC-1(8865.314mil,5120mil) on Top Layer And Track (8895.432mil,5104.646mil)(8895.432mil,5135.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VCC-2(8804.684mil,5120mil) on Top Layer And Track (8774.566mil,5104.646mil)(8774.566mil,5135.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VCCREG-1(8865.314mil,4940mil) on Top Layer And Track (8850.748mil,4908.898mil)(8879.684mil,4908.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VCCREG-1(8865.314mil,4940mil) on Top Layer And Track (8850.748mil,4971.102mil)(8879.684mil,4971.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VCCREG-1(8865.314mil,4940mil) on Top Layer And Track (8895.432mil,4924.646mil)(8895.432mil,4955.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VCCREG-2(8804.684mil,4940mil) on Top Layer And Track (8774.566mil,4924.646mil)(8774.566mil,4955.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C VCCREG-2(8804.684mil,4940mil) on Top Layer And Track (8790.314mil,4908.898mil)(8819.252mil,4908.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VCCREG-2(8804.684mil,4940mil) on Top Layer And Track (8790.314mil,4971.102mil)(8819.252mil,4971.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VDD-2(7625.316mil,5320mil) on Top Layer And Track (7610.748mil,5288.898mil)(7639.686mil,5288.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VDD-2(7625.316mil,5320mil) on Top Layer And Track (7610.748mil,5351.102mil)(7639.686mil,5351.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VDD-2(7625.316mil,5320mil) on Top Layer And Track (7655.434mil,5304.646mil)(7655.434mil,5335.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VS-1(7625mil,5120mil) on Top Layer And Track (7610.434mil,5088.898mil)(7639.37mil,5088.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VS-1(7625mil,5120mil) on Top Layer And Track (7610.434mil,5151.102mil)(7639.37mil,5151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VS-1(7625mil,5120mil) on Top Layer And Track (7655.118mil,5104.646mil)(7655.118mil,5135.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C VS-2(7564.37mil,5120mil) on Top Layer And Track (7534.252mil,5104.646mil)(7534.252mil,5135.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C VS-2(7564.37mil,5120mil) on Top Layer And Track (7550mil,5088.898mil)(7578.938mil,5088.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C VS-2(7564.37mil,5120mil) on Top Layer And Track (7550mil,5151.102mil)(7578.938mil,5151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-1(10435.314mil,8935mil) on Top Layer And Track (10420.748mil,8903.898mil)(10449.684mil,8903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(10435.314mil,8935mil) on Top Layer And Track (10420.748mil,8966.102mil)(10449.684mil,8966.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(10435.314mil,8935mil) on Top Layer And Track (10465.432mil,8919.646mil)(10465.432mil,8950.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-2(10374.684mil,8935mil) on Top Layer And Track (10344.566mil,8919.646mil)(10344.566mil,8950.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C10-2(10374.684mil,8935mil) on Top Layer And Track (10360.314mil,8903.898mil)(10389.252mil,8903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(10374.684mil,8935mil) on Top Layer And Track (10360.314mil,8966.102mil)(10389.252mil,8966.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(11490mil,7370.314mil) on Top Layer And Track (11458.898mil,7355.748mil)(11458.898mil,7384.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(11490mil,7370.314mil) on Top Layer And Track (11474.646mil,7400.432mil)(11505.354mil,7400.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(11490mil,7370.314mil) on Top Layer And Track (11521.102mil,7355.748mil)(11521.102mil,7384.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C1-2(11490mil,7309.684mil) on Top Layer And Track (11458.898mil,7295.314mil)(11458.898mil,7324.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(11490mil,7309.684mil) on Top Layer And Track (11474.646mil,7279.566mil)(11505.354mil,7279.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(11490mil,7309.684mil) on Top Layer And Track (11521.102mil,7295.314mil)(11521.102mil,7324.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C12-1(10530.434mil,7628.898mil) on Top Layer And Track (10500.316mil,7613.544mil)(10500.316mil,7644.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C12-1(10530.434mil,7628.898mil) on Top Layer And Track (10516.064mil,7597.796mil)(10545mil,7597.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(10530.434mil,7628.898mil) on Top Layer And Track (10516.064mil,7660mil)(10545mil,7660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C12-2(10591.064mil,7628.898mil) on Top Layer And Track (10576.496mil,7597.796mil)(10605.434mil,7597.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(10591.064mil,7628.898mil) on Top Layer And Track (10576.496mil,7660mil)(10605.434mil,7660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(10591.064mil,7628.898mil) on Top Layer And Track (10621.182mil,7613.544mil)(10621.182mil,7644.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C19-1(8949.686mil,11235mil) on Top Layer And Track (8919.568mil,11219.646mil)(8919.568mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C19-1(8949.686mil,11235mil) on Top Layer And Track (8935.316mil,11203.898mil)(8964.252mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-1(8949.686mil,11235mil) on Top Layer And Track (8935.316mil,11266.102mil)(8964.252mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C19-2(9010.316mil,11235mil) on Top Layer And Track (8995.748mil,11203.898mil)(9024.686mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(9010.316mil,11235mil) on Top Layer And Track (8995.748mil,11266.102mil)(9024.686mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C19-2(9010.316mil,11235mil) on Top Layer And Track (9040.434mil,11219.646mil)(9040.434mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C20-2(9335.942mil,11235mil) on Top Layer And Track (9321.374mil,11203.898mil)(9350.312mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(9335.942mil,11235mil) on Top Layer And Track (9321.374mil,11266.102mil)(9350.312mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(9335.942mil,11235mil) on Top Layer And Track (9366.06mil,11219.646mil)(9366.06mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(10730.314mil,8920mil) on Top Layer And Track (10715.748mil,8888.898mil)(10744.684mil,8888.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(10730.314mil,8920mil) on Top Layer And Track (10715.748mil,8951.102mil)(10744.684mil,8951.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(10730.314mil,8920mil) on Top Layer And Track (10760.432mil,8904.646mil)(10760.432mil,8935.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-1(9926.562mil,11235mil) on Top Layer And Track (9896.444mil,11219.646mil)(9896.444mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C22-1(9926.562mil,11235mil) on Top Layer And Track (9912.192mil,11203.898mil)(9941.128mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(9926.562mil,11235mil) on Top Layer And Track (9912.192mil,11266.102mil)(9941.128mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(9987.192mil,11235mil) on Top Layer And Track (10017.31mil,11219.646mil)(10017.31mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-2(9987.192mil,11235mil) on Top Layer And Track (9972.624mil,11203.898mil)(10001.562mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(9987.192mil,11235mil) on Top Layer And Track (9972.624mil,11266.102mil)(10001.562mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-1(10252.186mil,11235mil) on Top Layer And Track (10222.068mil,11219.646mil)(10222.068mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C23-1(10252.186mil,11235mil) on Top Layer And Track (10237.816mil,11203.898mil)(10266.752mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(10252.186mil,11235mil) on Top Layer And Track (10237.816mil,11266.102mil)(10266.752mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-2(10312.816mil,11235mil) on Top Layer And Track (10298.248mil,11203.898mil)(10327.186mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(10312.816mil,11235mil) on Top Layer And Track (10298.248mil,11266.102mil)(10327.186mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(10312.816mil,11235mil) on Top Layer And Track (10342.934mil,11219.646mil)(10342.934mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-1(10577.812mil,11235mil) on Top Layer And Track (10547.694mil,11219.646mil)(10547.694mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C24-1(10577.812mil,11235mil) on Top Layer And Track (10563.442mil,11203.898mil)(10592.378mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(10577.812mil,11235mil) on Top Layer And Track (10563.442mil,11266.102mil)(10592.378mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C24-2(10638.442mil,11235mil) on Top Layer And Track (10623.874mil,11203.898mil)(10652.812mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(10638.442mil,11235mil) on Top Layer And Track (10623.874mil,11266.102mil)(10652.812mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(10638.442mil,11235mil) on Top Layer And Track (10668.56mil,11219.646mil)(10668.56mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-1(11229.062mil,11235mil) on Top Layer And Track (11198.944mil,11219.646mil)(11198.944mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C26-1(11229.062mil,11235mil) on Top Layer And Track (11214.692mil,11203.898mil)(11243.628mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(11229.062mil,11235mil) on Top Layer And Track (11214.692mil,11266.102mil)(11243.628mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-2(11289.692mil,11235mil) on Top Layer And Track (11275.124mil,11203.898mil)(11304.062mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(11289.692mil,11235mil) on Top Layer And Track (11275.124mil,11266.102mil)(11304.062mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(11289.692mil,11235mil) on Top Layer And Track (11319.81mil,11219.646mil)(11319.81mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C27-1(11554.686mil,11235mil) on Top Layer And Track (11524.568mil,11219.646mil)(11524.568mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C27-1(11554.686mil,11235mil) on Top Layer And Track (11540.316mil,11203.898mil)(11569.252mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(11554.686mil,11235mil) on Top Layer And Track (11540.316mil,11266.102mil)(11569.252mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C27-2(11615.316mil,11235mil) on Top Layer And Track (11600.748mil,11203.898mil)(11629.686mil,11203.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(11615.316mil,11235mil) on Top Layer And Track (11600.748mil,11266.102mil)(11629.686mil,11266.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(11615.316mil,11235mil) on Top Layer And Track (11645.434mil,11219.646mil)(11645.434mil,11250.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C29-1(11170mil,5285mil) on Top Layer And Track (11139.882mil,5269.646mil)(11139.882mil,5300.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C29-1(11170mil,5285mil) on Top Layer And Track (11155.63mil,5253.898mil)(11184.566mil,5253.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(11170mil,5285mil) on Top Layer And Track (11155.63mil,5316.102mil)(11184.566mil,5316.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C29-2(11230.63mil,5285mil) on Top Layer And Track (11216.062mil,5253.898mil)(11245mil,5253.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(11230.63mil,5285mil) on Top Layer And Track (11216.062mil,5316.102mil)(11245mil,5316.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(11230.63mil,5285mil) on Top Layer And Track (11260.748mil,5269.646mil)(11260.748mil,5300.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C30-1(10725.55mil,5810mil) on Top Layer And Track (10710.984mil,5778.898mil)(10739.92mil,5778.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(10725.55mil,5810mil) on Top Layer And Track (10710.984mil,5841.102mil)(10739.92mil,5841.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(10725.55mil,5810mil) on Top Layer And Track (10755.668mil,5794.646mil)(10755.668mil,5825.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C32-1(10904.686mil,5475mil) on Top Layer And Track (10874.568mil,5459.646mil)(10874.568mil,5490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C32-1(10904.686mil,5475mil) on Top Layer And Track (10890.316mil,5443.898mil)(10919.252mil,5443.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-1(10904.686mil,5475mil) on Top Layer And Track (10890.316mil,5506.102mil)(10919.252mil,5506.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C32-2(10965.316mil,5475mil) on Top Layer And Track (10950.748mil,5443.898mil)(10979.686mil,5443.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(10965.316mil,5475mil) on Top Layer And Track (10950.748mil,5506.102mil)(10979.686mil,5506.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(10965.316mil,5475mil) on Top Layer And Track (10995.434mil,5459.646mil)(10995.434mil,5490.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C38-1(10264.686mil,9935mil) on Top Layer And Track (10234.568mil,9919.646mil)(10234.568mil,9950.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C38-1(10264.686mil,9935mil) on Top Layer And Track (10250.316mil,9903.898mil)(10279.252mil,9903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-1(10264.686mil,9935mil) on Top Layer And Track (10250.316mil,9966.102mil)(10279.252mil,9966.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C38-2(10325.316mil,9935mil) on Top Layer And Track (10310.748mil,9903.898mil)(10339.686mil,9903.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(10325.316mil,9935mil) on Top Layer And Track (10310.748mil,9966.102mil)(10339.686mil,9966.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C38-2(10325.316mil,9935mil) on Top Layer And Track (10355.434mil,9919.646mil)(10355.434mil,9950.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C39-2(11564.684mil,9915mil) on Top Layer And Track (11534.566mil,9899.646mil)(11534.566mil,9930.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C39-2(11564.684mil,9915mil) on Top Layer And Track (11550.314mil,9883.898mil)(11579.252mil,9883.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C39-2(11564.684mil,9915mil) on Top Layer And Track (11550.314mil,9946.102mil)(11579.252mil,9946.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C40-1(8078.112mil,4375mil) on Top Layer And Track (7999.37mil,4220.472mil)(7999.37mil,4323.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C40-1(8078.112mil,4375mil) on Top Layer And Track (7999.37mil,4426.182mil)(7999.37mil,4529.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C40-2(8460mil,4375mil) on Top Layer And Track (8538.742mil,4105.316mil)(8538.742mil,4323.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C40-2(8460mil,4375mil) on Top Layer And Track (8538.742mil,4426.182mil)(8538.742mil,4644.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C41-2(9360mil,10214.684mil) on Top Layer And Track (9328.898mil,10200.314mil)(9328.898mil,10229.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C41-2(9360mil,10214.684mil) on Top Layer And Track (9344.646mil,10184.566mil)(9375.354mil,10184.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C41-2(9360mil,10214.684mil) on Top Layer And Track (9391.102mil,10200.314mil)(9391.102mil,10229.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(9145.314mil,10005mil) on Top Layer And Track (9130.748mil,10036.102mil)(9159.684mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C42-1(9145.314mil,10005mil) on Top Layer And Track (9130.748mil,9973.898mil)(9159.684mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-1(9145.314mil,10005mil) on Top Layer And Track (9175.432mil,9989.646mil)(9175.432mil,10020.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C42-2(9084.684mil,10005mil) on Top Layer And Track (9054.566mil,9989.646mil)(9054.566mil,10020.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C42-2(9084.684mil,10005mil) on Top Layer And Track (9070.314mil,10036.102mil)(9099.252mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C42-2(9084.684mil,10005mil) on Top Layer And Track (9070.314mil,9973.898mil)(9099.252mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-1(7709.686mil,9310mil) on Top Layer And Track (7679.568mil,9294.646mil)(7679.568mil,9325.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C9-1(7709.686mil,9310mil) on Top Layer And Track (7695.316mil,9278.898mil)(7724.252mil,9278.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(7709.686mil,9310mil) on Top Layer And Track (7695.316mil,9341.102mil)(7724.252mil,9341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-2(7770.316mil,9310mil) on Top Layer And Track (7755.748mil,9278.898mil)(7784.686mil,9278.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(7770.316mil,9310mil) on Top Layer And Track (7755.748mil,9341.102mil)(7784.686mil,9341.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(7770.316mil,9310mil) on Top Layer And Track (7800.434mil,9294.646mil)(7800.434mil,9325.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C-VSREG-1(7369.686mil,4860mil) on Top Layer And Track (7339.568mil,4844.646mil)(7339.568mil,4875.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C-VSREG-1(7369.686mil,4860mil) on Top Layer And Track (7355.316mil,4828.898mil)(7384.252mil,4828.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C-VSREG-1(7369.686mil,4860mil) on Top Layer And Track (7355.316mil,4891.102mil)(7384.252mil,4891.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D6-K(11610.236mil,6205mil) on Top Layer And Track (11581.494mil,6181.496mil)(11581.494mil,6228.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D6-K(11610.236mil,6205mil) on Top Layer And Track (11581.494mil,6181.496mil)(11589.368mil,6173.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D6-K(11610.236mil,6205mil) on Top Layer And Track (11581.494mil,6228.504mil)(11589.368mil,6236.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D6-K(11610.236mil,6205mil) on Top Layer And Track (11589.368mil,6173.898mil)(11624.802mil,6173.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D6-K(11610.236mil,6205mil) on Top Layer And Track (11589.368mil,6236.102mil)(11624.802mil,6236.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(11670.866mil,6415mil) on Top Layer And Track (11656.298mil,6383.898mil)(11700.984mil,6383.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(11670.866mil,6415mil) on Top Layer And Track (11656.298mil,6446.102mil)(11700.984mil,6446.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-A(11670.866mil,6415mil) on Top Layer And Track (11700.984mil,6383.898mil)(11700.984mil,6446.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D7-K(11610.236mil,6415mil) on Top Layer And Track (11581.494mil,6391.496mil)(11581.494mil,6438.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D7-K(11610.236mil,6415mil) on Top Layer And Track (11581.494mil,6391.496mil)(11589.368mil,6383.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D7-K(11610.236mil,6415mil) on Top Layer And Track (11581.494mil,6438.504mil)(11589.368mil,6446.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D7-K(11610.236mil,6415mil) on Top Layer And Track (11589.368mil,6383.898mil)(11624.802mil,6383.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D7-K(11610.236mil,6415mil) on Top Layer And Track (11589.368mil,6446.102mil)(11624.802mil,6446.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D8-1(8777.322mil,4690mil) on Top Layer And Track (8767.48mil,4630.944mil)(8767.48mil,4638.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D8-1(8777.322mil,4690mil) on Top Layer And Track (8767.48mil,4741.182mil)(8767.48mil,4749.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D8-2(8942.678mil,4690mil) on Top Layer And Track (8889.528mil,4630.944mil)(8889.528mil,4749.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D8-2(8942.678mil,4690mil) on Top Layer And Track (8952.52mil,4630.944mil)(8952.52mil,4638.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D8-2(8942.678mil,4690mil) on Top Layer And Track (8952.52mil,4741.182mil)(8952.52mil,4749.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D9-1(8782.324mil,4435mil) on Top Layer And Track (8772.482mil,4375.944mil)(8772.482mil,4383.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D9-1(8782.324mil,4435mil) on Top Layer And Track (8772.482mil,4486.182mil)(8772.482mil,4494.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D9-2(8947.678mil,4435mil) on Top Layer And Track (8894.528mil,4375.944mil)(8894.528mil,4494.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D9-2(8947.678mil,4435mil) on Top Layer And Track (8957.52mil,4375.944mil)(8957.52mil,4383.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.812mil < 10mil) Between Pad D9-2(8947.678mil,4435mil) on Top Layer And Track (8957.52mil,4486.182mil)(8957.52mil,4494.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.812mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad IC1-1(10789.174mil,8519.448mil) on Top Layer And Track (10730.118mil,8478.11mil)(10730.118mil,8741.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-2(7770.316mil,8565mil) on Top Layer And Track (7679.568mil,8533.898mil)(7800.434mil,8533.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-2(7770.316mil,8565mil) on Top Layer And Track (7679.568mil,8596.102mil)(7800.434mil,8596.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad L1-2(7770.316mil,8565mil) on Top Layer And Track (7800.434mil,8533.898mil)(7800.434mil,8596.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(9790.314mil,8075mil) on Top Layer And Track (9775.748mil,8043.898mil)(9820.432mil,8043.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(9790.314mil,8075mil) on Top Layer And Track (9775.748mil,8106.102mil)(9820.432mil,8106.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(9790.314mil,8075mil) on Top Layer And Track (9820.432mil,8043.898mil)(9820.432mil,8106.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(9522.06mil,7122.638mil) on Top Layer And Track (9491.942mil,7091.536mil)(9491.942mil,7153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R11-2(9522.06mil,7122.638mil) on Top Layer And Track (9491.942mil,7091.536mil)(9536.628mil,7091.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(9522.06mil,7122.638mil) on Top Layer And Track (9491.942mil,7153.74mil)(9536.628mil,7153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(9729.684mil,8075mil) on Top Layer And Track (9699.566mil,8043.898mil)(9699.566mil,8106.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R1-2(9729.684mil,8075mil) on Top Layer And Track (9699.566mil,8043.898mil)(9744.252mil,8043.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(9729.684mil,8075mil) on Top Layer And Track (9699.566mil,8106.102mil)(9744.252mil,8106.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(9333.372mil,7122.638mil) on Top Layer And Track (9303.254mil,7091.536mil)(9303.254mil,7153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R13-1(9333.372mil,7122.638mil) on Top Layer And Track (9303.254mil,7091.536mil)(9347.938mil,7091.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(9333.372mil,7122.638mil) on Top Layer And Track (9303.254mil,7153.74mil)(9347.938mil,7153.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(10389.922mil,5855mil) on Top Layer And Track (10359.804mil,5823.898mil)(10359.804mil,5886.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R15-1(10389.922mil,5855mil) on Top Layer And Track (10359.804mil,5823.898mil)(10404.488mil,5823.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(10389.922mil,5855mil) on Top Layer And Track (10359.804mil,5886.102mil)(10404.488mil,5886.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(10379.922mil,6405mil) on Top Layer And Track (10349.804mil,6373.898mil)(10349.804mil,6436.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R16-1(10379.922mil,6405mil) on Top Layer And Track (10349.804mil,6373.898mil)(10394.488mil,6373.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(10379.922mil,6405mil) on Top Layer And Track (10349.804mil,6436.102mil)(10394.488mil,6436.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(10440.552mil,6405mil) on Top Layer And Track (10425.984mil,6373.898mil)(10470.67mil,6373.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(10440.552mil,6405mil) on Top Layer And Track (10425.984mil,6436.102mil)(10470.67mil,6436.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(10440.552mil,6405mil) on Top Layer And Track (10470.67mil,6373.898mil)(10470.67mil,6436.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(10465.236mil,6140.314mil) on Top Layer And Track (10434.134mil,6125.748mil)(10434.134mil,6170.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(10465.236mil,6140.314mil) on Top Layer And Track (10434.134mil,6170.432mil)(10496.338mil,6170.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(10465.236mil,6140.314mil) on Top Layer And Track (10496.338mil,6125.748mil)(10496.338mil,6170.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R17-2(10465.236mil,6079.684mil) on Top Layer And Track (10434.134mil,6049.566mil)(10434.134mil,6094.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(10465.236mil,6079.684mil) on Top Layer And Track (10434.134mil,6049.566mil)(10496.338mil,6049.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(10465.236mil,6079.684mil) on Top Layer And Track (10496.338mil,6049.566mil)(10496.338mil,6094.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(7885.314mil,5105mil) on Top Layer And Track (7870.748mil,5073.898mil)(7915.432mil,5073.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(7885.314mil,5105mil) on Top Layer And Track (7870.748mil,5136.102mil)(7915.432mil,5136.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(7885.314mil,5105mil) on Top Layer And Track (7915.432mil,5073.898mil)(7915.432mil,5136.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(7824.684mil,5105mil) on Top Layer And Track (7794.566mil,5073.898mil)(7794.566mil,5136.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R20-2(7824.684mil,5105mil) on Top Layer And Track (7794.566mil,5073.898mil)(7839.252mil,5073.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(7824.684mil,5105mil) on Top Layer And Track (7794.566mil,5136.102mil)(7839.252mil,5136.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(9729.37mil,7883.622mil) on Top Layer And Track (9699.252mil,7852.52mil)(9699.252mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R2-1(9729.37mil,7883.622mil) on Top Layer And Track (9699.252mil,7852.52mil)(9743.936mil,7852.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(9729.37mil,7883.622mil) on Top Layer And Track (9699.252mil,7914.724mil)(9743.936mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(9790mil,7883.622mil) on Top Layer And Track (9775.432mil,7852.52mil)(9820.118mil,7852.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(9790mil,7883.622mil) on Top Layer And Track (9775.432mil,7914.724mil)(9820.118mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(9790mil,7883.622mil) on Top Layer And Track (9820.118mil,7852.52mil)(9820.118mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(9562.192mil,10005mil) on Top Layer And Track (9547.626mil,10036.102mil)(9592.31mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(9562.192mil,10005mil) on Top Layer And Track (9547.626mil,9973.898mil)(9592.31mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(9562.192mil,10005mil) on Top Layer And Track (9592.31mil,9973.898mil)(9592.31mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(9501.562mil,10005mil) on Top Layer And Track (9471.444mil,10036.102mil)(9516.13mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(9501.562mil,10005mil) on Top Layer And Track (9471.444mil,9973.898mil)(9471.444mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R22-2(9501.562mil,10005mil) on Top Layer And Track (9471.444mil,9973.898mil)(9516.13mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(9353.752mil,10005mil) on Top Layer And Track (9339.186mil,10036.102mil)(9383.87mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(9353.752mil,10005mil) on Top Layer And Track (9339.186mil,9973.898mil)(9383.87mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(9353.752mil,10005mil) on Top Layer And Track (9383.87mil,9973.898mil)(9383.87mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(9293.122mil,10005mil) on Top Layer And Track (9263.004mil,10036.102mil)(9307.69mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(9293.122mil,10005mil) on Top Layer And Track (9263.004mil,9973.898mil)(9263.004mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R23-2(9293.122mil,10005mil) on Top Layer And Track (9263.004mil,9973.898mil)(9307.69mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(9099.684mil,10605mil) on Top Layer And Track (9069.566mil,10573.898mil)(9069.566mil,10636.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R24-2(9099.684mil,10605mil) on Top Layer And Track (9069.566mil,10573.898mil)(9114.252mil,10573.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(9099.684mil,10605mil) on Top Layer And Track (9069.566mil,10636.102mil)(9114.252mil,10636.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(9770.63mil,10005mil) on Top Layer And Track (9756.064mil,10036.102mil)(9800.748mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(9770.63mil,10005mil) on Top Layer And Track (9756.064mil,9973.898mil)(9800.748mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(9770.63mil,10005mil) on Top Layer And Track (9800.748mil,9973.898mil)(9800.748mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(9710mil,10005mil) on Top Layer And Track (9679.882mil,10036.102mil)(9724.568mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(9710mil,10005mil) on Top Layer And Track (9679.882mil,9973.898mil)(9679.882mil,10036.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R25-2(9710mil,10005mil) on Top Layer And Track (9679.882mil,9973.898mil)(9724.568mil,9973.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(9710mil,10285.314mil) on Top Layer And Track (9678.898mil,10270.748mil)(9678.898mil,10315.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(9710mil,10285.314mil) on Top Layer And Track (9678.898mil,10315.432mil)(9741.102mil,10315.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(9710mil,10285.314mil) on Top Layer And Track (9741.102mil,10270.748mil)(9741.102mil,10315.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(11194.686mil,6930mil) on Top Layer And Track (11164.568mil,6898.898mil)(11164.568mil,6961.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R3-1(11194.686mil,6930mil) on Top Layer And Track (11164.568mil,6898.898mil)(11209.252mil,6898.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(11194.686mil,6930mil) on Top Layer And Track (11164.568mil,6961.102mil)(11209.252mil,6961.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(11255.316mil,6930mil) on Top Layer And Track (11240.748mil,6898.898mil)(11285.434mil,6898.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(11255.316mil,6930mil) on Top Layer And Track (11240.748mil,6961.102mil)(11285.434mil,6961.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(11255.316mil,6930mil) on Top Layer And Track (11285.434mil,6898.898mil)(11285.434mil,6961.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(10735mil,7445mil) on Top Layer And Track (10704.882mil,7413.898mil)(10704.882mil,7476.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R4-1(10735mil,7445mil) on Top Layer And Track (10704.882mil,7413.898mil)(10749.566mil,7413.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(10735mil,7445mil) on Top Layer And Track (10704.882mil,7476.102mil)(10749.566mil,7476.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(10739.37mil,7630mil) on Top Layer And Track (10709.252mil,7598.898mil)(10709.252mil,7661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R5-1(10739.37mil,7630mil) on Top Layer And Track (10709.252mil,7598.898mil)(10753.936mil,7598.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(10739.37mil,7630mil) on Top Layer And Track (10709.252mil,7661.102mil)(10753.936mil,7661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(10800mil,7630mil) on Top Layer And Track (10785.432mil,7598.898mil)(10830.118mil,7598.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(10800mil,7630mil) on Top Layer And Track (10785.432mil,7661.102mil)(10830.118mil,7661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(10800mil,7630mil) on Top Layer And Track (10830.118mil,7598.898mil)(10830.118mil,7661.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(9615mil,7883.622mil) on Top Layer And Track (9600.432mil,7852.52mil)(9645.118mil,7852.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(9615mil,7883.622mil) on Top Layer And Track (9600.432mil,7914.724mil)(9645.118mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(9615mil,7883.622mil) on Top Layer And Track (9645.118mil,7852.52mil)(9645.118mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RB-1(7710mil,4660mil) on Top Layer And Track (7679.882mil,4628.898mil)(7679.882mil,4691.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad RB-1(7710mil,4660mil) on Top Layer And Track (7679.882mil,4628.898mil)(7724.566mil,4628.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RB-1(7710mil,4660mil) on Top Layer And Track (7679.882mil,4691.102mil)(7724.566mil,4691.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RB-2(7770.63mil,4660mil) on Top Layer And Track (7756.064mil,4628.898mil)(7800.748mil,4628.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RB-2(7770.63mil,4660mil) on Top Layer And Track (7756.064mil,4691.102mil)(7800.748mil,4691.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad RB-2(7770.63mil,4660mil) on Top Layer And Track (7800.748mil,4628.898mil)(7800.748mil,4691.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp1-2(9241.26mil,7819.252mil) on Top Layer And Track (9268.82mil,7755.276mil)(9268.82mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp1-3(9241.26mil,7850.748mil) on Top Layer And Track (9268.82mil,7755.276mil)(9268.82mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp1-4(9241.26mil,7888.15mil) on Top Layer And Track (9228.662mil,7914.724mil)(9268.82mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp1-4(9241.26mil,7888.15mil) on Top Layer And Track (9268.82mil,7755.276mil)(9268.82mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp1-6(9180.63mil,7850.748mil) on Top Layer And Track (9153.072mil,7755.276mil)(9153.072mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp1-7(9180.63mil,7819.252mil) on Top Layer And Track (9153.072mil,7755.276mil)(9153.072mil,7914.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.286mil < 10mil) Between Pad Rp2-1(10622.598mil,4275mil) on Top Layer And Track (10596.024mil,4247.44mil)(10596.024mil,4287.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp2-1(10622.598mil,4275mil) on Top Layer And Track (10596.024mil,4247.44mil)(10755.472mil,4247.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp2-2(10660mil,4275mil) on Top Layer And Track (10596.024mil,4247.44mil)(10755.472mil,4247.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp2-8(10622.598mil,4335.63mil) on Top Layer And Track (10596.024mil,4323.032mil)(10596.024mil,4363.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp2-8(10622.598mil,4335.63mil) on Top Layer And Track (10596.024mil,4363.188mil)(10755.472mil,4363.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp3-4(11435.236mil,6152.402mil) on Top Layer And Track (11422.638mil,6178.976mil)(11462.796mil,6178.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad Rp3-4(11435.236mil,6152.402mil) on Top Layer And Track (11462.796mil,6019.528mil)(11462.796mil,6178.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp3-6(11374.606mil,6115mil) on Top Layer And Track (11347.048mil,6019.528mil)(11347.048mil,6178.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad Rp3-7(11374.606mil,6083.504mil) on Top Layer And Track (11347.048mil,6019.528mil)(11347.048mil,6178.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U10-2(11490mil,11431.614mil) on Top Layer And Track (11488.03mil,11398.15mil)(11488.03mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U10-3(11682.912mil,11431.614mil) on Top Layer And Track (11684.882mil,11398.15mil)(11684.882mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U10-4(11682.912mil,11561.536mil) on Top Layer And Track (11684.882mil,11593.032mil)(11684.882mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U1-1(10235mil,7442.638mil) on Top Layer And Track (10215.512mil,7489.882mil)(10404.488mil,7489.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U1-2(10285mil,7442.638mil) on Top Layer And Track (10215.512mil,7489.882mil)(10404.488mil,7489.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U1-3(10335mil,7442.638mil) on Top Layer And Track (10215.512mil,7489.882mil)(10404.488mil,7489.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.245mil < 10mil) Between Pad U1-4(10385mil,7442.638mil) on Top Layer And Track (10215.512mil,7489.882mil)(10404.488mil,7489.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.245mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.739mil < 10mil) Between Pad U1-8(10235mil,7647.362mil) on Top Layer And Track (10215.512mil,7600.118mil)(10404.488mil,7600.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-1(8914.078mil,11561.536mil) on Top Layer And Track (8912.108mil,11593.032mil)(8912.108mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-2(8914.078mil,11431.614mil) on Top Layer And Track (8912.108mil,11398.15mil)(8912.108mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-3(9106.99mil,11431.614mil) on Top Layer And Track (9108.958mil,11398.15mil)(9108.958mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-4(9106.99mil,11561.536mil) on Top Layer And Track (9108.958mil,11593.032mil)(9108.958mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U3-1(9236.068mil,11561.536mil) on Top Layer And Track (9234.098mil,11593.032mil)(9234.098mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U3-2(9236.068mil,11431.614mil) on Top Layer And Track (9234.098mil,11398.15mil)(9234.098mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U3-3(9428.98mil,11431.614mil) on Top Layer And Track (9430.95mil,11398.15mil)(9430.95mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U3-4(9428.98mil,11561.536mil) on Top Layer And Track (9430.95mil,11593.032mil)(9430.95mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U4-1(9558.058mil,11561.536mil) on Top Layer And Track (9556.09mil,11593.032mil)(9556.09mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U5-2(9880.048mil,11431.614mil) on Top Layer And Track (9878.08mil,11398.15mil)(9878.08mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U5-3(10072.962mil,11431.614mil) on Top Layer And Track (10074.93mil,11398.15mil)(10074.93mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U5-4(10072.962mil,11561.536mil) on Top Layer And Track (10074.93mil,11593.032mil)(10074.93mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U6-1(10202.038mil,11561.536mil) on Top Layer And Track (10200.07mil,11593.032mil)(10200.07mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-1(10524.028mil,11561.536mil) on Top Layer And Track (10522.06mil,11593.032mil)(10522.06mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-2(10524.028mil,11431.614mil) on Top Layer And Track (10522.06mil,11398.15mil)(10522.06mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-3(10716.942mil,11431.614mil) on Top Layer And Track (10718.91mil,11398.15mil)(10718.91mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U7-4(10716.942mil,11561.536mil) on Top Layer And Track (10718.91mil,11593.032mil)(10718.91mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U9-1(11168.01mil,11561.536mil) on Top Layer And Track (11166.04mil,11593.032mil)(11166.04mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U9-2(11168.01mil,11431.614mil) on Top Layer And Track (11166.04mil,11398.15mil)(11166.04mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U9-3(11360.922mil,11431.614mil) on Top Layer And Track (11362.892mil,11398.15mil)(11362.892mil,11400.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U9-4(11360.922mil,11561.536mil) on Top Layer And Track (11362.892mil,11593.032mil)(11362.892mil,11595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.813mil < 10mil) Between Pad Y1-1(9426.694mil,7333.504mil) on Top Layer And Track (9387.322mil,7298.07mil)(9387.322mil,7431.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.796mil < 10mil) Between Pad Y1-1(9426.694mil,7333.504mil) on Top Layer And Track (9387.322mil,7298.07mil)(9552.678mil,7298.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.796mil < 10mil) Between Pad Y1-2(9513.308mil,7333.504mil) on Top Layer And Track (9387.322mil,7298.07mil)(9552.678mil,7298.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y1-2(9513.308mil,7333.504mil) on Top Layer And Track (9552.678mil,7298.07mil)(9552.678mil,7431.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.796mil < 10mil) Between Pad Y1-3(9513.308mil,7396.496mil) on Top Layer And Track (9387.322mil,7431.93mil)(9552.678mil,7431.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.811mil < 10mil) Between Pad Y1-3(9513.308mil,7396.496mil) on Top Layer And Track (9552.678mil,7298.07mil)(9552.678mil,7431.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.811mil]
Rule Violations :387

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03