// Seed: 1772073071
module module_0 (
    output tri0 id_0,
    output tri0 id_1
);
  wire id_3, id_4;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_1 = 0;
  always @(1'h0 or id_3) release id_10;
endmodule
