==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xfft2real.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 939.910 ; gain = 843.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 939.910 ; gain = 843.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>' into 'hls_xfft2real' (xfft2real.cpp:61).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 939.910 ; gain = 843.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 939.910 ; gain = 843.707
INFO: [XFORM 203-1101] Packing variable 'din.V.data' (xfft2real.cpp:52) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dout.V.data' (xfft2real.cpp:53) into a 32-bit variable.
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_real.V' (./xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_imag.V' (./xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_buffer_proc' (./xfft2real.h:78) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_descramble_proc' (./xfft2real.h:87) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_rev_real_hi_proc' (./xfft2real.h:115) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_stream_output_proc' (./xfft2real.h:120) to a process function for dataflow in function 'hls_xfft2real'.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.0'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.1'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_xfft2real', detected/extracted 4 process function(s): 
	 'Loop_realfft_be_buffer_proc86'
	 'Loop_realfft_be_descramble_proc87'
	 'Loop_realfft_be_rev_real_hi_proc88'
	 'Loop_realfft_be_stream_output_proc89'.
INFO: [XFORM 203-602] Inlining function 'std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:96->xfft2real.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:106->xfft2real.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:107->xfft2real.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:108->xfft2real.cpp:61) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 939.910 ; gain = 843.707
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_stream_output_proc89' to 'Loop_realfft_be_stre' (./xfft2real.h:120:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_rev_real_hi_proc88' to 'Loop_realfft_be_rev_' (./xfft2real.h:115:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_descramble_proc87' to 'Loop_realfft_be_desc' (./xfft2real.h:87:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_buffer_proc86' to 'Loop_realfft_be_buff' (./xfft2real.h:65)
ERROR: [XFORM 203-801] Interface write on 'dout.V.data' has incompatible types. Possible cause(s): data pack is only applied on source(variable) or destination(port).
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'xfft2real.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xfft2real<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, true>' into 'hls_xfft2real' (xfft2real.cpp:62).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [XFORM 203-1101] Packing variable 'dout.V.data' (xfft2real.cpp:53) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'din.V.data' (xfft2real.cpp:52) into a 32-bit variable.
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_real.V' (./xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'descramble_buf._M_imag.V' (./xfft2real.h:65) in dimension 1 with a block factor 2.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator*=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator-=<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' () automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_buffer_proc' (./xfft2real.h:78) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_descramble_proc' (./xfft2real.h:87) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_rev_real_hi_proc' (./xfft2real.h:115) to a process function for dataflow in function 'hls_xfft2real'.
INFO: [XFORM 203-721] Changing loop 'Loop_realfft_be_stream_output_proc' (./xfft2real.h:120) to a process function for dataflow in function 'hls_xfft2real'.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_imag.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[0]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'descramble_buf[1]._M_real.V'  should be updated in process function 'Loop_realfft_be_buffer_proc86', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.0'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'real_spectrum_hi_buf.i.1'  should be updated in process function 'Loop_realfft_be_descramble_proc87', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_xfft2real', detected/extracted 4 process function(s): 
	 'Loop_realfft_be_buffer_proc86'
	 'Loop_realfft_be_descramble_proc87'
	 'Loop_realfft_be_rev_real_hi_proc88'
	 'Loop_realfft_be_stream_output_proc89'.
INFO: [XFORM 203-602] Inlining function 'std::conj<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:96->xfft2real.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:106->xfft2real.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator+<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:107->xfft2real.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator-<ap_fixed<16, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'Loop_realfft_be_descramble_proc87' (./xfft2real.h:108->xfft2real.cpp:62) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 939.973 ; gain = 843.836
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_stream_output_proc89' to 'Loop_realfft_be_stre' (./xfft2real.h:120:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_rev_real_hi_proc88' to 'Loop_realfft_be_rev_' (./xfft2real.h:115:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_descramble_proc87' to 'Loop_realfft_be_desc' (./xfft2real.h:87:37)
WARNING: [XFORM 203-631] Renaming function 'Loop_realfft_be_buffer_proc86' to 'Loop_realfft_be_buff' (./xfft2real.h:65)
INFO: [HLS 200-472] Inferring partial write operation for 'real_spectrum_hi_buf.i.0' (./xfft2real.h:112:41)
INFO: [HLS 200-472] Inferring partial write operation for 'descramble_buf[0]._M_imag.V' (./xfft2real.h:84:22)
INFO: [XFORM 203-531] Rewinding loop 'realfft_be_stream_output' (./xfft2real.h:120) in function 'Loop_realfft_be_stre'.
INFO: [XFORM 203-531] Rewinding loop 'realfft_be_buffer' (./xfft2real.h:78) in function 'Loop_realfft_be_buff'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'realfft_be_stream_output' in function 'Loop_realfft_be_stre'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'realfft_be_buffer' in function 'Loop_realfft_be_buff'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_xfft2real' ...
WARNING: [SYN 201-103] Legalizing function name 'Loop_realfft_be_rev_' to 'Loop_realfft_be_rev_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_buffer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.625 seconds; current allocated memory: 175.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 175.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_desc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_descramble'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
WARNING: [SCHED 204-21] Estimated clock period (3.89ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'Loop_realfft_be_desc' consists of the following:
	'mul' operation of DSP[85] ('r.V', ./xfft2real.h:106->xfft2real.cpp:62) [85]  (3.89 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 176.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 176.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_rev_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_rev_real_hi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 177.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 177.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_realfft_be_stre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'realfft_be_stream_output'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 177.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 177.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_xfft2real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 177.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 177.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_buff' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_buff'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 178.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_desc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_realfft_be_desc_twid_rom_0' to 'Loop_realfft_be_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_realfft_be_desc_twid_rom_1' to 'Loop_realfft_be_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_mul_mul_15ns_16s_31_3_1' to 'hls_xfft2real_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_mul_mul_16s_16s_31_3_1' to 'hls_xfft2real_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_mac_mulsub_16s_16s_31s_31_3_1' to 'hls_xfft2real_macfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_mac_muladd_15ns_16s_31s_31_3_1' to 'hls_xfft2real_macg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_xfft2real_macfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls_xfft2real_macg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls_xfft2real_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls_xfft2real_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_desc'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 179.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_rev_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_rev_s'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 182.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_realfft_be_stre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_realfft_be_stre'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 182.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_xfft2real' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/din_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/din_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/dout_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_xfft2real/dout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_xfft2real' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_descramble_buf_0_M' to 'hls_xfft2real_deshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_descramble_buf_1_M' to 'hls_xfft2real_desibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_descramble_buf_0_M_1' to 'hls_xfft2real_desjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_descramble_buf_1_M_1' to 'hls_xfft2real_deskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_real_spectrum_hi_buf' to 'hls_xfft2real_realbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_xfft2real_real_spectrum_hi_buf_1' to 'hls_xfft2real_reamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Loop_realfft_be_stre_U0' to 'start_for_Loop_rencg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_xfft2real'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 184.402 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 257.07 MHz
INFO: [RTMG 210-279] Implementing memory 'Loop_realfft_be_dbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_realfft_be_dcud_rom' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_deshbi_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'hls_xfft2real_deshbi_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_desibs_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'hls_xfft2real_desibs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_lo_V_s_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_lo_V_1_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_hi_V_s_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'real_spectrum_hi_V_1_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_rencg_U(start_for_Loop_rencg)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_deshbi_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_desibs_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_deshbi_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_desibs_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 939.973 ; gain = 843.836
INFO: [VHDL 208-304] Generating VHDL RTL for hls_xfft2real.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_xfft2real.
INFO: [HLS 200-112] Total elapsed time: 24.864 seconds; peak allocated memory: 184.402 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_deshbi_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_desibs_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO hls_xfft2real_deshbi_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO hls_xfft2real_desibs_memcore using a separate memory for each block
