# 8-bit ALU in Verilog
A simple 8 bit Arthmetic Logic Unit implemented in Verilog supporting basic operations like addition subtraction multiplication ,AND,OR,NAND,NOR etc.

This repository contains Verilog code for an 8-bit Arithmetic Logic Unit (ALU), designed and simulated on [EDA Playground](https://www.edaplayground.com/). The ALU was tested using **Icarus Verilog** as the simulator, and waveforms were viewed using **GTKWave**.

## ğŸ§  Features

The ALU supports the following 8-bit operations:

- Addition
- Subtraction
- Multiplication
- Division
- Bitwise AND
- Bitwise OR
- Bitwise XOR
- Bitwise NOR
- Bitwise NOT

## ğŸ“ File Structure
.
â”œâ”€â”€ alu8bit.v # ALU module (core logic)
â”œâ”€â”€ tb_alu8bit.v # Testbench used for simulation
â”œâ”€â”€ alu8bit_simulation.png # ALU simulation output
â”œâ”€â”€ alu8bit_waveform.png # ALU output waveform generated
â”œâ”€â”€ README.md # Project documentation
â””â”€â”€ .gitignore # Git ignore file


## ğŸ› ï¸ Tools Used

- **EDA Playground**: Web-based Verilog/VHDL editor and simulator  
- **Icarus Verilog**: Open-source Verilog simulation tool  
- **GTKWave**: Waveform viewer for VCD files

## ğŸ§ª How to Simulate

1. Visit [EDA Playground](https://www.edaplayground.com/)
2. Set the simulator to **Icarus Verilog**
3. Paste the contents of `alu8bit.v` and `tb_alu8bit.v` into the respective editor panes
4. Check the **"Open EPWave after run"** option (this launches GTKWave)
5. Click **Run** to simulate
6. View the waveform in **EPWave/GTKWave** to analyze ALU behavior

## âœ… Status

- âœ”ï¸ Simulation successful on EDA Playground
- âœ”ï¸ Waveform generation verified using GTKWave
- ğŸš§ No synthesis or hardware testing yet

## ğŸ“ License

This project is open-source and available under the [MIT License].

---

### ğŸ‘¨â€ğŸ’» Author

Dhiraj Sharma M S â€“ [GitHub Profile](https://github.com/Dhiraj4-alt)



