// PTX kernel code for CUDA chimefrb beamformer
// This file has been generated automatically by `chimefrb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for chimefrb(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception686[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<108>;
	.reg .b16 	%rs<82>;
	.reg .b32 	%r<2119>;
	.reg .f32 	%f<398>;
	.reg .b64 	%rd<185>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r151, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd38, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r156, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r156, 16383;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd39, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u32 	%r152, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r157, %r1, 5;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r158, %r2, 8;
	mov.u32 	%r3, %tid.x;
	or.b32  	%r159, %r158, %r3;
	or.b32  	%r160, %r159, %r157;
	mul.wide.u32 	%rd45, %r160, 4;
	add.s64 	%rd4, %rd39, %rd45;
	mov.u32 	%r161, 1;
	st.global.u32 	[%rd4], %r161;
	setp.gt.u32 	%p2, %r152, 4095;
	@%p2 bra 	$L__BB0_6;
// %bb.3:                               // %L116
	ld.param.u32 	%r153, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r153, %r152;
	setp.gt.s32 	%p4, %r153, 8191;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_6;
// %bb.4:                               // %L123
	ld.param.u32 	%r154, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r162, %r153, %r152;
	mul.hi.s32 	%r164, %r162, 715827883;
	shr.u32 	%r165, %r164, 31;
	shr.s32 	%r166, %r164, 2;
	add.s32 	%r4, %r166, %r165;
	mul.lo.s32 	%r167, %r4, -24;
	neg.s32 	%r168, %r162;
	setp.ne.s32 	%p6, %r167, %r168;
	setp.gt.u32 	%p7, %r154, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_6;
// %bb.5:                               // %L134
	ld.param.u32 	%r155, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p9, %r155, %r154;
	setp.lt.s32 	%p10, %r155, 2048;
	and.pred  	%p11, %p9, %p10;
	sub.s32 	%r169, %r155, %r154;
	setp.eq.s32 	%p12, %r169, %r4;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %pass107
	ld.param.u64 	%rd1, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	ld.param.u64 	%rd2, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z8chimefrb5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS1_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	shr.u32 	%r507, %r3, 2;
	cvt.u16.u32 	%rs6, %r3;
	and.b16  	%rs7, %rs6, 240;
	and.b16  	%rs8, %rs6, 15;
	shl.b16 	%rs9, %rs8, 4;
	shr.u16 	%rs10, %rs7, 4;
	or.b16  	%rs11, %rs10, %rs9;
	and.b16  	%rs12, %rs11, 51;
	shl.b16 	%rs13, %rs12, 2;
	shr.u16 	%rs14, %rs11, 2;
	and.b16  	%rs15, %rs14, 51;
	or.b16  	%rs16, %rs15, %rs13;
	and.b16  	%rs17, %rs16, 85;
	shl.b16 	%rs18, %rs17, 1;
	shr.u16 	%rs19, %rs16, 1;
	and.b16  	%rs20, %rs19, 85;
	or.b16  	%rs21, %rs20, %rs18;
	and.b16  	%rs22, %rs21, 192;
	cvt.u32.u16 	%r508, %rs22;
	or.b16  	%rs23, %rs22, 2;
	cvt.u32.u16 	%r509, %rs23;
	or.b16  	%rs24, %rs22, 1;
	cvt.u32.u16 	%r510, %rs24;
	or.b16  	%rs25, %rs22, 3;
	cvt.u32.u16 	%r511, %rs25;
	mul.lo.s32 	%r512, %r507, %r508;
	and.b32  	%r513, %r512, 448;
	cvt.rn.f32.s32 	%f1, %r513;
	mul.f32 	%f2, %f1, 0f3B800000;
	add.f32 	%f3, %f2, %f2;
	mov.b32 	%r514, %f3;
	and.b32  	%r515, %r514, -2147483648;
	or.b32  	%r516, %r515, 1056964608;
	mov.b32 	%f4, %r516;
	add.f32 	%f5, %f3, %f4;
	cvt.rzi.f32.f32 	%f6, %f5;
	abs.f32 	%f7, %f3;
	setp.gt.f32 	%p14, %f7, 0f4B000000;
	selp.f32 	%f8, %f3, %f6, %p14;
	cvt.rzi.f32.f32 	%f9, %f3;
	setp.lt.f32 	%p15, %f7, 0f3F000000;
	selp.f32 	%f10, %f9, %f8, %p15;
	cvt.rzi.s32.f32 	%r517, %f10;
	fma.rn.f32 	%f11, %f10, 0fBF000000, %f2;
	mul.f32 	%f12, %f11, %f11;
	fma.rn.f32 	%f13, %f12, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f14, %f12, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f15, %f13, %f12, 0fC0A55DF6;
	fma.rn.f32 	%f16, %f14, %f12, 0f4081E0CF;
	fma.rn.f32 	%f17, %f12, %f11, 0f00000000;
	fma.rn.f32 	%f18, %f16, %f12, 0fC09DE9E6;
	fma.rn.f32 	%f19, %f15, %f17, 0f00000000;
	fma.rn.f32 	%f20, %f18, %f12, 0f3F800000;
	fma.rn.f32 	%f21, %f11, 0f40490FDB, %f19;
	and.b32  	%r518, %r517, 1;
	setp.eq.b32 	%p16, %r518, 1;
	selp.f32 	%f22, %f20, %f21, %p16;
	selp.f32 	%f23, %f21, %f20, %p16;
	and.b32  	%r519, %r517, 2;
	setp.eq.s32 	%p17, %r519, 0;
	neg.f32 	%f24, %f22;
	selp.f32 	%f25, %f22, %f24, %p17;
	add.s32 	%r520, %r517, 1;
	and.b32  	%r521, %r520, 2;
	setp.eq.s32 	%p18, %r521, 0;
	mov.f32 	%f26, 0f00000000;
	sub.f32 	%f27, %f26, %f23;
	selp.f32 	%f28, %f23, %f27, %p18;
	cvt.rzi.f32.f32 	%f29, %f2;
	setp.eq.f32 	%p19, %f29, %f2;
	mul.f32 	%f30, %f2, 0f00000000;
	selp.f32 	%f31, %f30, %f25, %p19;
	abs.f32 	%f32, %f2;
	setp.gt.f32 	%p20, %f32, 0f4B800000;
	add.f32 	%f33, %f31, 0f3F800000;
	selp.f32 	%f34, %f33, %f28, %p20;
	mul.lo.s32 	%r522, %r507, %r509;
	and.b32  	%r523, %r522, 510;
	cvt.rn.f32.s32 	%f35, %r523;
	mul.f32 	%f36, %f35, 0f3B800000;
	add.f32 	%f37, %f36, %f36;
	mov.b32 	%r524, %f37;
	and.b32  	%r525, %r524, -2147483648;
	or.b32  	%r526, %r525, 1056964608;
	mov.b32 	%f38, %r526;
	add.f32 	%f39, %f37, %f38;
	cvt.rzi.f32.f32 	%f40, %f39;
	abs.f32 	%f41, %f37;
	setp.gt.f32 	%p21, %f41, 0f4B000000;
	selp.f32 	%f42, %f37, %f40, %p21;
	cvt.rzi.f32.f32 	%f43, %f37;
	setp.lt.f32 	%p22, %f41, 0f3F000000;
	selp.f32 	%f44, %f43, %f42, %p22;
	cvt.rzi.s32.f32 	%r527, %f44;
	fma.rn.f32 	%f45, %f44, 0fBF000000, %f36;
	mul.f32 	%f46, %f45, %f45;
	fma.rn.f32 	%f47, %f46, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f48, %f46, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f49, %f47, %f46, 0fC0A55DF6;
	fma.rn.f32 	%f50, %f48, %f46, 0f4081E0CF;
	fma.rn.f32 	%f51, %f46, %f45, 0f00000000;
	fma.rn.f32 	%f52, %f50, %f46, 0fC09DE9E6;
	fma.rn.f32 	%f53, %f49, %f51, 0f00000000;
	fma.rn.f32 	%f54, %f52, %f46, 0f3F800000;
	fma.rn.f32 	%f55, %f45, 0f40490FDB, %f53;
	and.b32  	%r528, %r527, 1;
	setp.eq.b32 	%p23, %r528, 1;
	selp.f32 	%f56, %f54, %f55, %p23;
	selp.f32 	%f57, %f55, %f54, %p23;
	and.b32  	%r529, %r527, 2;
	setp.eq.s32 	%p24, %r529, 0;
	neg.f32 	%f58, %f56;
	selp.f32 	%f59, %f56, %f58, %p24;
	add.s32 	%r530, %r527, 1;
	and.b32  	%r531, %r530, 2;
	setp.eq.s32 	%p25, %r531, 0;
	sub.f32 	%f60, %f26, %f57;
	selp.f32 	%f61, %f57, %f60, %p25;
	cvt.rzi.f32.f32 	%f62, %f36;
	setp.eq.f32 	%p26, %f62, %f36;
	mul.f32 	%f63, %f36, 0f00000000;
	selp.f32 	%f64, %f63, %f59, %p26;
	abs.f32 	%f65, %f36;
	setp.gt.f32 	%p27, %f65, 0f4B800000;
	add.f32 	%f66, %f64, 0f3F800000;
	selp.f32 	%f67, %f66, %f61, %p27;
	mul.lo.s32 	%r532, %r507, %r510;
	and.b32  	%r533, %r532, 511;
	cvt.rn.f32.s32 	%f68, %r533;
	mul.f32 	%f69, %f68, 0f3B800000;
	add.f32 	%f70, %f69, %f69;
	mov.b32 	%r534, %f70;
	and.b32  	%r535, %r534, -2147483648;
	or.b32  	%r536, %r535, 1056964608;
	mov.b32 	%f71, %r536;
	add.f32 	%f72, %f70, %f71;
	cvt.rzi.f32.f32 	%f73, %f72;
	abs.f32 	%f74, %f70;
	setp.gt.f32 	%p28, %f74, 0f4B000000;
	selp.f32 	%f75, %f70, %f73, %p28;
	cvt.rzi.f32.f32 	%f76, %f70;
	setp.lt.f32 	%p29, %f74, 0f3F000000;
	selp.f32 	%f77, %f76, %f75, %p29;
	cvt.rzi.s32.f32 	%r537, %f77;
	fma.rn.f32 	%f78, %f77, 0fBF000000, %f69;
	mul.f32 	%f79, %f78, %f78;
	fma.rn.f32 	%f80, %f79, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f81, %f79, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f82, %f80, %f79, 0fC0A55DF6;
	fma.rn.f32 	%f83, %f81, %f79, 0f4081E0CF;
	fma.rn.f32 	%f84, %f79, %f78, 0f00000000;
	fma.rn.f32 	%f85, %f83, %f79, 0fC09DE9E6;
	fma.rn.f32 	%f86, %f82, %f84, 0f00000000;
	fma.rn.f32 	%f87, %f85, %f79, 0f3F800000;
	fma.rn.f32 	%f88, %f78, 0f40490FDB, %f86;
	and.b32  	%r538, %r537, 1;
	setp.eq.b32 	%p30, %r538, 1;
	selp.f32 	%f89, %f87, %f88, %p30;
	selp.f32 	%f90, %f88, %f87, %p30;
	and.b32  	%r539, %r537, 2;
	setp.eq.s32 	%p31, %r539, 0;
	neg.f32 	%f91, %f89;
	selp.f32 	%f92, %f89, %f91, %p31;
	add.s32 	%r540, %r537, 1;
	and.b32  	%r541, %r540, 2;
	setp.eq.s32 	%p32, %r541, 0;
	sub.f32 	%f93, %f26, %f90;
	selp.f32 	%f94, %f90, %f93, %p32;
	cvt.rzi.f32.f32 	%f95, %f69;
	setp.eq.f32 	%p33, %f95, %f69;
	mul.f32 	%f96, %f69, 0f00000000;
	selp.f32 	%f97, %f96, %f92, %p33;
	abs.f32 	%f98, %f69;
	setp.gt.f32 	%p34, %f98, 0f4B800000;
	add.f32 	%f99, %f97, 0f3F800000;
	selp.f32 	%f100, %f99, %f94, %p34;
	mul.lo.s32 	%r542, %r507, %r511;
	and.b32  	%r543, %r542, 511;
	cvt.rn.f32.s32 	%f101, %r543;
	mul.f32 	%f102, %f101, 0f3B800000;
	add.f32 	%f103, %f102, %f102;
	mov.b32 	%r544, %f103;
	and.b32  	%r545, %r544, -2147483648;
	or.b32  	%r546, %r545, 1056964608;
	mov.b32 	%f104, %r546;
	add.f32 	%f105, %f103, %f104;
	cvt.rzi.f32.f32 	%f106, %f105;
	abs.f32 	%f107, %f103;
	setp.gt.f32 	%p35, %f107, 0f4B000000;
	selp.f32 	%f108, %f103, %f106, %p35;
	cvt.rzi.f32.f32 	%f109, %f103;
	setp.lt.f32 	%p36, %f107, 0f3F000000;
	selp.f32 	%f110, %f109, %f108, %p36;
	cvt.rzi.s32.f32 	%r547, %f110;
	fma.rn.f32 	%f111, %f110, 0fBF000000, %f102;
	mul.f32 	%f112, %f111, %f111;
	fma.rn.f32 	%f113, %f112, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f114, %f112, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f115, %f113, %f112, 0fC0A55DF6;
	fma.rn.f32 	%f116, %f114, %f112, 0f4081E0CF;
	fma.rn.f32 	%f117, %f112, %f111, 0f00000000;
	fma.rn.f32 	%f118, %f116, %f112, 0fC09DE9E6;
	fma.rn.f32 	%f119, %f115, %f117, 0f00000000;
	fma.rn.f32 	%f120, %f118, %f112, 0f3F800000;
	fma.rn.f32 	%f121, %f111, 0f40490FDB, %f119;
	and.b32  	%r548, %r547, 1;
	setp.eq.b32 	%p37, %r548, 1;
	selp.f32 	%f122, %f120, %f121, %p37;
	selp.f32 	%f123, %f121, %f120, %p37;
	and.b32  	%r549, %r547, 2;
	setp.eq.s32 	%p38, %r549, 0;
	neg.f32 	%f124, %f122;
	selp.f32 	%f125, %f122, %f124, %p38;
	add.s32 	%r550, %r547, 1;
	and.b32  	%r551, %r550, 2;
	setp.eq.s32 	%p39, %r551, 0;
	sub.f32 	%f126, %f26, %f123;
	selp.f32 	%f127, %f123, %f126, %p39;
	cvt.rzi.f32.f32 	%f128, %f102;
	setp.eq.f32 	%p40, %f128, %f102;
	mul.f32 	%f129, %f102, 0f00000000;
	selp.f32 	%f130, %f129, %f125, %p40;
	abs.f32 	%f131, %f102;
	setp.gt.f32 	%p41, %f131, 0f4B800000;
	add.f32 	%f132, %f130, 0f3F800000;
	selp.f32 	%f133, %f132, %f127, %p41;
	mov.b32 	%r171, %f34;
	mov.b32 	%r177, %f31;
	xor.b32  	%r175, %r177, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r870, %r175, %r171;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r898, %r175, %r171;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r871, %r171, %r177;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r899, %r171, %r177;
	// end inline asm
	mov.b32 	%r183, %f67;
	mov.b32 	%r189, %f64;
	xor.b32  	%r187, %r189, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r884, %r187, %r183;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r912, %r187, %r183;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r885, %r183, %r189;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r913, %r183, %r189;
	// end inline asm
	mov.b32 	%r195, %f100;
	mov.b32 	%r201, %f97;
	xor.b32  	%r199, %r201, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r877, %r199, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r905, %r199, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r878, %r195, %r201;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r906, %r195, %r201;
	// end inline asm
	mov.b32 	%r207, %f133;
	mov.b32 	%r213, %f130;
	xor.b32  	%r211, %r213, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r891, %r211, %r207;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r919, %r211, %r207;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r892, %r207, %r213;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r920, %r207, %r213;
	// end inline asm
	shr.u16 	%rs26, %rs6, 8;
	shl.b16 	%rs27, %rs6, 8;
	or.b16  	%rs28, %rs27, %rs26;
	shl.b16 	%rs29, %rs28, 4;
	shr.u16 	%rs30, %rs28, 4;
	and.b16  	%rs31, %rs30, 3840;
	or.b16  	%rs32, %rs31, %rs29;
	and.b16  	%rs33, %rs32, 13107;
	shl.b16 	%rs34, %rs33, 2;
	shr.u16 	%rs35, %rs32, 2;
	and.b16  	%rs36, %rs35, 13107;
	or.b16  	%rs37, %rs36, %rs34;
	shr.u16 	%rs38, %rs37, 1;
	and.b16  	%rs39, %rs37, 16384;
	shl.b16 	%rs40, %rs39, 1;
	or.b16  	%rs41, %rs38, %rs40;
	shr.u16 	%rs42, %rs41, 11;
	and.b16  	%rs43, %rs42, 24;
	cvt.u32.u16 	%r552, %rs43;
	or.b16  	%rs44, %rs43, 4;
	cvt.u32.u16 	%r553, %rs44;
	mul.lo.s32 	%r554, %r507, %r552;
	cvt.rn.f32.s32 	%f134, %r554;
	mul.f32 	%f135, %f134, 0f3B800000;
	add.f32 	%f136, %f135, %f135;
	mov.b32 	%r555, %f136;
	and.b32  	%r556, %r555, -2147483648;
	or.b32  	%r557, %r556, 1056964608;
	mov.b32 	%f137, %r557;
	add.f32 	%f138, %f136, %f137;
	cvt.rzi.f32.f32 	%f139, %f138;
	abs.f32 	%f140, %f136;
	setp.gt.f32 	%p42, %f140, 0f4B000000;
	selp.f32 	%f141, %f136, %f139, %p42;
	cvt.rzi.f32.f32 	%f142, %f136;
	setp.lt.f32 	%p43, %f140, 0f3F000000;
	selp.f32 	%f143, %f142, %f141, %p43;
	cvt.rzi.s32.f32 	%r558, %f143;
	fma.rn.f32 	%f144, %f143, 0fBF000000, %f135;
	mul.f32 	%f145, %f144, %f144;
	fma.rn.f32 	%f146, %f145, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f147, %f145, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f148, %f146, %f145, 0fC0A55DF6;
	fma.rn.f32 	%f149, %f147, %f145, 0f4081E0CF;
	fma.rn.f32 	%f150, %f145, %f144, 0f00000000;
	fma.rn.f32 	%f151, %f149, %f145, 0fC09DE9E6;
	fma.rn.f32 	%f152, %f148, %f150, 0f00000000;
	fma.rn.f32 	%f153, %f151, %f145, 0f3F800000;
	fma.rn.f32 	%f154, %f144, 0f40490FDB, %f152;
	and.b32  	%r559, %r558, 1;
	setp.eq.b32 	%p44, %r559, 1;
	selp.f32 	%f155, %f153, %f154, %p44;
	selp.f32 	%f156, %f154, %f153, %p44;
	and.b32  	%r560, %r558, 2;
	setp.eq.s32 	%p45, %r560, 0;
	neg.f32 	%f157, %f155;
	selp.f32 	%f158, %f155, %f157, %p45;
	add.s32 	%r561, %r558, 1;
	and.b32  	%r562, %r561, 2;
	setp.eq.s32 	%p46, %r562, 0;
	sub.f32 	%f159, %f26, %f156;
	selp.f32 	%f160, %f156, %f159, %p46;
	cvt.rzi.f32.f32 	%f161, %f135;
	setp.eq.f32 	%p47, %f161, %f135;
	mul.f32 	%f162, %f135, 0f00000000;
	selp.f32 	%f163, %f162, %f158, %p47;
	abs.f32 	%f164, %f135;
	setp.gt.f32 	%p48, %f164, 0f4B800000;
	add.f32 	%f165, %f163, 0f3F800000;
	selp.f32 	%f166, %f165, %f160, %p48;
	mul.lo.s32 	%r563, %r507, %r553;
	cvt.rn.f32.s32 	%f167, %r563;
	mul.f32 	%f168, %f167, 0f3B800000;
	add.f32 	%f169, %f168, %f168;
	mov.b32 	%r564, %f169;
	and.b32  	%r565, %r564, -2147483648;
	or.b32  	%r566, %r565, 1056964608;
	mov.b32 	%f170, %r566;
	add.f32 	%f171, %f169, %f170;
	cvt.rzi.f32.f32 	%f172, %f171;
	abs.f32 	%f173, %f169;
	setp.gt.f32 	%p49, %f173, 0f4B000000;
	selp.f32 	%f174, %f169, %f172, %p49;
	cvt.rzi.f32.f32 	%f175, %f169;
	setp.lt.f32 	%p50, %f173, 0f3F000000;
	selp.f32 	%f176, %f175, %f174, %p50;
	cvt.rzi.s32.f32 	%r567, %f176;
	fma.rn.f32 	%f177, %f176, 0fBF000000, %f168;
	mul.f32 	%f178, %f177, %f177;
	fma.rn.f32 	%f179, %f178, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f180, %f178, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f181, %f179, %f178, 0fC0A55DF6;
	fma.rn.f32 	%f182, %f180, %f178, 0f4081E0CF;
	fma.rn.f32 	%f183, %f178, %f177, 0f00000000;
	fma.rn.f32 	%f184, %f182, %f178, 0fC09DE9E6;
	fma.rn.f32 	%f185, %f181, %f183, 0f00000000;
	fma.rn.f32 	%f186, %f184, %f178, 0f3F800000;
	fma.rn.f32 	%f187, %f177, 0f40490FDB, %f185;
	and.b32  	%r568, %r567, 1;
	setp.eq.b32 	%p51, %r568, 1;
	selp.f32 	%f188, %f186, %f187, %p51;
	selp.f32 	%f189, %f187, %f186, %p51;
	and.b32  	%r569, %r567, 2;
	setp.eq.s32 	%p52, %r569, 0;
	neg.f32 	%f190, %f188;
	selp.f32 	%f191, %f188, %f190, %p52;
	add.s32 	%r570, %r567, 1;
	and.b32  	%r571, %r570, 2;
	setp.eq.s32 	%p53, %r571, 0;
	sub.f32 	%f192, %f26, %f189;
	selp.f32 	%f193, %f189, %f192, %p53;
	cvt.rzi.f32.f32 	%f194, %f168;
	setp.eq.f32 	%p54, %f194, %f168;
	mul.f32 	%f195, %f168, 0f00000000;
	selp.f32 	%f196, %f195, %f191, %p54;
	abs.f32 	%f197, %f168;
	setp.gt.f32 	%p55, %f197, 0f4B800000;
	add.f32 	%f198, %f196, 0f3F800000;
	selp.f32 	%f199, %f198, %f193, %p55;
	mov.b32 	%r219, %f166;
	mov.b32 	%r220, %f199;
	// begin inline asm
	cvt.rn.f16x2.f32 %r41, %r220, %r219;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r42, %r220, %r219;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r43, %r220, %r219;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r44, %r220, %r219;
	// end inline asm
	mov.b32 	%r231, %f163;
	// begin inline asm
	cvt.rn.f16x2.f32 %r45, %r231, %r231;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r46, %r231, %r231;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r47, %r231, %r231;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r48, %r231, %r231;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r49, %r219, %r220;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r50, %r219, %r220;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r51, %r219, %r220;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r52, %r219, %r220;
	// end inline asm
	mov.b32 	%r255, %f196;
	// begin inline asm
	cvt.rn.f16x2.f32 %r53, %r255, %r255;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r54, %r255, %r255;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r55, %r255, %r255;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r56, %r255, %r255;
	// end inline asm
	shl.b32 	%r572, %r3, 1;
	and.b32  	%r573, %r572, 16;
	and.b32  	%r574, %r572, 56;
	mul.lo.s32 	%r575, %r574, %r552;
	and.b32  	%r576, %r575, 448;
	cvt.rn.f32.s32 	%f200, %r576;
	mul.f32 	%f201, %f200, 0f3B800000;
	add.f32 	%f202, %f201, %f201;
	mov.b32 	%r577, %f202;
	and.b32  	%r578, %r577, -2147483648;
	or.b32  	%r579, %r578, 1056964608;
	mov.b32 	%f203, %r579;
	add.f32 	%f204, %f202, %f203;
	cvt.rzi.f32.f32 	%f205, %f204;
	abs.f32 	%f206, %f202;
	setp.gt.f32 	%p56, %f206, 0f4B000000;
	selp.f32 	%f207, %f202, %f205, %p56;
	cvt.rzi.f32.f32 	%f208, %f202;
	setp.lt.f32 	%p57, %f206, 0f3F000000;
	selp.f32 	%f209, %f208, %f207, %p57;
	cvt.rzi.s32.f32 	%r580, %f209;
	fma.rn.f32 	%f210, %f209, 0fBF000000, %f201;
	mul.f32 	%f211, %f210, %f210;
	fma.rn.f32 	%f212, %f211, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f213, %f211, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f214, %f212, %f211, 0fC0A55DF6;
	fma.rn.f32 	%f215, %f213, %f211, 0f4081E0CF;
	fma.rn.f32 	%f216, %f211, %f210, 0f00000000;
	fma.rn.f32 	%f217, %f215, %f211, 0fC09DE9E6;
	fma.rn.f32 	%f218, %f214, %f216, 0f00000000;
	fma.rn.f32 	%f219, %f217, %f211, 0f3F800000;
	fma.rn.f32 	%f220, %f210, 0f40490FDB, %f218;
	and.b32  	%r581, %r580, 1;
	setp.eq.b32 	%p58, %r581, 1;
	selp.f32 	%f221, %f219, %f220, %p58;
	selp.f32 	%f222, %f220, %f219, %p58;
	and.b32  	%r582, %r580, 2;
	setp.eq.s32 	%p59, %r582, 0;
	neg.f32 	%f223, %f221;
	selp.f32 	%f224, %f221, %f223, %p59;
	add.s32 	%r583, %r580, 1;
	and.b32  	%r584, %r583, 2;
	setp.eq.s32 	%p60, %r584, 0;
	sub.f32 	%f225, %f26, %f222;
	selp.f32 	%f226, %f222, %f225, %p60;
	cvt.rzi.f32.f32 	%f227, %f201;
	setp.eq.f32 	%p61, %f227, %f201;
	mul.f32 	%f228, %f201, 0f00000000;
	selp.f32 	%f229, %f228, %f224, %p61;
	abs.f32 	%f230, %f201;
	setp.gt.f32 	%p62, %f230, 0f4B800000;
	add.f32 	%f231, %f229, 0f3F800000;
	selp.f32 	%f232, %f231, %f226, %p62;
	shl.b32 	%r585, %r574, 5;
	add.s32 	%r586, %r575, %r585;
	and.b32  	%r587, %r586, 448;
	cvt.rn.f32.s32 	%f233, %r587;
	mul.f32 	%f234, %f233, 0f3B800000;
	add.f32 	%f235, %f234, %f234;
	mov.b32 	%r588, %f235;
	and.b32  	%r589, %r588, -2147483648;
	or.b32  	%r590, %r589, 1056964608;
	mov.b32 	%f236, %r590;
	add.f32 	%f237, %f235, %f236;
	cvt.rzi.f32.f32 	%f238, %f237;
	abs.f32 	%f239, %f235;
	setp.gt.f32 	%p63, %f239, 0f4B000000;
	selp.f32 	%f240, %f235, %f238, %p63;
	cvt.rzi.f32.f32 	%f241, %f235;
	setp.lt.f32 	%p64, %f239, 0f3F000000;
	selp.f32 	%f242, %f241, %f240, %p64;
	cvt.rzi.s32.f32 	%r591, %f242;
	fma.rn.f32 	%f243, %f242, 0fBF000000, %f234;
	mul.f32 	%f244, %f243, %f243;
	fma.rn.f32 	%f245, %f244, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f246, %f244, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f247, %f245, %f244, 0fC0A55DF6;
	fma.rn.f32 	%f248, %f246, %f244, 0f4081E0CF;
	fma.rn.f32 	%f249, %f244, %f243, 0f00000000;
	fma.rn.f32 	%f250, %f248, %f244, 0fC09DE9E6;
	fma.rn.f32 	%f251, %f247, %f249, 0f00000000;
	fma.rn.f32 	%f252, %f250, %f244, 0f3F800000;
	fma.rn.f32 	%f253, %f243, 0f40490FDB, %f251;
	and.b32  	%r592, %r591, 1;
	setp.eq.b32 	%p65, %r592, 1;
	selp.f32 	%f254, %f252, %f253, %p65;
	selp.f32 	%f255, %f253, %f252, %p65;
	and.b32  	%r593, %r591, 2;
	setp.eq.s32 	%p66, %r593, 0;
	neg.f32 	%f256, %f254;
	selp.f32 	%f257, %f254, %f256, %p66;
	add.s32 	%r594, %r591, 1;
	and.b32  	%r595, %r594, 2;
	setp.eq.s32 	%p67, %r595, 0;
	sub.f32 	%f258, %f26, %f255;
	selp.f32 	%f259, %f255, %f258, %p67;
	cvt.rzi.f32.f32 	%f260, %f234;
	setp.eq.f32 	%p68, %f260, %f234;
	mul.f32 	%f261, %f234, 0f00000000;
	selp.f32 	%f262, %f261, %f257, %p68;
	abs.f32 	%f263, %f234;
	setp.gt.f32 	%p69, %f263, 0f4B800000;
	add.f32 	%f264, %f262, 0f3F800000;
	selp.f32 	%f265, %f264, %f259, %p69;
	mov.b32 	%r267, %f232;
	mov.b32 	%r268, %f265;
	// begin inline asm
	cvt.rn.f16x2.f32 %r1054, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1064, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1074, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1084, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1094, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1104, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1114, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1124, %r268, %r267;
	// end inline asm
	mov.b32 	%r315, %f229;
	xor.b32  	%r294, %r315, -2147483648;
	mov.b32 	%r316, %f262;
	xor.b32  	%r295, %r316, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r1055, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1065, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1075, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1085, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1095, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1105, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1115, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1125, %r295, %r294;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1056, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1066, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1076, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1086, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1096, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1106, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1116, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1126, %r316, %r315;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1057, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1067, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1077, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1087, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1097, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1107, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1117, %r268, %r267;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1127, %r268, %r267;
	// end inline asm
	and.b16  	%rs45, %rs6, 2;
	shl.b16 	%rs46, %rs6, 1;
	shr.u16 	%rs47, %rs45, 1;
	or.b16  	%rs48, %rs46, %rs47;
	and.b16  	%rs49, %rs48, 3;
	cvt.u32.u16 	%r596, %rs49;
	mul.lo.s32 	%r597, %r574, %r596;
	cvt.rn.f32.s32 	%f266, %r597;
	mul.f32 	%f267, %f266, 0f3B800000;
	add.f32 	%f268, %f267, %f267;
	mov.b32 	%r598, %f268;
	and.b32  	%r599, %r598, -2147483648;
	or.b32  	%r600, %r599, 1056964608;
	mov.b32 	%f269, %r600;
	add.f32 	%f270, %f268, %f269;
	cvt.rzi.f32.f32 	%f271, %f270;
	abs.f32 	%f272, %f268;
	setp.gt.f32 	%p70, %f272, 0f4B000000;
	selp.f32 	%f273, %f268, %f271, %p70;
	cvt.rzi.f32.f32 	%f274, %f268;
	setp.lt.f32 	%p71, %f272, 0f3F000000;
	selp.f32 	%f275, %f274, %f273, %p71;
	cvt.rzi.s32.f32 	%r601, %f275;
	fma.rn.f32 	%f276, %f275, 0fBF000000, %f267;
	mul.f32 	%f277, %f276, %f276;
	fma.rn.f32 	%f278, %f277, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f279, %f277, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f280, %f278, %f277, 0fC0A55DF6;
	fma.rn.f32 	%f281, %f279, %f277, 0f4081E0CF;
	fma.rn.f32 	%f282, %f277, %f276, 0f00000000;
	fma.rn.f32 	%f283, %f281, %f277, 0fC09DE9E6;
	fma.rn.f32 	%f284, %f280, %f282, 0f00000000;
	fma.rn.f32 	%f285, %f283, %f277, 0f3F800000;
	fma.rn.f32 	%f286, %f276, 0f40490FDB, %f284;
	and.b32  	%r602, %r601, 1;
	setp.eq.b32 	%p72, %r602, 1;
	selp.f32 	%f287, %f285, %f286, %p72;
	selp.f32 	%f288, %f286, %f285, %p72;
	and.b32  	%r603, %r601, 2;
	setp.eq.s32 	%p73, %r603, 0;
	neg.f32 	%f289, %f287;
	selp.f32 	%f290, %f287, %f289, %p73;
	add.s32 	%r604, %r601, 1;
	and.b32  	%r605, %r604, 2;
	setp.eq.s32 	%p74, %r605, 0;
	sub.f32 	%f291, %f26, %f288;
	selp.f32 	%f292, %f288, %f291, %p74;
	cvt.rzi.f32.f32 	%f293, %f267;
	setp.eq.f32 	%p75, %f293, %f267;
	mul.f32 	%f294, %f267, 0f00000000;
	selp.f32 	%f295, %f294, %f290, %p75;
	abs.f32 	%f296, %f267;
	setp.gt.f32 	%p76, %f296, 0f4B800000;
	add.f32 	%f297, %f295, 0f3F800000;
	selp.f32 	%f298, %f297, %f292, %p76;
	shl.b32 	%r606, %r574, 2;
	add.s32 	%r607, %r597, %r606;
	cvt.rn.f32.s32 	%f299, %r607;
	mul.f32 	%f300, %f299, 0f3B800000;
	add.f32 	%f301, %f300, %f300;
	mov.b32 	%r608, %f301;
	and.b32  	%r609, %r608, -2147483648;
	or.b32  	%r610, %r609, 1056964608;
	mov.b32 	%f302, %r610;
	add.f32 	%f303, %f301, %f302;
	cvt.rzi.f32.f32 	%f304, %f303;
	abs.f32 	%f305, %f301;
	setp.gt.f32 	%p77, %f305, 0f4B000000;
	selp.f32 	%f306, %f301, %f304, %p77;
	cvt.rzi.f32.f32 	%f307, %f301;
	setp.lt.f32 	%p78, %f305, 0f3F000000;
	selp.f32 	%f308, %f307, %f306, %p78;
	cvt.rzi.s32.f32 	%r611, %f308;
	fma.rn.f32 	%f309, %f308, 0fBF000000, %f300;
	mul.f32 	%f310, %f309, %f309;
	fma.rn.f32 	%f311, %f310, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f312, %f310, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f313, %f311, %f310, 0fC0A55DF6;
	fma.rn.f32 	%f314, %f312, %f310, 0f4081E0CF;
	fma.rn.f32 	%f315, %f310, %f309, 0f00000000;
	fma.rn.f32 	%f316, %f314, %f310, 0fC09DE9E6;
	fma.rn.f32 	%f317, %f313, %f315, 0f00000000;
	fma.rn.f32 	%f318, %f316, %f310, 0f3F800000;
	fma.rn.f32 	%f319, %f309, 0f40490FDB, %f317;
	and.b32  	%r612, %r611, 1;
	setp.eq.b32 	%p79, %r612, 1;
	selp.f32 	%f320, %f318, %f319, %p79;
	selp.f32 	%f321, %f319, %f318, %p79;
	and.b32  	%r613, %r611, 2;
	setp.eq.s32 	%p80, %r613, 0;
	neg.f32 	%f322, %f320;
	selp.f32 	%f323, %f320, %f322, %p80;
	add.s32 	%r614, %r611, 1;
	and.b32  	%r615, %r614, 2;
	setp.eq.s32 	%p81, %r615, 0;
	sub.f32 	%f324, %f26, %f321;
	selp.f32 	%f325, %f321, %f324, %p81;
	cvt.rzi.f32.f32 	%f326, %f300;
	setp.eq.f32 	%p82, %f326, %f300;
	mul.f32 	%f327, %f300, 0f00000000;
	selp.f32 	%f328, %f327, %f323, %p82;
	abs.f32 	%f329, %f300;
	setp.gt.f32 	%p83, %f329, 0f4B800000;
	add.f32 	%f330, %f328, 0f3F800000;
	selp.f32 	%f331, %f330, %f325, %p83;
	mov.b32 	%r363, %f298;
	mov.b32 	%r364, %f331;
	// begin inline asm
	cvt.rn.f16x2.f32 %r89, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r90, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r91, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r92, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r93, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r94, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r95, %r364, %r363;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r96, %r364, %r363;
	// end inline asm
	mov.b32 	%r387, %f295;
	mov.b32 	%r388, %f328;
	// begin inline asm
	cvt.rn.f16x2.f32 %r97, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r98, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r99, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r100, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r101, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r102, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r103, %r388, %r387;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r104, %r388, %r387;
	// end inline asm
	shl.b32 	%r616, %r3, 4;
	and.b32  	%r617, %r616, 448;
	mul.lo.s32 	%r618, %r617, %r596;
	and.b32  	%r619, %r618, 448;
	cvt.rn.f32.s32 	%f332, %r619;
	mul.f32 	%f333, %f332, 0f3B800000;
	add.f32 	%f334, %f333, %f333;
	mov.b32 	%r620, %f334;
	and.b32  	%r621, %r620, -2147483648;
	or.b32  	%r622, %r621, 1056964608;
	mov.b32 	%f335, %r622;
	add.f32 	%f336, %f334, %f335;
	cvt.rzi.f32.f32 	%f337, %f336;
	abs.f32 	%f338, %f334;
	setp.gt.f32 	%p84, %f338, 0f4B000000;
	selp.f32 	%f339, %f334, %f337, %p84;
	cvt.rzi.f32.f32 	%f340, %f334;
	setp.lt.f32 	%p85, %f338, 0f3F000000;
	selp.f32 	%f341, %f340, %f339, %p85;
	cvt.rzi.s32.f32 	%r623, %f341;
	fma.rn.f32 	%f342, %f341, 0fBF000000, %f333;
	mul.f32 	%f343, %f342, %f342;
	fma.rn.f32 	%f344, %f343, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f345, %f343, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f346, %f344, %f343, 0fC0A55DF6;
	fma.rn.f32 	%f347, %f345, %f343, 0f4081E0CF;
	fma.rn.f32 	%f348, %f343, %f342, 0f00000000;
	fma.rn.f32 	%f349, %f347, %f343, 0fC09DE9E6;
	fma.rn.f32 	%f350, %f346, %f348, 0f00000000;
	fma.rn.f32 	%f351, %f349, %f343, 0f3F800000;
	fma.rn.f32 	%f352, %f342, 0f40490FDB, %f350;
	and.b32  	%r624, %r623, 1;
	setp.eq.b32 	%p86, %r624, 1;
	selp.f32 	%f353, %f351, %f352, %p86;
	selp.f32 	%f354, %f352, %f351, %p86;
	and.b32  	%r625, %r623, 2;
	setp.eq.s32 	%p87, %r625, 0;
	neg.f32 	%f355, %f353;
	selp.f32 	%f356, %f353, %f355, %p87;
	add.s32 	%r626, %r623, 1;
	and.b32  	%r627, %r626, 2;
	setp.eq.s32 	%p88, %r627, 0;
	sub.f32 	%f357, %f26, %f354;
	selp.f32 	%f358, %f354, %f357, %p88;
	cvt.rzi.f32.f32 	%f359, %f333;
	setp.eq.f32 	%p89, %f359, %f333;
	mul.f32 	%f360, %f333, 0f00000000;
	selp.f32 	%f361, %f360, %f356, %p89;
	abs.f32 	%f362, %f333;
	setp.gt.f32 	%p90, %f362, 0f4B800000;
	add.f32 	%f363, %f361, 0f3F800000;
	selp.f32 	%f364, %f363, %f358, %p90;
	shl.b32 	%r628, %r617, 2;
	add.s32 	%r629, %r618, %r628;
	and.b32  	%r630, %r629, 448;
	cvt.rn.f32.s32 	%f365, %r630;
	mul.f32 	%f366, %f365, 0f3B800000;
	add.f32 	%f367, %f366, %f366;
	mov.b32 	%r631, %f367;
	and.b32  	%r632, %r631, -2147483648;
	or.b32  	%r633, %r632, 1056964608;
	mov.b32 	%f368, %r633;
	add.f32 	%f369, %f367, %f368;
	cvt.rzi.f32.f32 	%f370, %f369;
	abs.f32 	%f371, %f367;
	setp.gt.f32 	%p91, %f371, 0f4B000000;
	selp.f32 	%f372, %f367, %f370, %p91;
	cvt.rzi.f32.f32 	%f373, %f367;
	setp.lt.f32 	%p92, %f371, 0f3F000000;
	selp.f32 	%f374, %f373, %f372, %p92;
	cvt.rzi.s32.f32 	%r634, %f374;
	fma.rn.f32 	%f375, %f374, 0fBF000000, %f366;
	mul.f32 	%f376, %f375, %f375;
	fma.rn.f32 	%f377, %f376, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f378, %f376, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f379, %f377, %f376, 0fC0A55DF6;
	fma.rn.f32 	%f380, %f378, %f376, 0f4081E0CF;
	fma.rn.f32 	%f381, %f376, %f375, 0f00000000;
	fma.rn.f32 	%f382, %f380, %f376, 0fC09DE9E6;
	fma.rn.f32 	%f383, %f379, %f381, 0f00000000;
	fma.rn.f32 	%f384, %f382, %f376, 0f3F800000;
	fma.rn.f32 	%f385, %f375, 0f40490FDB, %f383;
	and.b32  	%r635, %r634, 1;
	setp.eq.b32 	%p93, %r635, 1;
	selp.f32 	%f386, %f384, %f385, %p93;
	selp.f32 	%f387, %f385, %f384, %p93;
	and.b32  	%r636, %r634, 2;
	setp.eq.s32 	%p94, %r636, 0;
	neg.f32 	%f388, %f386;
	selp.f32 	%f389, %f386, %f388, %p94;
	add.s32 	%r637, %r634, 1;
	and.b32  	%r638, %r637, 2;
	setp.eq.s32 	%p95, %r638, 0;
	sub.f32 	%f390, %f26, %f387;
	selp.f32 	%f391, %f387, %f390, %p95;
	cvt.rzi.f32.f32 	%f392, %f366;
	setp.eq.f32 	%p96, %f392, %f366;
	mul.f32 	%f393, %f366, 0f00000000;
	selp.f32 	%f394, %f393, %f389, %p96;
	abs.f32 	%f395, %f366;
	setp.gt.f32 	%p97, %f395, 0f4B800000;
	add.f32 	%f396, %f394, 0f3F800000;
	selp.f32 	%f397, %f396, %f391, %p97;
	mov.b32 	%r411, %f364;
	mov.b32 	%r412, %f397;
	// begin inline asm
	cvt.rn.f16x2.f32 %r1326, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1336, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1346, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1356, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1366, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1376, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1386, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1396, %r412, %r411;
	// end inline asm
	mov.b32 	%r459, %f361;
	xor.b32  	%r438, %r459, -2147483648;
	mov.b32 	%r460, %f394;
	xor.b32  	%r439, %r460, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r1327, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1337, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1347, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1357, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1367, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1377, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1387, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1397, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1328, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1338, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1348, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1358, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1368, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1378, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1388, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1398, %r460, %r459;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1329, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1339, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1349, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1359, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1369, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1379, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1389, %r412, %r411;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r1399, %r412, %r411;
	// end inline asm
	shl.b32 	%r639, %r2, 11;
	shr.u32 	%r640, %r3, 1;
	and.b32  	%r641, %r640, 8;
	shl.b32 	%r642, %r3, 5;
	and.b32  	%r643, %r642, 64;
	shl.b32 	%r644, %r1, 8;
	shl.b32 	%r645, %r3, 3;
	and.b32  	%r646, %r645, 32;
	shl.b32 	%r647, %r3, 7;
	and.b32  	%r648, %r647, 128;
	and.b32  	%r649, %r644, 768;
	and.b32  	%r650, %r644, 1024;
	or.b32  	%r651, %r641, %r639;
	or.b32  	%r652, %r651, %r573;
	or.b32  	%r653, %r652, %r646;
	or.b32  	%r654, %r653, %r648;
	or.b32  	%r655, %r654, %r649;
	or.b32  	%r656, %r655, %r643;
	add.s32 	%r657, %r656, %r650;
	mul.wide.u32 	%rd46, %r657, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.u32 	%r845, [%rd47];
	and.b16  	%rs50, %rs21, 184;
	or.b32  	%r658, %r650, %r639;
	cvt.u64.u32 	%rd48, %r658;
	cvt.u64.u32 	%rd49, %r643;
	cvt.u64.u32 	%rd50, %r649;
	cvt.u64.u16 	%rd51, %rs50;
	or.b64  	%rd52, %rd50, %rd51;
	or.b64  	%rd53, %rd52, %rd49;
	or.b64  	%rd54, %rd48, %rd53;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r848, [%rd56+4];
	ld.global.u32 	%r851, [%rd56+8];
	ld.global.u32 	%r854, [%rd56+12];
	ld.global.u32 	%r857, [%rd56+16];
	ld.global.u32 	%r860, [%rd56+20];
	ld.global.u32 	%r863, [%rd56+24];
	or.b32  	%r659, %r640, %r573;
	or.b32  	%r660, %r659, %r646;
	or.b32  	%r661, %r660, %r648;
	or.b32  	%r662, %r661, %r644;
	or.b32  	%r663, %r662, 7;
	add.s32 	%r664, %r663, %r643;
	and.b32  	%r665, %r664, 1023;
	or.b32  	%r666, %r658, %r665;
	mul.wide.u32 	%rd57, %r666, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.u32 	%r866, [%rd58];
	shl.b32 	%r145, %r152, 17;
	or.b32  	%r667, %r641, %r644;
	or.b32  	%r668, %r667, %r573;
	or.b32  	%r669, %r668, %r646;
	or.b32  	%r670, %r669, %r648;
	or.b32  	%r671, %r670, %r643;
	bfe.u32 	%r672, %r671, 2, 8;
	shl.b32 	%r673, %r2, 9;
	or.b32  	%r674, %r672, %r673;
	shl.b32 	%r675, %r1, 6;
	and.b32  	%r676, %r675, 256;
	or.b32  	%r146, %r674, %r676;
	and.b32  	%r147, %r3, 1;
	and.b32  	%r148, %r3, 2;
	shl.b32 	%r677, %r1, 9;
	and.b32  	%r678, %r677, 1536;
	and.b32  	%r679, %r677, 2048;
	or.b32  	%r680, %r678, %r3;
	or.b32  	%r681, %r680, %r679;
	mul.wide.u32 	%rd59, %r681, 4;
	mov.u64 	%rd60, shmem;
	add.s64 	%rd5, %rd60, %rd59;
	or.b32  	%r682, %r681, 64;
	mul.wide.u32 	%rd61, %r682, 4;
	add.s64 	%rd6, %rd60, %rd61;
	or.b32  	%r683, %r681, 128;
	mul.wide.u32 	%rd62, %r683, 4;
	add.s64 	%rd7, %rd60, %rd62;
	or.b32  	%r684, %r681, 192;
	mul.wide.u32 	%rd63, %r684, 4;
	add.s64 	%rd8, %rd60, %rd63;
	or.b32  	%r685, %r681, 256;
	mul.wide.u32 	%rd64, %r685, 4;
	add.s64 	%rd9, %rd60, %rd64;
	or.b32  	%r686, %r681, 320;
	mul.wide.u32 	%rd65, %r686, 4;
	add.s64 	%rd10, %rd60, %rd65;
	or.b32  	%r687, %r681, 384;
	mul.wide.u32 	%rd66, %r687, 4;
	add.s64 	%rd11, %rd60, %rd66;
	or.b32  	%r688, %r681, 448;
	mul.wide.u32 	%rd67, %r688, 4;
	add.s64 	%rd12, %rd60, %rd67;
	or.b32  	%r689, %r3, 32;
	or.b32  	%r690, %r689, %r678;
	or.b32  	%r691, %r690, %r679;
	mul.wide.u32 	%rd68, %r691, 4;
	add.s64 	%rd13, %rd60, %rd68;
	or.b32  	%r692, %r681, 96;
	mul.wide.u32 	%rd69, %r692, 4;
	add.s64 	%rd14, %rd60, %rd69;
	or.b32  	%r693, %r681, 160;
	mul.wide.u32 	%rd70, %r693, 4;
	add.s64 	%rd15, %rd60, %rd70;
	or.b32  	%r694, %r681, 224;
	mul.wide.u32 	%rd71, %r694, 4;
	add.s64 	%rd16, %rd60, %rd71;
	or.b32  	%r695, %r681, 288;
	mul.wide.u32 	%rd72, %r695, 4;
	add.s64 	%rd17, %rd60, %rd72;
	or.b32  	%r696, %r681, 352;
	mul.wide.u32 	%rd73, %r696, 4;
	add.s64 	%rd18, %rd60, %rd73;
	or.b32  	%r697, %r681, 416;
	mul.wide.u32 	%rd74, %r697, 4;
	add.s64 	%rd19, %rd60, %rd74;
	or.b32  	%r698, %r681, 480;
	mul.wide.u32 	%rd75, %r698, 4;
	add.s64 	%rd20, %rd60, %rd75;
	or.b32  	%r699, %r675, %r3;
	mul.wide.u32 	%rd76, %r699, 4;
	add.s64 	%rd21, %rd60, %rd76;
	or.b32  	%r700, %r689, %r675;
	mul.wide.u32 	%rd77, %r700, 4;
	add.s64 	%rd22, %rd60, %rd77;
	or.b32  	%r701, %r699, 512;
	mul.wide.u32 	%rd78, %r701, 4;
	add.s64 	%rd23, %rd60, %rd78;
	or.b32  	%r702, %r699, 544;
	mul.wide.u32 	%rd79, %r702, 4;
	add.s64 	%rd24, %rd60, %rd79;
	or.b32  	%r703, %r699, 1024;
	mul.wide.u32 	%rd80, %r703, 4;
	add.s64 	%rd25, %rd60, %rd80;
	or.b32  	%r704, %r699, 1056;
	mul.wide.u32 	%rd81, %r704, 4;
	add.s64 	%rd26, %rd60, %rd81;
	or.b32  	%r705, %r699, 1536;
	mul.wide.u32 	%rd82, %r705, 4;
	add.s64 	%rd27, %rd60, %rd82;
	or.b32  	%r706, %r699, 1568;
	mul.wide.u32 	%rd83, %r706, 4;
	add.s64 	%rd28, %rd60, %rd83;
	or.b32  	%r707, %r699, 2048;
	mul.wide.u32 	%rd84, %r707, 4;
	add.s64 	%rd29, %rd60, %rd84;
	or.b32  	%r708, %r699, 2080;
	mul.wide.u32 	%rd85, %r708, 4;
	add.s64 	%rd30, %rd60, %rd85;
	or.b32  	%r709, %r699, 2560;
	mul.wide.u32 	%rd86, %r709, 4;
	add.s64 	%rd31, %rd60, %rd86;
	or.b32  	%r710, %r699, 2592;
	mul.wide.u32 	%rd87, %r710, 4;
	add.s64 	%rd32, %rd60, %rd87;
	or.b32  	%r711, %r699, 3072;
	mul.wide.u32 	%rd88, %r711, 4;
	add.s64 	%rd33, %rd60, %rd88;
	or.b32  	%r712, %r699, 3104;
	mul.wide.u32 	%rd89, %r712, 4;
	add.s64 	%rd34, %rd60, %rd89;
	or.b32  	%r713, %r699, 3584;
	mul.wide.u32 	%rd90, %r713, 4;
	add.s64 	%rd35, %rd60, %rd90;
	or.b32  	%r714, %r699, 3616;
	mul.wide.u32 	%rd91, %r714, 4;
	add.s64 	%rd36, %rd60, %rd91;
	shl.b32 	%r715, %r154, 19;
	or.b32  	%r716, %r645, %r1;
	or.b32  	%r149, %r716, %r639;
	cvt.s64.s32 	%rd37, %r715;
	mov.u32 	%r506, 0;
	mov.u16 	%rs80, 0;
	mov.u32 	%r2109, %r506;
$L__BB0_8:                              // %L2812
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_9 Depth 2
	mul.hi.u32 	%r719, %r2109, -1431655765;
	shr.u32 	%r6, %r719, 4;
	mov.u32 	%r2110, 24;
	mov.u16 	%rs81, %rs80;
	mov.u32 	%r2111, %r506;
	mov.u32 	%r2112, %r506;
	mov.u32 	%r2113, %r506;
	mov.u32 	%r2114, %r506;
	mov.u32 	%r2115, %r506;
	mov.u32 	%r2116, %r506;
	mov.u32 	%r2117, %r506;
	mov.u32 	%r2118, %r506;
$L__BB0_9:                              // %L2815
                                        //   Parent Loop BB0_8 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p98, %r148, 0;
	setp.eq.s32 	%p99, %r147, 0;
	shr.s16 	%rs75, %rs81, 15;
	shr.u16 	%rs76, %rs75, 4;
	add.s16 	%rs77, %rs81, %rs76;
	and.b16  	%rs78, %rs77, 28672;
	sub.s16 	%rs79, %rs81, %rs78;
	cvt.u32.u16 	%r2036, %rs79;
	shl.b32 	%r2037, %r2036, 17;
	or.b32  	%r2038, %r146, %r2037;
	add.s32 	%r2039, %r2038, %r145;
	shr.s32 	%r2040, %r2039, 31;
	shr.u32 	%r2041, %r2040, 3;
	add.s32 	%r2042, %r2039, %r2041;
	shr.s32 	%r2043, %r2042, 29;
	setp.lt.s32 	%p100, %r2039, 0;
	and.b32  	%r2044, %r2042, -536870912;
	setp.ne.s32 	%p101, %r2044, %r2039;
	and.pred  	%p102, %p100, %p101;
	selp.u32 	%r2045, 1, 0, %p102;
	sub.s32 	%r2046, %r2045, %r2043;
	shl.b32 	%r2047, %r2046, 29;
	add.s32 	%r2048, %r2039, %r2047;
	add.s32 	%r2049, %r2048, 1;
	mul.wide.s32 	%rd92, %r2049, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.global.v2.u32 	{%r724, %r770}, [%rd93+-4];
	mov.u16 	%rs51, 25600;
	// begin inline asm
	mov.b32 %r725, {%rs51, %rs51};
	// end inline asm
	mov.u16 	%rs53, 21504;
	// begin inline asm
	mov.b32 %r736, {%rs53, %rs53};
	// end inline asm
	mov.u32 	%r723, 983055;
	// begin inline asm
	lop3.b32 %r722, %r723, %r724, %r725, 202;
	// end inline asm
	mov.u16 	%rs55, 18432;
	// begin inline asm
	mov.b32 %r726, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r727, %r725, %r726;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r814, %r722, %r727;
	// end inline asm
	mov.u32 	%r734, 15728880;
	// begin inline asm
	lop3.b32 %r733, %r734, %r724, %r736, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r737, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r738, %r736, %r737;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r813, %r733, %r738;
	// end inline asm
	shr.u32 	%r746, %r724, 8;
	// begin inline asm
	lop3.b32 %r744, %r723, %r746, %r725, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r748, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r749, %r725, %r748;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r822, %r744, %r749;
	// end inline asm
	// begin inline asm
	lop3.b32 %r755, %r734, %r746, %r736, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r759, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r760, %r736, %r759;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r821, %r755, %r760;
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs51, %rs51};
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs53, %rs53};
	// end inline asm
	// begin inline asm
	lop3.b32 %r768, %r723, %r770, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r773, %r771, %r772;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r830, %r768, %r773;
	// end inline asm
	// begin inline asm
	lop3.b32 %r779, %r734, %r770, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r784, %r782, %r783;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r829, %r779, %r784;
	// end inline asm
	shr.u32 	%r792, %r770, 8;
	// begin inline asm
	lop3.b32 %r790, %r723, %r792, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r794, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r795, %r771, %r794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r838, %r790, %r795;
	// end inline asm
	// begin inline asm
	lop3.b32 %r801, %r734, %r792, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r805, {%rs55, %rs55};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r806, %r782, %r805;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r837, %r801, %r806;
	// end inline asm
	mov.u32 	%r815, 21520;
	// begin inline asm
	prmt.b32 %r812, %r813, %r814, %r815;
	// end inline asm
	mov.u32 	%r819, 30258;
	// begin inline asm
	prmt.b32 %r816, %r813, %r814, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r820, %r821, %r822, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r824, %r821, %r822, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r828, %r829, %r830, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r832, %r829, %r830, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r836, %r837, %r838, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r840, %r837, %r838, %r819;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r845;
    mov.b32 {%r2re, %r2im}, %r812;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r844, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r848;
    mov.b32 {%r2re, %r2im}, %r820;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r847, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r851;
    mov.b32 {%r2re, %r2im}, %r816;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r850, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r854;
    mov.b32 {%r2re, %r2im}, %r824;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r853, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r857;
    mov.b32 {%r2re, %r2im}, %r828;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r856, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r860;
    mov.b32 {%r2re, %r2im}, %r836;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r859, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r863;
    mov.b32 {%r2re, %r2im}, %r832;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r862, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r866;
    mov.b32 {%r2re, %r2im}, %r840;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r865, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r931, %r928}, {%r870, %r871}, {%r844}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r940, %r937}, {%r877, %r878}, {%r847}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r949, %r946}, {%r884, %r885}, {%r850}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r958, %r955}, {%r891, %r892}, {%r853}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r967, %r964}, {%r898, %r899}, {%r856}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r976, %r973}, {%r905, %r906}, {%r859}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r985, %r982}, {%r912, %r913}, {%r862}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r994, %r991}, {%r919, %r920}, {%r865}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r924, %r45;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r926, %r924, %r928;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r929, %r41, %r931, %r926;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r933, %r46;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r935, %r933, %r937;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r938, %r42, %r940, %r935;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r942, %r47;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r944, %r942, %r946;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r947, %r43, %r949, %r944;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r951, %r48;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r953, %r951, %r955;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r956, %r44, %r958, %r953;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r960, %r53;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r962, %r960, %r964;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r965, %r49, %r967, %r962;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r969, %r54;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r971, %r969, %r973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r974, %r50, %r976, %r971;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r978, %r55;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r980, %r978, %r982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r983, %r51, %r985, %r980;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r987, %r56;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r989, %r987, %r991;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r992, %r52, %r994, %r989;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r996, %r45, %r931;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r999, %r41, %r928, %r996;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1003, %r46, %r940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1006, %r42, %r937, %r1003;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1010, %r47, %r949;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1013, %r43, %r946, %r1010;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1017, %r48, %r958;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1020, %r44, %r955, %r1017;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1024, %r53, %r967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1027, %r49, %r964, %r1024;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1031, %r54, %r976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1034, %r50, %r973, %r1031;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1038, %r55, %r985;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1041, %r51, %r982, %r1038;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1045, %r56, %r994;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1048, %r52, %r991, %r1045;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1133, %r1141}, {%r1054, %r1055, %r1056, %r1057}, {%r929, %r999}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1149, %r1157}, {%r1064, %r1065, %r1066, %r1067}, {%r938, %r1006}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1165, %r1173}, {%r1074, %r1075, %r1076, %r1077}, {%r947, %r1013}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1181, %r1189}, {%r1084, %r1085, %r1086, %r1087}, {%r956, %r1020}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1134, %r1142}, {%r1094, %r1095, %r1096, %r1097}, {%r965, %r1027}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1150, %r1158}, {%r1104, %r1105, %r1106, %r1107}, {%r974, %r1034}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1166, %r1174}, {%r1114, %r1115, %r1116, %r1117}, {%r983, %r1041}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1182, %r1190}, {%r1124, %r1125, %r1126, %r1127}, {%r992, %r1048}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1132, %r1133, %r1134, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1136, %r1133, %r1134, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1140, %r1141, %r1142, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1144, %r1141, %r1142, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1148, %r1149, %r1150, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1152, %r1149, %r1150, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1156, %r1157, %r1158, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1160, %r1157, %r1158, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1164, %r1165, %r1166, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1168, %r1165, %r1166, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1172, %r1173, %r1174, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1176, %r1173, %r1174, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1180, %r1181, %r1182, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1184, %r1181, %r1182, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1188, %r1189, %r1190, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1192, %r1189, %r1190, %r819;
	// end inline asm
	selp.b32 	%r2050, %r1164, %r1132, %p99;
	shfl.sync.bfly.b32	%r2051, %r2050, 1, 31, -1;
	selp.b32 	%r2052, %r1132, %r2051, %p99;
	selp.b32 	%r2053, %r2051, %r1164, %p99;
	selp.b32 	%r2054, %r1168, %r1136, %p99;
	shfl.sync.bfly.b32	%r2055, %r2054, 1, 31, -1;
	selp.b32 	%r2056, %r1136, %r2055, %p99;
	selp.b32 	%r2057, %r2055, %r1168, %p99;
	selp.b32 	%r2058, %r1172, %r1140, %p99;
	shfl.sync.bfly.b32	%r2059, %r2058, 1, 31, -1;
	selp.b32 	%r2060, %r1140, %r2059, %p99;
	selp.b32 	%r2061, %r2059, %r1172, %p99;
	selp.b32 	%r2062, %r1176, %r1144, %p99;
	shfl.sync.bfly.b32	%r2063, %r2062, 1, 31, -1;
	selp.b32 	%r2064, %r1144, %r2063, %p99;
	selp.b32 	%r2065, %r2063, %r1176, %p99;
	selp.b32 	%r2066, %r1180, %r1148, %p99;
	shfl.sync.bfly.b32	%r2067, %r2066, 1, 31, -1;
	selp.b32 	%r2068, %r1148, %r2067, %p99;
	selp.b32 	%r2069, %r2067, %r1180, %p99;
	selp.b32 	%r2070, %r1184, %r1152, %p99;
	shfl.sync.bfly.b32	%r2071, %r2070, 1, 31, -1;
	selp.b32 	%r2072, %r1152, %r2071, %p99;
	selp.b32 	%r2073, %r2071, %r1184, %p99;
	selp.b32 	%r2074, %r1188, %r1156, %p99;
	shfl.sync.bfly.b32	%r2075, %r2074, 1, 31, -1;
	selp.b32 	%r2076, %r1156, %r2075, %p99;
	selp.b32 	%r2077, %r2075, %r1188, %p99;
	selp.b32 	%r2078, %r1192, %r1160, %p99;
	shfl.sync.bfly.b32	%r2079, %r2078, 1, 31, -1;
	selp.b32 	%r2080, %r1160, %r2079, %p99;
	selp.b32 	%r2081, %r2079, %r1192, %p99;
	selp.b32 	%r2082, %r2068, %r2052, %p98;
	shfl.sync.bfly.b32	%r2083, %r2082, 2, 31, -1;
	selp.b32 	%r1203, %r2052, %r2083, %p98;
	selp.b32 	%r1239, %r2083, %r2068, %p98;
	selp.b32 	%r2084, %r2072, %r2056, %p98;
	shfl.sync.bfly.b32	%r2085, %r2084, 2, 31, -1;
	selp.b32 	%r1212, %r2056, %r2085, %p98;
	selp.b32 	%r1248, %r2085, %r2072, %p98;
	selp.b32 	%r2086, %r2069, %r2053, %p98;
	shfl.sync.bfly.b32	%r2087, %r2086, 2, 31, -1;
	selp.b32 	%r1221, %r2053, %r2087, %p98;
	selp.b32 	%r1257, %r2087, %r2069, %p98;
	selp.b32 	%r2088, %r2073, %r2057, %p98;
	shfl.sync.bfly.b32	%r2089, %r2088, 2, 31, -1;
	selp.b32 	%r1230, %r2057, %r2089, %p98;
	selp.b32 	%r1266, %r2089, %r2073, %p98;
	selp.b32 	%r2090, %r2076, %r2060, %p98;
	shfl.sync.bfly.b32	%r2091, %r2090, 2, 31, -1;
	selp.b32 	%r1200, %r2060, %r2091, %p98;
	selp.b32 	%r1236, %r2091, %r2076, %p98;
	selp.b32 	%r2092, %r2080, %r2064, %p98;
	shfl.sync.bfly.b32	%r2093, %r2092, 2, 31, -1;
	selp.b32 	%r1209, %r2064, %r2093, %p98;
	selp.b32 	%r1245, %r2093, %r2080, %p98;
	selp.b32 	%r2094, %r2077, %r2061, %p98;
	shfl.sync.bfly.b32	%r2095, %r2094, 2, 31, -1;
	selp.b32 	%r1218, %r2061, %r2095, %p98;
	selp.b32 	%r1254, %r2095, %r2077, %p98;
	selp.b32 	%r2096, %r2081, %r2065, %p98;
	shfl.sync.bfly.b32	%r2097, %r2096, 2, 31, -1;
	selp.b32 	%r1227, %r2065, %r2097, %p98;
	selp.b32 	%r1263, %r2097, %r2081, %p98;
	// begin inline asm
	neg.f16x2 %r1196, %r97;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1198, %r1196, %r1200;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1201, %r89, %r1203, %r1198;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1205, %r98;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1207, %r1205, %r1209;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1210, %r90, %r1212, %r1207;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1214, %r99;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1216, %r1214, %r1218;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1219, %r91, %r1221, %r1216;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1223, %r100;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1225, %r1223, %r1227;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1228, %r92, %r1230, %r1225;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1232, %r101;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1234, %r1232, %r1236;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1237, %r93, %r1239, %r1234;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1241, %r102;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1243, %r1241, %r1245;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1246, %r94, %r1248, %r1243;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1250, %r103;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1252, %r1250, %r1254;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1255, %r95, %r1257, %r1252;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1259, %r104;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1261, %r1259, %r1263;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1264, %r96, %r1266, %r1261;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1268, %r97, %r1203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1271, %r89, %r1200, %r1268;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1275, %r98, %r1212;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r90, %r1209, %r1275;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1282, %r99, %r1221;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1285, %r91, %r1218, %r1282;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1289, %r100, %r1230;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1292, %r92, %r1227, %r1289;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1296, %r101, %r1239;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1299, %r93, %r1236, %r1296;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1303, %r102, %r1248;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1306, %r94, %r1245, %r1303;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1310, %r103, %r1257;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1313, %r95, %r1254, %r1310;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1317, %r104, %r1266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1320, %r96, %r1263, %r1317;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1405, %r1437}, {%r1326, %r1327, %r1328, %r1329}, {%r1201, %r1271}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1406, %r1438}, {%r1336, %r1337, %r1338, %r1339}, {%r1210, %r1278}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1413, %r1445}, {%r1346, %r1347, %r1348, %r1349}, {%r1219, %r1285}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1414, %r1446}, {%r1356, %r1357, %r1358, %r1359}, {%r1228, %r1292}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1421, %r1453}, {%r1366, %r1367, %r1368, %r1369}, {%r1237, %r1299}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1422, %r1454}, {%r1376, %r1377, %r1378, %r1379}, {%r1246, %r1306}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1429, %r1461}, {%r1386, %r1387, %r1388, %r1389}, {%r1255, %r1313}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1430, %r1462}, {%r1396, %r1397, %r1398, %r1399}, {%r1264, %r1320}, {%r506, %r506};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1404, %r1405, %r1406, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1408, %r1405, %r1406, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1412, %r1413, %r1414, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1416, %r1413, %r1414, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1420, %r1421, %r1422, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1424, %r1421, %r1422, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1428, %r1429, %r1430, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1432, %r1429, %r1430, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1436, %r1437, %r1438, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1440, %r1437, %r1438, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1444, %r1445, %r1446, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1448, %r1445, %r1446, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1452, %r1453, %r1454, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1456, %r1453, %r1454, %r819;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1460, %r1461, %r1462, %r815;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1464, %r1461, %r1462, %r819;
	// end inline asm
	st.shared.u32 	[%rd5], %r1404;
	st.shared.u32 	[%rd6], %r1412;
	st.shared.u32 	[%rd7], %r1420;
	st.shared.u32 	[%rd8], %r1428;
	st.shared.u32 	[%rd9], %r1408;
	st.shared.u32 	[%rd10], %r1416;
	st.shared.u32 	[%rd11], %r1424;
	st.shared.u32 	[%rd12], %r1432;
	st.shared.u32 	[%rd13], %r1436;
	st.shared.u32 	[%rd14], %r1444;
	st.shared.u32 	[%rd15], %r1452;
	st.shared.u32 	[%rd16], %r1460;
	st.shared.u32 	[%rd17], %r1440;
	st.shared.u32 	[%rd18], %r1448;
	st.shared.u32 	[%rd19], %r1456;
	st.shared.u32 	[%rd20], %r1464;
	bar.sync 	0;
	ld.shared.u32 	%r1509, [%rd21];
	ld.shared.u32 	%r1535, [%rd22];
	ld.shared.u32 	%r1517, [%rd23];
	ld.shared.u32 	%r1543, [%rd24];
	ld.shared.u32 	%r1536, [%rd25];
	ld.shared.u32 	%r1507, [%rd26];
	ld.shared.u32 	%r1539, [%rd27];
	ld.shared.u32 	%r1513, [%rd28];
	ld.shared.u32 	%r1524, [%rd29];
	ld.shared.u32 	%r1546, [%rd30];
	ld.shared.u32 	%r1532, [%rd31];
	ld.shared.u32 	%r1554, [%rd32];
	ld.shared.u32 	%r1547, [%rd33];
	ld.shared.u32 	%r1522, [%rd34];
	ld.shared.u32 	%r1550, [%rd35];
	ld.shared.u32 	%r1528, [%rd36];
	// begin inline asm
	add.rn.f16x2 %r1468, %r1509, %r1517;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1471, %r1468, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1885, %r1471, %r1539;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1477, %r1524, %r1532;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1480, %r1477, %r1547;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1892, %r1480, %r1550;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1486, %r1535, %r1543;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1489, %r1486, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1888, %r1489, %r1513;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1495, %r1546, %r1554;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1498, %r1495, %r1522;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1896, %r1498, %r1528;
	// end inline asm
	mov.u32 	%r1505, 967326120;
	// begin inline asm
	neg.f16x2 %r1504, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1506, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1508, %r1509, %r1506;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1511, %r1504, %r1513, %r1508;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1904, %r1505, %r1517, %r1511;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1519, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1521, %r1522;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1523, %r1524, %r1521;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1526, %r1519, %r1528, %r1523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1911, %r1505, %r1532, %r1526;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1534, %r1535, %r1536;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1537, %r1505, %r1539, %r1534;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1907, %r1505, %r1543, %r1537;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1545, %r1546, %r1547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1548, %r1505, %r1550, %r1545;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1915, %r1505, %r1554, %r1548;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1556, %r1543;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1558, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1560, %r1509, %r1556;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1563, %r1560, %r1558;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1923, %r1563, %r1513;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1569, %r1554;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1571, %r1547;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1573, %r1524, %r1569;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1576, %r1573, %r1571;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1930, %r1576, %r1528;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1582, %r1507;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1584, %r1539;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1586, %r1535, %r1517;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1589, %r1586, %r1582;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1926, %r1589, %r1584;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1595, %r1522;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1597, %r1550;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1599, %r1546, %r1532;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1602, %r1599, %r1595;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1934, %r1602, %r1597;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1608, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1610, %r1509, %r1507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1613, %r1505, %r1539, %r1610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1942, %r1608, %r1543, %r1613;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1621, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1623, %r1524, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1626, %r1505, %r1550, %r1623;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1949, %r1621, %r1554, %r1626;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1634, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1636, %r1535, %r1634;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1639, %r1505, %r1513, %r1636;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1945, %r1505, %r1517, %r1639;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1647, %r1547;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1649, %r1546, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1652, %r1505, %r1528, %r1649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1953, %r1505, %r1532, %r1652;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1660, %r1517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1662, %r1539;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1664, %r1509, %r1660;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1667, %r1664, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1961, %r1667, %r1662;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1673, %r1532;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1675, %r1550;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1677, %r1524, %r1673;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1680, %r1677, %r1547;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1968, %r1680, %r1675;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1686, %r1543;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1688, %r1513;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1690, %r1535, %r1686;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1693, %r1690, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1964, %r1693, %r1688;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1699, %r1554;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1701, %r1528;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1703, %r1546, %r1699;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1706, %r1703, %r1522;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1972, %r1706, %r1701;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1712, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1714, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1716, %r1509, %r1714;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r1505, %r1513, %r1716;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1980, %r1712, %r1517, %r1719;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1727, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1729, %r1522;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1731, %r1524, %r1729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1734, %r1505, %r1528, %r1731;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1987, %r1727, %r1532, %r1734;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1742, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1744, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1746, %r1535, %r1536;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1749, %r1744, %r1539, %r1746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1983, %r1742, %r1543, %r1749;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1757, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1759, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1761, %r1546, %r1547;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1764, %r1759, %r1550, %r1761;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1991, %r1757, %r1554, %r1764;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1772, %r1536;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1774, %r1513;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1776, %r1509, %r1543;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1779, %r1776, %r1772;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1999, %r1779, %r1774;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1785, %r1547;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1787, %r1528;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1789, %r1524, %r1554;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1792, %r1789, %r1785;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2006, %r1792, %r1787;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1798, %r1517;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1800, %r1507;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1802, %r1535, %r1798;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1805, %r1802, %r1800;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2002, %r1805, %r1539;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1811, %r1532;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1813, %r1522;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1815, %r1546, %r1811;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1818, %r1815, %r1813;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2010, %r1818, %r1550;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1824, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1826, %r1509, %r1507;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1829, %r1824, %r1539, %r1826;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2018, %r1505, %r1543, %r1829;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1837, %r1505;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1839, %r1524, %r1522;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1842, %r1837, %r1550, %r1839;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2025, %r1505, %r1554, %r1842;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1850, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1852, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1854, %r1536;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1856, %r1535, %r1854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r1852, %r1513, %r1856;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2021, %r1850, %r1517, %r1859;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1867, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1869, %r1505;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1871, %r1547;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1873, %r1546, %r1871;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1876, %r1869, %r1528, %r1873;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2029, %r1867, %r1532, %r1876;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1884, %r1885, %r1885;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1887, %r1888, %r1888, %r1884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1891, %r1892, %r1892, %r1887;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1895, %r1896, %r1896, %r1891;
	// end inline asm
	mov.u32 	%r1900, 492117333;
	// begin inline asm
	fma.rn.f16x2 %r2118, %r1900, %r1895, %r2118;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1903, %r1904, %r1904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1906, %r1907, %r1907, %r1903;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1910, %r1911, %r1911, %r1906;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1914, %r1915, %r1915, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2117, %r1900, %r1914, %r2117;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1922, %r1923, %r1923;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1925, %r1926, %r1926, %r1922;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1929, %r1930, %r1930, %r1925;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1933, %r1934, %r1934, %r1929;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2116, %r1900, %r1933, %r2116;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1941, %r1942, %r1942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1944, %r1945, %r1945, %r1941;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1948, %r1949, %r1949, %r1944;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1952, %r1953, %r1953, %r1948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2115, %r1900, %r1952, %r2115;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1960, %r1961, %r1961;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1963, %r1964, %r1964, %r1960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1967, %r1968, %r1968, %r1963;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1971, %r1972, %r1972, %r1967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2114, %r1900, %r1971, %r2114;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1979, %r1980, %r1980;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1982, %r1983, %r1983, %r1979;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1986, %r1987, %r1987, %r1982;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1990, %r1991, %r1991, %r1986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2113, %r1900, %r1990, %r2113;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1998, %r1999, %r1999;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2001, %r2002, %r2002, %r1998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2005, %r2006, %r2006, %r2001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2009, %r2010, %r2010, %r2005;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2112, %r1900, %r2009, %r2112;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2017, %r2018, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2020, %r2021, %r2021, %r2017;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2024, %r2025, %r2025, %r2020;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2028, %r2029, %r2029, %r2024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2111, %r1900, %r2028, %r2111;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r2110, %r2110, -1;
	add.s16 	%rs81, %rs81, 1;
	setp.eq.s32 	%p103, %r2110, 0;
	@%p103 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;
$L__BB0_10:                             // %guard_exit3867
                                        //   in Loop: Header=BB0_8 Depth=1
	shl.b32 	%r2098, %r6, 19;
	or.b32  	%r2099, %r149, %r2098;
	cvt.u64.u32 	%rd94, %r2099;
	add.s64 	%rd95, %rd94, %rd37;
	shr.u64 	%rd96, %rd95, 35;
	add.s64 	%rd97, %rd95, %rd96;
	shr.s64 	%rd98, %rd97, 29;
	setp.lt.s64 	%p104, %rd95, 0;
	and.b64  	%rd99, %rd97, -536870912;
	setp.ne.s64 	%p105, %rd99, %rd95;
	and.pred  	%p106, %p104, %p105;
	selp.u64 	%rd100, 1, 0, %p106;
	sub.s64 	%rd101, %rd100, %rd98;
	shl.b64 	%rd102, %rd101, 29;
	add.s64 	%rd103, %rd102, %rd95;
	shl.b64 	%rd104, %rd103, 2;
	add.s64 	%rd105, %rd3, %rd104;
	st.global.u32 	[%rd105], %r2118;
	or.b32  	%r2100, %r2099, 256;
	cvt.u64.u32 	%rd106, %r2100;
	add.s64 	%rd107, %rd106, %rd37;
	shr.u64 	%rd108, %rd107, 35;
	add.s64 	%rd109, %rd107, %rd108;
	shr.u64 	%rd110, %rd109, 29;
	shr.u64 	%rd111, %rd107, 63;
	sub.s64 	%rd112, %rd111, %rd110;
	shl.b64 	%rd113, %rd112, 29;
	add.s64 	%rd114, %rd113, %rd107;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd3, %rd115;
	st.global.u32 	[%rd116], %r2117;
	or.b32  	%r2101, %r2099, 512;
	cvt.u64.u32 	%rd117, %r2101;
	add.s64 	%rd118, %rd117, %rd37;
	shr.u64 	%rd119, %rd118, 35;
	add.s64 	%rd120, %rd118, %rd119;
	shr.u64 	%rd121, %rd120, 29;
	shr.u64 	%rd122, %rd118, 63;
	sub.s64 	%rd123, %rd122, %rd121;
	shl.b64 	%rd124, %rd123, 29;
	add.s64 	%rd125, %rd124, %rd118;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd3, %rd126;
	st.global.u32 	[%rd127], %r2116;
	or.b32  	%r2102, %r2099, 768;
	cvt.u64.u32 	%rd128, %r2102;
	add.s64 	%rd129, %rd128, %rd37;
	shr.u64 	%rd130, %rd129, 35;
	add.s64 	%rd131, %rd129, %rd130;
	shr.u64 	%rd132, %rd131, 29;
	shr.u64 	%rd133, %rd129, 63;
	sub.s64 	%rd134, %rd133, %rd132;
	shl.b64 	%rd135, %rd134, 29;
	add.s64 	%rd136, %rd135, %rd129;
	shl.b64 	%rd137, %rd136, 2;
	add.s64 	%rd138, %rd3, %rd137;
	st.global.u32 	[%rd138], %r2115;
	or.b32  	%r2103, %r2099, 1024;
	cvt.u64.u32 	%rd139, %r2103;
	add.s64 	%rd140, %rd139, %rd37;
	shr.u64 	%rd141, %rd140, 35;
	add.s64 	%rd142, %rd140, %rd141;
	shr.u64 	%rd143, %rd142, 29;
	shr.u64 	%rd144, %rd140, 63;
	sub.s64 	%rd145, %rd144, %rd143;
	shl.b64 	%rd146, %rd145, 29;
	add.s64 	%rd147, %rd146, %rd140;
	shl.b64 	%rd148, %rd147, 2;
	add.s64 	%rd149, %rd3, %rd148;
	st.global.u32 	[%rd149], %r2114;
	or.b32  	%r2104, %r2099, 1280;
	cvt.u64.u32 	%rd150, %r2104;
	add.s64 	%rd151, %rd150, %rd37;
	shr.u64 	%rd152, %rd151, 35;
	add.s64 	%rd153, %rd151, %rd152;
	shr.u64 	%rd154, %rd153, 29;
	shr.u64 	%rd155, %rd151, 63;
	sub.s64 	%rd156, %rd155, %rd154;
	shl.b64 	%rd157, %rd156, 29;
	add.s64 	%rd158, %rd157, %rd151;
	shl.b64 	%rd159, %rd158, 2;
	add.s64 	%rd160, %rd3, %rd159;
	st.global.u32 	[%rd160], %r2113;
	or.b32  	%r2105, %r2099, 1536;
	cvt.u64.u32 	%rd161, %r2105;
	add.s64 	%rd162, %rd161, %rd37;
	shr.u64 	%rd163, %rd162, 35;
	add.s64 	%rd164, %rd162, %rd163;
	shr.u64 	%rd165, %rd164, 29;
	shr.u64 	%rd166, %rd162, 63;
	sub.s64 	%rd167, %rd166, %rd165;
	shl.b64 	%rd168, %rd167, 29;
	add.s64 	%rd169, %rd168, %rd162;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd171, %rd3, %rd170;
	st.global.u32 	[%rd171], %r2112;
	or.b32  	%r2106, %r2099, 1792;
	cvt.u64.u32 	%rd172, %r2106;
	add.s64 	%rd173, %rd172, %rd37;
	shr.u64 	%rd174, %rd173, 35;
	add.s64 	%rd175, %rd173, %rd174;
	shr.u64 	%rd176, %rd175, 29;
	shr.u64 	%rd177, %rd173, 63;
	sub.s64 	%rd178, %rd177, %rd176;
	shl.b64 	%rd179, %rd178, 29;
	add.s64 	%rd180, %rd179, %rd173;
	shl.b64 	%rd181, %rd180, 2;
	add.s64 	%rd182, %rd3, %rd181;
	st.global.u32 	[%rd182], %r2111;
	add.s32 	%r150, %r2109, 24;
	add.s16 	%rs80, %rs80, 24;
	setp.eq.s32 	%p107, %r2109, 984;
	mov.u32 	%r2109, %r150;
	@%p107 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_8;
$L__BB0_11:                             // %L9208
	mov.u32 	%r2107, 0;
	st.global.u32 	[%rd4], %r2107;
	ret;
$L__BB0_6:                              // %L162
	mov.u32 	%r2108, 2;
	st.global.u32 	[%rd4], %r2108;
	mov.u64 	%rd183, exception686;
	cvta.global.u64 	%rd184, %rd183;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd184;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r151;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd43, exception1;
	cvta.global.u64 	%rd44, %rd43;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd44;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r151;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
