#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec>;
#[doc = "Field `ENABLE_0_CLR` reader - 0:0\\]
Enable clear for intr_in\\[0\\]"]
pub type Enable0ClrR = crate::BitReader;
#[doc = "Field `ENABLE_0_CLR` writer - 0:0\\]
Enable clear for intr_in\\[0\\]"]
pub type Enable0ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_1_CLR` reader - 1:1\\]
Enable clear for intr_in\\[1\\]"]
pub type Enable1ClrR = crate::BitReader;
#[doc = "Field `ENABLE_1_CLR` writer - 1:1\\]
Enable clear for intr_in\\[1\\]"]
pub type Enable1ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_2_CLR` reader - 2:2\\]
Enable clear for intr_in\\[2\\]"]
pub type Enable2ClrR = crate::BitReader;
#[doc = "Field `ENABLE_2_CLR` writer - 2:2\\]
Enable clear for intr_in\\[2\\]"]
pub type Enable2ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_3_CLR` reader - 3:3\\]
Enable clear for intr_in\\[3\\]"]
pub type Enable3ClrR = crate::BitReader;
#[doc = "Field `ENABLE_3_CLR` writer - 3:3\\]
Enable clear for intr_in\\[3\\]"]
pub type Enable3ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_4_CLR` reader - 4:4\\]
Enable clear for intr_in\\[4\\]"]
pub type Enable4ClrR = crate::BitReader;
#[doc = "Field `ENABLE_4_CLR` writer - 4:4\\]
Enable clear for intr_in\\[4\\]"]
pub type Enable4ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_5_CLR` reader - 5:5\\]
Enable clear for intr_in\\[5\\]"]
pub type Enable5ClrR = crate::BitReader;
#[doc = "Field `ENABLE_5_CLR` writer - 5:5\\]
Enable clear for intr_in\\[5\\]"]
pub type Enable5ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_6_CLR` reader - 6:6\\]
Enable clear for intr_in\\[6\\]"]
pub type Enable6ClrR = crate::BitReader;
#[doc = "Field `ENABLE_6_CLR` writer - 6:6\\]
Enable clear for intr_in\\[6\\]"]
pub type Enable6ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_7_CLR` reader - 7:7\\]
Enable clear for intr_in\\[7\\]"]
pub type Enable7ClrR = crate::BitReader;
#[doc = "Field `ENABLE_7_CLR` writer - 7:7\\]
Enable clear for intr_in\\[7\\]"]
pub type Enable7ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_8_CLR` reader - 8:8\\]
Enable clear for intr_in\\[8\\]"]
pub type Enable8ClrR = crate::BitReader;
#[doc = "Field `ENABLE_8_CLR` writer - 8:8\\]
Enable clear for intr_in\\[8\\]"]
pub type Enable8ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_9_CLR` reader - 9:9\\]
Enable clear for intr_in\\[9\\]"]
pub type Enable9ClrR = crate::BitReader;
#[doc = "Field `ENABLE_9_CLR` writer - 9:9\\]
Enable clear for intr_in\\[9\\]"]
pub type Enable9ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_10_CLR` reader - 10:10\\]
Enable clear for intr_in\\[10\\]"]
pub type Enable10ClrR = crate::BitReader;
#[doc = "Field `ENABLE_10_CLR` writer - 10:10\\]
Enable clear for intr_in\\[10\\]"]
pub type Enable10ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_11_CLR` reader - 11:11\\]
Enable clear for intr_in\\[11\\]"]
pub type Enable11ClrR = crate::BitReader;
#[doc = "Field `ENABLE_11_CLR` writer - 11:11\\]
Enable clear for intr_in\\[11\\]"]
pub type Enable11ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_12_CLR` reader - 12:12\\]
Enable clear for intr_in\\[12\\]"]
pub type Enable12ClrR = crate::BitReader;
#[doc = "Field `ENABLE_12_CLR` writer - 12:12\\]
Enable clear for intr_in\\[12\\]"]
pub type Enable12ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_13_CLR` reader - 13:13\\]
Enable clear for intr_in\\[13\\]"]
pub type Enable13ClrR = crate::BitReader;
#[doc = "Field `ENABLE_13_CLR` writer - 13:13\\]
Enable clear for intr_in\\[13\\]"]
pub type Enable13ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_14_CLR` reader - 14:14\\]
Enable clear for intr_in\\[14\\]"]
pub type Enable14ClrR = crate::BitReader;
#[doc = "Field `ENABLE_14_CLR` writer - 14:14\\]
Enable clear for intr_in\\[14\\]"]
pub type Enable14ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_15_CLR` reader - 15:15\\]
Enable clear for intr_in\\[15\\]"]
pub type Enable15ClrR = crate::BitReader;
#[doc = "Field `ENABLE_15_CLR` writer - 15:15\\]
Enable clear for intr_in\\[15\\]"]
pub type Enable15ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_16_CLR` reader - 16:16\\]
Enable clear for intr_in\\[16\\]"]
pub type Enable16ClrR = crate::BitReader;
#[doc = "Field `ENABLE_16_CLR` writer - 16:16\\]
Enable clear for intr_in\\[16\\]"]
pub type Enable16ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_17_CLR` reader - 17:17\\]
Enable clear for intr_in\\[17\\]"]
pub type Enable17ClrR = crate::BitReader;
#[doc = "Field `ENABLE_17_CLR` writer - 17:17\\]
Enable clear for intr_in\\[17\\]"]
pub type Enable17ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_18_CLR` reader - 18:18\\]
Enable clear for intr_in\\[18\\]"]
pub type Enable18ClrR = crate::BitReader;
#[doc = "Field `ENABLE_18_CLR` writer - 18:18\\]
Enable clear for intr_in\\[18\\]"]
pub type Enable18ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_19_CLR` reader - 19:19\\]
Enable clear for intr_in\\[19\\]"]
pub type Enable19ClrR = crate::BitReader;
#[doc = "Field `ENABLE_19_CLR` writer - 19:19\\]
Enable clear for intr_in\\[19\\]"]
pub type Enable19ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_20_CLR` reader - 20:20\\]
Enable clear for intr_in\\[20\\]"]
pub type Enable20ClrR = crate::BitReader;
#[doc = "Field `ENABLE_20_CLR` writer - 20:20\\]
Enable clear for intr_in\\[20\\]"]
pub type Enable20ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_21_CLR` reader - 21:21\\]
Enable clear for intr_in\\[21\\]"]
pub type Enable21ClrR = crate::BitReader;
#[doc = "Field `ENABLE_21_CLR` writer - 21:21\\]
Enable clear for intr_in\\[21\\]"]
pub type Enable21ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_22_CLR` reader - 22:22\\]
Enable clear for intr_in\\[22\\]"]
pub type Enable22ClrR = crate::BitReader;
#[doc = "Field `ENABLE_22_CLR` writer - 22:22\\]
Enable clear for intr_in\\[22\\]"]
pub type Enable22ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_23_CLR` reader - 23:23\\]
Enable clear for intr_in\\[23\\]"]
pub type Enable23ClrR = crate::BitReader;
#[doc = "Field `ENABLE_23_CLR` writer - 23:23\\]
Enable clear for intr_in\\[23\\]"]
pub type Enable23ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_24_CLR` reader - 24:24\\]
Enable clear for intr_in\\[24\\]"]
pub type Enable24ClrR = crate::BitReader;
#[doc = "Field `ENABLE_24_CLR` writer - 24:24\\]
Enable clear for intr_in\\[24\\]"]
pub type Enable24ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_25_CLR` reader - 25:25\\]
Enable clear for intr_in\\[25\\]"]
pub type Enable25ClrR = crate::BitReader;
#[doc = "Field `ENABLE_25_CLR` writer - 25:25\\]
Enable clear for intr_in\\[25\\]"]
pub type Enable25ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_26_CLR` reader - 26:26\\]
Enable clear for intr_in\\[26\\]"]
pub type Enable26ClrR = crate::BitReader;
#[doc = "Field `ENABLE_26_CLR` writer - 26:26\\]
Enable clear for intr_in\\[26\\]"]
pub type Enable26ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_27_CLR` reader - 27:27\\]
Enable clear for intr_in\\[27\\]"]
pub type Enable27ClrR = crate::BitReader;
#[doc = "Field `ENABLE_27_CLR` writer - 27:27\\]
Enable clear for intr_in\\[27\\]"]
pub type Enable27ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_28_CLR` reader - 28:28\\]
Enable clear for intr_in\\[28\\]"]
pub type Enable28ClrR = crate::BitReader;
#[doc = "Field `ENABLE_28_CLR` writer - 28:28\\]
Enable clear for intr_in\\[28\\]"]
pub type Enable28ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_29_CLR` reader - 29:29\\]
Enable clear for intr_in\\[29\\]"]
pub type Enable29ClrR = crate::BitReader;
#[doc = "Field `ENABLE_29_CLR` writer - 29:29\\]
Enable clear for intr_in\\[29\\]"]
pub type Enable29ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_30_CLR` reader - 30:30\\]
Enable clear for intr_in\\[30\\]"]
pub type Enable30ClrR = crate::BitReader;
#[doc = "Field `ENABLE_30_CLR` writer - 30:30\\]
Enable clear for intr_in\\[30\\]"]
pub type Enable30ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_31_CLR` reader - 31:31\\]
Enable clear for intr_in\\[31\\]"]
pub type Enable31ClrR = crate::BitReader;
#[doc = "Field `ENABLE_31_CLR` writer - 31:31\\]
Enable clear for intr_in\\[31\\]"]
pub type Enable31ClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for intr_in\\[0\\]"]
    #[inline(always)]
    pub fn enable_0_clr(&self) -> Enable0ClrR {
        Enable0ClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for intr_in\\[1\\]"]
    #[inline(always)]
    pub fn enable_1_clr(&self) -> Enable1ClrR {
        Enable1ClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for intr_in\\[2\\]"]
    #[inline(always)]
    pub fn enable_2_clr(&self) -> Enable2ClrR {
        Enable2ClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for intr_in\\[3\\]"]
    #[inline(always)]
    pub fn enable_3_clr(&self) -> Enable3ClrR {
        Enable3ClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for intr_in\\[4\\]"]
    #[inline(always)]
    pub fn enable_4_clr(&self) -> Enable4ClrR {
        Enable4ClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for intr_in\\[5\\]"]
    #[inline(always)]
    pub fn enable_5_clr(&self) -> Enable5ClrR {
        Enable5ClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for intr_in\\[6\\]"]
    #[inline(always)]
    pub fn enable_6_clr(&self) -> Enable6ClrR {
        Enable6ClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for intr_in\\[7\\]"]
    #[inline(always)]
    pub fn enable_7_clr(&self) -> Enable7ClrR {
        Enable7ClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for intr_in\\[8\\]"]
    #[inline(always)]
    pub fn enable_8_clr(&self) -> Enable8ClrR {
        Enable8ClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for intr_in\\[9\\]"]
    #[inline(always)]
    pub fn enable_9_clr(&self) -> Enable9ClrR {
        Enable9ClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for intr_in\\[10\\]"]
    #[inline(always)]
    pub fn enable_10_clr(&self) -> Enable10ClrR {
        Enable10ClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for intr_in\\[11\\]"]
    #[inline(always)]
    pub fn enable_11_clr(&self) -> Enable11ClrR {
        Enable11ClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for intr_in\\[12\\]"]
    #[inline(always)]
    pub fn enable_12_clr(&self) -> Enable12ClrR {
        Enable12ClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for intr_in\\[13\\]"]
    #[inline(always)]
    pub fn enable_13_clr(&self) -> Enable13ClrR {
        Enable13ClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for intr_in\\[14\\]"]
    #[inline(always)]
    pub fn enable_14_clr(&self) -> Enable14ClrR {
        Enable14ClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for intr_in\\[15\\]"]
    #[inline(always)]
    pub fn enable_15_clr(&self) -> Enable15ClrR {
        Enable15ClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for intr_in\\[16\\]"]
    #[inline(always)]
    pub fn enable_16_clr(&self) -> Enable16ClrR {
        Enable16ClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for intr_in\\[17\\]"]
    #[inline(always)]
    pub fn enable_17_clr(&self) -> Enable17ClrR {
        Enable17ClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for intr_in\\[18\\]"]
    #[inline(always)]
    pub fn enable_18_clr(&self) -> Enable18ClrR {
        Enable18ClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for intr_in\\[19\\]"]
    #[inline(always)]
    pub fn enable_19_clr(&self) -> Enable19ClrR {
        Enable19ClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for intr_in\\[20\\]"]
    #[inline(always)]
    pub fn enable_20_clr(&self) -> Enable20ClrR {
        Enable20ClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for intr_in\\[21\\]"]
    #[inline(always)]
    pub fn enable_21_clr(&self) -> Enable21ClrR {
        Enable21ClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for intr_in\\[22\\]"]
    #[inline(always)]
    pub fn enable_22_clr(&self) -> Enable22ClrR {
        Enable22ClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for intr_in\\[23\\]"]
    #[inline(always)]
    pub fn enable_23_clr(&self) -> Enable23ClrR {
        Enable23ClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for intr_in\\[24\\]"]
    #[inline(always)]
    pub fn enable_24_clr(&self) -> Enable24ClrR {
        Enable24ClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for intr_in\\[25\\]"]
    #[inline(always)]
    pub fn enable_25_clr(&self) -> Enable25ClrR {
        Enable25ClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for intr_in\\[26\\]"]
    #[inline(always)]
    pub fn enable_26_clr(&self) -> Enable26ClrR {
        Enable26ClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for intr_in\\[27\\]"]
    #[inline(always)]
    pub fn enable_27_clr(&self) -> Enable27ClrR {
        Enable27ClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for intr_in\\[28\\]"]
    #[inline(always)]
    pub fn enable_28_clr(&self) -> Enable28ClrR {
        Enable28ClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for intr_in\\[29\\]"]
    #[inline(always)]
    pub fn enable_29_clr(&self) -> Enable29ClrR {
        Enable29ClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for intr_in\\[30\\]"]
    #[inline(always)]
    pub fn enable_30_clr(&self) -> Enable30ClrR {
        Enable30ClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for intr_in\\[31\\]"]
    #[inline(always)]
    pub fn enable_31_clr(&self) -> Enable31ClrR {
        Enable31ClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for intr_in\\[0\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_0_clr(&mut self) -> Enable0ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable0ClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for intr_in\\[1\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_1_clr(&mut self) -> Enable1ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable1ClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for intr_in\\[2\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_2_clr(&mut self) -> Enable2ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable2ClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for intr_in\\[3\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_3_clr(&mut self) -> Enable3ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable3ClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for intr_in\\[4\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_4_clr(&mut self) -> Enable4ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable4ClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for intr_in\\[5\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_5_clr(&mut self) -> Enable5ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable5ClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for intr_in\\[6\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_6_clr(&mut self) -> Enable6ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable6ClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for intr_in\\[7\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_7_clr(&mut self) -> Enable7ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable7ClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for intr_in\\[8\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_8_clr(&mut self) -> Enable8ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable8ClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for intr_in\\[9\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_9_clr(&mut self) -> Enable9ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable9ClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for intr_in\\[10\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_10_clr(&mut self) -> Enable10ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable10ClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for intr_in\\[11\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_11_clr(&mut self) -> Enable11ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable11ClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for intr_in\\[12\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_12_clr(&mut self) -> Enable12ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable12ClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for intr_in\\[13\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_13_clr(&mut self) -> Enable13ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable13ClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for intr_in\\[14\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_14_clr(&mut self) -> Enable14ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable14ClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for intr_in\\[15\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_15_clr(&mut self) -> Enable15ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable15ClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for intr_in\\[16\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_16_clr(&mut self) -> Enable16ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable16ClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for intr_in\\[17\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_17_clr(&mut self) -> Enable17ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable17ClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for intr_in\\[18\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_18_clr(&mut self) -> Enable18ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable18ClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for intr_in\\[19\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_19_clr(&mut self) -> Enable19ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable19ClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for intr_in\\[20\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_20_clr(&mut self) -> Enable20ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable20ClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for intr_in\\[21\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_21_clr(&mut self) -> Enable21ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable21ClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for intr_in\\[22\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_22_clr(&mut self) -> Enable22ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable22ClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for intr_in\\[23\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_23_clr(&mut self) -> Enable23ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable23ClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for intr_in\\[24\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_24_clr(&mut self) -> Enable24ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable24ClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for intr_in\\[25\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_25_clr(&mut self) -> Enable25ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable25ClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for intr_in\\[26\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_26_clr(&mut self) -> Enable26ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable26ClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for intr_in\\[27\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_27_clr(&mut self) -> Enable27ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable27ClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for intr_in\\[28\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_28_clr(&mut self) -> Enable28ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable28ClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for intr_in\\[29\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_29_clr(&mut self) -> Enable29ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable29ClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for intr_in\\[30\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_30_clr(&mut self) -> Enable30ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable30ClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for intr_in\\[31\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_31_clr(&mut self) -> Enable31ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec> {
        Enable31ClrW::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG0 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
