;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SLT 102, 620
	SLT 502, 620
	MOV -17, <-20
	DJN -1, @-20
	MOV @127, -109
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	DJN 1, @20
	SLT 502, 620
	DJN -1, @-20
	MOV -17, <-20
	SUB @21, 3
	MOV @127, -109
	ADD 130, 9
	SPL 0, <-402
	DAT #0, <-402
	ADD 130, 9
	SPL -107, @-26
	ADD 270, 60
	MOV -7, <-20
	SUB @127, @106
	SUB @127, 106
	ADD @20, @10
	SUB 3, @542
	MOV -7, <-20
	DJN 1, @20
	MOV -7, <-20
	ADD 210, 30
	ADD @20, @10
	SUB @2, -1
	SLT 502, 620
	SPL 0, -5
	ADD @20, @10
	SPL 0, -5
	SUB #10, <462
	SUB #50, <462
	SUB @127, 106
	SUB @2, -1
	SLT 502, 620
	ADD @20, @10
	MOV -0, 900
	ADD @20, @10
	MOV -0, 900
	MOV -0, 900
	SLT 102, 620
	SLT 102, 620
	SLT 102, 760
