{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558125631317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125631327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:40:31 2019 " "Processing started: Fri May 17 15:40:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125631327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125631327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125631327 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip " "Tcl Script File usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip " "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_fsm/synthesis/on_chip_fsm.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558125631885 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1558125631885 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip " "Tcl Script File usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip " "set_global_assignment -name QIP_FILE usb_nios_ball/on_chip_with_keyboard_pio/synthesis/on_chip_with_keyboard_pio.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1558125631885 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1558125631885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558125633040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558125633040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_color_out " "Found entity 1: vga_color_out" {  } { { "vga_color_out.sv" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/vga_color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646731 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1558125646748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125646905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125646905 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL Implicit Net warning at DE2_CCD.v(148): created implicit net for \"SRAM_DQ\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hexValue DE2_CCD.v(217) " "Verilog HDL Implicit Net warning at DE2_CCD.v(217): created implicit net for \"hexValue\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "red_gain DE2_CCD.v(357) " "Verilog HDL Implicit Net warning at DE2_CCD.v(357): created implicit net for \"red_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 357 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blue_gain DE2_CCD.v(358) " "Verilog HDL Implicit Net warning at DE2_CCD.v(358): created implicit net for \"blue_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "green1_gain DE2_CCD.v(359) " "Verilog HDL Implicit Net warning at DE2_CCD.v(359): created implicit net for \"green1_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 359 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "green2_gain DE2_CCD.v(360) " "Verilog HDL Implicit Net warning at DE2_CCD.v(360): created implicit net for \"green2_gain\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125646906 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(75) " "Verilog HDL Instantiation warning at Mirror_Col.v(75): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125646917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(83) " "Verilog HDL Instantiation warning at Mirror_Col.v(83): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125646917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(91) " "Verilog HDL Instantiation warning at Mirror_Col.v(91): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558125646917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558125647043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2_CCD.v(148) " "Verilog HDL or VHDL warning at DE2_CCD.v(148): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558125647045 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.v(148) " "Verilog HDL assignment warning at DE2_CCD.v(148): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647046 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_CCD.v(105) " "Output port \"LEDG\" at DE2_CCD.v(105) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_CCD.v(124) " "Output port \"OTG_ADDR\" at DE2_CCD.v(124) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_CCD.v(125) " "Output port \"OTG_CS_N\" at DE2_CCD.v(125) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_CCD.v(126) " "Output port \"OTG_RD_N\" at DE2_CCD.v(126) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_CCD.v(127) " "Output port \"OTG_WR_N\" at DE2_CCD.v(127) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_CCD.v(128) " "Output port \"OTG_RST_N\" at DE2_CCD.v(128) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_CCD.v(133) " "Output port \"I2C_SCLK\" at DE2_CCD.v(133) has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558125647056 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_CCD.v" "u5" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/SEG7_LUT_8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.v" "u1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray VGA_Controller.v(85) " "Verilog HDL or VHDL warning at VGA_Controller.v(85): object \"gray\" assigned a value but never read" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558125647149 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 VGA_Controller.v(88) " "Verilog HDL assignment warning at VGA_Controller.v(88): truncated value with size 12 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647149 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(90) " "Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647149 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(93) " "Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647149 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(96) " "Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647149 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(127) " "Verilog HDL assignment warning at VGA_Controller.v(127): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647150 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(153) " "Verilog HDL assignment warning at VGA_Controller.v(153): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/VGA_Controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647150 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.v" "u2" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(40) " "Verilog HDL assignment warning at Reset_Delay.v(40): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647171 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.v" "u3" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(92) " "Verilog HDL assignment warning at CCD_Capture.v(92): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647198 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(96) " "Verilog HDL assignment warning at CCD_Capture.v(96): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/CCD_Capture.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647198 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.v" "u4" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Line_Buffer RAW2RGB:u4\|my_Line_Buffer:u0 " "Elaborating entity \"my_Line_Buffer\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/RAW2RGB.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125647517 ""}  } { { "my_Line_Buffer.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Line_Buffer.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125647517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1uv " "Found entity 1: shift_taps_1uv" {  } { { "db/shift_taps_1uv.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125647612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125647612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1uv RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated " "Elaborating entity \"shift_taps_1uv\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jma1 " "Found entity 1: altsyncram_jma1" {  } { { "db/altsyncram_jma1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_jma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125647722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125647722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jma1 RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2 " "Elaborating entity \"altsyncram_jma1\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|altsyncram_jma1:altsyncram2\"" {  } { { "db/shift_taps_1uv.tdf" "altsyncram2" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125647830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125647830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_1uv.tdf" "cntr1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/shift_taps_1uv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_8ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125647928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125647928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|my_Line_Buffer:u0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_1uv:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cntr_lvf.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.v" "u6" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125647970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(546) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(546): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125647977 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647984 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rWR4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647985 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD3_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD3_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD4_MAX_ADDR Sdram_Control_4Port.v(584) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(584): inferring latch(es) for variable \"rRD4_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125647986 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648003 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648004 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648005 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648006 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648007 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648008 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648009 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648010 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648011 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648013 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648014 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648015 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648016 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648016 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648016 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648017 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR4_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR4_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648018 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648019 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR3_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR3_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648020 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648021 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648022 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648023 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648024 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(584) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(584)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 584 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648025 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1 " "Elaborating entity \"my_Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "altpll_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -6000 " "Parameter \"clk1_phase_shift\" = \"-6000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125648281 ""}  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_PLL.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125648281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL_altpll " "Found entity 1: my_Sdram_PLL_altpll" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125648384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125648384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_PLL_altpll Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated " "Elaborating entity \"my_Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125648430 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125648430 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125648431 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648457 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125648460 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125648460 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558125648460 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125648486 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_WR_FIFO Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"my_Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125648516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125649068 ""}  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125649068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klp1 " "Found entity 1: dcfifo_klp1" {  } { { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klp1 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated " "Elaborating entity \"dcfifo_klp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "rdptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_klp1.tdf" "wrptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr81 " "Found entity 1: altsyncram_lr81" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lr81 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram " "Elaborating entity \"altsyncram_lr81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\"" {  } { { "db/dcfifo_klp1.tdf" "fifo_ram" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_brp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_klp1.tdf" "rs_dgwp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125649934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125649934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_klp1.tdf" "ws_dgrp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125649944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125650001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125650001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125650017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125650124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125650124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klp1.tdf" "rdempty_eq_comp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125650134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Sdram_RD_FIFO Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"my_Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125652400 ""}  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125652400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ssp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ssp1 " "Found entity 1: dcfifo_ssp1" {  } { { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125652513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125652513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ssp1 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated " "Elaborating entity \"dcfifo_ssp1\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125652590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125652590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125652731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125652731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "rdptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125652837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125652837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_ssp1.tdf" "wrptr_g1p" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125652846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5u81 " "Found entity 1: altsyncram_5u81" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5u81 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram " "Elaborating entity \"altsyncram_5u81\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\"" {  } { { "db/dcfifo_ssp1.tdf" "fifo_ram" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_brp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_ssp1.tdf" "rs_dgwp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_ssp1.tdf" "ws_dgrp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125653544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125653544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_ssp1.tdf" "rdempty_eq_comp" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125653554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.v" "u7" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(61) " "Verilog HDL assignment warning at I2C_CCD_Config.v(61): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125655454 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(109) " "Verilog HDL assignment warning at I2C_CCD_Config.v(109): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125655455 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125655482 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125655482 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558125655483 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.v" "u8" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Stack_RAM Mirror_Col:u8\|my_Stack_RAM:comb_62 " "Elaborating entity \"my_Stack_RAM\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Mirror_Col.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "altsyncram_component" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558125655779 ""}  } { { "my_Stack_RAM.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/my_Stack_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558125655779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgp1 " "Found entity 1: altsyncram_pgp1" {  } { { "db/altsyncram_pgp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_pgp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558125655901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125655901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgp1 Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated " "Elaborating entity \"altsyncram_pgp1\" for hierarchy \"Mirror_Col:u8\|my_Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_pgp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125655908 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo4\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 480 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 105 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 137 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 169 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 201 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 233 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 265 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 297 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 329 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 425 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 457 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 489 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo3\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 466 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 361 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 393 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 452 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 41 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 73 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_5u81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_5u81.tdf" 521 2 0 } } { "db/dcfifo_ssp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_ssp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 438 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125656766 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_5u81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125656766 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125656766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657432 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125657432 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125657432 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 41 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 73 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 105 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 137 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 169 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 201 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 233 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 265 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 297 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 329 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 361 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 393 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 425 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 457 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 489 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo3\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 521 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125657476 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558125657476 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558125657476 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558125658684 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558125658777 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1558125658777 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558125658777 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1558125658777 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_677.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 32 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_577.tdf" 45 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/a_graycounter_1lc.tdf" 45 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558125658791 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558125658791 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125659423 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125659423 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1558125659423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558125659425 "|DE2_CCD|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558125659425 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558125660031 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125660045 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125660137 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1558125660137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558125661154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558125661154 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661331 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661332 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661332 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661332 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661333 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661333 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661333 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661334 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661334 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661334 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661335 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661335 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661335 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661336 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661336 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661336 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125661621 "|DE2_CCD|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558125661621 "|DE2_CCD|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558125661621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1830 " "Implemented 1830 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558125661621 ""} { "Info" "ICUT_CUT_TM_OPINS" "147 " "Implemented 147 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558125661621 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "69 " "Implemented 69 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558125661621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1466 " "Implemented 1466 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558125661621 ""} { "Info" "ICUT_CUT_TM_RAMS" "122 " "Implemented 122 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558125661621 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558125661621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558125661621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 313 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125661722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:41:01 2019 " "Processing ended: Fri May 17 15:41:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125661722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125661722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125661722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558125661722 ""}
