{"vcs1":{"timestamp_begin":1679794019.432280164, "rt":0.52, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1679794020.020043175, "rt":0.52, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1679794020.603876929, "rt":0.23, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679794019.031761474}
{"VCS_COMP_START_TIME": 1679794019.031761474}
{"VCS_COMP_END_TIME": 1679794020.912720250}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 238984}}
