
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005070  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004b864  08005220  08005220  00006220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08050a84  08050a84  000520c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08050a84  08050a84  00051a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08050a8c  08050a8c  000520c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08050a8c  08050a8c  00051a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08050a90  08050a90  00051a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08050a94  00052000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000520c8  2**0
                  CONTENTS
 10 .bss          000002b8  200000c8  200000c8  000520c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000380  20000380  000520c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000520c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000101e1  00000000  00000000  000520f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002638  00000000  00000000  000622d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f90  00000000  00000000  00064918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c1a  00000000  00000000  000658a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000247b0  00000000  00000000  000664c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000120a2  00000000  00000000  0008ac72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dcb55  00000000  00000000  0009cd14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00179869  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004638  00000000  00000000  001798ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0017dee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005208 	.word	0x08005208

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000cc 	.word	0x200000cc
 80001ec:	08005208 	.word	0x08005208

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <ILI9341_WriteCommand>:
static void ILI9341_WriteCommand(uint8_t cmd);
static void ILI9341_WriteData(uint8_t data);
static void ILI9341_WriteData16(uint16_t data);
static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1);

static void ILI9341_WriteCommand(uint8_t cmd) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
    LCD_DC_LOW();
 80005d6:	2200      	movs	r2, #0
 80005d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005dc:	480b      	ldr	r0, [pc, #44]	@ (800060c <ILI9341_WriteCommand+0x40>)
 80005de:	f002 fa41 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80005e2:	2200      	movs	r2, #0
 80005e4:	2104      	movs	r1, #4
 80005e6:	480a      	ldr	r0, [pc, #40]	@ (8000610 <ILI9341_WriteCommand+0x44>)
 80005e8:	f002 fa3c 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, &cmd, 1, HAL_MAX_DELAY);
 80005ec:	1df9      	adds	r1, r7, #7
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005f2:	2201      	movs	r2, #1
 80005f4:	4807      	ldr	r0, [pc, #28]	@ (8000614 <ILI9341_WriteCommand+0x48>)
 80005f6:	f002 fffe 	bl	80035f6 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80005fa:	2201      	movs	r2, #1
 80005fc:	2104      	movs	r1, #4
 80005fe:	4804      	ldr	r0, [pc, #16]	@ (8000610 <ILI9341_WriteCommand+0x44>)
 8000600:	f002 fa30 	bl	8002a64 <HAL_GPIO_WritePin>
}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020c00 	.word	0x40020c00
 8000610:	40020800 	.word	0x40020800
 8000614:	200000e4 	.word	0x200000e4

08000618 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t data) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	71fb      	strb	r3, [r7, #7]
    LCD_DC_HIGH();
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000628:	480b      	ldr	r0, [pc, #44]	@ (8000658 <ILI9341_WriteData+0x40>)
 800062a:	f002 fa1b 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800062e:	2200      	movs	r2, #0
 8000630:	2104      	movs	r1, #4
 8000632:	480a      	ldr	r0, [pc, #40]	@ (800065c <ILI9341_WriteData+0x44>)
 8000634:	f002 fa16 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, &data, 1, HAL_MAX_DELAY);
 8000638:	1df9      	adds	r1, r7, #7
 800063a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800063e:	2201      	movs	r2, #1
 8000640:	4807      	ldr	r0, [pc, #28]	@ (8000660 <ILI9341_WriteData+0x48>)
 8000642:	f002 ffd8 	bl	80035f6 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8000646:	2201      	movs	r2, #1
 8000648:	2104      	movs	r1, #4
 800064a:	4804      	ldr	r0, [pc, #16]	@ (800065c <ILI9341_WriteData+0x44>)
 800064c:	f002 fa0a 	bl	8002a64 <HAL_GPIO_WritePin>
}
 8000650:	bf00      	nop
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40020c00 	.word	0x40020c00
 800065c:	40020800 	.word	0x40020800
 8000660:	200000e4 	.word	0x200000e4

08000664 <ILI9341_WriteData16>:

static void ILI9341_WriteData16(uint16_t data) {
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[2];
    buffer[0] = data >> 8;
 800066e:	88fb      	ldrh	r3, [r7, #6]
 8000670:	0a1b      	lsrs	r3, r3, #8
 8000672:	b29b      	uxth	r3, r3
 8000674:	b2db      	uxtb	r3, r3
 8000676:	733b      	strb	r3, [r7, #12]
    buffer[1] = data & 0xFF;
 8000678:	88fb      	ldrh	r3, [r7, #6]
 800067a:	b2db      	uxtb	r3, r3
 800067c:	737b      	strb	r3, [r7, #13]
    LCD_DC_HIGH();
 800067e:	2201      	movs	r2, #1
 8000680:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000684:	480c      	ldr	r0, [pc, #48]	@ (80006b8 <ILI9341_WriteData16+0x54>)
 8000686:	f002 f9ed 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800068a:	2200      	movs	r2, #0
 800068c:	2104      	movs	r1, #4
 800068e:	480b      	ldr	r0, [pc, #44]	@ (80006bc <ILI9341_WriteData16+0x58>)
 8000690:	f002 f9e8 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000694:	f107 010c 	add.w	r1, r7, #12
 8000698:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800069c:	2202      	movs	r2, #2
 800069e:	4808      	ldr	r0, [pc, #32]	@ (80006c0 <ILI9341_WriteData16+0x5c>)
 80006a0:	f002 ffa9 	bl	80035f6 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80006a4:	2201      	movs	r2, #1
 80006a6:	2104      	movs	r1, #4
 80006a8:	4804      	ldr	r0, [pc, #16]	@ (80006bc <ILI9341_WriteData16+0x58>)
 80006aa:	f002 f9db 	bl	8002a64 <HAL_GPIO_WritePin>
}
 80006ae:	bf00      	nop
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	40020c00 	.word	0x40020c00
 80006bc:	40020800 	.word	0x40020800
 80006c0:	200000e4 	.word	0x200000e4

080006c4 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4604      	mov	r4, r0
 80006cc:	4608      	mov	r0, r1
 80006ce:	4611      	mov	r1, r2
 80006d0:	461a      	mov	r2, r3
 80006d2:	4623      	mov	r3, r4
 80006d4:	80fb      	strh	r3, [r7, #6]
 80006d6:	4603      	mov	r3, r0
 80006d8:	80bb      	strh	r3, [r7, #4]
 80006da:	460b      	mov	r3, r1
 80006dc:	807b      	strh	r3, [r7, #2]
 80006de:	4613      	mov	r3, r2
 80006e0:	803b      	strh	r3, [r7, #0]
    ILI9341_WriteCommand(ILI9341_CASET);
 80006e2:	202a      	movs	r0, #42	@ 0x2a
 80006e4:	f7ff ff72 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData16(x0);
 80006e8:	88fb      	ldrh	r3, [r7, #6]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffba 	bl	8000664 <ILI9341_WriteData16>
    ILI9341_WriteData16(x1);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff ffb6 	bl	8000664 <ILI9341_WriteData16>
    
    ILI9341_WriteCommand(ILI9341_PASET);
 80006f8:	202b      	movs	r0, #43	@ 0x2b
 80006fa:	f7ff ff67 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData16(y0);
 80006fe:	88bb      	ldrh	r3, [r7, #4]
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ffaf 	bl	8000664 <ILI9341_WriteData16>
    ILI9341_WriteData16(y1);
 8000706:	883b      	ldrh	r3, [r7, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ffab 	bl	8000664 <ILI9341_WriteData16>
    
    ILI9341_WriteCommand(ILI9341_RAMWR);
 800070e:	202c      	movs	r0, #44	@ 0x2c
 8000710:	f7ff ff5c 	bl	80005cc <ILI9341_WriteCommand>
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	bd90      	pop	{r4, r7, pc}

0800071c <ILI9341_Init>:

void ILI9341_Init(void) {
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
    // Hardware reset
    LCD_RST_HIGH();
 8000720:	2201      	movs	r2, #1
 8000722:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000726:	488f      	ldr	r0, [pc, #572]	@ (8000964 <ILI9341_Init+0x248>)
 8000728:	f002 f99c 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800072c:	2005      	movs	r0, #5
 800072e:	f001 fbb5 	bl	8001e9c <HAL_Delay>
    LCD_RST_LOW();
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000738:	488a      	ldr	r0, [pc, #552]	@ (8000964 <ILI9341_Init+0x248>)
 800073a:	f002 f993 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800073e:	2014      	movs	r0, #20
 8000740:	f001 fbac 	bl	8001e9c <HAL_Delay>
    LCD_RST_HIGH();
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800074a:	4886      	ldr	r0, [pc, #536]	@ (8000964 <ILI9341_Init+0x248>)
 800074c:	f002 f98a 	bl	8002a64 <HAL_GPIO_WritePin>
    HAL_Delay(150);
 8000750:	2096      	movs	r0, #150	@ 0x96
 8000752:	f001 fba3 	bl	8001e9c <HAL_Delay>
    
    // Software reset
    ILI9341_WriteCommand(ILI9341_SWRESET);
 8000756:	2001      	movs	r0, #1
 8000758:	f7ff ff38 	bl	80005cc <ILI9341_WriteCommand>
    HAL_Delay(150);
 800075c:	2096      	movs	r0, #150	@ 0x96
 800075e:	f001 fb9d 	bl	8001e9c <HAL_Delay>
    
    // Display off
    ILI9341_WriteCommand(0x28);
 8000762:	2028      	movs	r0, #40	@ 0x28
 8000764:	f7ff ff32 	bl	80005cc <ILI9341_WriteCommand>
    
    // Power control A
    ILI9341_WriteCommand(0xCB);
 8000768:	20cb      	movs	r0, #203	@ 0xcb
 800076a:	f7ff ff2f 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x39);
 800076e:	2039      	movs	r0, #57	@ 0x39
 8000770:	f7ff ff52 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x2C);
 8000774:	202c      	movs	r0, #44	@ 0x2c
 8000776:	f7ff ff4f 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 800077a:	2000      	movs	r0, #0
 800077c:	f7ff ff4c 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x34);
 8000780:	2034      	movs	r0, #52	@ 0x34
 8000782:	f7ff ff49 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x02);
 8000786:	2002      	movs	r0, #2
 8000788:	f7ff ff46 	bl	8000618 <ILI9341_WriteData>
    
    // Power control B
    ILI9341_WriteCommand(0xCF);
 800078c:	20cf      	movs	r0, #207	@ 0xcf
 800078e:	f7ff ff1d 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 8000792:	2000      	movs	r0, #0
 8000794:	f7ff ff40 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0xC1);
 8000798:	20c1      	movs	r0, #193	@ 0xc1
 800079a:	f7ff ff3d 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x30);
 800079e:	2030      	movs	r0, #48	@ 0x30
 80007a0:	f7ff ff3a 	bl	8000618 <ILI9341_WriteData>
    
    // Driver timing control A
    ILI9341_WriteCommand(0xE8);
 80007a4:	20e8      	movs	r0, #232	@ 0xe8
 80007a6:	f7ff ff11 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x85);
 80007aa:	2085      	movs	r0, #133	@ 0x85
 80007ac:	f7ff ff34 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 80007b0:	2000      	movs	r0, #0
 80007b2:	f7ff ff31 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x78);
 80007b6:	2078      	movs	r0, #120	@ 0x78
 80007b8:	f7ff ff2e 	bl	8000618 <ILI9341_WriteData>
    
    // Driver timing control B
    ILI9341_WriteCommand(0xEA);
 80007bc:	20ea      	movs	r0, #234	@ 0xea
 80007be:	f7ff ff05 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 80007c2:	2000      	movs	r0, #0
 80007c4:	f7ff ff28 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 80007c8:	2000      	movs	r0, #0
 80007ca:	f7ff ff25 	bl	8000618 <ILI9341_WriteData>
    
    // Power on sequence control
    ILI9341_WriteCommand(0xED);
 80007ce:	20ed      	movs	r0, #237	@ 0xed
 80007d0:	f7ff fefc 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x64);
 80007d4:	2064      	movs	r0, #100	@ 0x64
 80007d6:	f7ff ff1f 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 80007da:	2003      	movs	r0, #3
 80007dc:	f7ff ff1c 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x12);
 80007e0:	2012      	movs	r0, #18
 80007e2:	f7ff ff19 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x81);
 80007e6:	2081      	movs	r0, #129	@ 0x81
 80007e8:	f7ff ff16 	bl	8000618 <ILI9341_WriteData>
    
    // Pump ratio control
    ILI9341_WriteCommand(0xF7);
 80007ec:	20f7      	movs	r0, #247	@ 0xf7
 80007ee:	f7ff feed 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x20);
 80007f2:	2020      	movs	r0, #32
 80007f4:	f7ff ff10 	bl	8000618 <ILI9341_WriteData>
    
    // Power control 1
    ILI9341_WriteCommand(0xC0);
 80007f8:	20c0      	movs	r0, #192	@ 0xc0
 80007fa:	f7ff fee7 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x23);
 80007fe:	2023      	movs	r0, #35	@ 0x23
 8000800:	f7ff ff0a 	bl	8000618 <ILI9341_WriteData>
    
    // Power control 2
    ILI9341_WriteCommand(0xC1);
 8000804:	20c1      	movs	r0, #193	@ 0xc1
 8000806:	f7ff fee1 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x10);
 800080a:	2010      	movs	r0, #16
 800080c:	f7ff ff04 	bl	8000618 <ILI9341_WriteData>
    
    // VCOM control 1
    ILI9341_WriteCommand(0xC5);
 8000810:	20c5      	movs	r0, #197	@ 0xc5
 8000812:	f7ff fedb 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x3E);
 8000816:	203e      	movs	r0, #62	@ 0x3e
 8000818:	f7ff fefe 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x28);
 800081c:	2028      	movs	r0, #40	@ 0x28
 800081e:	f7ff fefb 	bl	8000618 <ILI9341_WriteData>
    
    // VCOM control 2
    ILI9341_WriteCommand(0xC7);
 8000822:	20c7      	movs	r0, #199	@ 0xc7
 8000824:	f7ff fed2 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x86);
 8000828:	2086      	movs	r0, #134	@ 0x86
 800082a:	f7ff fef5 	bl	8000618 <ILI9341_WriteData>
    
    // Memory access control
    ILI9341_WriteCommand(ILI9341_MADCTL);
 800082e:	2036      	movs	r0, #54	@ 0x36
 8000830:	f7ff fecc 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x88);  // Changed from 0x48 to 0x88 to flip the display
 8000834:	2088      	movs	r0, #136	@ 0x88
 8000836:	f7ff feef 	bl	8000618 <ILI9341_WriteData>
    
    // Pixel format
    ILI9341_WriteCommand(ILI9341_COLMOD);
 800083a:	203a      	movs	r0, #58	@ 0x3a
 800083c:	f7ff fec6 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x55); // 16-bit color
 8000840:	2055      	movs	r0, #85	@ 0x55
 8000842:	f7ff fee9 	bl	8000618 <ILI9341_WriteData>
    
    // Frame rate control
    ILI9341_WriteCommand(0xB1);
 8000846:	20b1      	movs	r0, #177	@ 0xb1
 8000848:	f7ff fec0 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 800084c:	2000      	movs	r0, #0
 800084e:	f7ff fee3 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x18);
 8000852:	2018      	movs	r0, #24
 8000854:	f7ff fee0 	bl	8000618 <ILI9341_WriteData>
    
    // Display function control
    ILI9341_WriteCommand(0xB6);
 8000858:	20b6      	movs	r0, #182	@ 0xb6
 800085a:	f7ff feb7 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x08);
 800085e:	2008      	movs	r0, #8
 8000860:	f7ff feda 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x82);
 8000864:	2082      	movs	r0, #130	@ 0x82
 8000866:	f7ff fed7 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x27);
 800086a:	2027      	movs	r0, #39	@ 0x27
 800086c:	f7ff fed4 	bl	8000618 <ILI9341_WriteData>
    
    // Enable 3G
    ILI9341_WriteCommand(0xF2);
 8000870:	20f2      	movs	r0, #242	@ 0xf2
 8000872:	f7ff feab 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 8000876:	2000      	movs	r0, #0
 8000878:	f7ff fece 	bl	8000618 <ILI9341_WriteData>
    
    // Gamma set
    ILI9341_WriteCommand(0x26);
 800087c:	2026      	movs	r0, #38	@ 0x26
 800087e:	f7ff fea5 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x01);
 8000882:	2001      	movs	r0, #1
 8000884:	f7ff fec8 	bl	8000618 <ILI9341_WriteData>
    
    // Positive gamma correction
    ILI9341_WriteCommand(0xE0);
 8000888:	20e0      	movs	r0, #224	@ 0xe0
 800088a:	f7ff fe9f 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x0F);
 800088e:	200f      	movs	r0, #15
 8000890:	f7ff fec2 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 8000894:	2031      	movs	r0, #49	@ 0x31
 8000896:	f7ff febf 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x2B);
 800089a:	202b      	movs	r0, #43	@ 0x2b
 800089c:	f7ff febc 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0C);
 80008a0:	200c      	movs	r0, #12
 80008a2:	f7ff feb9 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 80008a6:	200e      	movs	r0, #14
 80008a8:	f7ff feb6 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x08);
 80008ac:	2008      	movs	r0, #8
 80008ae:	f7ff feb3 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x4E);
 80008b2:	204e      	movs	r0, #78	@ 0x4e
 80008b4:	f7ff feb0 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0xF1);
 80008b8:	20f1      	movs	r0, #241	@ 0xf1
 80008ba:	f7ff fead 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x37);
 80008be:	2037      	movs	r0, #55	@ 0x37
 80008c0:	f7ff feaa 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x07);
 80008c4:	2007      	movs	r0, #7
 80008c6:	f7ff fea7 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x10);
 80008ca:	2010      	movs	r0, #16
 80008cc:	f7ff fea4 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 80008d0:	2003      	movs	r0, #3
 80008d2:	f7ff fea1 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 80008d6:	200e      	movs	r0, #14
 80008d8:	f7ff fe9e 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x09);
 80008dc:	2009      	movs	r0, #9
 80008de:	f7ff fe9b 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 80008e2:	2000      	movs	r0, #0
 80008e4:	f7ff fe98 	bl	8000618 <ILI9341_WriteData>
    
    // Negative gamma correction
    ILI9341_WriteCommand(0xE1);
 80008e8:	20e1      	movs	r0, #225	@ 0xe1
 80008ea:	f7ff fe6f 	bl	80005cc <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 80008ee:	2000      	movs	r0, #0
 80008f0:	f7ff fe92 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 80008f4:	200e      	movs	r0, #14
 80008f6:	f7ff fe8f 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x14);
 80008fa:	2014      	movs	r0, #20
 80008fc:	f7ff fe8c 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 8000900:	2003      	movs	r0, #3
 8000902:	f7ff fe89 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x11);
 8000906:	2011      	movs	r0, #17
 8000908:	f7ff fe86 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x07);
 800090c:	2007      	movs	r0, #7
 800090e:	f7ff fe83 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 8000912:	2031      	movs	r0, #49	@ 0x31
 8000914:	f7ff fe80 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0xC1);
 8000918:	20c1      	movs	r0, #193	@ 0xc1
 800091a:	f7ff fe7d 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x48);
 800091e:	2048      	movs	r0, #72	@ 0x48
 8000920:	f7ff fe7a 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x08);
 8000924:	2008      	movs	r0, #8
 8000926:	f7ff fe77 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0F);
 800092a:	200f      	movs	r0, #15
 800092c:	f7ff fe74 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0C);
 8000930:	200c      	movs	r0, #12
 8000932:	f7ff fe71 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 8000936:	2031      	movs	r0, #49	@ 0x31
 8000938:	f7ff fe6e 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x36);
 800093c:	2036      	movs	r0, #54	@ 0x36
 800093e:	f7ff fe6b 	bl	8000618 <ILI9341_WriteData>
    ILI9341_WriteData(0x0F);
 8000942:	200f      	movs	r0, #15
 8000944:	f7ff fe68 	bl	8000618 <ILI9341_WriteData>
    
    // Sleep out
    ILI9341_WriteCommand(ILI9341_SLPOUT);
 8000948:	2011      	movs	r0, #17
 800094a:	f7ff fe3f 	bl	80005cc <ILI9341_WriteCommand>
    HAL_Delay(120);
 800094e:	2078      	movs	r0, #120	@ 0x78
 8000950:	f001 faa4 	bl	8001e9c <HAL_Delay>
    
    // Display on
    ILI9341_WriteCommand(ILI9341_DISPON);
 8000954:	2029      	movs	r0, #41	@ 0x29
 8000956:	f7ff fe39 	bl	80005cc <ILI9341_WriteCommand>
    HAL_Delay(50);
 800095a:	2032      	movs	r0, #50	@ 0x32
 800095c:	f001 fa9e 	bl	8001e9c <HAL_Delay>
}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40020c00 	.word	0x40020c00

08000968 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	80fb      	strh	r3, [r7, #6]
    ILI9341_SetAddressWindow(0, 0, ILI9341_WIDTH - 1, ILI9341_HEIGHT - 1);
 8000972:	f240 133f 	movw	r3, #319	@ 0x13f
 8000976:	22ef      	movs	r2, #239	@ 0xef
 8000978:	2100      	movs	r1, #0
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff fea2 	bl	80006c4 <ILI9341_SetAddressWindow>
    
    LCD_DC_HIGH();
 8000980:	2201      	movs	r2, #1
 8000982:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000986:	4816      	ldr	r0, [pc, #88]	@ (80009e0 <ILI9341_FillScreen+0x78>)
 8000988:	f002 f86c 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800098c:	2200      	movs	r2, #0
 800098e:	2104      	movs	r1, #4
 8000990:	4814      	ldr	r0, [pc, #80]	@ (80009e4 <ILI9341_FillScreen+0x7c>)
 8000992:	f002 f867 	bl	8002a64 <HAL_GPIO_WritePin>
    
    uint8_t colorHigh = color >> 8;
 8000996:	88fb      	ldrh	r3, [r7, #6]
 8000998:	0a1b      	lsrs	r3, r3, #8
 800099a:	b29b      	uxth	r3, r3
 800099c:	72fb      	strb	r3, [r7, #11]
    uint8_t colorLow = color & 0xFF;
 800099e:	88fb      	ldrh	r3, [r7, #6]
 80009a0:	72bb      	strb	r3, [r7, #10]
    
    for(uint32_t i = 0; i < ILI9341_WIDTH * ILI9341_HEIGHT; i++) {
 80009a2:	2300      	movs	r3, #0
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	e00e      	b.n	80009c6 <ILI9341_FillScreen+0x5e>
        uint8_t buffer[2] = {colorHigh, colorLow};
 80009a8:	7afb      	ldrb	r3, [r7, #11]
 80009aa:	723b      	strb	r3, [r7, #8]
 80009ac:	7abb      	ldrb	r3, [r7, #10]
 80009ae:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 80009b0:	f107 0108 	add.w	r1, r7, #8
 80009b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009b8:	2202      	movs	r2, #2
 80009ba:	480b      	ldr	r0, [pc, #44]	@ (80009e8 <ILI9341_FillScreen+0x80>)
 80009bc:	f002 fe1b 	bl	80035f6 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < ILI9341_WIDTH * ILI9341_HEIGHT; i++) {
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	3301      	adds	r3, #1
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80009cc:	d3ec      	bcc.n	80009a8 <ILI9341_FillScreen+0x40>
    }
    
    LCD_CS_HIGH();
 80009ce:	2201      	movs	r2, #1
 80009d0:	2104      	movs	r1, #4
 80009d2:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <ILI9341_FillScreen+0x7c>)
 80009d4:	f002 f846 	bl	8002a64 <HAL_GPIO_WritePin>
}
 80009d8:	bf00      	nop
 80009da:	3710      	adds	r7, #16
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40020c00 	.word	0x40020c00
 80009e4:	40020800 	.word	0x40020800
 80009e8:	200000e4 	.word	0x200000e4

080009ec <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	4603      	mov	r3, r0
 80009f4:	80fb      	strh	r3, [r7, #6]
 80009f6:	460b      	mov	r3, r1
 80009f8:	80bb      	strh	r3, [r7, #4]
 80009fa:	4613      	mov	r3, r2
 80009fc:	807b      	strh	r3, [r7, #2]
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 80009fe:	88fb      	ldrh	r3, [r7, #6]
 8000a00:	2bef      	cmp	r3, #239	@ 0xef
 8000a02:	d80e      	bhi.n	8000a22 <ILI9341_DrawPixel+0x36>
 8000a04:	88bb      	ldrh	r3, [r7, #4]
 8000a06:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a0a:	d20a      	bcs.n	8000a22 <ILI9341_DrawPixel+0x36>
    
    ILI9341_SetAddressWindow(x, y, x, y);
 8000a0c:	88bb      	ldrh	r3, [r7, #4]
 8000a0e:	88fa      	ldrh	r2, [r7, #6]
 8000a10:	88b9      	ldrh	r1, [r7, #4]
 8000a12:	88f8      	ldrh	r0, [r7, #6]
 8000a14:	f7ff fe56 	bl	80006c4 <ILI9341_SetAddressWindow>
    ILI9341_WriteData16(color);
 8000a18:	887b      	ldrh	r3, [r7, #2]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fe22 	bl	8000664 <ILI9341_WriteData16>
 8000a20:	e000      	b.n	8000a24 <ILI9341_DrawPixel+0x38>
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 8000a22:	bf00      	nop
}
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
	...

08000a2c <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
    ILI9341_WriteCommand(ILI9341_MADCTL);
 8000a36:	2036      	movs	r0, #54	@ 0x36
 8000a38:	f7ff fdc8 	bl	80005cc <ILI9341_WriteCommand>
    switch(rotation) {
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	2b03      	cmp	r3, #3
 8000a40:	d81a      	bhi.n	8000a78 <ILI9341_SetRotation+0x4c>
 8000a42:	a201      	add	r2, pc, #4	@ (adr r2, 8000a48 <ILI9341_SetRotation+0x1c>)
 8000a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a48:	08000a59 	.word	0x08000a59
 8000a4c:	08000a61 	.word	0x08000a61
 8000a50:	08000a69 	.word	0x08000a69
 8000a54:	08000a71 	.word	0x08000a71
        case 0:
            ILI9341_WriteData(0x88);  // Changed from 0x48
 8000a58:	2088      	movs	r0, #136	@ 0x88
 8000a5a:	f7ff fddd 	bl	8000618 <ILI9341_WriteData>
            break;
 8000a5e:	e00b      	b.n	8000a78 <ILI9341_SetRotation+0x4c>
        case 1:
            ILI9341_WriteData(0x68);  // Changed from 0x28
 8000a60:	2068      	movs	r0, #104	@ 0x68
 8000a62:	f7ff fdd9 	bl	8000618 <ILI9341_WriteData>
            break;
 8000a66:	e007      	b.n	8000a78 <ILI9341_SetRotation+0x4c>
        case 2:
            ILI9341_WriteData(0x48);  // Changed from 0x88
 8000a68:	2048      	movs	r0, #72	@ 0x48
 8000a6a:	f7ff fdd5 	bl	8000618 <ILI9341_WriteData>
            break;
 8000a6e:	e003      	b.n	8000a78 <ILI9341_SetRotation+0x4c>
        case 3:
            ILI9341_WriteData(0xA8);  // Changed from 0xE8
 8000a70:	20a8      	movs	r0, #168	@ 0xa8
 8000a72:	f7ff fdd1 	bl	8000618 <ILI9341_WriteData>
            break;
 8000a76:	bf00      	nop
    }
}
 8000a78:	bf00      	nop
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <ILI9341_FillRect>:

void ILI9341_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4604      	mov	r4, r0
 8000a88:	4608      	mov	r0, r1
 8000a8a:	4611      	mov	r1, r2
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4623      	mov	r3, r4
 8000a90:	80fb      	strh	r3, [r7, #6]
 8000a92:	4603      	mov	r3, r0
 8000a94:	80bb      	strh	r3, [r7, #4]
 8000a96:	460b      	mov	r3, r1
 8000a98:	807b      	strh	r3, [r7, #2]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	803b      	strh	r3, [r7, #0]
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 8000a9e:	88fb      	ldrh	r3, [r7, #6]
 8000aa0:	2bef      	cmp	r3, #239	@ 0xef
 8000aa2:	d857      	bhi.n	8000b54 <ILI9341_FillRect+0xd4>
 8000aa4:	88bb      	ldrh	r3, [r7, #4]
 8000aa6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000aaa:	d253      	bcs.n	8000b54 <ILI9341_FillRect+0xd4>
    if(x + w > ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8000aac:	88fa      	ldrh	r2, [r7, #6]
 8000aae:	887b      	ldrh	r3, [r7, #2]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	2bf0      	cmp	r3, #240	@ 0xf0
 8000ab4:	dd03      	ble.n	8000abe <ILI9341_FillRect+0x3e>
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000abc:	807b      	strh	r3, [r7, #2]
    if(y + h > ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8000abe:	88ba      	ldrh	r2, [r7, #4]
 8000ac0:	883b      	ldrh	r3, [r7, #0]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ac8:	dd03      	ble.n	8000ad2 <ILI9341_FillRect+0x52>
 8000aca:	88bb      	ldrh	r3, [r7, #4]
 8000acc:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000ad0:	803b      	strh	r3, [r7, #0]
    
    ILI9341_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8000ad2:	88fa      	ldrh	r2, [r7, #6]
 8000ad4:	887b      	ldrh	r3, [r7, #2]
 8000ad6:	4413      	add	r3, r2
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	3b01      	subs	r3, #1
 8000adc:	b29c      	uxth	r4, r3
 8000ade:	88ba      	ldrh	r2, [r7, #4]
 8000ae0:	883b      	ldrh	r3, [r7, #0]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	88b9      	ldrh	r1, [r7, #4]
 8000aec:	88f8      	ldrh	r0, [r7, #6]
 8000aee:	4622      	mov	r2, r4
 8000af0:	f7ff fde8 	bl	80006c4 <ILI9341_SetAddressWindow>
    
    LCD_DC_HIGH();
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000afa:	4818      	ldr	r0, [pc, #96]	@ (8000b5c <ILI9341_FillRect+0xdc>)
 8000afc:	f001 ffb2 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000b00:	2200      	movs	r2, #0
 8000b02:	2104      	movs	r1, #4
 8000b04:	4816      	ldr	r0, [pc, #88]	@ (8000b60 <ILI9341_FillRect+0xe0>)
 8000b06:	f001 ffad 	bl	8002a64 <HAL_GPIO_WritePin>
    
    uint8_t colorHigh = color >> 8;
 8000b0a:	8c3b      	ldrh	r3, [r7, #32]
 8000b0c:	0a1b      	lsrs	r3, r3, #8
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	72fb      	strb	r3, [r7, #11]
    uint8_t colorLow = color & 0xFF;
 8000b12:	8c3b      	ldrh	r3, [r7, #32]
 8000b14:	72bb      	strb	r3, [r7, #10]
    uint8_t buffer[2] = {colorHigh, colorLow};
 8000b16:	7afb      	ldrb	r3, [r7, #11]
 8000b18:	723b      	strb	r3, [r7, #8]
 8000b1a:	7abb      	ldrb	r3, [r7, #10]
 8000b1c:	727b      	strb	r3, [r7, #9]
    
    for(uint32_t i = 0; i < (uint32_t)w * h; i++) {
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	e00a      	b.n	8000b3a <ILI9341_FillRect+0xba>
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000b24:	f107 0108 	add.w	r1, r7, #8
 8000b28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	480d      	ldr	r0, [pc, #52]	@ (8000b64 <ILI9341_FillRect+0xe4>)
 8000b30:	f002 fd61 	bl	80035f6 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (uint32_t)w * h; i++) {
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	3301      	adds	r3, #1
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	887b      	ldrh	r3, [r7, #2]
 8000b3c:	883a      	ldrh	r2, [r7, #0]
 8000b3e:	fb02 f303 	mul.w	r3, r2, r3
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d3ed      	bcc.n	8000b24 <ILI9341_FillRect+0xa4>
    }
    
    LCD_CS_HIGH();
 8000b48:	2201      	movs	r2, #1
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	4804      	ldr	r0, [pc, #16]	@ (8000b60 <ILI9341_FillRect+0xe0>)
 8000b4e:	f001 ff89 	bl	8002a64 <HAL_GPIO_WritePin>
 8000b52:	e000      	b.n	8000b56 <ILI9341_FillRect+0xd6>
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 8000b54:	bf00      	nop
}
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd90      	pop	{r4, r7, pc}
 8000b5c:	40020c00 	.word	0x40020c00
 8000b60:	40020800 	.word	0x40020800
 8000b64:	200000e4 	.word	0x200000e4

08000b68 <ILI9341_DrawChar>:
            radiusError += 2 * (y - x + 1);
        }
    }
}

void ILI9341_DrawChar(uint16_t x, uint16_t y, char ch, FontDef_t* font, uint16_t color, uint16_t bgcolor) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	4603      	mov	r3, r0
 8000b72:	81fb      	strh	r3, [r7, #14]
 8000b74:	460b      	mov	r3, r1
 8000b76:	81bb      	strh	r3, [r7, #12]
 8000b78:	4613      	mov	r3, r2
 8000b7a:	72fb      	strb	r3, [r7, #11]
    if(x + font->FontWidth >= ILI9341_WIDTH || y + font->FontHeight >= ILI9341_HEIGHT) return;
 8000b7c:	89fb      	ldrh	r3, [r7, #14]
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	7812      	ldrb	r2, [r2, #0]
 8000b82:	4413      	add	r3, r2
 8000b84:	2bef      	cmp	r3, #239	@ 0xef
 8000b86:	dc54      	bgt.n	8000c32 <ILI9341_DrawChar+0xca>
 8000b88:	89bb      	ldrh	r3, [r7, #12]
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	7852      	ldrb	r2, [r2, #1]
 8000b8e:	4413      	add	r3, r2
 8000b90:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000b94:	da4d      	bge.n	8000c32 <ILI9341_DrawChar+0xca>
    
    uint32_t charIndex = (ch - 32) * font->FontHeight;
 8000b96:	7afb      	ldrb	r3, [r7, #11]
 8000b98:	3b20      	subs	r3, #32
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	7852      	ldrb	r2, [r2, #1]
 8000b9e:	fb02 f303 	mul.w	r3, r2, r3
 8000ba2:	61bb      	str	r3, [r7, #24]
    
    for(uint8_t row = 0; row < font->FontHeight; row++) {
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	77fb      	strb	r3, [r7, #31]
 8000ba8:	e03d      	b.n	8000c26 <ILI9341_DrawChar+0xbe>
        uint16_t line = font->data[charIndex + row];
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	7ff9      	ldrb	r1, [r7, #31]
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	440b      	add	r3, r1
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	4413      	add	r3, r2
 8000bb8:	881b      	ldrh	r3, [r3, #0]
 8000bba:	82fb      	strh	r3, [r7, #22]
        
        for(uint8_t col = 0; col < font->FontWidth; col++) {
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	77bb      	strb	r3, [r7, #30]
 8000bc0:	e029      	b.n	8000c16 <ILI9341_DrawChar+0xae>
            if(line & (1 << (15 - col))) {
 8000bc2:	8afa      	ldrh	r2, [r7, #22]
 8000bc4:	7fbb      	ldrb	r3, [r7, #30]
 8000bc6:	f1c3 030f 	rsb	r3, r3, #15
 8000bca:	fa42 f303 	asr.w	r3, r2, r3
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d00e      	beq.n	8000bf4 <ILI9341_DrawChar+0x8c>
                ILI9341_DrawPixel(x + col, y + row, color);
 8000bd6:	7fbb      	ldrb	r3, [r7, #30]
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	89fb      	ldrh	r3, [r7, #14]
 8000bdc:	4413      	add	r3, r2
 8000bde:	b298      	uxth	r0, r3
 8000be0:	7ffb      	ldrb	r3, [r7, #31]
 8000be2:	b29a      	uxth	r2, r3
 8000be4:	89bb      	ldrh	r3, [r7, #12]
 8000be6:	4413      	add	r3, r2
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000bec:	4619      	mov	r1, r3
 8000bee:	f7ff fefd 	bl	80009ec <ILI9341_DrawPixel>
 8000bf2:	e00d      	b.n	8000c10 <ILI9341_DrawChar+0xa8>
            } else {
                ILI9341_DrawPixel(x + col, y + row, bgcolor);
 8000bf4:	7fbb      	ldrb	r3, [r7, #30]
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	89fb      	ldrh	r3, [r7, #14]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	b298      	uxth	r0, r3
 8000bfe:	7ffb      	ldrb	r3, [r7, #31]
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	89bb      	ldrh	r3, [r7, #12]
 8000c04:	4413      	add	r3, r2
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f7ff feee 	bl	80009ec <ILI9341_DrawPixel>
        for(uint8_t col = 0; col < font->FontWidth; col++) {
 8000c10:	7fbb      	ldrb	r3, [r7, #30]
 8000c12:	3301      	adds	r3, #1
 8000c14:	77bb      	strb	r3, [r7, #30]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	7fba      	ldrb	r2, [r7, #30]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d3d0      	bcc.n	8000bc2 <ILI9341_DrawChar+0x5a>
    for(uint8_t row = 0; row < font->FontHeight; row++) {
 8000c20:	7ffb      	ldrb	r3, [r7, #31]
 8000c22:	3301      	adds	r3, #1
 8000c24:	77fb      	strb	r3, [r7, #31]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	785b      	ldrb	r3, [r3, #1]
 8000c2a:	7ffa      	ldrb	r2, [r7, #31]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3bc      	bcc.n	8000baa <ILI9341_DrawChar+0x42>
 8000c30:	e000      	b.n	8000c34 <ILI9341_DrawChar+0xcc>
    if(x + font->FontWidth >= ILI9341_WIDTH || y + font->FontHeight >= ILI9341_HEIGHT) return;
 8000c32:	bf00      	nop
            }
        }
    }
}
 8000c34:	3720      	adds	r7, #32
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}

08000c3a <ILI9341_DrawText>:

void ILI9341_DrawText(uint16_t x, uint16_t y, const char* str, FontDef_t* font, uint16_t color, uint16_t bgcolor) {
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b088      	sub	sp, #32
 8000c3e:	af02      	add	r7, sp, #8
 8000c40:	60ba      	str	r2, [r7, #8]
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	4603      	mov	r3, r0
 8000c46:	81fb      	strh	r3, [r7, #14]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	81bb      	strh	r3, [r7, #12]
    uint16_t cursorX = x;
 8000c4c:	89fb      	ldrh	r3, [r7, #14]
 8000c4e:	82fb      	strh	r3, [r7, #22]
    uint16_t cursorY = y;
 8000c50:	89bb      	ldrh	r3, [r7, #12]
 8000c52:	82bb      	strh	r3, [r7, #20]
    
    while(*str) {
 8000c54:	e039      	b.n	8000cca <ILI9341_DrawText+0x90>
        if(*str == '\n') {
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2b0a      	cmp	r3, #10
 8000c5c:	d108      	bne.n	8000c70 <ILI9341_DrawText+0x36>
            cursorY += font->FontHeight;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	785b      	ldrb	r3, [r3, #1]
 8000c62:	461a      	mov	r2, r3
 8000c64:	8abb      	ldrh	r3, [r7, #20]
 8000c66:	4413      	add	r3, r2
 8000c68:	82bb      	strh	r3, [r7, #20]
            cursorX = x;
 8000c6a:	89fb      	ldrh	r3, [r7, #14]
 8000c6c:	82fb      	strh	r3, [r7, #22]
 8000c6e:	e029      	b.n	8000cc4 <ILI9341_DrawText+0x8a>
        } else if(*str == '\r') {
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b0d      	cmp	r3, #13
 8000c76:	d025      	beq.n	8000cc4 <ILI9341_DrawText+0x8a>
            // Ignore carriage return
        } else {
            if(cursorX + font->FontWidth >= ILI9341_WIDTH) {
 8000c78:	8afb      	ldrh	r3, [r7, #22]
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	7812      	ldrb	r2, [r2, #0]
 8000c7e:	4413      	add	r3, r2
 8000c80:	2bef      	cmp	r3, #239	@ 0xef
 8000c82:	dd07      	ble.n	8000c94 <ILI9341_DrawText+0x5a>
                cursorY += font->FontHeight;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	785b      	ldrb	r3, [r3, #1]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	8abb      	ldrh	r3, [r7, #20]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	82bb      	strh	r3, [r7, #20]
                cursorX = x;
 8000c90:	89fb      	ldrh	r3, [r7, #14]
 8000c92:	82fb      	strh	r3, [r7, #22]
            }
            if(cursorY + font->FontHeight >= ILI9341_HEIGHT) {
 8000c94:	8abb      	ldrh	r3, [r7, #20]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	7852      	ldrb	r2, [r2, #1]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ca0:	da18      	bge.n	8000cd4 <ILI9341_DrawText+0x9a>
                break;
            }
            ILI9341_DrawChar(cursorX, cursorY, *str, font, color, bgcolor);
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	781a      	ldrb	r2, [r3, #0]
 8000ca6:	8ab9      	ldrh	r1, [r7, #20]
 8000ca8:	8af8      	ldrh	r0, [r7, #22]
 8000caa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	8c3b      	ldrh	r3, [r7, #32]
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f7ff ff58 	bl	8000b68 <ILI9341_DrawChar>
            cursorX += font->FontWidth;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	8afb      	ldrh	r3, [r7, #22]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	82fb      	strh	r3, [r7, #22]
        }
        str++;
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	60bb      	str	r3, [r7, #8]
    while(*str) {
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1c1      	bne.n	8000c56 <ILI9341_DrawText+0x1c>
    }
}
 8000cd2:	e000      	b.n	8000cd6 <ILI9341_DrawText+0x9c>
                break;
 8000cd4:	bf00      	nop
}
 8000cd6:	bf00      	nop
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, Image* img) {
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	603a      	str	r2, [r7, #0]
 8000cea:	80fb      	strh	r3, [r7, #6]
 8000cec:	460b      	mov	r3, r1
 8000cee:	80bb      	strh	r3, [r7, #4]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	2bef      	cmp	r3, #239	@ 0xef
 8000cf4:	d860      	bhi.n	8000db8 <ILI9341_DrawImage+0xd8>
 8000cf6:	88bb      	ldrh	r3, [r7, #4]
 8000cf8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000cfc:	d25c      	bcs.n	8000db8 <ILI9341_DrawImage+0xd8>
    if((x + img->width - 1) >= ILI9341_WIDTH) return;
 8000cfe:	88fa      	ldrh	r2, [r7, #6]
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4413      	add	r3, r2
 8000d06:	2bf0      	cmp	r3, #240	@ 0xf0
 8000d08:	dc58      	bgt.n	8000dbc <ILI9341_DrawImage+0xdc>
    if((y + img->height - 1) >= ILI9341_HEIGHT) return;
 8000d0a:	88ba      	ldrh	r2, [r7, #4]
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	4413      	add	r3, r2
 8000d12:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000d16:	dc53      	bgt.n	8000dc0 <ILI9341_DrawImage+0xe0>
    
    ILI9341_SetAddressWindow(x, y, x + img->width - 1, y + img->height - 1);
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	88fb      	ldrh	r3, [r7, #6]
 8000d20:	4413      	add	r3, r2
 8000d22:	b29b      	uxth	r3, r3
 8000d24:	3b01      	subs	r3, #1
 8000d26:	b29c      	uxth	r4, r3
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	88bb      	ldrh	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	3b01      	subs	r3, #1
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	88b9      	ldrh	r1, [r7, #4]
 8000d3a:	88f8      	ldrh	r0, [r7, #6]
 8000d3c:	4622      	mov	r2, r4
 8000d3e:	f7ff fcc1 	bl	80006c4 <ILI9341_SetAddressWindow>
    
    ILI9341_WriteCommand(ILI9341_RAMWR);
 8000d42:	202c      	movs	r0, #44	@ 0x2c
 8000d44:	f7ff fc42 	bl	80005cc <ILI9341_WriteCommand>
    
    LCD_DC_HIGH();
 8000d48:	2201      	movs	r2, #1
 8000d4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d4e:	481e      	ldr	r0, [pc, #120]	@ (8000dc8 <ILI9341_DrawImage+0xe8>)
 8000d50:	f001 fe88 	bl	8002a64 <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000d54:	2200      	movs	r2, #0
 8000d56:	2104      	movs	r1, #4
 8000d58:	481c      	ldr	r0, [pc, #112]	@ (8000dcc <ILI9341_DrawImage+0xec>)
 8000d5a:	f001 fe83 	bl	8002a64 <HAL_GPIO_WritePin>
    
    // Send pixel data one at a time
    uint8_t buffer[2];
    for(uint32_t i = 0; i < img->width * img->height; i++) {
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	e019      	b.n	8000d98 <ILI9341_DrawImage+0xb8>
        uint16_t pixel = img->data[i];
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	689a      	ldr	r2, [r3, #8]
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	4413      	add	r3, r2
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	817b      	strh	r3, [r7, #10]
        buffer[0] = pixel >> 8;
 8000d72:	897b      	ldrh	r3, [r7, #10]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	723b      	strb	r3, [r7, #8]
        buffer[1] = pixel & 0xFF;
 8000d7c:	897b      	ldrh	r3, [r7, #10]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000d82:	f107 0108 	add.w	r1, r7, #8
 8000d86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	4810      	ldr	r0, [pc, #64]	@ (8000dd0 <ILI9341_DrawImage+0xf0>)
 8000d8e:	f002 fc32 	bl	80035f6 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < img->width * img->height; i++) {
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	3301      	adds	r3, #1
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	683a      	ldr	r2, [r7, #0]
 8000d9e:	6852      	ldr	r2, [r2, #4]
 8000da0:	fb02 f303 	mul.w	r3, r2, r3
 8000da4:	461a      	mov	r2, r3
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d3db      	bcc.n	8000d64 <ILI9341_DrawImage+0x84>
    }
    
    LCD_CS_HIGH();
 8000dac:	2201      	movs	r2, #1
 8000dae:	2104      	movs	r1, #4
 8000db0:	4806      	ldr	r0, [pc, #24]	@ (8000dcc <ILI9341_DrawImage+0xec>)
 8000db2:	f001 fe57 	bl	8002a64 <HAL_GPIO_WritePin>
 8000db6:	e004      	b.n	8000dc2 <ILI9341_DrawImage+0xe2>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000db8:	bf00      	nop
 8000dba:	e002      	b.n	8000dc2 <ILI9341_DrawImage+0xe2>
    if((x + img->width - 1) >= ILI9341_WIDTH) return;
 8000dbc:	bf00      	nop
 8000dbe:	e000      	b.n	8000dc2 <ILI9341_DrawImage+0xe2>
    if((y + img->height - 1) >= ILI9341_HEIGHT) return;
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd90      	pop	{r4, r7, pc}
 8000dc8:	40020c00 	.word	0x40020c00
 8000dcc:	40020800 	.word	0x40020800
 8000dd0:	200000e4 	.word	0x200000e4

08000dd4 <microDelay>:
int32_t tare2 = -639000;
float knownOriginal2 = 200000;
float knownHX711_2 = -661000;

void microDelay(uint16_t delay)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000dde:	4b09      	ldr	r3, [pc, #36]	@ (8000e04 <microDelay+0x30>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2200      	movs	r2, #0
 8000de4:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000de6:	bf00      	nop
 8000de8:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <microDelay+0x30>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d3f9      	bcc.n	8000de8 <microDelay+0x14>
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	2000019c 	.word	0x2000019c

08000e08 <getHX711>:

int32_t getHX711(GPIO_TypeDef* dtPort, uint16_t dtPin, GPIO_TypeDef* sckPort, uint16_t sckPin)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	607a      	str	r2, [r7, #4]
 8000e12:	461a      	mov	r2, r3
 8000e14:	460b      	mov	r3, r1
 8000e16:	817b      	strh	r3, [r7, #10]
 8000e18:	4613      	mov	r3, r2
 8000e1a:	813b      	strh	r3, [r7, #8]
  uint32_t data = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
  uint32_t startTime = HAL_GetTick();
 8000e20:	f001 f830 	bl	8001e84 <HAL_GetTick>
 8000e24:	6178      	str	r0, [r7, #20]
  while(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000e26:	e008      	b.n	8000e3a <getHX711+0x32>
  {
    if(HAL_GetTick() - startTime > 50)
 8000e28:	f001 f82c 	bl	8001e84 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b32      	cmp	r3, #50	@ 0x32
 8000e34:	d901      	bls.n	8000e3a <getHX711+0x32>
      return 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	e050      	b.n	8000edc <getHX711+0xd4>
  while(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000e3a:	897b      	ldrh	r3, [r7, #10]
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	68f8      	ldr	r0, [r7, #12]
 8000e40:	f001 fdf8 	bl	8002a34 <HAL_GPIO_ReadPin>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d0ee      	beq.n	8000e28 <getHX711+0x20>
  }
  for(int8_t len=0; len<24 ; len++)
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	76fb      	strb	r3, [r7, #27]
 8000e4e:	e025      	b.n	8000e9c <getHX711+0x94>
  {
    HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_SET);
 8000e50:	893b      	ldrh	r3, [r7, #8]
 8000e52:	2201      	movs	r2, #1
 8000e54:	4619      	mov	r1, r3
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f001 fe04 	bl	8002a64 <HAL_GPIO_WritePin>
    microDelay(1);
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f7ff ffb9 	bl	8000dd4 <microDelay>
    data = data << 1;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_RESET);
 8000e68:	893b      	ldrh	r3, [r7, #8]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f001 fdf8 	bl	8002a64 <HAL_GPIO_WritePin>
    microDelay(1);
 8000e74:	2001      	movs	r0, #1
 8000e76:	f7ff ffad 	bl	8000dd4 <microDelay>
    if(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000e7a:	897b      	ldrh	r3, [r7, #10]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	68f8      	ldr	r0, [r7, #12]
 8000e80:	f001 fdd8 	bl	8002a34 <HAL_GPIO_ReadPin>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d102      	bne.n	8000e90 <getHX711+0x88>
      data ++;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	61fb      	str	r3, [r7, #28]
  for(int8_t len=0; len<24 ; len++)
 8000e90:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	3301      	adds	r3, #1
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	76fb      	strb	r3, [r7, #27]
 8000e9c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000ea0:	2b17      	cmp	r3, #23
 8000ea2:	ddd5      	ble.n	8000e50 <getHX711+0x48>
  }
  if(data & 0x800000)
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <getHX711+0xae>
    data |= 0xFF000000;
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8000eb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_SET);
 8000eb6:	893b      	ldrh	r3, [r7, #8]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	4619      	mov	r1, r3
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f001 fdd1 	bl	8002a64 <HAL_GPIO_WritePin>
  microDelay(1);
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f7ff ff86 	bl	8000dd4 <microDelay>
  HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_RESET);
 8000ec8:	893b      	ldrh	r3, [r7, #8]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	4619      	mov	r1, r3
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	f001 fdc8 	bl	8002a64 <HAL_GPIO_WritePin>
  microDelay(1);
 8000ed4:	2001      	movs	r0, #1
 8000ed6:	f7ff ff7d 	bl	8000dd4 <microDelay>
  return data;
 8000eda:	69fb      	ldr	r3, [r7, #28]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3720      	adds	r7, #32
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <weigh>:


int weigh(GPIO_TypeDef* dtPort, uint16_t dtPin, GPIO_TypeDef* sckPort, uint16_t sckPin,
          int32_t tare, float knownOriginal, float knownHX711)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	@ 0x38
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6178      	str	r0, [r7, #20]
 8000eec:	60fa      	str	r2, [r7, #12]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000ef4:	edc7 0a01 	vstr	s1, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	827b      	strh	r3, [r7, #18]
 8000efc:	4613      	mov	r3, r2
 8000efe:	823b      	strh	r3, [r7, #16]
  int32_t  total = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	637b      	str	r3, [r7, #52]	@ 0x34
  int32_t  samples = 10; // Faster response
 8000f04:	230a      	movs	r3, #10
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  int32_t  validSamples = 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  int milligram;
  float coefficient;
  for(uint16_t i=0 ; i<samples ; i++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000f10:	e013      	b.n	8000f3a <weigh+0x56>
  {
      int32_t reading = getHX711(dtPort, dtPin, sckPort, sckPin);
 8000f12:	8a3b      	ldrh	r3, [r7, #16]
 8000f14:	8a79      	ldrh	r1, [r7, #18]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	6978      	ldr	r0, [r7, #20]
 8000f1a:	f7ff ff75 	bl	8000e08 <getHX711>
 8000f1e:	61b8      	str	r0, [r7, #24]
      if(reading != 0) // Skip timeout reads
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d006      	beq.n	8000f34 <weigh+0x50>
      {
        total += reading;
 8000f26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	637b      	str	r3, [r7, #52]	@ 0x34
        validSamples++;
 8000f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f30:	3301      	adds	r3, #1
 8000f32:	633b      	str	r3, [r7, #48]	@ 0x30
  for(uint16_t i=0 ; i<samples ; i++)
 8000f34:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f36:	3301      	adds	r3, #1
 8000f38:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000f3a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	dce7      	bgt.n	8000f12 <weigh+0x2e>
      }
  }
  if(validSamples == 0)
 8000f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d101      	bne.n	8000f4c <weigh+0x68>
    return 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	e03d      	b.n	8000fc8 <weigh+0xe4>
  int32_t average = (int32_t)(total / validSamples);
 8000f4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f50:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  coefficient = abs(knownOriginal / abs(knownHX711 - tare));
 8000f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f60:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f6c:	ee17 3a90 	vmov	r3, s15
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	bfb8      	it	lt
 8000f74:	425b      	neglt	r3, r3
 8000f76:	ee07 3a90 	vmov	s15, r3
 8000f7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7e:	edd7 6a02 	vldr	s13, [r7, #8]
 8000f82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f8a:	ee17 3a90 	vmov	r3, s15
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	bfb8      	it	lt
 8000f92:	425b      	neglt	r3, r3
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f9c:	edc7 7a08 	vstr	s15, [r7, #32]
  milligram = (int)(abs(average - tare) * coefficient);
 8000fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	bfb8      	it	lt
 8000faa:	425b      	neglt	r3, r3
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fb4:	edd7 7a08 	vldr	s15, [r7, #32]
 8000fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fc0:	ee17 3a90 	vmov	r3, s15
 8000fc4:	61fb      	str	r3, [r7, #28]
  return milligram;
 8000fc6:	69fb      	ldr	r3, [r7, #28]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3738      	adds	r7, #56	@ 0x38
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <draw_welcome_screen>:


void draw_welcome_screen() {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af02      	add	r7, sp, #8
  ILI9341_FillScreen(ILI9341_BLACK);
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f7ff fcc6 	bl	8000968 <ILI9341_FillScreen>
  ILI9341_DrawImage(0, 0, &kiet_start_image);
 8000fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800104c <draw_welcome_screen+0x7c>)
 8000fde:	2100      	movs	r1, #0
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f7ff fe7d 	bl	8000ce0 <ILI9341_DrawImage>
  ILI9341_DrawImage(160, 220, &minh_start_image);
 8000fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8001050 <draw_welcome_screen+0x80>)
 8000fe8:	21dc      	movs	r1, #220	@ 0xdc
 8000fea:	20a0      	movs	r0, #160	@ 0xa0
 8000fec:	f7ff fe78 	bl	8000ce0 <ILI9341_DrawImage>
  ILI9341_DrawText(38, 130, "KEO CO CUC CANG", &Font_11x18, ILI9341_WHITE, ILI9341_RED);
 8000ff0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	4b15      	ldr	r3, [pc, #84]	@ (8001054 <draw_welcome_screen+0x84>)
 8000ffe:	4a16      	ldr	r2, [pc, #88]	@ (8001058 <draw_welcome_screen+0x88>)
 8001000:	2182      	movs	r1, #130	@ 0x82
 8001002:	2026      	movs	r0, #38	@ 0x26
 8001004:	f7ff fe19 	bl	8000c3a <ILI9341_DrawText>
  ILI9341_DrawText(25, 178, "Press PA0 to start", &Font_11x18, ILI9341_WHITE, ILI9341_RED);
 8001008:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	4b0f      	ldr	r3, [pc, #60]	@ (8001054 <draw_welcome_screen+0x84>)
 8001016:	4a11      	ldr	r2, [pc, #68]	@ (800105c <draw_welcome_screen+0x8c>)
 8001018:	21b2      	movs	r1, #178	@ 0xb2
 800101a:	2019      	movs	r0, #25
 800101c:	f7ff fe0d 	bl	8000c3a <ILI9341_DrawText>
  ILI9341_FillRect(0, 100, 240, 2, ILI9341_YELLOW);
 8001020:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2302      	movs	r3, #2
 8001028:	22f0      	movs	r2, #240	@ 0xf0
 800102a:	2164      	movs	r1, #100	@ 0x64
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fd27 	bl	8000a80 <ILI9341_FillRect>
  ILI9341_FillRect(0, 220, 240, 2, ILI9341_YELLOW);
 8001032:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2302      	movs	r3, #2
 800103a:	22f0      	movs	r2, #240	@ 0xf0
 800103c:	21dc      	movs	r1, #220	@ 0xdc
 800103e:	2000      	movs	r0, #0
 8001040:	f7ff fd1e 	bl	8000a80 <ILI9341_FillRect>
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000010 	.word	0x20000010
 8001050:	2000001c 	.word	0x2000001c
 8001054:	20000000 	.word	0x20000000
 8001058:	08005220 	.word	0x08005220
 800105c:	08005230 	.word	0x08005230

08001060 <draw_end_screen>:

void draw_end_screen(){
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(ILI9341_BLACK);
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff fc7e 	bl	8000968 <ILI9341_FillScreen>
	if (winner == 1){ // MInh, draw kiet_lose
 800106c:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <draw_end_screen+0x60>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d111      	bne.n	8001098 <draw_end_screen+0x38>
		ILI9341_DrawText(40, 0, "KIET LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
 8001074:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001078:	9301      	str	r3, [sp, #4]
 800107a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <draw_end_screen+0x64>)
 8001082:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <draw_end_screen+0x68>)
 8001084:	2100      	movs	r1, #0
 8001086:	2028      	movs	r0, #40	@ 0x28
 8001088:	f7ff fdd7 	bl	8000c3a <ILI9341_DrawText>
    ILI9341_DrawImage(0, 40, &kiet_lose_image);
 800108c:	4a0f      	ldr	r2, [pc, #60]	@ (80010cc <draw_end_screen+0x6c>)
 800108e:	2128      	movs	r1, #40	@ 0x28
 8001090:	2000      	movs	r0, #0
 8001092:	f7ff fe25 	bl	8000ce0 <ILI9341_DrawImage>
	}
	else{
		ILI9341_DrawText(40, 0, "MINH LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
		ILI9341_DrawImage(0, 40, &minh_lose_image);
	}
}
 8001096:	e010      	b.n	80010ba <draw_end_screen+0x5a>
		ILI9341_DrawText(40, 0, "MINH LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
 8001098:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <draw_end_screen+0x64>)
 80010a6:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <draw_end_screen+0x70>)
 80010a8:	2100      	movs	r1, #0
 80010aa:	2028      	movs	r0, #40	@ 0x28
 80010ac:	f7ff fdc5 	bl	8000c3a <ILI9341_DrawText>
		ILI9341_DrawImage(0, 40, &minh_lose_image);
 80010b0:	4a08      	ldr	r2, [pc, #32]	@ (80010d4 <draw_end_screen+0x74>)
 80010b2:	2128      	movs	r1, #40	@ 0x28
 80010b4:	2000      	movs	r0, #0
 80010b6:	f7ff fe13 	bl	8000ce0 <ILI9341_DrawImage>
}
 80010ba:	bf00      	nop
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	2000022d 	.word	0x2000022d
 80010c4:	20000008 	.word	0x20000008
 80010c8:	08005244 	.word	0x08005244
 80010cc:	20000028 	.word	0x20000028
 80010d0:	08005250 	.word	0x08005250
 80010d4:	20000034 	.word	0x20000034

080010d8 <draw_game_screen>:
void draw_rope(int16_t pos);

void draw_game_screen(){
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(ILI9341_BLACK);
 80010de:	2000      	movs	r0, #0
 80010e0:	f7ff fc42 	bl	8000968 <ILI9341_FillScreen>
	ILI9341_DrawImage(0, 0, &kiet_start_image);
 80010e4:	4a10      	ldr	r2, [pc, #64]	@ (8001128 <draw_game_screen+0x50>)
 80010e6:	2100      	movs	r1, #0
 80010e8:	2000      	movs	r0, #0
 80010ea:	f7ff fdf9 	bl	8000ce0 <ILI9341_DrawImage>
	ILI9341_DrawImage(160, 220, &minh_start_image);
 80010ee:	4a0f      	ldr	r2, [pc, #60]	@ (800112c <draw_game_screen+0x54>)
 80010f0:	21dc      	movs	r1, #220	@ 0xdc
 80010f2:	20a0      	movs	r0, #160	@ 0xa0
 80010f4:	f7ff fdf4 	bl	8000ce0 <ILI9341_DrawImage>
	ILI9341_FillRect(0, 100, 240, 2, ILI9341_YELLOW);
 80010f8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2302      	movs	r3, #2
 8001100:	22f0      	movs	r2, #240	@ 0xf0
 8001102:	2164      	movs	r1, #100	@ 0x64
 8001104:	2000      	movs	r0, #0
 8001106:	f7ff fcbb 	bl	8000a80 <ILI9341_FillRect>
	ILI9341_FillRect(0, 220, 240, 2, ILI9341_YELLOW);
 800110a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	2302      	movs	r3, #2
 8001112:	22f0      	movs	r2, #240	@ 0xf0
 8001114:	21dc      	movs	r1, #220	@ 0xdc
 8001116:	2000      	movs	r0, #0
 8001118:	f7ff fcb2 	bl	8000a80 <ILI9341_FillRect>
	draw_rope(160);
 800111c:	20a0      	movs	r0, #160	@ 0xa0
 800111e:	f000 f807 	bl	8001130 <draw_rope>
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000010 	.word	0x20000010
 800112c:	2000001c 	.word	0x2000001c

08001130 <draw_rope>:

void draw_rope(int16_t pos) {
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b085      	sub	sp, #20
 8001134:	af02      	add	r7, sp, #8
 8001136:	4603      	mov	r3, r0
 8001138:	80fb      	strh	r3, [r7, #6]
  static int16_t lastPos = -1;
  
  if(lastPos == -1) {
 800113a:	4b7d      	ldr	r3, [pc, #500]	@ (8001330 <draw_rope+0x200>)
 800113c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001140:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001144:	d130      	bne.n	80011a8 <draw_rope+0x78>
    // First time - draw full rope
    ILI9341_FillRect(ropeX, 0, ropeWidth, pos - 5, ILI9341_RED);
 8001146:	4b7b      	ldr	r3, [pc, #492]	@ (8001334 <draw_rope+0x204>)
 8001148:	8818      	ldrh	r0, [r3, #0]
 800114a:	4b7b      	ldr	r3, [pc, #492]	@ (8001338 <draw_rope+0x208>)
 800114c:	881a      	ldrh	r2, [r3, #0]
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	3b05      	subs	r3, #5
 8001152:	b29b      	uxth	r3, r3
 8001154:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8001158:	9100      	str	r1, [sp, #0]
 800115a:	2100      	movs	r1, #0
 800115c:	f7ff fc90 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(markerX, pos - 5, markerWidth, 10, ILI9341_GREEN);
 8001160:	4b76      	ldr	r3, [pc, #472]	@ (800133c <draw_rope+0x20c>)
 8001162:	8818      	ldrh	r0, [r3, #0]
 8001164:	88fb      	ldrh	r3, [r7, #6]
 8001166:	3b05      	subs	r3, #5
 8001168:	b299      	uxth	r1, r3
 800116a:	4b75      	ldr	r3, [pc, #468]	@ (8001340 <draw_rope+0x210>)
 800116c:	881a      	ldrh	r2, [r3, #0]
 800116e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	230a      	movs	r3, #10
 8001176:	f7ff fc83 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, pos + 5, ropeWidth, ropeHeight - (pos + 5), ILI9341_BLUE);
 800117a:	4b6e      	ldr	r3, [pc, #440]	@ (8001334 <draw_rope+0x204>)
 800117c:	8818      	ldrh	r0, [r3, #0]
 800117e:	88fb      	ldrh	r3, [r7, #6]
 8001180:	3305      	adds	r3, #5
 8001182:	b299      	uxth	r1, r3
 8001184:	4b6c      	ldr	r3, [pc, #432]	@ (8001338 <draw_rope+0x208>)
 8001186:	881c      	ldrh	r4, [r3, #0]
 8001188:	4b6e      	ldr	r3, [pc, #440]	@ (8001344 <draw_rope+0x214>)
 800118a:	881a      	ldrh	r2, [r3, #0]
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	b29b      	uxth	r3, r3
 8001192:	3b05      	subs	r3, #5
 8001194:	b29b      	uxth	r3, r3
 8001196:	221f      	movs	r2, #31
 8001198:	9200      	str	r2, [sp, #0]
 800119a:	4622      	mov	r2, r4
 800119c:	f7ff fc70 	bl	8000a80 <ILI9341_FillRect>
    lastPos = pos;
 80011a0:	4a63      	ldr	r2, [pc, #396]	@ (8001330 <draw_rope+0x200>)
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	8013      	strh	r3, [r2, #0]
    return;
 80011a6:	e0c0      	b.n	800132a <draw_rope+0x1fa>
  }
  
  if(pos == lastPos) return;
 80011a8:	4b61      	ldr	r3, [pc, #388]	@ (8001330 <draw_rope+0x200>)
 80011aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	f000 80b8 	beq.w	8001328 <draw_rope+0x1f8>
  
  if(pos > lastPos) {
 80011b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001330 <draw_rope+0x200>)
 80011ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	dd5a      	ble.n	800127c <draw_rope+0x14c>
    // Moving down by 1 pixel
    ILI9341_FillRect(ropeX, lastPos - 5, ropeWidth, 1, ILI9341_RED);      // Add 1px red
 80011c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001334 <draw_rope+0x204>)
 80011c8:	8818      	ldrh	r0, [r3, #0]
 80011ca:	4b59      	ldr	r3, [pc, #356]	@ (8001330 <draw_rope+0x200>)
 80011cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	3b05      	subs	r3, #5
 80011d4:	b299      	uxth	r1, r3
 80011d6:	4b58      	ldr	r3, [pc, #352]	@ (8001338 <draw_rope+0x208>)
 80011d8:	881a      	ldrh	r2, [r3, #0]
 80011da:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2301      	movs	r3, #1
 80011e2:	f7ff fc4d 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos + 5, ropeWidth, 1, ILI9341_BLACK);    // Erase 1px blue
 80011e6:	4b53      	ldr	r3, [pc, #332]	@ (8001334 <draw_rope+0x204>)
 80011e8:	8818      	ldrh	r0, [r3, #0]
 80011ea:	4b51      	ldr	r3, [pc, #324]	@ (8001330 <draw_rope+0x200>)
 80011ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	3305      	adds	r3, #5
 80011f4:	b299      	uxth	r1, r3
 80011f6:	4b50      	ldr	r3, [pc, #320]	@ (8001338 <draw_rope+0x208>)
 80011f8:	881a      	ldrh	r2, [r3, #0]
 80011fa:	2300      	movs	r3, #0
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2301      	movs	r3, #1
 8001200:	f7ff fc3e 	bl	8000a80 <ILI9341_FillRect>

    // Marker top edge: center 10px rope color, sides 5px black
    ILI9341_FillRect(markerX, lastPos - 5, 5, 1, ILI9341_BLACK);          // Left side black
 8001204:	4b4d      	ldr	r3, [pc, #308]	@ (800133c <draw_rope+0x20c>)
 8001206:	8818      	ldrh	r0, [r3, #0]
 8001208:	4b49      	ldr	r3, [pc, #292]	@ (8001330 <draw_rope+0x200>)
 800120a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120e:	b29b      	uxth	r3, r3
 8001210:	3b05      	subs	r3, #5
 8001212:	b299      	uxth	r1, r3
 8001214:	2300      	movs	r3, #0
 8001216:	9300      	str	r3, [sp, #0]
 8001218:	2301      	movs	r3, #1
 800121a:	2205      	movs	r2, #5
 800121c:	f7ff fc30 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos - 5, ropeWidth, 1, ILI9341_RED);      // Center rope red
 8001220:	4b44      	ldr	r3, [pc, #272]	@ (8001334 <draw_rope+0x204>)
 8001222:	8818      	ldrh	r0, [r3, #0]
 8001224:	4b42      	ldr	r3, [pc, #264]	@ (8001330 <draw_rope+0x200>)
 8001226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122a:	b29b      	uxth	r3, r3
 800122c:	3b05      	subs	r3, #5
 800122e:	b299      	uxth	r1, r3
 8001230:	4b41      	ldr	r3, [pc, #260]	@ (8001338 <draw_rope+0x208>)
 8001232:	881a      	ldrh	r2, [r3, #0]
 8001234:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2301      	movs	r3, #1
 800123c:	f7ff fc20 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(markerX + 15, lastPos - 5, 5, 1, ILI9341_BLACK);     // Right side black
 8001240:	4b3e      	ldr	r3, [pc, #248]	@ (800133c <draw_rope+0x20c>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	330f      	adds	r3, #15
 8001246:	b298      	uxth	r0, r3
 8001248:	4b39      	ldr	r3, [pc, #228]	@ (8001330 <draw_rope+0x200>)
 800124a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124e:	b29b      	uxth	r3, r3
 8001250:	3b05      	subs	r3, #5
 8001252:	b299      	uxth	r1, r3
 8001254:	2300      	movs	r3, #0
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2301      	movs	r3, #1
 800125a:	2205      	movs	r2, #5
 800125c:	f7ff fc10 	bl	8000a80 <ILI9341_FillRect>
    // Marker bottom edge: full green
    ILI9341_FillRect(markerX, pos + 4, markerWidth, 1, ILI9341_GREEN);
 8001260:	4b36      	ldr	r3, [pc, #216]	@ (800133c <draw_rope+0x20c>)
 8001262:	8818      	ldrh	r0, [r3, #0]
 8001264:	88fb      	ldrh	r3, [r7, #6]
 8001266:	3304      	adds	r3, #4
 8001268:	b299      	uxth	r1, r3
 800126a:	4b35      	ldr	r3, [pc, #212]	@ (8001340 <draw_rope+0x210>)
 800126c:	881a      	ldrh	r2, [r3, #0]
 800126e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2301      	movs	r3, #1
 8001276:	f7ff fc03 	bl	8000a80 <ILI9341_FillRect>
 800127a:	e051      	b.n	8001320 <draw_rope+0x1f0>

  } else {
    // Moving up by 1 pixel
    ILI9341_FillRect(ropeX, pos - 5, ropeWidth, 1, ILI9341_BLACK);        // Erase 1px red
 800127c:	4b2d      	ldr	r3, [pc, #180]	@ (8001334 <draw_rope+0x204>)
 800127e:	8818      	ldrh	r0, [r3, #0]
 8001280:	88fb      	ldrh	r3, [r7, #6]
 8001282:	3b05      	subs	r3, #5
 8001284:	b299      	uxth	r1, r3
 8001286:	4b2c      	ldr	r3, [pc, #176]	@ (8001338 <draw_rope+0x208>)
 8001288:	881a      	ldrh	r2, [r3, #0]
 800128a:	2300      	movs	r3, #0
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2301      	movs	r3, #1
 8001290:	f7ff fbf6 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, pos + 5, ropeWidth, 1, ILI9341_BLUE);         // Add 1px blue
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <draw_rope+0x204>)
 8001296:	8818      	ldrh	r0, [r3, #0]
 8001298:	88fb      	ldrh	r3, [r7, #6]
 800129a:	3305      	adds	r3, #5
 800129c:	b299      	uxth	r1, r3
 800129e:	4b26      	ldr	r3, [pc, #152]	@ (8001338 <draw_rope+0x208>)
 80012a0:	881a      	ldrh	r2, [r3, #0]
 80012a2:	231f      	movs	r3, #31
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2301      	movs	r3, #1
 80012a8:	f7ff fbea 	bl	8000a80 <ILI9341_FillRect>
    // Marker bottom edge: center 10px rope color, sides 5px black
    ILI9341_FillRect(markerX, lastPos + 4, 5, 1, ILI9341_BLACK);          // Left side black
 80012ac:	4b23      	ldr	r3, [pc, #140]	@ (800133c <draw_rope+0x20c>)
 80012ae:	8818      	ldrh	r0, [r3, #0]
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <draw_rope+0x200>)
 80012b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	3304      	adds	r3, #4
 80012ba:	b299      	uxth	r1, r3
 80012bc:	2300      	movs	r3, #0
 80012be:	9300      	str	r3, [sp, #0]
 80012c0:	2301      	movs	r3, #1
 80012c2:	2205      	movs	r2, #5
 80012c4:	f7ff fbdc 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos + 4, ropeWidth, 1, ILI9341_BLUE);     // Center rope blue
 80012c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001334 <draw_rope+0x204>)
 80012ca:	8818      	ldrh	r0, [r3, #0]
 80012cc:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <draw_rope+0x200>)
 80012ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3304      	adds	r3, #4
 80012d6:	b299      	uxth	r1, r3
 80012d8:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <draw_rope+0x208>)
 80012da:	881a      	ldrh	r2, [r3, #0]
 80012dc:	231f      	movs	r3, #31
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	2301      	movs	r3, #1
 80012e2:	f7ff fbcd 	bl	8000a80 <ILI9341_FillRect>
    ILI9341_FillRect(markerX + 15, lastPos + 4, 5, 1, ILI9341_BLACK);     // Right side black
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <draw_rope+0x20c>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	330f      	adds	r3, #15
 80012ec:	b298      	uxth	r0, r3
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <draw_rope+0x200>)
 80012f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	3304      	adds	r3, #4
 80012f8:	b299      	uxth	r1, r3
 80012fa:	2300      	movs	r3, #0
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	2301      	movs	r3, #1
 8001300:	2205      	movs	r2, #5
 8001302:	f7ff fbbd 	bl	8000a80 <ILI9341_FillRect>
    // Marker top edge: full green
    ILI9341_FillRect(markerX, pos - 5, markerWidth, 1, ILI9341_GREEN);
 8001306:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <draw_rope+0x20c>)
 8001308:	8818      	ldrh	r0, [r3, #0]
 800130a:	88fb      	ldrh	r3, [r7, #6]
 800130c:	3b05      	subs	r3, #5
 800130e:	b299      	uxth	r1, r3
 8001310:	4b0b      	ldr	r3, [pc, #44]	@ (8001340 <draw_rope+0x210>)
 8001312:	881a      	ldrh	r2, [r3, #0]
 8001314:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	2301      	movs	r3, #1
 800131c:	f7ff fbb0 	bl	8000a80 <ILI9341_FillRect>
  }
  
  lastPos = pos;
 8001320:	4a03      	ldr	r2, [pc, #12]	@ (8001330 <draw_rope+0x200>)
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	8013      	strh	r3, [r2, #0]
 8001326:	e000      	b.n	800132a <draw_rope+0x1fa>
  if(pos == lastPos) return;
 8001328:	bf00      	nop
}
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	bd90      	pop	{r4, r7, pc}
 8001330:	20000068 	.word	0x20000068
 8001334:	20000040 	.word	0x20000040
 8001338:	20000042 	.word	0x20000042
 800133c:	20000048 	.word	0x20000048
 8001340:	20000046 	.word	0x20000046
 8001344:	20000044 	.word	0x20000044

08001348 <main_game_logic>:

void main_game_logic(int weight_MInh, int weight_Kiet){
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	6039      	str	r1, [r7, #0]

  int rope_change = abs(weight_MInh - weight_Kiet) / 1000 * 2;
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b00      	cmp	r3, #0
 800135a:	bfb8      	it	lt
 800135c:	425b      	neglt	r3, r3
 800135e:	4a29      	ldr	r2, [pc, #164]	@ (8001404 <main_game_logic+0xbc>)
 8001360:	fb82 1203 	smull	r1, r2, r2, r3
 8001364:	1192      	asrs	r2, r2, #6
 8001366:	17db      	asrs	r3, r3, #31
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	60fb      	str	r3, [r7, #12]
  if (rope_change == 0)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d043      	beq.n	80013fc <main_game_logic+0xb4>
	  return;
  int rope_dir = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
  if (weight_MInh > weight_Kiet)
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	429a      	cmp	r2, r3
 800137e:	dd02      	ble.n	8001386 <main_game_logic+0x3e>
	  rope_dir = 1;
 8001380:	2301      	movs	r3, #1
 8001382:	617b      	str	r3, [r7, #20]
 8001384:	e002      	b.n	800138c <main_game_logic+0x44>
  else
	  rope_dir = -1;
 8001386:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800138a:	617b      	str	r3, [r7, #20]

  for(int i = 1; i <= rope_change; i++){
 800138c:	2301      	movs	r3, #1
 800138e:	613b      	str	r3, [r7, #16]
 8001390:	e016      	b.n	80013c0 <main_game_logic+0x78>
	  rope_pos += rope_dir;
 8001392:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <main_game_logic+0xc0>)
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	4413      	add	r3, r2
 800139a:	4a1b      	ldr	r2, [pc, #108]	@ (8001408 <main_game_logic+0xc0>)
 800139c:	6013      	str	r3, [r2, #0]
	  if(rope_pos == 95 || rope_pos == 225)
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <main_game_logic+0xc0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2b5f      	cmp	r3, #95	@ 0x5f
 80013a4:	d010      	beq.n	80013c8 <main_game_logic+0x80>
 80013a6:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <main_game_logic+0xc0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2be1      	cmp	r3, #225	@ 0xe1
 80013ac:	d00c      	beq.n	80013c8 <main_game_logic+0x80>
		  break;
	  draw_rope(rope_pos);
 80013ae:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <main_game_logic+0xc0>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff febb 	bl	8001130 <draw_rope>
  for(int i = 1; i <= rope_change; i++){
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	3301      	adds	r3, #1
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	dde4      	ble.n	8001392 <main_game_logic+0x4a>
  }
  if (rope_pos == 95) {
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <main_game_logic+0xc0>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b5f      	cmp	r3, #95	@ 0x5f
 80013ce:	d108      	bne.n	80013e2 <main_game_logic+0x9a>
	  game_state = 2;
 80013d0:	4b0e      	ldr	r3, [pc, #56]	@ (800140c <main_game_logic+0xc4>)
 80013d2:	2202      	movs	r2, #2
 80013d4:	701a      	strb	r2, [r3, #0]
	  winner = 2;
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <main_game_logic+0xc8>)
 80013d8:	2202      	movs	r2, #2
 80013da:	701a      	strb	r2, [r3, #0]
	  draw_end_screen();
 80013dc:	f7ff fe40 	bl	8001060 <draw_end_screen>
 80013e0:	e00d      	b.n	80013fe <main_game_logic+0xb6>
  }
  else if (rope_pos == 225) {
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <main_game_logic+0xc0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2be1      	cmp	r3, #225	@ 0xe1
 80013e8:	d109      	bne.n	80013fe <main_game_logic+0xb6>
	  game_state = 2;
 80013ea:	4b08      	ldr	r3, [pc, #32]	@ (800140c <main_game_logic+0xc4>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	701a      	strb	r2, [r3, #0]
	  winner = 1;
 80013f0:	4b07      	ldr	r3, [pc, #28]	@ (8001410 <main_game_logic+0xc8>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	701a      	strb	r2, [r3, #0]
	  draw_end_screen();
 80013f6:	f7ff fe33 	bl	8001060 <draw_end_screen>
 80013fa:	e000      	b.n	80013fe <main_game_logic+0xb6>
	  return;
 80013fc:	bf00      	nop
  }
}
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	10624dd3 	.word	0x10624dd3
 8001408:	2000004c 	.word	0x2000004c
 800140c:	2000022c 	.word	0x2000022c
 8001410:	2000022d 	.word	0x2000022d

08001414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b0b8      	sub	sp, #224	@ 0xe0
 8001418:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800141a:	f000 fccd 	bl	8001db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800141e:	f000 f8b1 	bl	8001584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001422:	f000 f9eb 	bl	80017fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001426:	f000 f9c9 	bl	80017bc <MX_DMA_Init>
  MX_SPI5_Init();
 800142a:	f000 f91b 	bl	8001664 <MX_SPI5_Init>
  MX_TIM2_Init();
 800142e:	f000 f94f 	bl	80016d0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001432:	f000 f999 	bl	8001768 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001436:	4845      	ldr	r0, [pc, #276]	@ (800154c <main+0x138>)
 8001438:	f002 fb4e 	bl	8003ad8 <HAL_TIM_Base_Start>

  // Initialize HX711 modules
  HAL_GPIO_WritePin(SCK_PORT_1, SCK_PIN_1, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001442:	4843      	ldr	r0, [pc, #268]	@ (8001550 <main+0x13c>)
 8001444:	f001 fb0e 	bl	8002a64 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCK_PORT_2, SCK_PIN_2, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	2180      	movs	r1, #128	@ 0x80
 800144c:	4841      	ldr	r0, [pc, #260]	@ (8001554 <main+0x140>)
 800144e:	f001 fb09 	bl	8002a64 <HAL_GPIO_WritePin>

  ILI9341_Init();
 8001452:	f7ff f963 	bl	800071c <ILI9341_Init>
  ILI9341_SetRotation(0);
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff fae8 	bl	8000a2c <ILI9341_SetRotation>
  
  // Show welcome screen
  draw_welcome_screen();
 800145c:	f7ff fdb8 	bl	8000fd0 <draw_welcome_screen>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t debug = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  int weight_MInh, weight_Kiet;
	  weight_MInh = weigh(DT_PORT_1, DT_PIN_1, SCK_PORT_1, SCK_PIN_1, tare1, knownOriginal1, knownHX711_1) / 1000;
 8001466:	4b3c      	ldr	r3, [pc, #240]	@ (8001558 <main+0x144>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a3c      	ldr	r2, [pc, #240]	@ (800155c <main+0x148>)
 800146c:	edd2 7a00 	vldr	s15, [r2]
 8001470:	4a3b      	ldr	r2, [pc, #236]	@ (8001560 <main+0x14c>)
 8001472:	ed92 7a00 	vldr	s14, [r2]
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	eef0 0a47 	vmov.f32	s1, s14
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001484:	4a32      	ldr	r2, [pc, #200]	@ (8001550 <main+0x13c>)
 8001486:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800148a:	4831      	ldr	r0, [pc, #196]	@ (8001550 <main+0x13c>)
 800148c:	f7ff fd2a 	bl	8000ee4 <weigh>
 8001490:	4603      	mov	r3, r0
 8001492:	4a34      	ldr	r2, [pc, #208]	@ (8001564 <main+0x150>)
 8001494:	fb82 1203 	smull	r1, r2, r2, r3
 8001498:	1192      	asrs	r2, r2, #6
 800149a:	17db      	asrs	r3, r3, #31
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  weight_Kiet = weigh(DT_PORT_2, DT_PIN_2, SCK_PORT_2, SCK_PIN_2, tare2, knownOriginal2, knownHX711_2) / 1000;
 80014a2:	4b31      	ldr	r3, [pc, #196]	@ (8001568 <main+0x154>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a31      	ldr	r2, [pc, #196]	@ (800156c <main+0x158>)
 80014a8:	edd2 7a00 	vldr	s15, [r2]
 80014ac:	4a30      	ldr	r2, [pc, #192]	@ (8001570 <main+0x15c>)
 80014ae:	ed92 7a00 	vldr	s14, [r2]
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	eef0 0a47 	vmov.f32	s1, s14
 80014b8:	eeb0 0a67 	vmov.f32	s0, s15
 80014bc:	2380      	movs	r3, #128	@ 0x80
 80014be:	4a25      	ldr	r2, [pc, #148]	@ (8001554 <main+0x140>)
 80014c0:	2140      	movs	r1, #64	@ 0x40
 80014c2:	4824      	ldr	r0, [pc, #144]	@ (8001554 <main+0x140>)
 80014c4:	f7ff fd0e 	bl	8000ee4 <weigh>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a26      	ldr	r2, [pc, #152]	@ (8001564 <main+0x150>)
 80014cc:	fb82 1203 	smull	r1, r2, r2, r3
 80014d0:	1192      	asrs	r2, r2, #6
 80014d2:	17db      	asrs	r3, r3, #31
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  if (debug){
 80014da:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d012      	beq.n	8001508 <main+0xf4>
		  char buf[200];
		  sprintf(buf, "MInh Weight:%d gram | Kiet Weight:%d gram\r\n", weight_MInh, weight_Kiet);
 80014e2:	1d38      	adds	r0, r7, #4
 80014e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014e8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80014ec:	4921      	ldr	r1, [pc, #132]	@ (8001574 <main+0x160>)
 80014ee:	f003 f9eb 	bl	80048c8 <siprintf>
		  HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 100);
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7fe fe7b 	bl	80001f0 <strlen>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	1d39      	adds	r1, r7, #4
 8001500:	2364      	movs	r3, #100	@ 0x64
 8001502:	481d      	ldr	r0, [pc, #116]	@ (8001578 <main+0x164>)
 8001504:	f002 fe24 	bl	8004150 <HAL_UART_Transmit>
	  }
	  if (game_state == 0){
 8001508:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <main+0x168>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d109      	bne.n	8001524 <main+0x110>
		  HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 8001510:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001514:	481a      	ldr	r0, [pc, #104]	@ (8001580 <main+0x16c>)
 8001516:	f001 fabe 	bl	8002a96 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800151a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800151e:	f000 fcbd 	bl	8001e9c <HAL_Delay>
 8001522:	e7a0      	b.n	8001466 <main+0x52>
	  }
	  else if (game_state == 2){
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <main+0x168>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d108      	bne.n	800153e <main+0x12a>
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 800152c:	2180      	movs	r1, #128	@ 0x80
 800152e:	4808      	ldr	r0, [pc, #32]	@ (8001550 <main+0x13c>)
 8001530:	f001 fab1 	bl	8002a96 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 8001534:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001538:	f000 fcb0 	bl	8001e9c <HAL_Delay>
 800153c:	e793      	b.n	8001466 <main+0x52>
	  }
	  else
		  main_game_logic(weight_MInh, weight_Kiet);
 800153e:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 8001542:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 8001546:	f7ff feff 	bl	8001348 <main_game_logic>
  {
 800154a:	e78c      	b.n	8001466 <main+0x52>
 800154c:	2000019c 	.word	0x2000019c
 8001550:	40020400 	.word	0x40020400
 8001554:	40020000 	.word	0x40020000
 8001558:	20000050 	.word	0x20000050
 800155c:	20000054 	.word	0x20000054
 8001560:	20000058 	.word	0x20000058
 8001564:	10624dd3 	.word	0x10624dd3
 8001568:	2000005c 	.word	0x2000005c
 800156c:	20000060 	.word	0x20000060
 8001570:	20000064 	.word	0x20000064
 8001574:	0800525c 	.word	0x0800525c
 8001578:	200001e4 	.word	0x200001e4
 800157c:	2000022c 	.word	0x2000022c
 8001580:	40021800 	.word	0x40021800

08001584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b094      	sub	sp, #80	@ 0x50
 8001588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800158a:	f107 0320 	add.w	r3, r7, #32
 800158e:	2230      	movs	r2, #48	@ 0x30
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f003 f9ba 	bl	800490c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a8:	2300      	movs	r3, #0
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	4b2b      	ldr	r3, [pc, #172]	@ (800165c <SystemClock_Config+0xd8>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b0:	4a2a      	ldr	r2, [pc, #168]	@ (800165c <SystemClock_Config+0xd8>)
 80015b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b8:	4b28      	ldr	r3, [pc, #160]	@ (800165c <SystemClock_Config+0xd8>)
 80015ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015c4:	2300      	movs	r3, #0
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <SystemClock_Config+0xdc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a24      	ldr	r2, [pc, #144]	@ (8001660 <SystemClock_Config+0xdc>)
 80015ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015d2:	6013      	str	r3, [r2, #0]
 80015d4:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <SystemClock_Config+0xdc>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015e0:	2301      	movs	r3, #1
 80015e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ea:	2302      	movs	r3, #2
 80015ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015f4:	2304      	movs	r3, #4
 80015f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80015f8:	23b4      	movs	r3, #180	@ 0xb4
 80015fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015fc:	2302      	movs	r3, #2
 80015fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001600:	2304      	movs	r3, #4
 8001602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001604:	f107 0320 	add.w	r3, r7, #32
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fad3 	bl	8002bb4 <HAL_RCC_OscConfig>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001614:	f000 fa02 	bl	8001a1c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001618:	f001 fa7c 	bl	8002b14 <HAL_PWREx_EnableOverDrive>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001622:	f000 f9fb 	bl	8001a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001626:	230f      	movs	r3, #15
 8001628:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162a:	2302      	movs	r3, #2
 800162c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001632:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001636:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001638:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800163c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800163e:	f107 030c 	add.w	r3, r7, #12
 8001642:	2105      	movs	r1, #5
 8001644:	4618      	mov	r0, r3
 8001646:	f001 fd2d 	bl	80030a4 <HAL_RCC_ClockConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001650:	f000 f9e4 	bl	8001a1c <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	3750      	adds	r7, #80	@ 0x50
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40023800 	.word	0x40023800
 8001660:	40007000 	.word	0x40007000

08001664 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001668:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <MX_SPI5_Init+0x64>)
 800166a:	4a18      	ldr	r2, [pc, #96]	@ (80016cc <MX_SPI5_Init+0x68>)
 800166c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800166e:	4b16      	ldr	r3, [pc, #88]	@ (80016c8 <MX_SPI5_Init+0x64>)
 8001670:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001674:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001676:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <MX_SPI5_Init+0x64>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <MX_SPI5_Init+0x64>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001682:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <MX_SPI5_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001688:	4b0f      	ldr	r3, [pc, #60]	@ (80016c8 <MX_SPI5_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800168e:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <MX_SPI5_Init+0x64>)
 8001690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001694:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001696:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <MX_SPI5_Init+0x64>)
 8001698:	2208      	movs	r2, #8
 800169a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <MX_SPI5_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a2:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <MX_SPI5_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a8:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <MX_SPI5_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <MX_SPI5_Init+0x64>)
 80016b0:	220a      	movs	r2, #10
 80016b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80016b4:	4804      	ldr	r0, [pc, #16]	@ (80016c8 <MX_SPI5_Init+0x64>)
 80016b6:	f001 ff15 	bl	80034e4 <HAL_SPI_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80016c0:	f000 f9ac 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	200000e4 	.word	0x200000e4
 80016cc:	40015000 	.word	0x40015000

080016d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e4:	463b      	mov	r3, r7
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001764 <MX_TIM2_Init+0x94>)
 80016ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80016f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001764 <MX_TIM2_Init+0x94>)
 80016f6:	2247      	movs	r2, #71	@ 0x47
 80016f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <MX_TIM2_Init+0x94>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001700:	4b18      	ldr	r3, [pc, #96]	@ (8001764 <MX_TIM2_Init+0x94>)
 8001702:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001706:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001708:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <MX_TIM2_Init+0x94>)
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <MX_TIM2_Init+0x94>)
 8001710:	2200      	movs	r2, #0
 8001712:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001714:	4813      	ldr	r0, [pc, #76]	@ (8001764 <MX_TIM2_Init+0x94>)
 8001716:	f002 f98f 	bl	8003a38 <HAL_TIM_Base_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001720:	f000 f97c 	bl	8001a1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001728:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	4619      	mov	r1, r3
 8001730:	480c      	ldr	r0, [pc, #48]	@ (8001764 <MX_TIM2_Init+0x94>)
 8001732:	f002 fa39 	bl	8003ba8 <HAL_TIM_ConfigClockSource>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800173c:	f000 f96e 	bl	8001a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001740:	2300      	movs	r3, #0
 8001742:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001744:	2300      	movs	r3, #0
 8001746:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001748:	463b      	mov	r3, r7
 800174a:	4619      	mov	r1, r3
 800174c:	4805      	ldr	r0, [pc, #20]	@ (8001764 <MX_TIM2_Init+0x94>)
 800174e:	f002 fc33 	bl	8003fb8 <HAL_TIMEx_MasterConfigSynchronization>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001758:	f000 f960 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800175c:	bf00      	nop
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	2000019c 	.word	0x2000019c

08001768 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 800176e:	4a12      	ldr	r2, [pc, #72]	@ (80017b8 <MX_USART1_UART_Init+0x50>)
 8001770:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 8001774:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001778:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001786:	4b0b      	ldr	r3, [pc, #44]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b08      	ldr	r3, [pc, #32]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001798:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800179e:	4805      	ldr	r0, [pc, #20]	@ (80017b4 <MX_USART1_UART_Init+0x4c>)
 80017a0:	f002 fc86 	bl	80040b0 <HAL_UART_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017aa:	f000 f937 	bl	8001a1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200001e4 	.word	0x200001e4
 80017b8:	40011000 	.word	0x40011000

080017bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	4b0c      	ldr	r3, [pc, #48]	@ (80017f8 <MX_DMA_Init+0x3c>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4a0b      	ldr	r2, [pc, #44]	@ (80017f8 <MX_DMA_Init+0x3c>)
 80017cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4b09      	ldr	r3, [pc, #36]	@ (80017f8 <MX_DMA_Init+0x3c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80017de:	2200      	movs	r2, #0
 80017e0:	2100      	movs	r1, #0
 80017e2:	203c      	movs	r0, #60	@ 0x3c
 80017e4:	f000 fc59 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80017e8:	203c      	movs	r0, #60	@ 0x3c
 80017ea:	f000 fc72 	bl	80020d2 <HAL_NVIC_EnableIRQ>

}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40023800 	.word	0x40023800

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08c      	sub	sp, #48	@ 0x30
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 031c 	add.w	r3, r7, #28
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	61bb      	str	r3, [r7, #24]
 8001816:	4b7b      	ldr	r3, [pc, #492]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a7a      	ldr	r2, [pc, #488]	@ (8001a04 <MX_GPIO_Init+0x208>)
 800181c:	f043 0320 	orr.w	r3, r3, #32
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b78      	ldr	r3, [pc, #480]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0320 	and.w	r3, r3, #32
 800182a:	61bb      	str	r3, [r7, #24]
 800182c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	4b74      	ldr	r3, [pc, #464]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a73      	ldr	r2, [pc, #460]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b71      	ldr	r3, [pc, #452]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001846:	617b      	str	r3, [r7, #20]
 8001848:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	4b6d      	ldr	r3, [pc, #436]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a6c      	ldr	r2, [pc, #432]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a04 <MX_GPIO_Init+0x208>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	4b66      	ldr	r3, [pc, #408]	@ (8001a04 <MX_GPIO_Init+0x208>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a65      	ldr	r2, [pc, #404]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b63      	ldr	r3, [pc, #396]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	4b5f      	ldr	r3, [pc, #380]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a5e      	ldr	r2, [pc, #376]	@ (8001a04 <MX_GPIO_Init+0x208>)
 800188c:	f043 0308 	orr.w	r3, r3, #8
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b5c      	ldr	r3, [pc, #368]	@ (8001a04 <MX_GPIO_Init+0x208>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	4b58      	ldr	r3, [pc, #352]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	4a57      	ldr	r2, [pc, #348]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ae:	4b55      	ldr	r3, [pc, #340]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	4b51      	ldr	r3, [pc, #324]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a50      	ldr	r2, [pc, #320]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001a04 <MX_GPIO_Init+0x208>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2104      	movs	r1, #4
 80018da:	484b      	ldr	r0, [pc, #300]	@ (8001a08 <MX_GPIO_Init+0x20c>)
 80018dc:	f001 f8c2 	bl	8002a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2180      	movs	r1, #128	@ 0x80
 80018e4:	4849      	ldr	r0, [pc, #292]	@ (8001a0c <MX_GPIO_Init+0x210>)
 80018e6:	f001 f8bd 	bl	8002a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80018f0:	4847      	ldr	r0, [pc, #284]	@ (8001a10 <MX_GPIO_Init+0x214>)
 80018f2:	f001 f8b7 	bl	8002a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018fc:	4845      	ldr	r0, [pc, #276]	@ (8001a14 <MX_GPIO_Init+0x218>)
 80018fe:	f001 f8b1 	bl	8002a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 8001902:	2200      	movs	r2, #0
 8001904:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8001908:	4843      	ldr	r0, [pc, #268]	@ (8001a18 <MX_GPIO_Init+0x21c>)
 800190a:	f001 f8ab 	bl	8002a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800190e:	2304      	movs	r3, #4
 8001910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191e:	f107 031c 	add.w	r3, r7, #28
 8001922:	4619      	mov	r1, r3
 8001924:	4838      	ldr	r0, [pc, #224]	@ (8001a08 <MX_GPIO_Init+0x20c>)
 8001926:	f000 fed9 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800192a:	2301      	movs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800192e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001932:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 031c 	add.w	r3, r7, #28
 800193c:	4619      	mov	r1, r3
 800193e:	4833      	ldr	r0, [pc, #204]	@ (8001a0c <MX_GPIO_Init+0x210>)
 8001940:	f000 fecc 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001944:	2340      	movs	r3, #64	@ 0x40
 8001946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001948:	2300      	movs	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	4619      	mov	r1, r3
 8001956:	482d      	ldr	r0, [pc, #180]	@ (8001a0c <MX_GPIO_Init+0x210>)
 8001958:	f000 fec0 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800195c:	2380      	movs	r3, #128	@ 0x80
 800195e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	2301      	movs	r3, #1
 8001962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 031c 	add.w	r3, r7, #28
 8001970:	4619      	mov	r1, r3
 8001972:	4826      	ldr	r0, [pc, #152]	@ (8001a0c <MX_GPIO_Init+0x210>)
 8001974:	f000 feb2 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001978:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800197c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197e:	2301      	movs	r3, #1
 8001980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800198a:	f107 031c 	add.w	r3, r7, #28
 800198e:	4619      	mov	r1, r3
 8001990:	481f      	ldr	r0, [pc, #124]	@ (8001a10 <MX_GPIO_Init+0x214>)
 8001992:	f000 fea3 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001996:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800199c:	2301      	movs	r3, #1
 800199e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019a8:	f107 031c 	add.w	r3, r7, #28
 80019ac:	4619      	mov	r1, r3
 80019ae:	4819      	ldr	r0, [pc, #100]	@ (8001a14 <MX_GPIO_Init+0x218>)
 80019b0:	f000 fe94 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB7 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80019b4:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80019b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ba:	2301      	movs	r3, #1
 80019bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c2:	2300      	movs	r3, #0
 80019c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c6:	f107 031c 	add.w	r3, r7, #28
 80019ca:	4619      	mov	r1, r3
 80019cc:	4812      	ldr	r0, [pc, #72]	@ (8001a18 <MX_GPIO_Init+0x21c>)
 80019ce:	f000 fe85 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	480c      	ldr	r0, [pc, #48]	@ (8001a18 <MX_GPIO_Init+0x21c>)
 80019e8:	f000 fe78 	bl	80026dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2100      	movs	r1, #0
 80019f0:	2006      	movs	r0, #6
 80019f2:	f000 fb52 	bl	800209a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80019f6:	2006      	movs	r0, #6
 80019f8:	f000 fb6b 	bl	80020d2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019fc:	bf00      	nop
 80019fe:	3730      	adds	r7, #48	@ 0x30
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40020c00 	.word	0x40020c00
 8001a14:	40021800 	.word	0x40021800
 8001a18:	40020400 	.word	0x40020400

08001a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a20:	b672      	cpsid	i
}
 8001a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <Error_Handler+0x8>

08001a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
 8001a32:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	4a0f      	ldr	r2, [pc, #60]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a46:	607b      	str	r3, [r7, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	603b      	str	r3, [r7, #0]
 8001a4e:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	4a08      	ldr	r2, [pc, #32]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a62:	603b      	str	r3, [r7, #0]
 8001a64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800

08001a78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a30      	ldr	r2, [pc, #192]	@ (8001b58 <HAL_SPI_MspInit+0xe0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d15a      	bne.n	8001b50 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa2:	4a2e      	ldr	r2, [pc, #184]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001aa4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	4b28      	ldr	r3, [pc, #160]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	4a27      	ldr	r2, [pc, #156]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001ac0:	f043 0320 	orr.w	r3, r3, #32
 8001ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac6:	4b25      	ldr	r3, [pc, #148]	@ (8001b5c <HAL_SPI_MspInit+0xe4>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aca:	f003 0320 	and.w	r3, r3, #32
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001ad2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001ae4:	2305      	movs	r3, #5
 8001ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	4619      	mov	r1, r3
 8001aee:	481c      	ldr	r0, [pc, #112]	@ (8001b60 <HAL_SPI_MspInit+0xe8>)
 8001af0:	f000 fdf4 	bl	80026dc <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8001af4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001af6:	4a1c      	ldr	r2, [pc, #112]	@ (8001b68 <HAL_SPI_MspInit+0xf0>)
 8001af8:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8001afa:	4b1a      	ldr	r3, [pc, #104]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001afc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b00:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b02:	4b18      	ldr	r3, [pc, #96]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b04:	2240      	movs	r2, #64	@ 0x40
 8001b06:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b08:	4b16      	ldr	r3, [pc, #88]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b0e:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b14:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b16:	4b13      	ldr	r3, [pc, #76]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b28:	4b0e      	ldr	r3, [pc, #56]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8001b34:	480b      	ldr	r0, [pc, #44]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b36:	f000 fae7 	bl	8002108 <HAL_DMA_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001b40:	f7ff ff6c 	bl	8001a1c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b48:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b4a:	4a06      	ldr	r2, [pc, #24]	@ (8001b64 <HAL_SPI_MspInit+0xec>)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001b50:	bf00      	nop
 8001b52:	3728      	adds	r7, #40	@ 0x28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40015000 	.word	0x40015000
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40021400 	.word	0x40021400
 8001b64:	2000013c 	.word	0x2000013c
 8001b68:	40026470 	.word	0x40026470

08001b6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b7c:	d10d      	bne.n	8001b9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_TIM_Base_MspInit+0x3c>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <HAL_TIM_Base_MspInit+0x3c>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <HAL_TIM_Base_MspInit+0x3c>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800

08001bac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	@ 0x28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a19      	ldr	r2, [pc, #100]	@ (8001c30 <HAL_UART_MspInit+0x84>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d12c      	bne.n	8001c28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd6:	4a17      	ldr	r2, [pc, #92]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001bd8:	f043 0310 	orr.w	r3, r3, #16
 8001bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be2:	f003 0310 	and.w	r3, r3, #16
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a10      	ldr	r2, [pc, #64]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <HAL_UART_MspInit+0x88>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c06:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c14:	2303      	movs	r3, #3
 8001c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c18:	2307      	movs	r3, #7
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1c:	f107 0314 	add.w	r3, r7, #20
 8001c20:	4619      	mov	r1, r3
 8001c22:	4805      	ldr	r0, [pc, #20]	@ (8001c38 <HAL_UART_MspInit+0x8c>)
 8001c24:	f000 fd5a 	bl	80026dc <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c28:	bf00      	nop
 8001c2a:	3728      	adds	r7, #40	@ 0x28
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40011000 	.word	0x40011000
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40020000 	.word	0x40020000

08001c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <NMI_Handler+0x4>

08001c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <MemManage_Handler+0x4>

08001c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c92:	f000 f8e3 	bl	8001e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  if (game_state == 0){
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <EXTI0_IRQHandler+0x20>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d104      	bne.n	8001cb2 <EXTI0_IRQHandler+0x16>
	  game_state = 1;
 8001ca8:	4b04      	ldr	r3, [pc, #16]	@ (8001cbc <EXTI0_IRQHandler+0x20>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
	  draw_game_screen();
 8001cae:	f7ff fa13 	bl	80010d8 <draw_game_screen>
  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001cb2:	2001      	movs	r0, #1
 8001cb4:	f000 ff0a 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	2000022c 	.word	0x2000022c

08001cc0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8001cc4:	4802      	ldr	r0, [pc, #8]	@ (8001cd0 <DMA2_Stream4_IRQHandler+0x10>)
 8001cc6:	f000 facd 	bl	8002264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	2000013c 	.word	0x2000013c

08001cd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cdc:	4a14      	ldr	r2, [pc, #80]	@ (8001d30 <_sbrk+0x5c>)
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <_sbrk+0x60>)
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce8:	4b13      	ldr	r3, [pc, #76]	@ (8001d38 <_sbrk+0x64>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <_sbrk+0x64>)
 8001cf2:	4a12      	ldr	r2, [pc, #72]	@ (8001d3c <_sbrk+0x68>)
 8001cf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cf6:	4b10      	ldr	r3, [pc, #64]	@ (8001d38 <_sbrk+0x64>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d207      	bcs.n	8001d14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d04:	f002 fe0a 	bl	800491c <__errno>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d12:	e009      	b.n	8001d28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d14:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1a:	4b07      	ldr	r3, [pc, #28]	@ (8001d38 <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	4a05      	ldr	r2, [pc, #20]	@ (8001d38 <_sbrk+0x64>)
 8001d24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d26:	68fb      	ldr	r3, [r7, #12]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20030000 	.word	0x20030000
 8001d34:	00000400 	.word	0x00000400
 8001d38:	20000230 	.word	0x20000230
 8001d3c:	20000380 	.word	0x20000380

08001d40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d44:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <SystemInit+0x20>)
 8001d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4a:	4a05      	ldr	r2, [pc, #20]	@ (8001d60 <SystemInit+0x20>)
 8001d4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d9c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d68:	f7ff ffea 	bl	8001d40 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d6c:	480c      	ldr	r0, [pc, #48]	@ (8001da0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d6e:	490d      	ldr	r1, [pc, #52]	@ (8001da4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d70:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d74:	e002      	b.n	8001d7c <LoopCopyDataInit>

08001d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7a:	3304      	adds	r3, #4

08001d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d80:	d3f9      	bcc.n	8001d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d82:	4a0a      	ldr	r2, [pc, #40]	@ (8001dac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d84:	4c0a      	ldr	r4, [pc, #40]	@ (8001db0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d88:	e001      	b.n	8001d8e <LoopFillZerobss>

08001d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d8c:	3204      	adds	r2, #4

08001d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d90:	d3fb      	bcc.n	8001d8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d92:	f002 fdc9 	bl	8004928 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d96:	f7ff fb3d 	bl	8001414 <main>
  bx  lr    
 8001d9a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001d9c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da4:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8001da8:	08050a94 	.word	0x08050a94
  ldr r2, =_sbss
 8001dac:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001db0:	20000380 	.word	0x20000380

08001db4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db4:	e7fe      	b.n	8001db4 <ADC_IRQHandler>
	...

08001db8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_Init+0x40>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001df8 <HAL_Init+0x40>)
 8001dc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_Init+0x40>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001df8 <HAL_Init+0x40>)
 8001dce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd4:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <HAL_Init+0x40>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a07      	ldr	r2, [pc, #28]	@ (8001df8 <HAL_Init+0x40>)
 8001dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de0:	2003      	movs	r0, #3
 8001de2:	f000 f94f 	bl	8002084 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001de6:	200f      	movs	r0, #15
 8001de8:	f000 f808 	bl	8001dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dec:	f7ff fe1c 	bl	8001a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023c00 	.word	0x40023c00

08001dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e04:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <HAL_InitTick+0x54>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <HAL_InitTick+0x58>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f967 	bl	80020ee <HAL_SYSTICK_Config>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e00e      	b.n	8001e48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2b0f      	cmp	r3, #15
 8001e2e:	d80a      	bhi.n	8001e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e30:	2200      	movs	r2, #0
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e38:	f000 f92f 	bl	800209a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e3c:	4a06      	ldr	r2, [pc, #24]	@ (8001e58 <HAL_InitTick+0x5c>)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
 8001e44:	e000      	b.n	8001e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	2000006c 	.word	0x2000006c
 8001e54:	20000074 	.word	0x20000074
 8001e58:	20000070 	.word	0x20000070

08001e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e60:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <HAL_IncTick+0x20>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <HAL_IncTick+0x24>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	4a04      	ldr	r2, [pc, #16]	@ (8001e80 <HAL_IncTick+0x24>)
 8001e6e:	6013      	str	r3, [r2, #0]
}
 8001e70:	bf00      	nop
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	20000074 	.word	0x20000074
 8001e80:	20000234 	.word	0x20000234

08001e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return uwTick;
 8001e88:	4b03      	ldr	r3, [pc, #12]	@ (8001e98 <HAL_GetTick+0x14>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000234 	.word	0x20000234

08001e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea4:	f7ff ffee 	bl	8001e84 <HAL_GetTick>
 8001ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001eb4:	d005      	beq.n	8001ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee0 <HAL_Delay+0x44>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ec2:	bf00      	nop
 8001ec4:	f7ff ffde 	bl	8001e84 <HAL_GetTick>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d8f7      	bhi.n	8001ec4 <HAL_Delay+0x28>
  {
  }
}
 8001ed4:	bf00      	nop
 8001ed6:	bf00      	nop
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000074 	.word	0x20000074

08001ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efa:	68ba      	ldr	r2, [r7, #8]
 8001efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f00:	4013      	ands	r3, r2
 8001f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f16:	4a04      	ldr	r2, [pc, #16]	@ (8001f28 <__NVIC_SetPriorityGrouping+0x44>)
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	60d3      	str	r3, [r2, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f30:	4b04      	ldr	r3, [pc, #16]	@ (8001f44 <__NVIC_GetPriorityGrouping+0x18>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	0a1b      	lsrs	r3, r3, #8
 8001f36:	f003 0307 	and.w	r3, r3, #7
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db0b      	blt.n	8001f72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	f003 021f 	and.w	r2, r3, #31
 8001f60:	4907      	ldr	r1, [pc, #28]	@ (8001f80 <__NVIC_EnableIRQ+0x38>)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	2001      	movs	r0, #1
 8001f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	6039      	str	r1, [r7, #0]
 8001f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	db0a      	blt.n	8001fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	490c      	ldr	r1, [pc, #48]	@ (8001fd0 <__NVIC_SetPriority+0x4c>)
 8001f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa2:	0112      	lsls	r2, r2, #4
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	440b      	add	r3, r1
 8001fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fac:	e00a      	b.n	8001fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4908      	ldr	r1, [pc, #32]	@ (8001fd4 <__NVIC_SetPriority+0x50>)
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	3b04      	subs	r3, #4
 8001fbc:	0112      	lsls	r2, r2, #4
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	761a      	strb	r2, [r3, #24]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000e100 	.word	0xe000e100
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b089      	sub	sp, #36	@ 0x24
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 0307 	and.w	r3, r3, #7
 8001fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f1c3 0307 	rsb	r3, r3, #7
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	bf28      	it	cs
 8001ff6:	2304      	movcs	r3, #4
 8001ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	2b06      	cmp	r3, #6
 8002000:	d902      	bls.n	8002008 <NVIC_EncodePriority+0x30>
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	3b03      	subs	r3, #3
 8002006:	e000      	b.n	800200a <NVIC_EncodePriority+0x32>
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	fa02 f303 	lsl.w	r3, r2, r3
 8002016:	43da      	mvns	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	401a      	ands	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002020:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	fa01 f303 	lsl.w	r3, r1, r3
 800202a:	43d9      	mvns	r1, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002030:	4313      	orrs	r3, r2
         );
}
 8002032:	4618      	mov	r0, r3
 8002034:	3724      	adds	r7, #36	@ 0x24
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002050:	d301      	bcc.n	8002056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002052:	2301      	movs	r3, #1
 8002054:	e00f      	b.n	8002076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002056:	4a0a      	ldr	r2, [pc, #40]	@ (8002080 <SysTick_Config+0x40>)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3b01      	subs	r3, #1
 800205c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800205e:	210f      	movs	r1, #15
 8002060:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002064:	f7ff ff8e 	bl	8001f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <SysTick_Config+0x40>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206e:	4b04      	ldr	r3, [pc, #16]	@ (8002080 <SysTick_Config+0x40>)
 8002070:	2207      	movs	r2, #7
 8002072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	e000e010 	.word	0xe000e010

08002084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ff29 	bl	8001ee4 <__NVIC_SetPriorityGrouping>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	4603      	mov	r3, r0
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
 80020a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020ac:	f7ff ff3e 	bl	8001f2c <__NVIC_GetPriorityGrouping>
 80020b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	6978      	ldr	r0, [r7, #20]
 80020b8:	f7ff ff8e 	bl	8001fd8 <NVIC_EncodePriority>
 80020bc:	4602      	mov	r2, r0
 80020be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff ff5d 	bl	8001f84 <__NVIC_SetPriority>
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	4603      	mov	r3, r0
 80020da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff ff31 	bl	8001f48 <__NVIC_EnableIRQ>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b082      	sub	sp, #8
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ffa2 	bl	8002040 <SysTick_Config>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002114:	f7ff feb6 	bl	8001e84 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e099      	b.n	8002258 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2202      	movs	r2, #2
 8002128:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0201 	bic.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002144:	e00f      	b.n	8002166 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002146:	f7ff fe9d 	bl	8001e84 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b05      	cmp	r3, #5
 8002152:	d908      	bls.n	8002166 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2220      	movs	r2, #32
 8002158:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2203      	movs	r2, #3
 800215e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e078      	b.n	8002258 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1e8      	bne.n	8002146 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	4b38      	ldr	r3, [pc, #224]	@ (8002260 <HAL_DMA_Init+0x158>)
 8002180:	4013      	ands	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002192:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691b      	ldr	r3, [r3, #16]
 8002198:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800219e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	699b      	ldr	r3, [r3, #24]
 80021a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021bc:	2b04      	cmp	r3, #4
 80021be:	d107      	bne.n	80021d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	4313      	orrs	r3, r2
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	f023 0307 	bic.w	r3, r3, #7
 80021e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d117      	bne.n	800222a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4313      	orrs	r3, r2
 8002202:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00e      	beq.n	800222a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f9e9 	bl	80025e4 <DMA_CheckFifoParam>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d008      	beq.n	800222a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2240      	movs	r2, #64	@ 0x40
 800221c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002226:	2301      	movs	r3, #1
 8002228:	e016      	b.n	8002258 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 f9a0 	bl	8002578 <DMA_CalcBaseAndBitshift>
 8002238:	4603      	mov	r3, r0
 800223a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002240:	223f      	movs	r2, #63	@ 0x3f
 8002242:	409a      	lsls	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2201      	movs	r2, #1
 8002252:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	f010803f 	.word	0xf010803f

08002264 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002270:	4b8e      	ldr	r3, [pc, #568]	@ (80024ac <HAL_DMA_IRQHandler+0x248>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a8e      	ldr	r2, [pc, #568]	@ (80024b0 <HAL_DMA_IRQHandler+0x24c>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	0a9b      	lsrs	r3, r3, #10
 800227c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228e:	2208      	movs	r2, #8
 8002290:	409a      	lsls	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4013      	ands	r3, r2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d01a      	beq.n	80022d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d013      	beq.n	80022d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0204 	bic.w	r2, r2, #4
 80022b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	2208      	movs	r2, #8
 80022be:	409a      	lsls	r2, r3
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c8:	f043 0201 	orr.w	r2, r3, #1
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	2201      	movs	r2, #1
 80022d6:	409a      	lsls	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	4013      	ands	r3, r2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d012      	beq.n	8002306 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00b      	beq.n	8002306 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f2:	2201      	movs	r2, #1
 80022f4:	409a      	lsls	r2, r3
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022fe:	f043 0202 	orr.w	r2, r3, #2
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800230a:	2204      	movs	r2, #4
 800230c:	409a      	lsls	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	4013      	ands	r3, r2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d012      	beq.n	800233c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00b      	beq.n	800233c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002328:	2204      	movs	r2, #4
 800232a:	409a      	lsls	r2, r3
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002334:	f043 0204 	orr.w	r2, r3, #4
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002340:	2210      	movs	r2, #16
 8002342:	409a      	lsls	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4013      	ands	r3, r2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d043      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	2b00      	cmp	r3, #0
 8002358:	d03c      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235e:	2210      	movs	r2, #16
 8002360:	409a      	lsls	r2, r3
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d018      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d108      	bne.n	8002394 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	2b00      	cmp	r3, #0
 8002388:	d024      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	4798      	blx	r3
 8002392:	e01f      	b.n	80023d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002398:	2b00      	cmp	r3, #0
 800239a:	d01b      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
 80023a4:	e016      	b.n	80023d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d107      	bne.n	80023c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f022 0208 	bic.w	r2, r2, #8
 80023c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d003      	beq.n	80023d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d8:	2220      	movs	r2, #32
 80023da:	409a      	lsls	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 808f 	beq.w	8002504 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0310 	and.w	r3, r3, #16
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 8087 	beq.w	8002504 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fa:	2220      	movs	r2, #32
 80023fc:	409a      	lsls	r2, r3
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b05      	cmp	r3, #5
 800240c:	d136      	bne.n	800247c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0216 	bic.w	r2, r2, #22
 800241c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800242c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	2b00      	cmp	r3, #0
 8002434:	d103      	bne.n	800243e <HAL_DMA_IRQHandler+0x1da>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800243a:	2b00      	cmp	r3, #0
 800243c:	d007      	beq.n	800244e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0208 	bic.w	r2, r2, #8
 800244c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002452:	223f      	movs	r2, #63	@ 0x3f
 8002454:	409a      	lsls	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2201      	movs	r2, #1
 800245e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800246e:	2b00      	cmp	r3, #0
 8002470:	d07e      	beq.n	8002570 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	4798      	blx	r3
        }
        return;
 800247a:	e079      	b.n	8002570 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d01d      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d10d      	bne.n	80024b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249c:	2b00      	cmp	r3, #0
 800249e:	d031      	beq.n	8002504 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	4798      	blx	r3
 80024a8:	e02c      	b.n	8002504 <HAL_DMA_IRQHandler+0x2a0>
 80024aa:	bf00      	nop
 80024ac:	2000006c 	.word	0x2000006c
 80024b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d023      	beq.n	8002504 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	4798      	blx	r3
 80024c4:	e01e      	b.n	8002504 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d10f      	bne.n	80024f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0210 	bic.w	r2, r2, #16
 80024e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002508:	2b00      	cmp	r3, #0
 800250a:	d032      	beq.n	8002572 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b00      	cmp	r3, #0
 8002516:	d022      	beq.n	800255e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2205      	movs	r2, #5
 800251c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0201 	bic.w	r2, r2, #1
 800252e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	3301      	adds	r3, #1
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	697a      	ldr	r2, [r7, #20]
 8002538:	429a      	cmp	r2, r3
 800253a:	d307      	bcc.n	800254c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f2      	bne.n	8002530 <HAL_DMA_IRQHandler+0x2cc>
 800254a:	e000      	b.n	800254e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800254c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002562:	2b00      	cmp	r3, #0
 8002564:	d005      	beq.n	8002572 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	4798      	blx	r3
 800256e:	e000      	b.n	8002572 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002570:	bf00      	nop
    }
  }
}
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	3b10      	subs	r3, #16
 8002588:	4a14      	ldr	r2, [pc, #80]	@ (80025dc <DMA_CalcBaseAndBitshift+0x64>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	091b      	lsrs	r3, r3, #4
 8002590:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002592:	4a13      	ldr	r2, [pc, #76]	@ (80025e0 <DMA_CalcBaseAndBitshift+0x68>)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4413      	add	r3, r2
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	461a      	mov	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d909      	bls.n	80025ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80025ae:	f023 0303 	bic.w	r3, r3, #3
 80025b2:	1d1a      	adds	r2, r3, #4
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80025b8:	e007      	b.n	80025ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80025c2:	f023 0303 	bic.w	r3, r3, #3
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	aaaaaaab 	.word	0xaaaaaaab
 80025e0:	08050a48 	.word	0x08050a48

080025e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d11f      	bne.n	800263e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d856      	bhi.n	80026b2 <DMA_CheckFifoParam+0xce>
 8002604:	a201      	add	r2, pc, #4	@ (adr r2, 800260c <DMA_CheckFifoParam+0x28>)
 8002606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800260a:	bf00      	nop
 800260c:	0800261d 	.word	0x0800261d
 8002610:	0800262f 	.word	0x0800262f
 8002614:	0800261d 	.word	0x0800261d
 8002618:	080026b3 	.word	0x080026b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002620:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d046      	beq.n	80026b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262c:	e043      	b.n	80026b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002632:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002636:	d140      	bne.n	80026ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800263c:	e03d      	b.n	80026ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002646:	d121      	bne.n	800268c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b03      	cmp	r3, #3
 800264c:	d837      	bhi.n	80026be <DMA_CheckFifoParam+0xda>
 800264e:	a201      	add	r2, pc, #4	@ (adr r2, 8002654 <DMA_CheckFifoParam+0x70>)
 8002650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002654:	08002665 	.word	0x08002665
 8002658:	0800266b 	.word	0x0800266b
 800265c:	08002665 	.word	0x08002665
 8002660:	0800267d 	.word	0x0800267d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
      break;
 8002668:	e030      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002672:	2b00      	cmp	r3, #0
 8002674:	d025      	beq.n	80026c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267a:	e022      	b.n	80026c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002680:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002684:	d11f      	bne.n	80026c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800268a:	e01c      	b.n	80026c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d903      	bls.n	800269a <DMA_CheckFifoParam+0xb6>
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b03      	cmp	r3, #3
 8002696:	d003      	beq.n	80026a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002698:	e018      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	73fb      	strb	r3, [r7, #15]
      break;
 800269e:	e015      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d00e      	beq.n	80026ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
      break;
 80026b0:	e00b      	b.n	80026ca <DMA_CheckFifoParam+0xe6>
      break;
 80026b2:	bf00      	nop
 80026b4:	e00a      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;
 80026b6:	bf00      	nop
 80026b8:	e008      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;
 80026ba:	bf00      	nop
 80026bc:	e006      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;
 80026be:	bf00      	nop
 80026c0:	e004      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;
 80026c2:	bf00      	nop
 80026c4:	e002      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;   
 80026c6:	bf00      	nop
 80026c8:	e000      	b.n	80026cc <DMA_CheckFifoParam+0xe8>
      break;
 80026ca:	bf00      	nop
    }
  } 
  
  return status; 
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3714      	adds	r7, #20
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop

080026dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	@ 0x24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026f2:	2300      	movs	r3, #0
 80026f4:	61fb      	str	r3, [r7, #28]
 80026f6:	e177      	b.n	80029e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026f8:	2201      	movs	r2, #1
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	4013      	ands	r3, r2
 800270a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	429a      	cmp	r2, r3
 8002712:	f040 8166 	bne.w	80029e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b01      	cmp	r3, #1
 8002720:	d005      	beq.n	800272e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272a:	2b02      	cmp	r3, #2
 800272c:	d130      	bne.n	8002790 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	2203      	movs	r2, #3
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002764:	2201      	movs	r2, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	091b      	lsrs	r3, r3, #4
 800277a:	f003 0201 	and.w	r2, r3, #1
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	2b03      	cmp	r3, #3
 800279a:	d017      	beq.n	80027cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	2203      	movs	r2, #3
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4013      	ands	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d123      	bne.n	8002820 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	08da      	lsrs	r2, r3, #3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3208      	adds	r2, #8
 80027e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	220f      	movs	r2, #15
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	4013      	ands	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	691a      	ldr	r2, [r3, #16]
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	08da      	lsrs	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3208      	adds	r2, #8
 800281a:	69b9      	ldr	r1, [r7, #24]
 800281c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	2203      	movs	r2, #3
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 0203 	and.w	r2, r3, #3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 80c0 	beq.w	80029e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b66      	ldr	r3, [pc, #408]	@ (8002a00 <HAL_GPIO_Init+0x324>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	4a65      	ldr	r2, [pc, #404]	@ (8002a00 <HAL_GPIO_Init+0x324>)
 800286c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002870:	6453      	str	r3, [r2, #68]	@ 0x44
 8002872:	4b63      	ldr	r3, [pc, #396]	@ (8002a00 <HAL_GPIO_Init+0x324>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800287e:	4a61      	ldr	r2, [pc, #388]	@ (8002a04 <HAL_GPIO_Init+0x328>)
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	089b      	lsrs	r3, r3, #2
 8002884:	3302      	adds	r3, #2
 8002886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800288a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	220f      	movs	r2, #15
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a58      	ldr	r2, [pc, #352]	@ (8002a08 <HAL_GPIO_Init+0x32c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d037      	beq.n	800291a <HAL_GPIO_Init+0x23e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a57      	ldr	r2, [pc, #348]	@ (8002a0c <HAL_GPIO_Init+0x330>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d031      	beq.n	8002916 <HAL_GPIO_Init+0x23a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a56      	ldr	r2, [pc, #344]	@ (8002a10 <HAL_GPIO_Init+0x334>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d02b      	beq.n	8002912 <HAL_GPIO_Init+0x236>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a55      	ldr	r2, [pc, #340]	@ (8002a14 <HAL_GPIO_Init+0x338>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d025      	beq.n	800290e <HAL_GPIO_Init+0x232>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a54      	ldr	r2, [pc, #336]	@ (8002a18 <HAL_GPIO_Init+0x33c>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d01f      	beq.n	800290a <HAL_GPIO_Init+0x22e>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a53      	ldr	r2, [pc, #332]	@ (8002a1c <HAL_GPIO_Init+0x340>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d019      	beq.n	8002906 <HAL_GPIO_Init+0x22a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a52      	ldr	r2, [pc, #328]	@ (8002a20 <HAL_GPIO_Init+0x344>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d013      	beq.n	8002902 <HAL_GPIO_Init+0x226>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a51      	ldr	r2, [pc, #324]	@ (8002a24 <HAL_GPIO_Init+0x348>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d00d      	beq.n	80028fe <HAL_GPIO_Init+0x222>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a50      	ldr	r2, [pc, #320]	@ (8002a28 <HAL_GPIO_Init+0x34c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d007      	beq.n	80028fa <HAL_GPIO_Init+0x21e>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a4f      	ldr	r2, [pc, #316]	@ (8002a2c <HAL_GPIO_Init+0x350>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d101      	bne.n	80028f6 <HAL_GPIO_Init+0x21a>
 80028f2:	2309      	movs	r3, #9
 80028f4:	e012      	b.n	800291c <HAL_GPIO_Init+0x240>
 80028f6:	230a      	movs	r3, #10
 80028f8:	e010      	b.n	800291c <HAL_GPIO_Init+0x240>
 80028fa:	2308      	movs	r3, #8
 80028fc:	e00e      	b.n	800291c <HAL_GPIO_Init+0x240>
 80028fe:	2307      	movs	r3, #7
 8002900:	e00c      	b.n	800291c <HAL_GPIO_Init+0x240>
 8002902:	2306      	movs	r3, #6
 8002904:	e00a      	b.n	800291c <HAL_GPIO_Init+0x240>
 8002906:	2305      	movs	r3, #5
 8002908:	e008      	b.n	800291c <HAL_GPIO_Init+0x240>
 800290a:	2304      	movs	r3, #4
 800290c:	e006      	b.n	800291c <HAL_GPIO_Init+0x240>
 800290e:	2303      	movs	r3, #3
 8002910:	e004      	b.n	800291c <HAL_GPIO_Init+0x240>
 8002912:	2302      	movs	r3, #2
 8002914:	e002      	b.n	800291c <HAL_GPIO_Init+0x240>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <HAL_GPIO_Init+0x240>
 800291a:	2300      	movs	r3, #0
 800291c:	69fa      	ldr	r2, [r7, #28]
 800291e:	f002 0203 	and.w	r2, r2, #3
 8002922:	0092      	lsls	r2, r2, #2
 8002924:	4093      	lsls	r3, r2
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4313      	orrs	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800292c:	4935      	ldr	r1, [pc, #212]	@ (8002a04 <HAL_GPIO_Init+0x328>)
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	089b      	lsrs	r3, r3, #2
 8002932:	3302      	adds	r3, #2
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800293a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800295e:	4a34      	ldr	r2, [pc, #208]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002964:	4b32      	ldr	r3, [pc, #200]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002988:	4a29      	ldr	r2, [pc, #164]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800298e:	4b28      	ldr	r3, [pc, #160]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4013      	ands	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029dc:	4a14      	ldr	r2, [pc, #80]	@ (8002a30 <HAL_GPIO_Init+0x354>)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	3301      	adds	r3, #1
 80029e6:	61fb      	str	r3, [r7, #28]
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	2b0f      	cmp	r3, #15
 80029ec:	f67f ae84 	bls.w	80026f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3724      	adds	r7, #36	@ 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800
 8002a04:	40013800 	.word	0x40013800
 8002a08:	40020000 	.word	0x40020000
 8002a0c:	40020400 	.word	0x40020400
 8002a10:	40020800 	.word	0x40020800
 8002a14:	40020c00 	.word	0x40020c00
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40021400 	.word	0x40021400
 8002a20:	40021800 	.word	0x40021800
 8002a24:	40021c00 	.word	0x40021c00
 8002a28:	40022000 	.word	0x40022000
 8002a2c:	40022400 	.word	0x40022400
 8002a30:	40013c00 	.word	0x40013c00

08002a34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
 8002a50:	e001      	b.n	8002a56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	807b      	strh	r3, [r7, #2]
 8002a70:	4613      	mov	r3, r2
 8002a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a74:	787b      	ldrb	r3, [r7, #1]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d003      	beq.n	8002a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a7a:	887a      	ldrh	r2, [r7, #2]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a80:	e003      	b.n	8002a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a82:	887b      	ldrh	r3, [r7, #2]
 8002a84:	041a      	lsls	r2, r3, #16
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	619a      	str	r2, [r3, #24]
}
 8002a8a:	bf00      	nop
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b085      	sub	sp, #20
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aa8:	887a      	ldrh	r2, [r7, #2]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4013      	ands	r3, r2
 8002aae:	041a      	lsls	r2, r3, #16
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	43d9      	mvns	r1, r3
 8002ab4:	887b      	ldrh	r3, [r7, #2]
 8002ab6:	400b      	ands	r3, r1
 8002ab8:	431a      	orrs	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	619a      	str	r2, [r3, #24]
}
 8002abe:	bf00      	nop
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
	...

08002acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ad6:	4b08      	ldr	r3, [pc, #32]	@ (8002af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ad8:	695a      	ldr	r2, [r3, #20]
 8002ada:	88fb      	ldrh	r3, [r7, #6]
 8002adc:	4013      	ands	r3, r2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d006      	beq.n	8002af0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ae2:	4a05      	ldr	r2, [pc, #20]	@ (8002af8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ae8:	88fb      	ldrh	r3, [r7, #6]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 f806 	bl	8002afc <HAL_GPIO_EXTI_Callback>
  }
}
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40013c00 	.word	0x40013c00

08002afc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	603b      	str	r3, [r7, #0]
 8002b22:	4b20      	ldr	r3, [pc, #128]	@ (8002ba4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	4a1f      	ldr	r2, [pc, #124]	@ (8002ba4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ba8 <HAL_PWREx_EnableOverDrive+0x94>)
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b40:	f7ff f9a0 	bl	8001e84 <HAL_GetTick>
 8002b44:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b46:	e009      	b.n	8002b5c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b48:	f7ff f99c 	bl	8001e84 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b56:	d901      	bls.n	8002b5c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e01f      	b.n	8002b9c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b5c:	4b13      	ldr	r3, [pc, #76]	@ (8002bac <HAL_PWREx_EnableOverDrive+0x98>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b68:	d1ee      	bne.n	8002b48 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002b6a:	4b11      	ldr	r3, [pc, #68]	@ (8002bb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b70:	f7ff f988 	bl	8001e84 <HAL_GetTick>
 8002b74:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b76:	e009      	b.n	8002b8c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b78:	f7ff f984 	bl	8001e84 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b86:	d901      	bls.n	8002b8c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e007      	b.n	8002b9c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b8c:	4b07      	ldr	r3, [pc, #28]	@ (8002bac <HAL_PWREx_EnableOverDrive+0x98>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b98:	d1ee      	bne.n	8002b78 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	420e0040 	.word	0x420e0040
 8002bac:	40007000 	.word	0x40007000
 8002bb0:	420e0044 	.word	0x420e0044

08002bb4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e267      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d075      	beq.n	8002cbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002bd2:	4b88      	ldr	r3, [pc, #544]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	2b04      	cmp	r3, #4
 8002bdc:	d00c      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bde:	4b85      	ldr	r3, [pc, #532]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	d112      	bne.n	8002c10 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bea:	4b82      	ldr	r3, [pc, #520]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bf6:	d10b      	bne.n	8002c10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf8:	4b7e      	ldr	r3, [pc, #504]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d05b      	beq.n	8002cbc <HAL_RCC_OscConfig+0x108>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d157      	bne.n	8002cbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e242      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c18:	d106      	bne.n	8002c28 <HAL_RCC_OscConfig+0x74>
 8002c1a:	4b76      	ldr	r3, [pc, #472]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a75      	ldr	r2, [pc, #468]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	e01d      	b.n	8002c64 <HAL_RCC_OscConfig+0xb0>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c30:	d10c      	bne.n	8002c4c <HAL_RCC_OscConfig+0x98>
 8002c32:	4b70      	ldr	r3, [pc, #448]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a6f      	ldr	r2, [pc, #444]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a6c      	ldr	r2, [pc, #432]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c48:	6013      	str	r3, [r2, #0]
 8002c4a:	e00b      	b.n	8002c64 <HAL_RCC_OscConfig+0xb0>
 8002c4c:	4b69      	ldr	r3, [pc, #420]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a68      	ldr	r2, [pc, #416]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c56:	6013      	str	r3, [r2, #0]
 8002c58:	4b66      	ldr	r3, [pc, #408]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a65      	ldr	r2, [pc, #404]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d013      	beq.n	8002c94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6c:	f7ff f90a 	bl	8001e84 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c74:	f7ff f906 	bl	8001e84 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b64      	cmp	r3, #100	@ 0x64
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e207      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c86:	4b5b      	ldr	r3, [pc, #364]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCC_OscConfig+0xc0>
 8002c92:	e014      	b.n	8002cbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c94:	f7ff f8f6 	bl	8001e84 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7ff f8f2 	bl	8001e84 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	@ 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e1f3      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cae:	4b51      	ldr	r3, [pc, #324]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1f0      	bne.n	8002c9c <HAL_RCC_OscConfig+0xe8>
 8002cba:	e000      	b.n	8002cbe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d063      	beq.n	8002d92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002cca:	4b4a      	ldr	r3, [pc, #296]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cd6:	4b47      	ldr	r3, [pc, #284]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002cde:	2b08      	cmp	r3, #8
 8002ce0:	d11c      	bne.n	8002d1c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ce2:	4b44      	ldr	r3, [pc, #272]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d116      	bne.n	8002d1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cee:	4b41      	ldr	r3, [pc, #260]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_RCC_OscConfig+0x152>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d001      	beq.n	8002d06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e1c7      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d06:	4b3b      	ldr	r3, [pc, #236]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4937      	ldr	r1, [pc, #220]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d1a:	e03a      	b.n	8002d92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d020      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d24:	4b34      	ldr	r3, [pc, #208]	@ (8002df8 <HAL_RCC_OscConfig+0x244>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2a:	f7ff f8ab 	bl	8001e84 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d32:	f7ff f8a7 	bl	8001e84 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e1a8      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d44:	4b2b      	ldr	r3, [pc, #172]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0f0      	beq.n	8002d32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d50:	4b28      	ldr	r3, [pc, #160]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	00db      	lsls	r3, r3, #3
 8002d5e:	4925      	ldr	r1, [pc, #148]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	600b      	str	r3, [r1, #0]
 8002d64:	e015      	b.n	8002d92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d66:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <HAL_RCC_OscConfig+0x244>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6c:	f7ff f88a 	bl	8001e84 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d74:	f7ff f886 	bl	8001e84 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e187      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d86:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f0      	bne.n	8002d74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d036      	beq.n	8002e0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d016      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da6:	4b15      	ldr	r3, [pc, #84]	@ (8002dfc <HAL_RCC_OscConfig+0x248>)
 8002da8:	2201      	movs	r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dac:	f7ff f86a 	bl	8001e84 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002db4:	f7ff f866 	bl	8001e84 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e167      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002df4 <HAL_RCC_OscConfig+0x240>)
 8002dc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x200>
 8002dd2:	e01b      	b.n	8002e0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dd4:	4b09      	ldr	r3, [pc, #36]	@ (8002dfc <HAL_RCC_OscConfig+0x248>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dda:	f7ff f853 	bl	8001e84 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002de0:	e00e      	b.n	8002e00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de2:	f7ff f84f 	bl	8001e84 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d907      	bls.n	8002e00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e150      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
 8002df4:	40023800 	.word	0x40023800
 8002df8:	42470000 	.word	0x42470000
 8002dfc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e00:	4b88      	ldr	r3, [pc, #544]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1ea      	bne.n	8002de2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 8097 	beq.w	8002f48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e1e:	4b81      	ldr	r3, [pc, #516]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10f      	bne.n	8002e4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	4b7d      	ldr	r3, [pc, #500]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	4a7c      	ldr	r2, [pc, #496]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3a:	4b7a      	ldr	r3, [pc, #488]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e46:	2301      	movs	r3, #1
 8002e48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e4a:	4b77      	ldr	r3, [pc, #476]	@ (8003028 <HAL_RCC_OscConfig+0x474>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d118      	bne.n	8002e88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e56:	4b74      	ldr	r3, [pc, #464]	@ (8003028 <HAL_RCC_OscConfig+0x474>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a73      	ldr	r2, [pc, #460]	@ (8003028 <HAL_RCC_OscConfig+0x474>)
 8002e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e62:	f7ff f80f 	bl	8001e84 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e68:	e008      	b.n	8002e7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e6a:	f7ff f80b 	bl	8001e84 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	2b02      	cmp	r3, #2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e10c      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e7c:	4b6a      	ldr	r3, [pc, #424]	@ (8003028 <HAL_RCC_OscConfig+0x474>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0f0      	beq.n	8002e6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d106      	bne.n	8002e9e <HAL_RCC_OscConfig+0x2ea>
 8002e90:	4b64      	ldr	r3, [pc, #400]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e94:	4a63      	ldr	r2, [pc, #396]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002e96:	f043 0301 	orr.w	r3, r3, #1
 8002e9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e9c:	e01c      	b.n	8002ed8 <HAL_RCC_OscConfig+0x324>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b05      	cmp	r3, #5
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x30c>
 8002ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eaa:	4a5e      	ldr	r2, [pc, #376]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002eac:	f043 0304 	orr.w	r3, r3, #4
 8002eb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eb2:	4b5c      	ldr	r3, [pc, #368]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb6:	4a5b      	ldr	r2, [pc, #364]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ebe:	e00b      	b.n	8002ed8 <HAL_RCC_OscConfig+0x324>
 8002ec0:	4b58      	ldr	r3, [pc, #352]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec4:	4a57      	ldr	r2, [pc, #348]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002ec6:	f023 0301 	bic.w	r3, r3, #1
 8002eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ecc:	4b55      	ldr	r3, [pc, #340]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002ece:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed0:	4a54      	ldr	r2, [pc, #336]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002ed2:	f023 0304 	bic.w	r3, r3, #4
 8002ed6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d015      	beq.n	8002f0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee0:	f7fe ffd0 	bl	8001e84 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ee6:	e00a      	b.n	8002efe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee8:	f7fe ffcc 	bl	8001e84 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e0cb      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002efe:	4b49      	ldr	r3, [pc, #292]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d0ee      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x334>
 8002f0a:	e014      	b.n	8002f36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0c:	f7fe ffba 	bl	8001e84 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f12:	e00a      	b.n	8002f2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f14:	f7fe ffb6 	bl	8001e84 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e0b5      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1ee      	bne.n	8002f14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f36:	7dfb      	ldrb	r3, [r7, #23]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d105      	bne.n	8002f48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3c:	4b39      	ldr	r3, [pc, #228]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	4a38      	ldr	r2, [pc, #224]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f000 80a1 	beq.w	8003094 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f52:	4b34      	ldr	r3, [pc, #208]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 030c 	and.w	r3, r3, #12
 8002f5a:	2b08      	cmp	r3, #8
 8002f5c:	d05c      	beq.n	8003018 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d141      	bne.n	8002fea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f66:	4b31      	ldr	r3, [pc, #196]	@ (800302c <HAL_RCC_OscConfig+0x478>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6c:	f7fe ff8a 	bl	8001e84 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f74:	f7fe ff86 	bl	8001e84 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e087      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f86:	4b27      	ldr	r3, [pc, #156]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69da      	ldr	r2, [r3, #28]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	019b      	lsls	r3, r3, #6
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa8:	085b      	lsrs	r3, r3, #1
 8002faa:	3b01      	subs	r3, #1
 8002fac:	041b      	lsls	r3, r3, #16
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb4:	061b      	lsls	r3, r3, #24
 8002fb6:	491b      	ldr	r1, [pc, #108]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800302c <HAL_RCC_OscConfig+0x478>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc2:	f7fe ff5f 	bl	8001e84 <HAL_GetTick>
 8002fc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fca:	f7fe ff5b 	bl	8001e84 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e05c      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fdc:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCC_OscConfig+0x416>
 8002fe8:	e054      	b.n	8003094 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fea:	4b10      	ldr	r3, [pc, #64]	@ (800302c <HAL_RCC_OscConfig+0x478>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7fe ff48 	bl	8001e84 <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fe ff44 	bl	8001e84 <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e045      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_RCC_OscConfig+0x470>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x444>
 8003016:	e03d      	b.n	8003094 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d107      	bne.n	8003030 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e038      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
 8003024:	40023800 	.word	0x40023800
 8003028:	40007000 	.word	0x40007000
 800302c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003030:	4b1b      	ldr	r3, [pc, #108]	@ (80030a0 <HAL_RCC_OscConfig+0x4ec>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	699b      	ldr	r3, [r3, #24]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d028      	beq.n	8003090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003048:	429a      	cmp	r2, r3
 800304a:	d121      	bne.n	8003090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003056:	429a      	cmp	r2, r3
 8003058:	d11a      	bne.n	8003090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003060:	4013      	ands	r3, r2
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003066:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003068:	4293      	cmp	r3, r2
 800306a:	d111      	bne.n	8003090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003076:	085b      	lsrs	r3, r3, #1
 8003078:	3b01      	subs	r3, #1
 800307a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800307c:	429a      	cmp	r2, r3
 800307e:	d107      	bne.n	8003090 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800308c:	429a      	cmp	r2, r3
 800308e:	d001      	beq.n	8003094 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003094:	2300      	movs	r3, #0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3718      	adds	r7, #24
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	40023800 	.word	0x40023800

080030a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d101      	bne.n	80030b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e0cc      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b8:	4b68      	ldr	r3, [pc, #416]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 030f 	and.w	r3, r3, #15
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d90c      	bls.n	80030e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c6:	4b65      	ldr	r3, [pc, #404]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ce:	4b63      	ldr	r3, [pc, #396]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e0b8      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d020      	beq.n	800312e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0304 	and.w	r3, r3, #4
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030f8:	4b59      	ldr	r3, [pc, #356]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	4a58      	ldr	r2, [pc, #352]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 80030fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003102:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0308 	and.w	r3, r3, #8
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003110:	4b53      	ldr	r3, [pc, #332]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	4a52      	ldr	r2, [pc, #328]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003116:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800311a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800311c:	4b50      	ldr	r3, [pc, #320]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	494d      	ldr	r1, [pc, #308]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 800312a:	4313      	orrs	r3, r2
 800312c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	2b00      	cmp	r3, #0
 8003138:	d044      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d107      	bne.n	8003152 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003142:	4b47      	ldr	r3, [pc, #284]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d119      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e07f      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	2b02      	cmp	r3, #2
 8003158:	d003      	beq.n	8003162 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800315e:	2b03      	cmp	r3, #3
 8003160:	d107      	bne.n	8003172 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003162:	4b3f      	ldr	r3, [pc, #252]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e06f      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003172:	4b3b      	ldr	r3, [pc, #236]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d101      	bne.n	8003182 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e067      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003182:	4b37      	ldr	r3, [pc, #220]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f023 0203 	bic.w	r2, r3, #3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4934      	ldr	r1, [pc, #208]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003190:	4313      	orrs	r3, r2
 8003192:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003194:	f7fe fe76 	bl	8001e84 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800319c:	f7fe fe72 	bl	8001e84 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e04f      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 020c 	and.w	r2, r3, #12
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d1eb      	bne.n	800319c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031c4:	4b25      	ldr	r3, [pc, #148]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d20c      	bcs.n	80031ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b22      	ldr	r3, [pc, #136]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b20      	ldr	r3, [pc, #128]	@ (800325c <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e032      	b.n	8003252 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031f8:	4b19      	ldr	r3, [pc, #100]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	4916      	ldr	r1, [pc, #88]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	4313      	orrs	r3, r2
 8003208:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b00      	cmp	r3, #0
 8003214:	d009      	beq.n	800322a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003216:	4b12      	ldr	r3, [pc, #72]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	00db      	lsls	r3, r3, #3
 8003224:	490e      	ldr	r1, [pc, #56]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	4313      	orrs	r3, r2
 8003228:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800322a:	f000 f821 	bl	8003270 <HAL_RCC_GetSysClockFreq>
 800322e:	4602      	mov	r2, r0
 8003230:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	091b      	lsrs	r3, r3, #4
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	490a      	ldr	r1, [pc, #40]	@ (8003264 <HAL_RCC_ClockConfig+0x1c0>)
 800323c:	5ccb      	ldrb	r3, [r1, r3]
 800323e:	fa22 f303 	lsr.w	r3, r2, r3
 8003242:	4a09      	ldr	r2, [pc, #36]	@ (8003268 <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003246:	4b09      	ldr	r3, [pc, #36]	@ (800326c <HAL_RCC_ClockConfig+0x1c8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f7fe fdd6 	bl	8001dfc <HAL_InitTick>

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	40023c00 	.word	0x40023c00
 8003260:	40023800 	.word	0x40023800
 8003264:	08050a30 	.word	0x08050a30
 8003268:	2000006c 	.word	0x2000006c
 800326c:	20000070 	.word	0x20000070

08003270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003270:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003274:	b094      	sub	sp, #80	@ 0x50
 8003276:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003288:	4b79      	ldr	r3, [pc, #484]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 030c 	and.w	r3, r3, #12
 8003290:	2b08      	cmp	r3, #8
 8003292:	d00d      	beq.n	80032b0 <HAL_RCC_GetSysClockFreq+0x40>
 8003294:	2b08      	cmp	r3, #8
 8003296:	f200 80e1 	bhi.w	800345c <HAL_RCC_GetSysClockFreq+0x1ec>
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x34>
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d003      	beq.n	80032aa <HAL_RCC_GetSysClockFreq+0x3a>
 80032a2:	e0db      	b.n	800345c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032a4:	4b73      	ldr	r3, [pc, #460]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x204>)
 80032a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032a8:	e0db      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032aa:	4b73      	ldr	r3, [pc, #460]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x208>)
 80032ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80032ae:	e0d8      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032b0:	4b6f      	ldr	r3, [pc, #444]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032ba:	4b6d      	ldr	r3, [pc, #436]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d063      	beq.n	800338e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032c6:	4b6a      	ldr	r3, [pc, #424]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	099b      	lsrs	r3, r3, #6
 80032cc:	2200      	movs	r2, #0
 80032ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80032d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80032da:	2300      	movs	r3, #0
 80032dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80032de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032e2:	4622      	mov	r2, r4
 80032e4:	462b      	mov	r3, r5
 80032e6:	f04f 0000 	mov.w	r0, #0
 80032ea:	f04f 0100 	mov.w	r1, #0
 80032ee:	0159      	lsls	r1, r3, #5
 80032f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032f4:	0150      	lsls	r0, r2, #5
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4621      	mov	r1, r4
 80032fc:	1a51      	subs	r1, r2, r1
 80032fe:	6139      	str	r1, [r7, #16]
 8003300:	4629      	mov	r1, r5
 8003302:	eb63 0301 	sbc.w	r3, r3, r1
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	f04f 0200 	mov.w	r2, #0
 800330c:	f04f 0300 	mov.w	r3, #0
 8003310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003314:	4659      	mov	r1, fp
 8003316:	018b      	lsls	r3, r1, #6
 8003318:	4651      	mov	r1, sl
 800331a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800331e:	4651      	mov	r1, sl
 8003320:	018a      	lsls	r2, r1, #6
 8003322:	4651      	mov	r1, sl
 8003324:	ebb2 0801 	subs.w	r8, r2, r1
 8003328:	4659      	mov	r1, fp
 800332a:	eb63 0901 	sbc.w	r9, r3, r1
 800332e:	f04f 0200 	mov.w	r2, #0
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800333a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800333e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003342:	4690      	mov	r8, r2
 8003344:	4699      	mov	r9, r3
 8003346:	4623      	mov	r3, r4
 8003348:	eb18 0303 	adds.w	r3, r8, r3
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	462b      	mov	r3, r5
 8003350:	eb49 0303 	adc.w	r3, r9, r3
 8003354:	60fb      	str	r3, [r7, #12]
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	f04f 0300 	mov.w	r3, #0
 800335e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003362:	4629      	mov	r1, r5
 8003364:	024b      	lsls	r3, r1, #9
 8003366:	4621      	mov	r1, r4
 8003368:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800336c:	4621      	mov	r1, r4
 800336e:	024a      	lsls	r2, r1, #9
 8003370:	4610      	mov	r0, r2
 8003372:	4619      	mov	r1, r3
 8003374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003376:	2200      	movs	r2, #0
 8003378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800337a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800337c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003380:	f7fc ff8e 	bl	80002a0 <__aeabi_uldivmod>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4613      	mov	r3, r2
 800338a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800338c:	e058      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800338e:	4b38      	ldr	r3, [pc, #224]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	099b      	lsrs	r3, r3, #6
 8003394:	2200      	movs	r2, #0
 8003396:	4618      	mov	r0, r3
 8003398:	4611      	mov	r1, r2
 800339a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800339e:	623b      	str	r3, [r7, #32]
 80033a0:	2300      	movs	r3, #0
 80033a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80033a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80033a8:	4642      	mov	r2, r8
 80033aa:	464b      	mov	r3, r9
 80033ac:	f04f 0000 	mov.w	r0, #0
 80033b0:	f04f 0100 	mov.w	r1, #0
 80033b4:	0159      	lsls	r1, r3, #5
 80033b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033ba:	0150      	lsls	r0, r2, #5
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4641      	mov	r1, r8
 80033c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80033c6:	4649      	mov	r1, r9
 80033c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80033cc:	f04f 0200 	mov.w	r2, #0
 80033d0:	f04f 0300 	mov.w	r3, #0
 80033d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033e0:	ebb2 040a 	subs.w	r4, r2, sl
 80033e4:	eb63 050b 	sbc.w	r5, r3, fp
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	00eb      	lsls	r3, r5, #3
 80033f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033f6:	00e2      	lsls	r2, r4, #3
 80033f8:	4614      	mov	r4, r2
 80033fa:	461d      	mov	r5, r3
 80033fc:	4643      	mov	r3, r8
 80033fe:	18e3      	adds	r3, r4, r3
 8003400:	603b      	str	r3, [r7, #0]
 8003402:	464b      	mov	r3, r9
 8003404:	eb45 0303 	adc.w	r3, r5, r3
 8003408:	607b      	str	r3, [r7, #4]
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003416:	4629      	mov	r1, r5
 8003418:	028b      	lsls	r3, r1, #10
 800341a:	4621      	mov	r1, r4
 800341c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003420:	4621      	mov	r1, r4
 8003422:	028a      	lsls	r2, r1, #10
 8003424:	4610      	mov	r0, r2
 8003426:	4619      	mov	r1, r3
 8003428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800342a:	2200      	movs	r2, #0
 800342c:	61bb      	str	r3, [r7, #24]
 800342e:	61fa      	str	r2, [r7, #28]
 8003430:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003434:	f7fc ff34 	bl	80002a0 <__aeabi_uldivmod>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4613      	mov	r3, r2
 800343e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003440:	4b0b      	ldr	r3, [pc, #44]	@ (8003470 <HAL_RCC_GetSysClockFreq+0x200>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	0c1b      	lsrs	r3, r3, #16
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	3301      	adds	r3, #1
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003450:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003454:	fbb2 f3f3 	udiv	r3, r2, r3
 8003458:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800345a:	e002      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800345c:	4b05      	ldr	r3, [pc, #20]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x204>)
 800345e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003464:	4618      	mov	r0, r3
 8003466:	3750      	adds	r7, #80	@ 0x50
 8003468:	46bd      	mov	sp, r7
 800346a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800346e:	bf00      	nop
 8003470:	40023800 	.word	0x40023800
 8003474:	00f42400 	.word	0x00f42400
 8003478:	007a1200 	.word	0x007a1200

0800347c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003480:	4b03      	ldr	r3, [pc, #12]	@ (8003490 <HAL_RCC_GetHCLKFreq+0x14>)
 8003482:	681b      	ldr	r3, [r3, #0]
}
 8003484:	4618      	mov	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	2000006c 	.word	0x2000006c

08003494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003498:	f7ff fff0 	bl	800347c <HAL_RCC_GetHCLKFreq>
 800349c:	4602      	mov	r2, r0
 800349e:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	0a9b      	lsrs	r3, r3, #10
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	4903      	ldr	r1, [pc, #12]	@ (80034b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034aa:	5ccb      	ldrb	r3, [r1, r3]
 80034ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	40023800 	.word	0x40023800
 80034b8:	08050a40 	.word	0x08050a40

080034bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034c0:	f7ff ffdc 	bl	800347c <HAL_RCC_GetHCLKFreq>
 80034c4:	4602      	mov	r2, r0
 80034c6:	4b05      	ldr	r3, [pc, #20]	@ (80034dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	0b5b      	lsrs	r3, r3, #13
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	4903      	ldr	r1, [pc, #12]	@ (80034e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034d2:	5ccb      	ldrb	r3, [r1, r3]
 80034d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d8:	4618      	mov	r0, r3
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40023800 	.word	0x40023800
 80034e0:	08050a40 	.word	0x08050a40

080034e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e07b      	b.n	80035ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d108      	bne.n	8003510 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003506:	d009      	beq.n	800351c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	61da      	str	r2, [r3, #28]
 800350e:	e005      	b.n	800351c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7fe fa9e 	bl	8001a78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2202      	movs	r2, #2
 8003540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003552:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800358c:	431a      	orrs	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035a0:	ea42 0103 	orr.w	r1, r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	0c1b      	lsrs	r3, r3, #16
 80035ba:	f003 0104 	and.w	r1, r3, #4
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	f003 0210 	and.w	r2, r3, #16
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b088      	sub	sp, #32
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	60b9      	str	r1, [r7, #8]
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	4613      	mov	r3, r2
 8003604:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003606:	f7fe fc3d 	bl	8001e84 <HAL_GetTick>
 800360a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800360c:	88fb      	ldrh	r3, [r7, #6]
 800360e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b01      	cmp	r3, #1
 800361a:	d001      	beq.n	8003620 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
 800361e:	e12a      	b.n	8003876 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d002      	beq.n	800362c <HAL_SPI_Transmit+0x36>
 8003626:	88fb      	ldrh	r3, [r7, #6]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e122      	b.n	8003876 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_SPI_Transmit+0x48>
 800363a:	2302      	movs	r3, #2
 800363c:	e11b      	b.n	8003876 <HAL_SPI_Transmit+0x280>
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2203      	movs	r2, #3
 800364a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	88fa      	ldrh	r2, [r7, #6]
 800365e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	88fa      	ldrh	r2, [r7, #6]
 8003664:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800368c:	d10f      	bne.n	80036ae <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800369c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d007      	beq.n	80036cc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036d4:	d152      	bne.n	800377c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d002      	beq.n	80036e4 <HAL_SPI_Transmit+0xee>
 80036de:	8b7b      	ldrh	r3, [r7, #26]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d145      	bne.n	8003770 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e8:	881a      	ldrh	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f4:	1c9a      	adds	r2, r3, #2
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036fe:	b29b      	uxth	r3, r3
 8003700:	3b01      	subs	r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003708:	e032      	b.n	8003770 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b02      	cmp	r3, #2
 8003716:	d112      	bne.n	800373e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371c:	881a      	ldrh	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003728:	1c9a      	adds	r2, r3, #2
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003732:	b29b      	uxth	r3, r3
 8003734:	3b01      	subs	r3, #1
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800373c:	e018      	b.n	8003770 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800373e:	f7fe fba1 	bl	8001e84 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d803      	bhi.n	8003756 <HAL_SPI_Transmit+0x160>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003754:	d102      	bne.n	800375c <HAL_SPI_Transmit+0x166>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d109      	bne.n	8003770 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e082      	b.n	8003876 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1c7      	bne.n	800370a <HAL_SPI_Transmit+0x114>
 800377a:	e053      	b.n	8003824 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <HAL_SPI_Transmit+0x194>
 8003784:	8b7b      	ldrh	r3, [r7, #26]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d147      	bne.n	800381a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	330c      	adds	r3, #12
 8003794:	7812      	ldrb	r2, [r2, #0]
 8003796:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80037b0:	e033      	b.n	800381a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d113      	bne.n	80037e8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	330c      	adds	r3, #12
 80037ca:	7812      	ldrb	r2, [r2, #0]
 80037cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	1c5a      	adds	r2, r3, #1
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037dc:	b29b      	uxth	r3, r3
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80037e6:	e018      	b.n	800381a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037e8:	f7fe fb4c 	bl	8001e84 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d803      	bhi.n	8003800 <HAL_SPI_Transmit+0x20a>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037fe:	d102      	bne.n	8003806 <HAL_SPI_Transmit+0x210>
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d109      	bne.n	800381a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e02d      	b.n	8003876 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800381e:	b29b      	uxth	r3, r3
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1c6      	bne.n	80037b2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	6839      	ldr	r1, [r7, #0]
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 f8b1 	bl	8003990 <SPI_EndRxTxTransaction>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d002      	beq.n	800383a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2220      	movs	r2, #32
 8003838:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d10a      	bne.n	8003858 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003842:	2300      	movs	r3, #0
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e000      	b.n	8003876 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003874:	2300      	movs	r3, #0
  }
}
 8003876:	4618      	mov	r0, r3
 8003878:	3720      	adds	r7, #32
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
	...

08003880 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	4613      	mov	r3, r2
 800388e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003890:	f7fe faf8 	bl	8001e84 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	4413      	add	r3, r2
 800389e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038a0:	f7fe faf0 	bl	8001e84 <HAL_GetTick>
 80038a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038a6:	4b39      	ldr	r3, [pc, #228]	@ (800398c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	015b      	lsls	r3, r3, #5
 80038ac:	0d1b      	lsrs	r3, r3, #20
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038b6:	e055      	b.n	8003964 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038be:	d051      	beq.n	8003964 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038c0:	f7fe fae0 	bl	8001e84 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	69fa      	ldr	r2, [r7, #28]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d902      	bls.n	80038d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d13d      	bne.n	8003952 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ee:	d111      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f8:	d004      	beq.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003902:	d107      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003912:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003918:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800391c:	d10f      	bne.n	800393e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800393c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e018      	b.n	8003984 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d102      	bne.n	800395e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
 800395c:	e002      	b.n	8003964 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3b01      	subs	r3, #1
 8003962:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4013      	ands	r3, r2
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	429a      	cmp	r2, r3
 8003972:	bf0c      	ite	eq
 8003974:	2301      	moveq	r3, #1
 8003976:	2300      	movne	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	429a      	cmp	r2, r3
 8003980:	d19a      	bne.n	80038b8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3720      	adds	r7, #32
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	2000006c 	.word	0x2000006c

08003990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2201      	movs	r2, #1
 80039a4:	2102      	movs	r1, #2
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f7ff ff6a 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d007      	beq.n	80039c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b6:	f043 0220 	orr.w	r2, r3, #32
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e032      	b.n	8003a28 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80039c2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a30 <SPI_EndRxTxTransaction+0xa0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a34 <SPI_EndRxTxTransaction+0xa4>)
 80039c8:	fba2 2303 	umull	r2, r3, r2, r3
 80039cc:	0d5b      	lsrs	r3, r3, #21
 80039ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80039d2:	fb02 f303 	mul.w	r3, r2, r3
 80039d6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039e0:	d112      	bne.n	8003a08 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	2200      	movs	r2, #0
 80039ea:	2180      	movs	r1, #128	@ 0x80
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f7ff ff47 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d016      	beq.n	8003a26 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fc:	f043 0220 	orr.w	r2, r3, #32
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e00f      	b.n	8003a28 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	3b01      	subs	r3, #1
 8003a12:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a1e:	2b80      	cmp	r3, #128	@ 0x80
 8003a20:	d0f2      	beq.n	8003a08 <SPI_EndRxTxTransaction+0x78>
 8003a22:	e000      	b.n	8003a26 <SPI_EndRxTxTransaction+0x96>
        break;
 8003a24:	bf00      	nop
  }

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	2000006c 	.word	0x2000006c
 8003a34:	165e9f81 	.word	0x165e9f81

08003a38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e041      	b.n	8003ace <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d106      	bne.n	8003a64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fe f884 	bl	8001b6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2202      	movs	r2, #2
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	3304      	adds	r3, #4
 8003a74:	4619      	mov	r1, r3
 8003a76:	4610      	mov	r0, r2
 8003a78:	f000 f95e 	bl	8003d38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2201      	movs	r2, #1
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d001      	beq.n	8003af0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e046      	b.n	8003b7e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a23      	ldr	r2, [pc, #140]	@ (8003b8c <HAL_TIM_Base_Start+0xb4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d022      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b0a:	d01d      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a1f      	ldr	r2, [pc, #124]	@ (8003b90 <HAL_TIM_Base_Start+0xb8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d018      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8003b94 <HAL_TIM_Base_Start+0xbc>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d013      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1c      	ldr	r2, [pc, #112]	@ (8003b98 <HAL_TIM_Base_Start+0xc0>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00e      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8003b9c <HAL_TIM_Base_Start+0xc4>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d009      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a19      	ldr	r2, [pc, #100]	@ (8003ba0 <HAL_TIM_Base_Start+0xc8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d004      	beq.n	8003b48 <HAL_TIM_Base_Start+0x70>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a18      	ldr	r2, [pc, #96]	@ (8003ba4 <HAL_TIM_Base_Start+0xcc>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d111      	bne.n	8003b6c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 0307 	and.w	r3, r3, #7
 8003b52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2b06      	cmp	r3, #6
 8003b58:	d010      	beq.n	8003b7c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f042 0201 	orr.w	r2, r2, #1
 8003b68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b6a:	e007      	b.n	8003b7c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	40010000 	.word	0x40010000
 8003b90:	40000400 	.word	0x40000400
 8003b94:	40000800 	.word	0x40000800
 8003b98:	40000c00 	.word	0x40000c00
 8003b9c:	40010400 	.word	0x40010400
 8003ba0:	40014000 	.word	0x40014000
 8003ba4:	40001800 	.word	0x40001800

08003ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_TIM_ConfigClockSource+0x1c>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e0b4      	b.n	8003d2e <HAL_TIM_ConfigClockSource+0x186>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bfc:	d03e      	beq.n	8003c7c <HAL_TIM_ConfigClockSource+0xd4>
 8003bfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c02:	f200 8087 	bhi.w	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c0a:	f000 8086 	beq.w	8003d1a <HAL_TIM_ConfigClockSource+0x172>
 8003c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c12:	d87f      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c14:	2b70      	cmp	r3, #112	@ 0x70
 8003c16:	d01a      	beq.n	8003c4e <HAL_TIM_ConfigClockSource+0xa6>
 8003c18:	2b70      	cmp	r3, #112	@ 0x70
 8003c1a:	d87b      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c1c:	2b60      	cmp	r3, #96	@ 0x60
 8003c1e:	d050      	beq.n	8003cc2 <HAL_TIM_ConfigClockSource+0x11a>
 8003c20:	2b60      	cmp	r3, #96	@ 0x60
 8003c22:	d877      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c24:	2b50      	cmp	r3, #80	@ 0x50
 8003c26:	d03c      	beq.n	8003ca2 <HAL_TIM_ConfigClockSource+0xfa>
 8003c28:	2b50      	cmp	r3, #80	@ 0x50
 8003c2a:	d873      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c2c:	2b40      	cmp	r3, #64	@ 0x40
 8003c2e:	d058      	beq.n	8003ce2 <HAL_TIM_ConfigClockSource+0x13a>
 8003c30:	2b40      	cmp	r3, #64	@ 0x40
 8003c32:	d86f      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c34:	2b30      	cmp	r3, #48	@ 0x30
 8003c36:	d064      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x15a>
 8003c38:	2b30      	cmp	r3, #48	@ 0x30
 8003c3a:	d86b      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d060      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x15a>
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d867      	bhi.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d05c      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x15a>
 8003c48:	2b10      	cmp	r3, #16
 8003c4a:	d05a      	beq.n	8003d02 <HAL_TIM_ConfigClockSource+0x15a>
 8003c4c:	e062      	b.n	8003d14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c5e:	f000 f98b 	bl	8003f78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	609a      	str	r2, [r3, #8]
      break;
 8003c7a:	e04f      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c8c:	f000 f974 	bl	8003f78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c9e:	609a      	str	r2, [r3, #8]
      break;
 8003ca0:	e03c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cae:	461a      	mov	r2, r3
 8003cb0:	f000 f8e8 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2150      	movs	r1, #80	@ 0x50
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f000 f941 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003cc0:	e02c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cce:	461a      	mov	r2, r3
 8003cd0:	f000 f907 	bl	8003ee2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2160      	movs	r1, #96	@ 0x60
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 f931 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003ce0:	e01c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f000 f8c8 	bl	8003e84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2140      	movs	r1, #64	@ 0x40
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f000 f921 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003d00:	e00c      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	f000 f918 	bl	8003f42 <TIM_ITRx_SetConfig>
      break;
 8003d12:	e003      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      break;
 8003d18:	e000      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
	...

08003d38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a43      	ldr	r2, [pc, #268]	@ (8003e58 <TIM_Base_SetConfig+0x120>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d013      	beq.n	8003d78 <TIM_Base_SetConfig+0x40>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d56:	d00f      	beq.n	8003d78 <TIM_Base_SetConfig+0x40>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a40      	ldr	r2, [pc, #256]	@ (8003e5c <TIM_Base_SetConfig+0x124>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00b      	beq.n	8003d78 <TIM_Base_SetConfig+0x40>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a3f      	ldr	r2, [pc, #252]	@ (8003e60 <TIM_Base_SetConfig+0x128>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d007      	beq.n	8003d78 <TIM_Base_SetConfig+0x40>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a3e      	ldr	r2, [pc, #248]	@ (8003e64 <TIM_Base_SetConfig+0x12c>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d003      	beq.n	8003d78 <TIM_Base_SetConfig+0x40>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a3d      	ldr	r2, [pc, #244]	@ (8003e68 <TIM_Base_SetConfig+0x130>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d108      	bne.n	8003d8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	4313      	orrs	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a32      	ldr	r2, [pc, #200]	@ (8003e58 <TIM_Base_SetConfig+0x120>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d02b      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d98:	d027      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a2f      	ldr	r2, [pc, #188]	@ (8003e5c <TIM_Base_SetConfig+0x124>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d023      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a2e      	ldr	r2, [pc, #184]	@ (8003e60 <TIM_Base_SetConfig+0x128>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d01f      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a2d      	ldr	r2, [pc, #180]	@ (8003e64 <TIM_Base_SetConfig+0x12c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d01b      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e68 <TIM_Base_SetConfig+0x130>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d017      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a2b      	ldr	r2, [pc, #172]	@ (8003e6c <TIM_Base_SetConfig+0x134>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d013      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a2a      	ldr	r2, [pc, #168]	@ (8003e70 <TIM_Base_SetConfig+0x138>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00f      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a29      	ldr	r2, [pc, #164]	@ (8003e74 <TIM_Base_SetConfig+0x13c>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d00b      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a28      	ldr	r2, [pc, #160]	@ (8003e78 <TIM_Base_SetConfig+0x140>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d007      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a27      	ldr	r2, [pc, #156]	@ (8003e7c <TIM_Base_SetConfig+0x144>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d003      	beq.n	8003dea <TIM_Base_SetConfig+0xb2>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a26      	ldr	r2, [pc, #152]	@ (8003e80 <TIM_Base_SetConfig+0x148>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d108      	bne.n	8003dfc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003df0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	689a      	ldr	r2, [r3, #8]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a0e      	ldr	r2, [pc, #56]	@ (8003e58 <TIM_Base_SetConfig+0x120>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d003      	beq.n	8003e2a <TIM_Base_SetConfig+0xf2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a10      	ldr	r2, [pc, #64]	@ (8003e68 <TIM_Base_SetConfig+0x130>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d103      	bne.n	8003e32 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	691a      	ldr	r2, [r3, #16]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f043 0204 	orr.w	r2, r3, #4
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2201      	movs	r2, #1
 8003e42:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	601a      	str	r2, [r3, #0]
}
 8003e4a:	bf00      	nop
 8003e4c:	3714      	adds	r7, #20
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40010000 	.word	0x40010000
 8003e5c:	40000400 	.word	0x40000400
 8003e60:	40000800 	.word	0x40000800
 8003e64:	40000c00 	.word	0x40000c00
 8003e68:	40010400 	.word	0x40010400
 8003e6c:	40014000 	.word	0x40014000
 8003e70:	40014400 	.word	0x40014400
 8003e74:	40014800 	.word	0x40014800
 8003e78:	40001800 	.word	0x40001800
 8003e7c:	40001c00 	.word	0x40001c00
 8003e80:	40002000 	.word	0x40002000

08003e84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	f023 0201 	bic.w	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	011b      	lsls	r3, r3, #4
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f023 030a 	bic.w	r3, r3, #10
 8003ec0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	621a      	str	r2, [r3, #32]
}
 8003ed6:	bf00      	nop
 8003ed8:	371c      	adds	r7, #28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b087      	sub	sp, #28
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f023 0210 	bic.w	r2, r3, #16
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	031b      	lsls	r3, r3, #12
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	4313      	orrs	r3, r2
 8003f16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	621a      	str	r2, [r3, #32]
}
 8003f36:	bf00      	nop
 8003f38:	371c      	adds	r7, #28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b085      	sub	sp, #20
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
 8003f4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f5a:	683a      	ldr	r2, [r7, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	f043 0307 	orr.w	r3, r3, #7
 8003f64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	609a      	str	r2, [r3, #8]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b087      	sub	sp, #28
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
 8003f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	021a      	lsls	r2, r3, #8
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	609a      	str	r2, [r3, #8]
}
 8003fac:	bf00      	nop
 8003fae:	371c      	adds	r7, #28
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e05a      	b.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a21      	ldr	r2, [pc, #132]	@ (8004094 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d022      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800401c:	d01d      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a1d      	ldr	r2, [pc, #116]	@ (8004098 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d018      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1b      	ldr	r2, [pc, #108]	@ (800409c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d013      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a1a      	ldr	r2, [pc, #104]	@ (80040a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d00e      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a18      	ldr	r2, [pc, #96]	@ (80040a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d009      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a17      	ldr	r2, [pc, #92]	@ (80040a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d004      	beq.n	800405a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a15      	ldr	r2, [pc, #84]	@ (80040ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d10c      	bne.n	8004074 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004060:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	4313      	orrs	r3, r2
 800406a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40010000 	.word	0x40010000
 8004098:	40000400 	.word	0x40000400
 800409c:	40000800 	.word	0x40000800
 80040a0:	40000c00 	.word	0x40000c00
 80040a4:	40010400 	.word	0x40010400
 80040a8:	40014000 	.word	0x40014000
 80040ac:	40001800 	.word	0x40001800

080040b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e042      	b.n	8004148 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fd fd68 	bl	8001bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2224      	movs	r2, #36	@ 0x24
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 f973 	bl	80043e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004108:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695a      	ldr	r2, [r3, #20]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004118:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68da      	ldr	r2, [r3, #12]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004128:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2220      	movs	r2, #32
 8004134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08a      	sub	sp, #40	@ 0x28
 8004154:	af02      	add	r7, sp, #8
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	4613      	mov	r3, r2
 800415e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b20      	cmp	r3, #32
 800416e:	d175      	bne.n	800425c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <HAL_UART_Transmit+0x2c>
 8004176:	88fb      	ldrh	r3, [r7, #6]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e06e      	b.n	800425e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2221      	movs	r2, #33	@ 0x21
 800418a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800418e:	f7fd fe79 	bl	8001e84 <HAL_GetTick>
 8004192:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	88fa      	ldrh	r2, [r7, #6]
 8004198:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	88fa      	ldrh	r2, [r7, #6]
 800419e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a8:	d108      	bne.n	80041bc <HAL_UART_Transmit+0x6c>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d104      	bne.n	80041bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	61bb      	str	r3, [r7, #24]
 80041ba:	e003      	b.n	80041c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041c0:	2300      	movs	r3, #0
 80041c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c4:	e02e      	b.n	8004224 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2200      	movs	r2, #0
 80041ce:	2180      	movs	r1, #128	@ 0x80
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f848 	bl	8004266 <UART_WaitOnFlagUntilTimeout>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2220      	movs	r2, #32
 80041e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e03a      	b.n	800425e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10b      	bne.n	8004206 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	3302      	adds	r3, #2
 8004202:	61bb      	str	r3, [r7, #24]
 8004204:	e007      	b.n	8004216 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	781a      	ldrb	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	3301      	adds	r3, #1
 8004214:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800421a:	b29b      	uxth	r3, r3
 800421c:	3b01      	subs	r3, #1
 800421e:	b29a      	uxth	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1cb      	bne.n	80041c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	2140      	movs	r1, #64	@ 0x40
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f814 	bl	8004266 <UART_WaitOnFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d005      	beq.n	8004250 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e006      	b.n	800425e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2220      	movs	r2, #32
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004258:	2300      	movs	r3, #0
 800425a:	e000      	b.n	800425e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800425c:	2302      	movs	r3, #2
  }
}
 800425e:	4618      	mov	r0, r3
 8004260:	3720      	adds	r7, #32
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}

08004266 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004266:	b580      	push	{r7, lr}
 8004268:	b086      	sub	sp, #24
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
 800426e:	60b9      	str	r1, [r7, #8]
 8004270:	603b      	str	r3, [r7, #0]
 8004272:	4613      	mov	r3, r2
 8004274:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004276:	e03b      	b.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004278:	6a3b      	ldr	r3, [r7, #32]
 800427a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800427e:	d037      	beq.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004280:	f7fd fe00 	bl	8001e84 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	6a3a      	ldr	r2, [r7, #32]
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <UART_WaitOnFlagUntilTimeout+0x30>
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d101      	bne.n	800429a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e03a      	b.n	8004310 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d023      	beq.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b80      	cmp	r3, #128	@ 0x80
 80042ac:	d020      	beq.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b40      	cmp	r3, #64	@ 0x40
 80042b2:	d01d      	beq.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d116      	bne.n	80042f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042c2:	2300      	movs	r3, #0
 80042c4:	617b      	str	r3, [r7, #20]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	617b      	str	r3, [r7, #20]
 80042d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f81d 	bl	8004318 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2208      	movs	r2, #8
 80042e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e00f      	b.n	8004310 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	4013      	ands	r3, r2
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	bf0c      	ite	eq
 8004300:	2301      	moveq	r3, #1
 8004302:	2300      	movne	r3, #0
 8004304:	b2db      	uxtb	r3, r3
 8004306:	461a      	mov	r2, r3
 8004308:	79fb      	ldrb	r3, [r7, #7]
 800430a:	429a      	cmp	r2, r3
 800430c:	d0b4      	beq.n	8004278 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004318:	b480      	push	{r7}
 800431a:	b095      	sub	sp, #84	@ 0x54
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800432a:	e853 3f00 	ldrex	r3, [r3]
 800432e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004332:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004336:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	330c      	adds	r3, #12
 800433e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004340:	643a      	str	r2, [r7, #64]	@ 0x40
 8004342:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004344:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004346:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004348:	e841 2300 	strex	r3, r2, [r1]
 800434c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800434e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1e5      	bne.n	8004320 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3314      	adds	r3, #20
 800435a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	e853 3f00 	ldrex	r3, [r3]
 8004362:	61fb      	str	r3, [r7, #28]
   return(result);
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f023 0301 	bic.w	r3, r3, #1
 800436a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3314      	adds	r3, #20
 8004372:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004374:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004376:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004378:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800437a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800437c:	e841 2300 	strex	r3, r2, [r1]
 8004380:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1e5      	bne.n	8004354 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438c:	2b01      	cmp	r3, #1
 800438e:	d119      	bne.n	80043c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	330c      	adds	r3, #12
 8004396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	e853 3f00 	ldrex	r3, [r3]
 800439e:	60bb      	str	r3, [r7, #8]
   return(result);
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f023 0310 	bic.w	r3, r3, #16
 80043a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	330c      	adds	r3, #12
 80043ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043b0:	61ba      	str	r2, [r7, #24]
 80043b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b4:	6979      	ldr	r1, [r7, #20]
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	e841 2300 	strex	r3, r2, [r1]
 80043bc:	613b      	str	r3, [r7, #16]
   return(result);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1e5      	bne.n	8004390 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2220      	movs	r2, #32
 80043c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80043d2:	bf00      	nop
 80043d4:	3754      	adds	r7, #84	@ 0x54
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
	...

080043e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043e4:	b0c0      	sub	sp, #256	@ 0x100
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80043f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043fc:	68d9      	ldr	r1, [r3, #12]
 80043fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	ea40 0301 	orr.w	r3, r0, r1
 8004408:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800440a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	431a      	orrs	r2, r3
 8004418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	431a      	orrs	r2, r3
 8004420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004424:	69db      	ldr	r3, [r3, #28]
 8004426:	4313      	orrs	r3, r2
 8004428:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004438:	f021 010c 	bic.w	r1, r1, #12
 800443c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004446:	430b      	orrs	r3, r1
 8004448:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800444a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800445a:	6999      	ldr	r1, [r3, #24]
 800445c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	ea40 0301 	orr.w	r3, r0, r1
 8004466:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	4b8f      	ldr	r3, [pc, #572]	@ (80046ac <UART_SetConfig+0x2cc>)
 8004470:	429a      	cmp	r2, r3
 8004472:	d005      	beq.n	8004480 <UART_SetConfig+0xa0>
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	4b8d      	ldr	r3, [pc, #564]	@ (80046b0 <UART_SetConfig+0x2d0>)
 800447c:	429a      	cmp	r2, r3
 800447e:	d104      	bne.n	800448a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004480:	f7ff f81c 	bl	80034bc <HAL_RCC_GetPCLK2Freq>
 8004484:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004488:	e003      	b.n	8004492 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800448a:	f7ff f803 	bl	8003494 <HAL_RCC_GetPCLK1Freq>
 800448e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800449c:	f040 810c 	bne.w	80046b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044a4:	2200      	movs	r2, #0
 80044a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80044b2:	4622      	mov	r2, r4
 80044b4:	462b      	mov	r3, r5
 80044b6:	1891      	adds	r1, r2, r2
 80044b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80044ba:	415b      	adcs	r3, r3
 80044bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044c2:	4621      	mov	r1, r4
 80044c4:	eb12 0801 	adds.w	r8, r2, r1
 80044c8:	4629      	mov	r1, r5
 80044ca:	eb43 0901 	adc.w	r9, r3, r1
 80044ce:	f04f 0200 	mov.w	r2, #0
 80044d2:	f04f 0300 	mov.w	r3, #0
 80044d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044e2:	4690      	mov	r8, r2
 80044e4:	4699      	mov	r9, r3
 80044e6:	4623      	mov	r3, r4
 80044e8:	eb18 0303 	adds.w	r3, r8, r3
 80044ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80044f0:	462b      	mov	r3, r5
 80044f2:	eb49 0303 	adc.w	r3, r9, r3
 80044f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80044fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004506:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800450a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800450e:	460b      	mov	r3, r1
 8004510:	18db      	adds	r3, r3, r3
 8004512:	653b      	str	r3, [r7, #80]	@ 0x50
 8004514:	4613      	mov	r3, r2
 8004516:	eb42 0303 	adc.w	r3, r2, r3
 800451a:	657b      	str	r3, [r7, #84]	@ 0x54
 800451c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004520:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004524:	f7fb febc 	bl	80002a0 <__aeabi_uldivmod>
 8004528:	4602      	mov	r2, r0
 800452a:	460b      	mov	r3, r1
 800452c:	4b61      	ldr	r3, [pc, #388]	@ (80046b4 <UART_SetConfig+0x2d4>)
 800452e:	fba3 2302 	umull	r2, r3, r3, r2
 8004532:	095b      	lsrs	r3, r3, #5
 8004534:	011c      	lsls	r4, r3, #4
 8004536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800453a:	2200      	movs	r2, #0
 800453c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004540:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004544:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004548:	4642      	mov	r2, r8
 800454a:	464b      	mov	r3, r9
 800454c:	1891      	adds	r1, r2, r2
 800454e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004550:	415b      	adcs	r3, r3
 8004552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004554:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004558:	4641      	mov	r1, r8
 800455a:	eb12 0a01 	adds.w	sl, r2, r1
 800455e:	4649      	mov	r1, r9
 8004560:	eb43 0b01 	adc.w	fp, r3, r1
 8004564:	f04f 0200 	mov.w	r2, #0
 8004568:	f04f 0300 	mov.w	r3, #0
 800456c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004570:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004574:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004578:	4692      	mov	sl, r2
 800457a:	469b      	mov	fp, r3
 800457c:	4643      	mov	r3, r8
 800457e:	eb1a 0303 	adds.w	r3, sl, r3
 8004582:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004586:	464b      	mov	r3, r9
 8004588:	eb4b 0303 	adc.w	r3, fp, r3
 800458c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800459c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045a4:	460b      	mov	r3, r1
 80045a6:	18db      	adds	r3, r3, r3
 80045a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80045aa:	4613      	mov	r3, r2
 80045ac:	eb42 0303 	adc.w	r3, r2, r3
 80045b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80045b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80045ba:	f7fb fe71 	bl	80002a0 <__aeabi_uldivmod>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	4611      	mov	r1, r2
 80045c4:	4b3b      	ldr	r3, [pc, #236]	@ (80046b4 <UART_SetConfig+0x2d4>)
 80045c6:	fba3 2301 	umull	r2, r3, r3, r1
 80045ca:	095b      	lsrs	r3, r3, #5
 80045cc:	2264      	movs	r2, #100	@ 0x64
 80045ce:	fb02 f303 	mul.w	r3, r2, r3
 80045d2:	1acb      	subs	r3, r1, r3
 80045d4:	00db      	lsls	r3, r3, #3
 80045d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80045da:	4b36      	ldr	r3, [pc, #216]	@ (80046b4 <UART_SetConfig+0x2d4>)
 80045dc:	fba3 2302 	umull	r2, r3, r3, r2
 80045e0:	095b      	lsrs	r3, r3, #5
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80045e8:	441c      	add	r4, r3
 80045ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045ee:	2200      	movs	r2, #0
 80045f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80045f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80045f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80045fc:	4642      	mov	r2, r8
 80045fe:	464b      	mov	r3, r9
 8004600:	1891      	adds	r1, r2, r2
 8004602:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004604:	415b      	adcs	r3, r3
 8004606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004608:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800460c:	4641      	mov	r1, r8
 800460e:	1851      	adds	r1, r2, r1
 8004610:	6339      	str	r1, [r7, #48]	@ 0x30
 8004612:	4649      	mov	r1, r9
 8004614:	414b      	adcs	r3, r1
 8004616:	637b      	str	r3, [r7, #52]	@ 0x34
 8004618:	f04f 0200 	mov.w	r2, #0
 800461c:	f04f 0300 	mov.w	r3, #0
 8004620:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004624:	4659      	mov	r1, fp
 8004626:	00cb      	lsls	r3, r1, #3
 8004628:	4651      	mov	r1, sl
 800462a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800462e:	4651      	mov	r1, sl
 8004630:	00ca      	lsls	r2, r1, #3
 8004632:	4610      	mov	r0, r2
 8004634:	4619      	mov	r1, r3
 8004636:	4603      	mov	r3, r0
 8004638:	4642      	mov	r2, r8
 800463a:	189b      	adds	r3, r3, r2
 800463c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004640:	464b      	mov	r3, r9
 8004642:	460a      	mov	r2, r1
 8004644:	eb42 0303 	adc.w	r3, r2, r3
 8004648:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800464c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004658:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800465c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004660:	460b      	mov	r3, r1
 8004662:	18db      	adds	r3, r3, r3
 8004664:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004666:	4613      	mov	r3, r2
 8004668:	eb42 0303 	adc.w	r3, r2, r3
 800466c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800466e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004672:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004676:	f7fb fe13 	bl	80002a0 <__aeabi_uldivmod>
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <UART_SetConfig+0x2d4>)
 8004680:	fba3 1302 	umull	r1, r3, r3, r2
 8004684:	095b      	lsrs	r3, r3, #5
 8004686:	2164      	movs	r1, #100	@ 0x64
 8004688:	fb01 f303 	mul.w	r3, r1, r3
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	3332      	adds	r3, #50	@ 0x32
 8004692:	4a08      	ldr	r2, [pc, #32]	@ (80046b4 <UART_SetConfig+0x2d4>)
 8004694:	fba2 2303 	umull	r2, r3, r2, r3
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	f003 0207 	and.w	r2, r3, #7
 800469e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4422      	add	r2, r4
 80046a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046a8:	e106      	b.n	80048b8 <UART_SetConfig+0x4d8>
 80046aa:	bf00      	nop
 80046ac:	40011000 	.word	0x40011000
 80046b0:	40011400 	.word	0x40011400
 80046b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046bc:	2200      	movs	r2, #0
 80046be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80046c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80046ca:	4642      	mov	r2, r8
 80046cc:	464b      	mov	r3, r9
 80046ce:	1891      	adds	r1, r2, r2
 80046d0:	6239      	str	r1, [r7, #32]
 80046d2:	415b      	adcs	r3, r3
 80046d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046da:	4641      	mov	r1, r8
 80046dc:	1854      	adds	r4, r2, r1
 80046de:	4649      	mov	r1, r9
 80046e0:	eb43 0501 	adc.w	r5, r3, r1
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	00eb      	lsls	r3, r5, #3
 80046ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046f2:	00e2      	lsls	r2, r4, #3
 80046f4:	4614      	mov	r4, r2
 80046f6:	461d      	mov	r5, r3
 80046f8:	4643      	mov	r3, r8
 80046fa:	18e3      	adds	r3, r4, r3
 80046fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004700:	464b      	mov	r3, r9
 8004702:	eb45 0303 	adc.w	r3, r5, r3
 8004706:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800470a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004716:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	f04f 0300 	mov.w	r3, #0
 8004722:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004726:	4629      	mov	r1, r5
 8004728:	008b      	lsls	r3, r1, #2
 800472a:	4621      	mov	r1, r4
 800472c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004730:	4621      	mov	r1, r4
 8004732:	008a      	lsls	r2, r1, #2
 8004734:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004738:	f7fb fdb2 	bl	80002a0 <__aeabi_uldivmod>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4b60      	ldr	r3, [pc, #384]	@ (80048c4 <UART_SetConfig+0x4e4>)
 8004742:	fba3 2302 	umull	r2, r3, r3, r2
 8004746:	095b      	lsrs	r3, r3, #5
 8004748:	011c      	lsls	r4, r3, #4
 800474a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800474e:	2200      	movs	r2, #0
 8004750:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004754:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004758:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800475c:	4642      	mov	r2, r8
 800475e:	464b      	mov	r3, r9
 8004760:	1891      	adds	r1, r2, r2
 8004762:	61b9      	str	r1, [r7, #24]
 8004764:	415b      	adcs	r3, r3
 8004766:	61fb      	str	r3, [r7, #28]
 8004768:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800476c:	4641      	mov	r1, r8
 800476e:	1851      	adds	r1, r2, r1
 8004770:	6139      	str	r1, [r7, #16]
 8004772:	4649      	mov	r1, r9
 8004774:	414b      	adcs	r3, r1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004784:	4659      	mov	r1, fp
 8004786:	00cb      	lsls	r3, r1, #3
 8004788:	4651      	mov	r1, sl
 800478a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800478e:	4651      	mov	r1, sl
 8004790:	00ca      	lsls	r2, r1, #3
 8004792:	4610      	mov	r0, r2
 8004794:	4619      	mov	r1, r3
 8004796:	4603      	mov	r3, r0
 8004798:	4642      	mov	r2, r8
 800479a:	189b      	adds	r3, r3, r2
 800479c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047a0:	464b      	mov	r3, r9
 80047a2:	460a      	mov	r2, r1
 80047a4:	eb42 0303 	adc.w	r3, r2, r3
 80047a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047b8:	f04f 0200 	mov.w	r2, #0
 80047bc:	f04f 0300 	mov.w	r3, #0
 80047c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047c4:	4649      	mov	r1, r9
 80047c6:	008b      	lsls	r3, r1, #2
 80047c8:	4641      	mov	r1, r8
 80047ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047ce:	4641      	mov	r1, r8
 80047d0:	008a      	lsls	r2, r1, #2
 80047d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80047d6:	f7fb fd63 	bl	80002a0 <__aeabi_uldivmod>
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	4611      	mov	r1, r2
 80047e0:	4b38      	ldr	r3, [pc, #224]	@ (80048c4 <UART_SetConfig+0x4e4>)
 80047e2:	fba3 2301 	umull	r2, r3, r3, r1
 80047e6:	095b      	lsrs	r3, r3, #5
 80047e8:	2264      	movs	r2, #100	@ 0x64
 80047ea:	fb02 f303 	mul.w	r3, r2, r3
 80047ee:	1acb      	subs	r3, r1, r3
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	3332      	adds	r3, #50	@ 0x32
 80047f4:	4a33      	ldr	r2, [pc, #204]	@ (80048c4 <UART_SetConfig+0x4e4>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	095b      	lsrs	r3, r3, #5
 80047fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004800:	441c      	add	r4, r3
 8004802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004806:	2200      	movs	r2, #0
 8004808:	673b      	str	r3, [r7, #112]	@ 0x70
 800480a:	677a      	str	r2, [r7, #116]	@ 0x74
 800480c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004810:	4642      	mov	r2, r8
 8004812:	464b      	mov	r3, r9
 8004814:	1891      	adds	r1, r2, r2
 8004816:	60b9      	str	r1, [r7, #8]
 8004818:	415b      	adcs	r3, r3
 800481a:	60fb      	str	r3, [r7, #12]
 800481c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004820:	4641      	mov	r1, r8
 8004822:	1851      	adds	r1, r2, r1
 8004824:	6039      	str	r1, [r7, #0]
 8004826:	4649      	mov	r1, r9
 8004828:	414b      	adcs	r3, r1
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	f04f 0200 	mov.w	r2, #0
 8004830:	f04f 0300 	mov.w	r3, #0
 8004834:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004838:	4659      	mov	r1, fp
 800483a:	00cb      	lsls	r3, r1, #3
 800483c:	4651      	mov	r1, sl
 800483e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004842:	4651      	mov	r1, sl
 8004844:	00ca      	lsls	r2, r1, #3
 8004846:	4610      	mov	r0, r2
 8004848:	4619      	mov	r1, r3
 800484a:	4603      	mov	r3, r0
 800484c:	4642      	mov	r2, r8
 800484e:	189b      	adds	r3, r3, r2
 8004850:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004852:	464b      	mov	r3, r9
 8004854:	460a      	mov	r2, r1
 8004856:	eb42 0303 	adc.w	r3, r2, r3
 800485a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800485c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	663b      	str	r3, [r7, #96]	@ 0x60
 8004866:	667a      	str	r2, [r7, #100]	@ 0x64
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004874:	4649      	mov	r1, r9
 8004876:	008b      	lsls	r3, r1, #2
 8004878:	4641      	mov	r1, r8
 800487a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800487e:	4641      	mov	r1, r8
 8004880:	008a      	lsls	r2, r1, #2
 8004882:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004886:	f7fb fd0b 	bl	80002a0 <__aeabi_uldivmod>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	4b0d      	ldr	r3, [pc, #52]	@ (80048c4 <UART_SetConfig+0x4e4>)
 8004890:	fba3 1302 	umull	r1, r3, r3, r2
 8004894:	095b      	lsrs	r3, r3, #5
 8004896:	2164      	movs	r1, #100	@ 0x64
 8004898:	fb01 f303 	mul.w	r3, r1, r3
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	3332      	adds	r3, #50	@ 0x32
 80048a2:	4a08      	ldr	r2, [pc, #32]	@ (80048c4 <UART_SetConfig+0x4e4>)
 80048a4:	fba2 2303 	umull	r2, r3, r2, r3
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	f003 020f 	and.w	r2, r3, #15
 80048ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4422      	add	r2, r4
 80048b6:	609a      	str	r2, [r3, #8]
}
 80048b8:	bf00      	nop
 80048ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80048be:	46bd      	mov	sp, r7
 80048c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048c4:	51eb851f 	.word	0x51eb851f

080048c8 <siprintf>:
 80048c8:	b40e      	push	{r1, r2, r3}
 80048ca:	b510      	push	{r4, lr}
 80048cc:	b09d      	sub	sp, #116	@ 0x74
 80048ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80048d0:	9002      	str	r0, [sp, #8]
 80048d2:	9006      	str	r0, [sp, #24]
 80048d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80048d8:	480a      	ldr	r0, [pc, #40]	@ (8004904 <siprintf+0x3c>)
 80048da:	9107      	str	r1, [sp, #28]
 80048dc:	9104      	str	r1, [sp, #16]
 80048de:	490a      	ldr	r1, [pc, #40]	@ (8004908 <siprintf+0x40>)
 80048e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80048e4:	9105      	str	r1, [sp, #20]
 80048e6:	2400      	movs	r4, #0
 80048e8:	a902      	add	r1, sp, #8
 80048ea:	6800      	ldr	r0, [r0, #0]
 80048ec:	9301      	str	r3, [sp, #4]
 80048ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80048f0:	f000 f89c 	bl	8004a2c <_svfiprintf_r>
 80048f4:	9b02      	ldr	r3, [sp, #8]
 80048f6:	701c      	strb	r4, [r3, #0]
 80048f8:	b01d      	add	sp, #116	@ 0x74
 80048fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fe:	b003      	add	sp, #12
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000078 	.word	0x20000078
 8004908:	ffff0208 	.word	0xffff0208

0800490c <memset>:
 800490c:	4402      	add	r2, r0
 800490e:	4603      	mov	r3, r0
 8004910:	4293      	cmp	r3, r2
 8004912:	d100      	bne.n	8004916 <memset+0xa>
 8004914:	4770      	bx	lr
 8004916:	f803 1b01 	strb.w	r1, [r3], #1
 800491a:	e7f9      	b.n	8004910 <memset+0x4>

0800491c <__errno>:
 800491c:	4b01      	ldr	r3, [pc, #4]	@ (8004924 <__errno+0x8>)
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	20000078 	.word	0x20000078

08004928 <__libc_init_array>:
 8004928:	b570      	push	{r4, r5, r6, lr}
 800492a:	4d0d      	ldr	r5, [pc, #52]	@ (8004960 <__libc_init_array+0x38>)
 800492c:	4c0d      	ldr	r4, [pc, #52]	@ (8004964 <__libc_init_array+0x3c>)
 800492e:	1b64      	subs	r4, r4, r5
 8004930:	10a4      	asrs	r4, r4, #2
 8004932:	2600      	movs	r6, #0
 8004934:	42a6      	cmp	r6, r4
 8004936:	d109      	bne.n	800494c <__libc_init_array+0x24>
 8004938:	4d0b      	ldr	r5, [pc, #44]	@ (8004968 <__libc_init_array+0x40>)
 800493a:	4c0c      	ldr	r4, [pc, #48]	@ (800496c <__libc_init_array+0x44>)
 800493c:	f000 fc64 	bl	8005208 <_init>
 8004940:	1b64      	subs	r4, r4, r5
 8004942:	10a4      	asrs	r4, r4, #2
 8004944:	2600      	movs	r6, #0
 8004946:	42a6      	cmp	r6, r4
 8004948:	d105      	bne.n	8004956 <__libc_init_array+0x2e>
 800494a:	bd70      	pop	{r4, r5, r6, pc}
 800494c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004950:	4798      	blx	r3
 8004952:	3601      	adds	r6, #1
 8004954:	e7ee      	b.n	8004934 <__libc_init_array+0xc>
 8004956:	f855 3b04 	ldr.w	r3, [r5], #4
 800495a:	4798      	blx	r3
 800495c:	3601      	adds	r6, #1
 800495e:	e7f2      	b.n	8004946 <__libc_init_array+0x1e>
 8004960:	08050a8c 	.word	0x08050a8c
 8004964:	08050a8c 	.word	0x08050a8c
 8004968:	08050a8c 	.word	0x08050a8c
 800496c:	08050a90 	.word	0x08050a90

08004970 <__retarget_lock_acquire_recursive>:
 8004970:	4770      	bx	lr

08004972 <__retarget_lock_release_recursive>:
 8004972:	4770      	bx	lr

08004974 <__ssputs_r>:
 8004974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004978:	688e      	ldr	r6, [r1, #8]
 800497a:	461f      	mov	r7, r3
 800497c:	42be      	cmp	r6, r7
 800497e:	680b      	ldr	r3, [r1, #0]
 8004980:	4682      	mov	sl, r0
 8004982:	460c      	mov	r4, r1
 8004984:	4690      	mov	r8, r2
 8004986:	d82d      	bhi.n	80049e4 <__ssputs_r+0x70>
 8004988:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800498c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004990:	d026      	beq.n	80049e0 <__ssputs_r+0x6c>
 8004992:	6965      	ldr	r5, [r4, #20]
 8004994:	6909      	ldr	r1, [r1, #16]
 8004996:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800499a:	eba3 0901 	sub.w	r9, r3, r1
 800499e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80049a2:	1c7b      	adds	r3, r7, #1
 80049a4:	444b      	add	r3, r9
 80049a6:	106d      	asrs	r5, r5, #1
 80049a8:	429d      	cmp	r5, r3
 80049aa:	bf38      	it	cc
 80049ac:	461d      	movcc	r5, r3
 80049ae:	0553      	lsls	r3, r2, #21
 80049b0:	d527      	bpl.n	8004a02 <__ssputs_r+0x8e>
 80049b2:	4629      	mov	r1, r5
 80049b4:	f000 f958 	bl	8004c68 <_malloc_r>
 80049b8:	4606      	mov	r6, r0
 80049ba:	b360      	cbz	r0, 8004a16 <__ssputs_r+0xa2>
 80049bc:	6921      	ldr	r1, [r4, #16]
 80049be:	464a      	mov	r2, r9
 80049c0:	f000 fbc2 	bl	8005148 <memcpy>
 80049c4:	89a3      	ldrh	r3, [r4, #12]
 80049c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80049ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049ce:	81a3      	strh	r3, [r4, #12]
 80049d0:	6126      	str	r6, [r4, #16]
 80049d2:	6165      	str	r5, [r4, #20]
 80049d4:	444e      	add	r6, r9
 80049d6:	eba5 0509 	sub.w	r5, r5, r9
 80049da:	6026      	str	r6, [r4, #0]
 80049dc:	60a5      	str	r5, [r4, #8]
 80049de:	463e      	mov	r6, r7
 80049e0:	42be      	cmp	r6, r7
 80049e2:	d900      	bls.n	80049e6 <__ssputs_r+0x72>
 80049e4:	463e      	mov	r6, r7
 80049e6:	6820      	ldr	r0, [r4, #0]
 80049e8:	4632      	mov	r2, r6
 80049ea:	4641      	mov	r1, r8
 80049ec:	f000 fb82 	bl	80050f4 <memmove>
 80049f0:	68a3      	ldr	r3, [r4, #8]
 80049f2:	1b9b      	subs	r3, r3, r6
 80049f4:	60a3      	str	r3, [r4, #8]
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	4433      	add	r3, r6
 80049fa:	6023      	str	r3, [r4, #0]
 80049fc:	2000      	movs	r0, #0
 80049fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a02:	462a      	mov	r2, r5
 8004a04:	f000 fb48 	bl	8005098 <_realloc_r>
 8004a08:	4606      	mov	r6, r0
 8004a0a:	2800      	cmp	r0, #0
 8004a0c:	d1e0      	bne.n	80049d0 <__ssputs_r+0x5c>
 8004a0e:	6921      	ldr	r1, [r4, #16]
 8004a10:	4650      	mov	r0, sl
 8004a12:	f000 fba7 	bl	8005164 <_free_r>
 8004a16:	230c      	movs	r3, #12
 8004a18:	f8ca 3000 	str.w	r3, [sl]
 8004a1c:	89a3      	ldrh	r3, [r4, #12]
 8004a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a22:	81a3      	strh	r3, [r4, #12]
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a28:	e7e9      	b.n	80049fe <__ssputs_r+0x8a>
	...

08004a2c <_svfiprintf_r>:
 8004a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a30:	4698      	mov	r8, r3
 8004a32:	898b      	ldrh	r3, [r1, #12]
 8004a34:	061b      	lsls	r3, r3, #24
 8004a36:	b09d      	sub	sp, #116	@ 0x74
 8004a38:	4607      	mov	r7, r0
 8004a3a:	460d      	mov	r5, r1
 8004a3c:	4614      	mov	r4, r2
 8004a3e:	d510      	bpl.n	8004a62 <_svfiprintf_r+0x36>
 8004a40:	690b      	ldr	r3, [r1, #16]
 8004a42:	b973      	cbnz	r3, 8004a62 <_svfiprintf_r+0x36>
 8004a44:	2140      	movs	r1, #64	@ 0x40
 8004a46:	f000 f90f 	bl	8004c68 <_malloc_r>
 8004a4a:	6028      	str	r0, [r5, #0]
 8004a4c:	6128      	str	r0, [r5, #16]
 8004a4e:	b930      	cbnz	r0, 8004a5e <_svfiprintf_r+0x32>
 8004a50:	230c      	movs	r3, #12
 8004a52:	603b      	str	r3, [r7, #0]
 8004a54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a58:	b01d      	add	sp, #116	@ 0x74
 8004a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a5e:	2340      	movs	r3, #64	@ 0x40
 8004a60:	616b      	str	r3, [r5, #20]
 8004a62:	2300      	movs	r3, #0
 8004a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a66:	2320      	movs	r3, #32
 8004a68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004a6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004a70:	2330      	movs	r3, #48	@ 0x30
 8004a72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004c10 <_svfiprintf_r+0x1e4>
 8004a76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004a7a:	f04f 0901 	mov.w	r9, #1
 8004a7e:	4623      	mov	r3, r4
 8004a80:	469a      	mov	sl, r3
 8004a82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a86:	b10a      	cbz	r2, 8004a8c <_svfiprintf_r+0x60>
 8004a88:	2a25      	cmp	r2, #37	@ 0x25
 8004a8a:	d1f9      	bne.n	8004a80 <_svfiprintf_r+0x54>
 8004a8c:	ebba 0b04 	subs.w	fp, sl, r4
 8004a90:	d00b      	beq.n	8004aaa <_svfiprintf_r+0x7e>
 8004a92:	465b      	mov	r3, fp
 8004a94:	4622      	mov	r2, r4
 8004a96:	4629      	mov	r1, r5
 8004a98:	4638      	mov	r0, r7
 8004a9a:	f7ff ff6b 	bl	8004974 <__ssputs_r>
 8004a9e:	3001      	adds	r0, #1
 8004aa0:	f000 80a7 	beq.w	8004bf2 <_svfiprintf_r+0x1c6>
 8004aa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004aa6:	445a      	add	r2, fp
 8004aa8:	9209      	str	r2, [sp, #36]	@ 0x24
 8004aaa:	f89a 3000 	ldrb.w	r3, [sl]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f000 809f 	beq.w	8004bf2 <_svfiprintf_r+0x1c6>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004aba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004abe:	f10a 0a01 	add.w	sl, sl, #1
 8004ac2:	9304      	str	r3, [sp, #16]
 8004ac4:	9307      	str	r3, [sp, #28]
 8004ac6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004aca:	931a      	str	r3, [sp, #104]	@ 0x68
 8004acc:	4654      	mov	r4, sl
 8004ace:	2205      	movs	r2, #5
 8004ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ad4:	484e      	ldr	r0, [pc, #312]	@ (8004c10 <_svfiprintf_r+0x1e4>)
 8004ad6:	f7fb fb93 	bl	8000200 <memchr>
 8004ada:	9a04      	ldr	r2, [sp, #16]
 8004adc:	b9d8      	cbnz	r0, 8004b16 <_svfiprintf_r+0xea>
 8004ade:	06d0      	lsls	r0, r2, #27
 8004ae0:	bf44      	itt	mi
 8004ae2:	2320      	movmi	r3, #32
 8004ae4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ae8:	0711      	lsls	r1, r2, #28
 8004aea:	bf44      	itt	mi
 8004aec:	232b      	movmi	r3, #43	@ 0x2b
 8004aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004af2:	f89a 3000 	ldrb.w	r3, [sl]
 8004af6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004af8:	d015      	beq.n	8004b26 <_svfiprintf_r+0xfa>
 8004afa:	9a07      	ldr	r2, [sp, #28]
 8004afc:	4654      	mov	r4, sl
 8004afe:	2000      	movs	r0, #0
 8004b00:	f04f 0c0a 	mov.w	ip, #10
 8004b04:	4621      	mov	r1, r4
 8004b06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b0a:	3b30      	subs	r3, #48	@ 0x30
 8004b0c:	2b09      	cmp	r3, #9
 8004b0e:	d94b      	bls.n	8004ba8 <_svfiprintf_r+0x17c>
 8004b10:	b1b0      	cbz	r0, 8004b40 <_svfiprintf_r+0x114>
 8004b12:	9207      	str	r2, [sp, #28]
 8004b14:	e014      	b.n	8004b40 <_svfiprintf_r+0x114>
 8004b16:	eba0 0308 	sub.w	r3, r0, r8
 8004b1a:	fa09 f303 	lsl.w	r3, r9, r3
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	9304      	str	r3, [sp, #16]
 8004b22:	46a2      	mov	sl, r4
 8004b24:	e7d2      	b.n	8004acc <_svfiprintf_r+0xa0>
 8004b26:	9b03      	ldr	r3, [sp, #12]
 8004b28:	1d19      	adds	r1, r3, #4
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	9103      	str	r1, [sp, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	bfbb      	ittet	lt
 8004b32:	425b      	neglt	r3, r3
 8004b34:	f042 0202 	orrlt.w	r2, r2, #2
 8004b38:	9307      	strge	r3, [sp, #28]
 8004b3a:	9307      	strlt	r3, [sp, #28]
 8004b3c:	bfb8      	it	lt
 8004b3e:	9204      	strlt	r2, [sp, #16]
 8004b40:	7823      	ldrb	r3, [r4, #0]
 8004b42:	2b2e      	cmp	r3, #46	@ 0x2e
 8004b44:	d10a      	bne.n	8004b5c <_svfiprintf_r+0x130>
 8004b46:	7863      	ldrb	r3, [r4, #1]
 8004b48:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b4a:	d132      	bne.n	8004bb2 <_svfiprintf_r+0x186>
 8004b4c:	9b03      	ldr	r3, [sp, #12]
 8004b4e:	1d1a      	adds	r2, r3, #4
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	9203      	str	r2, [sp, #12]
 8004b54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004b58:	3402      	adds	r4, #2
 8004b5a:	9305      	str	r3, [sp, #20]
 8004b5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004c20 <_svfiprintf_r+0x1f4>
 8004b60:	7821      	ldrb	r1, [r4, #0]
 8004b62:	2203      	movs	r2, #3
 8004b64:	4650      	mov	r0, sl
 8004b66:	f7fb fb4b 	bl	8000200 <memchr>
 8004b6a:	b138      	cbz	r0, 8004b7c <_svfiprintf_r+0x150>
 8004b6c:	9b04      	ldr	r3, [sp, #16]
 8004b6e:	eba0 000a 	sub.w	r0, r0, sl
 8004b72:	2240      	movs	r2, #64	@ 0x40
 8004b74:	4082      	lsls	r2, r0
 8004b76:	4313      	orrs	r3, r2
 8004b78:	3401      	adds	r4, #1
 8004b7a:	9304      	str	r3, [sp, #16]
 8004b7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b80:	4824      	ldr	r0, [pc, #144]	@ (8004c14 <_svfiprintf_r+0x1e8>)
 8004b82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b86:	2206      	movs	r2, #6
 8004b88:	f7fb fb3a 	bl	8000200 <memchr>
 8004b8c:	2800      	cmp	r0, #0
 8004b8e:	d036      	beq.n	8004bfe <_svfiprintf_r+0x1d2>
 8004b90:	4b21      	ldr	r3, [pc, #132]	@ (8004c18 <_svfiprintf_r+0x1ec>)
 8004b92:	bb1b      	cbnz	r3, 8004bdc <_svfiprintf_r+0x1b0>
 8004b94:	9b03      	ldr	r3, [sp, #12]
 8004b96:	3307      	adds	r3, #7
 8004b98:	f023 0307 	bic.w	r3, r3, #7
 8004b9c:	3308      	adds	r3, #8
 8004b9e:	9303      	str	r3, [sp, #12]
 8004ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ba2:	4433      	add	r3, r6
 8004ba4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ba6:	e76a      	b.n	8004a7e <_svfiprintf_r+0x52>
 8004ba8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004bac:	460c      	mov	r4, r1
 8004bae:	2001      	movs	r0, #1
 8004bb0:	e7a8      	b.n	8004b04 <_svfiprintf_r+0xd8>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	3401      	adds	r4, #1
 8004bb6:	9305      	str	r3, [sp, #20]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	f04f 0c0a 	mov.w	ip, #10
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004bc4:	3a30      	subs	r2, #48	@ 0x30
 8004bc6:	2a09      	cmp	r2, #9
 8004bc8:	d903      	bls.n	8004bd2 <_svfiprintf_r+0x1a6>
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0c6      	beq.n	8004b5c <_svfiprintf_r+0x130>
 8004bce:	9105      	str	r1, [sp, #20]
 8004bd0:	e7c4      	b.n	8004b5c <_svfiprintf_r+0x130>
 8004bd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004bd6:	4604      	mov	r4, r0
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e7f0      	b.n	8004bbe <_svfiprintf_r+0x192>
 8004bdc:	ab03      	add	r3, sp, #12
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	462a      	mov	r2, r5
 8004be2:	4b0e      	ldr	r3, [pc, #56]	@ (8004c1c <_svfiprintf_r+0x1f0>)
 8004be4:	a904      	add	r1, sp, #16
 8004be6:	4638      	mov	r0, r7
 8004be8:	f3af 8000 	nop.w
 8004bec:	1c42      	adds	r2, r0, #1
 8004bee:	4606      	mov	r6, r0
 8004bf0:	d1d6      	bne.n	8004ba0 <_svfiprintf_r+0x174>
 8004bf2:	89ab      	ldrh	r3, [r5, #12]
 8004bf4:	065b      	lsls	r3, r3, #25
 8004bf6:	f53f af2d 	bmi.w	8004a54 <_svfiprintf_r+0x28>
 8004bfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004bfc:	e72c      	b.n	8004a58 <_svfiprintf_r+0x2c>
 8004bfe:	ab03      	add	r3, sp, #12
 8004c00:	9300      	str	r3, [sp, #0]
 8004c02:	462a      	mov	r2, r5
 8004c04:	4b05      	ldr	r3, [pc, #20]	@ (8004c1c <_svfiprintf_r+0x1f0>)
 8004c06:	a904      	add	r1, sp, #16
 8004c08:	4638      	mov	r0, r7
 8004c0a:	f000 f91b 	bl	8004e44 <_printf_i>
 8004c0e:	e7ed      	b.n	8004bec <_svfiprintf_r+0x1c0>
 8004c10:	08050a50 	.word	0x08050a50
 8004c14:	08050a5a 	.word	0x08050a5a
 8004c18:	00000000 	.word	0x00000000
 8004c1c:	08004975 	.word	0x08004975
 8004c20:	08050a56 	.word	0x08050a56

08004c24 <sbrk_aligned>:
 8004c24:	b570      	push	{r4, r5, r6, lr}
 8004c26:	4e0f      	ldr	r6, [pc, #60]	@ (8004c64 <sbrk_aligned+0x40>)
 8004c28:	460c      	mov	r4, r1
 8004c2a:	6831      	ldr	r1, [r6, #0]
 8004c2c:	4605      	mov	r5, r0
 8004c2e:	b911      	cbnz	r1, 8004c36 <sbrk_aligned+0x12>
 8004c30:	f000 fa7a 	bl	8005128 <_sbrk_r>
 8004c34:	6030      	str	r0, [r6, #0]
 8004c36:	4621      	mov	r1, r4
 8004c38:	4628      	mov	r0, r5
 8004c3a:	f000 fa75 	bl	8005128 <_sbrk_r>
 8004c3e:	1c43      	adds	r3, r0, #1
 8004c40:	d103      	bne.n	8004c4a <sbrk_aligned+0x26>
 8004c42:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004c46:	4620      	mov	r0, r4
 8004c48:	bd70      	pop	{r4, r5, r6, pc}
 8004c4a:	1cc4      	adds	r4, r0, #3
 8004c4c:	f024 0403 	bic.w	r4, r4, #3
 8004c50:	42a0      	cmp	r0, r4
 8004c52:	d0f8      	beq.n	8004c46 <sbrk_aligned+0x22>
 8004c54:	1a21      	subs	r1, r4, r0
 8004c56:	4628      	mov	r0, r5
 8004c58:	f000 fa66 	bl	8005128 <_sbrk_r>
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	d1f2      	bne.n	8004c46 <sbrk_aligned+0x22>
 8004c60:	e7ef      	b.n	8004c42 <sbrk_aligned+0x1e>
 8004c62:	bf00      	nop
 8004c64:	20000374 	.word	0x20000374

08004c68 <_malloc_r>:
 8004c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c6c:	1ccd      	adds	r5, r1, #3
 8004c6e:	f025 0503 	bic.w	r5, r5, #3
 8004c72:	3508      	adds	r5, #8
 8004c74:	2d0c      	cmp	r5, #12
 8004c76:	bf38      	it	cc
 8004c78:	250c      	movcc	r5, #12
 8004c7a:	2d00      	cmp	r5, #0
 8004c7c:	4606      	mov	r6, r0
 8004c7e:	db01      	blt.n	8004c84 <_malloc_r+0x1c>
 8004c80:	42a9      	cmp	r1, r5
 8004c82:	d904      	bls.n	8004c8e <_malloc_r+0x26>
 8004c84:	230c      	movs	r3, #12
 8004c86:	6033      	str	r3, [r6, #0]
 8004c88:	2000      	movs	r0, #0
 8004c8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d64 <_malloc_r+0xfc>
 8004c92:	f000 f9f5 	bl	8005080 <__malloc_lock>
 8004c96:	f8d8 3000 	ldr.w	r3, [r8]
 8004c9a:	461c      	mov	r4, r3
 8004c9c:	bb44      	cbnz	r4, 8004cf0 <_malloc_r+0x88>
 8004c9e:	4629      	mov	r1, r5
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	f7ff ffbf 	bl	8004c24 <sbrk_aligned>
 8004ca6:	1c43      	adds	r3, r0, #1
 8004ca8:	4604      	mov	r4, r0
 8004caa:	d158      	bne.n	8004d5e <_malloc_r+0xf6>
 8004cac:	f8d8 4000 	ldr.w	r4, [r8]
 8004cb0:	4627      	mov	r7, r4
 8004cb2:	2f00      	cmp	r7, #0
 8004cb4:	d143      	bne.n	8004d3e <_malloc_r+0xd6>
 8004cb6:	2c00      	cmp	r4, #0
 8004cb8:	d04b      	beq.n	8004d52 <_malloc_r+0xea>
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	4639      	mov	r1, r7
 8004cbe:	4630      	mov	r0, r6
 8004cc0:	eb04 0903 	add.w	r9, r4, r3
 8004cc4:	f000 fa30 	bl	8005128 <_sbrk_r>
 8004cc8:	4581      	cmp	r9, r0
 8004cca:	d142      	bne.n	8004d52 <_malloc_r+0xea>
 8004ccc:	6821      	ldr	r1, [r4, #0]
 8004cce:	1a6d      	subs	r5, r5, r1
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	4630      	mov	r0, r6
 8004cd4:	f7ff ffa6 	bl	8004c24 <sbrk_aligned>
 8004cd8:	3001      	adds	r0, #1
 8004cda:	d03a      	beq.n	8004d52 <_malloc_r+0xea>
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	442b      	add	r3, r5
 8004ce0:	6023      	str	r3, [r4, #0]
 8004ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	bb62      	cbnz	r2, 8004d44 <_malloc_r+0xdc>
 8004cea:	f8c8 7000 	str.w	r7, [r8]
 8004cee:	e00f      	b.n	8004d10 <_malloc_r+0xa8>
 8004cf0:	6822      	ldr	r2, [r4, #0]
 8004cf2:	1b52      	subs	r2, r2, r5
 8004cf4:	d420      	bmi.n	8004d38 <_malloc_r+0xd0>
 8004cf6:	2a0b      	cmp	r2, #11
 8004cf8:	d917      	bls.n	8004d2a <_malloc_r+0xc2>
 8004cfa:	1961      	adds	r1, r4, r5
 8004cfc:	42a3      	cmp	r3, r4
 8004cfe:	6025      	str	r5, [r4, #0]
 8004d00:	bf18      	it	ne
 8004d02:	6059      	strne	r1, [r3, #4]
 8004d04:	6863      	ldr	r3, [r4, #4]
 8004d06:	bf08      	it	eq
 8004d08:	f8c8 1000 	streq.w	r1, [r8]
 8004d0c:	5162      	str	r2, [r4, r5]
 8004d0e:	604b      	str	r3, [r1, #4]
 8004d10:	4630      	mov	r0, r6
 8004d12:	f000 f9bb 	bl	800508c <__malloc_unlock>
 8004d16:	f104 000b 	add.w	r0, r4, #11
 8004d1a:	1d23      	adds	r3, r4, #4
 8004d1c:	f020 0007 	bic.w	r0, r0, #7
 8004d20:	1ac2      	subs	r2, r0, r3
 8004d22:	bf1c      	itt	ne
 8004d24:	1a1b      	subne	r3, r3, r0
 8004d26:	50a3      	strne	r3, [r4, r2]
 8004d28:	e7af      	b.n	8004c8a <_malloc_r+0x22>
 8004d2a:	6862      	ldr	r2, [r4, #4]
 8004d2c:	42a3      	cmp	r3, r4
 8004d2e:	bf0c      	ite	eq
 8004d30:	f8c8 2000 	streq.w	r2, [r8]
 8004d34:	605a      	strne	r2, [r3, #4]
 8004d36:	e7eb      	b.n	8004d10 <_malloc_r+0xa8>
 8004d38:	4623      	mov	r3, r4
 8004d3a:	6864      	ldr	r4, [r4, #4]
 8004d3c:	e7ae      	b.n	8004c9c <_malloc_r+0x34>
 8004d3e:	463c      	mov	r4, r7
 8004d40:	687f      	ldr	r7, [r7, #4]
 8004d42:	e7b6      	b.n	8004cb2 <_malloc_r+0x4a>
 8004d44:	461a      	mov	r2, r3
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	42a3      	cmp	r3, r4
 8004d4a:	d1fb      	bne.n	8004d44 <_malloc_r+0xdc>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	6053      	str	r3, [r2, #4]
 8004d50:	e7de      	b.n	8004d10 <_malloc_r+0xa8>
 8004d52:	230c      	movs	r3, #12
 8004d54:	6033      	str	r3, [r6, #0]
 8004d56:	4630      	mov	r0, r6
 8004d58:	f000 f998 	bl	800508c <__malloc_unlock>
 8004d5c:	e794      	b.n	8004c88 <_malloc_r+0x20>
 8004d5e:	6005      	str	r5, [r0, #0]
 8004d60:	e7d6      	b.n	8004d10 <_malloc_r+0xa8>
 8004d62:	bf00      	nop
 8004d64:	20000378 	.word	0x20000378

08004d68 <_printf_common>:
 8004d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d6c:	4616      	mov	r6, r2
 8004d6e:	4698      	mov	r8, r3
 8004d70:	688a      	ldr	r2, [r1, #8]
 8004d72:	690b      	ldr	r3, [r1, #16]
 8004d74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	bfb8      	it	lt
 8004d7c:	4613      	movlt	r3, r2
 8004d7e:	6033      	str	r3, [r6, #0]
 8004d80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d84:	4607      	mov	r7, r0
 8004d86:	460c      	mov	r4, r1
 8004d88:	b10a      	cbz	r2, 8004d8e <_printf_common+0x26>
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	6033      	str	r3, [r6, #0]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	0699      	lsls	r1, r3, #26
 8004d92:	bf42      	ittt	mi
 8004d94:	6833      	ldrmi	r3, [r6, #0]
 8004d96:	3302      	addmi	r3, #2
 8004d98:	6033      	strmi	r3, [r6, #0]
 8004d9a:	6825      	ldr	r5, [r4, #0]
 8004d9c:	f015 0506 	ands.w	r5, r5, #6
 8004da0:	d106      	bne.n	8004db0 <_printf_common+0x48>
 8004da2:	f104 0a19 	add.w	sl, r4, #25
 8004da6:	68e3      	ldr	r3, [r4, #12]
 8004da8:	6832      	ldr	r2, [r6, #0]
 8004daa:	1a9b      	subs	r3, r3, r2
 8004dac:	42ab      	cmp	r3, r5
 8004dae:	dc26      	bgt.n	8004dfe <_printf_common+0x96>
 8004db0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004db4:	6822      	ldr	r2, [r4, #0]
 8004db6:	3b00      	subs	r3, #0
 8004db8:	bf18      	it	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	0692      	lsls	r2, r2, #26
 8004dbe:	d42b      	bmi.n	8004e18 <_printf_common+0xb0>
 8004dc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004dc4:	4641      	mov	r1, r8
 8004dc6:	4638      	mov	r0, r7
 8004dc8:	47c8      	blx	r9
 8004dca:	3001      	adds	r0, #1
 8004dcc:	d01e      	beq.n	8004e0c <_printf_common+0xa4>
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	6922      	ldr	r2, [r4, #16]
 8004dd2:	f003 0306 	and.w	r3, r3, #6
 8004dd6:	2b04      	cmp	r3, #4
 8004dd8:	bf02      	ittt	eq
 8004dda:	68e5      	ldreq	r5, [r4, #12]
 8004ddc:	6833      	ldreq	r3, [r6, #0]
 8004dde:	1aed      	subeq	r5, r5, r3
 8004de0:	68a3      	ldr	r3, [r4, #8]
 8004de2:	bf0c      	ite	eq
 8004de4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004de8:	2500      	movne	r5, #0
 8004dea:	4293      	cmp	r3, r2
 8004dec:	bfc4      	itt	gt
 8004dee:	1a9b      	subgt	r3, r3, r2
 8004df0:	18ed      	addgt	r5, r5, r3
 8004df2:	2600      	movs	r6, #0
 8004df4:	341a      	adds	r4, #26
 8004df6:	42b5      	cmp	r5, r6
 8004df8:	d11a      	bne.n	8004e30 <_printf_common+0xc8>
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	e008      	b.n	8004e10 <_printf_common+0xa8>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	4652      	mov	r2, sl
 8004e02:	4641      	mov	r1, r8
 8004e04:	4638      	mov	r0, r7
 8004e06:	47c8      	blx	r9
 8004e08:	3001      	adds	r0, #1
 8004e0a:	d103      	bne.n	8004e14 <_printf_common+0xac>
 8004e0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e14:	3501      	adds	r5, #1
 8004e16:	e7c6      	b.n	8004da6 <_printf_common+0x3e>
 8004e18:	18e1      	adds	r1, r4, r3
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	2030      	movs	r0, #48	@ 0x30
 8004e1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e22:	4422      	add	r2, r4
 8004e24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e2c:	3302      	adds	r3, #2
 8004e2e:	e7c7      	b.n	8004dc0 <_printf_common+0x58>
 8004e30:	2301      	movs	r3, #1
 8004e32:	4622      	mov	r2, r4
 8004e34:	4641      	mov	r1, r8
 8004e36:	4638      	mov	r0, r7
 8004e38:	47c8      	blx	r9
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	d0e6      	beq.n	8004e0c <_printf_common+0xa4>
 8004e3e:	3601      	adds	r6, #1
 8004e40:	e7d9      	b.n	8004df6 <_printf_common+0x8e>
	...

08004e44 <_printf_i>:
 8004e44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e48:	7e0f      	ldrb	r7, [r1, #24]
 8004e4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e4c:	2f78      	cmp	r7, #120	@ 0x78
 8004e4e:	4691      	mov	r9, r2
 8004e50:	4680      	mov	r8, r0
 8004e52:	460c      	mov	r4, r1
 8004e54:	469a      	mov	sl, r3
 8004e56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e5a:	d807      	bhi.n	8004e6c <_printf_i+0x28>
 8004e5c:	2f62      	cmp	r7, #98	@ 0x62
 8004e5e:	d80a      	bhi.n	8004e76 <_printf_i+0x32>
 8004e60:	2f00      	cmp	r7, #0
 8004e62:	f000 80d1 	beq.w	8005008 <_printf_i+0x1c4>
 8004e66:	2f58      	cmp	r7, #88	@ 0x58
 8004e68:	f000 80b8 	beq.w	8004fdc <_printf_i+0x198>
 8004e6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e74:	e03a      	b.n	8004eec <_printf_i+0xa8>
 8004e76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e7a:	2b15      	cmp	r3, #21
 8004e7c:	d8f6      	bhi.n	8004e6c <_printf_i+0x28>
 8004e7e:	a101      	add	r1, pc, #4	@ (adr r1, 8004e84 <_printf_i+0x40>)
 8004e80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e84:	08004edd 	.word	0x08004edd
 8004e88:	08004ef1 	.word	0x08004ef1
 8004e8c:	08004e6d 	.word	0x08004e6d
 8004e90:	08004e6d 	.word	0x08004e6d
 8004e94:	08004e6d 	.word	0x08004e6d
 8004e98:	08004e6d 	.word	0x08004e6d
 8004e9c:	08004ef1 	.word	0x08004ef1
 8004ea0:	08004e6d 	.word	0x08004e6d
 8004ea4:	08004e6d 	.word	0x08004e6d
 8004ea8:	08004e6d 	.word	0x08004e6d
 8004eac:	08004e6d 	.word	0x08004e6d
 8004eb0:	08004fef 	.word	0x08004fef
 8004eb4:	08004f1b 	.word	0x08004f1b
 8004eb8:	08004fa9 	.word	0x08004fa9
 8004ebc:	08004e6d 	.word	0x08004e6d
 8004ec0:	08004e6d 	.word	0x08004e6d
 8004ec4:	08005011 	.word	0x08005011
 8004ec8:	08004e6d 	.word	0x08004e6d
 8004ecc:	08004f1b 	.word	0x08004f1b
 8004ed0:	08004e6d 	.word	0x08004e6d
 8004ed4:	08004e6d 	.word	0x08004e6d
 8004ed8:	08004fb1 	.word	0x08004fb1
 8004edc:	6833      	ldr	r3, [r6, #0]
 8004ede:	1d1a      	adds	r2, r3, #4
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6032      	str	r2, [r6, #0]
 8004ee4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ee8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004eec:	2301      	movs	r3, #1
 8004eee:	e09c      	b.n	800502a <_printf_i+0x1e6>
 8004ef0:	6833      	ldr	r3, [r6, #0]
 8004ef2:	6820      	ldr	r0, [r4, #0]
 8004ef4:	1d19      	adds	r1, r3, #4
 8004ef6:	6031      	str	r1, [r6, #0]
 8004ef8:	0606      	lsls	r6, r0, #24
 8004efa:	d501      	bpl.n	8004f00 <_printf_i+0xbc>
 8004efc:	681d      	ldr	r5, [r3, #0]
 8004efe:	e003      	b.n	8004f08 <_printf_i+0xc4>
 8004f00:	0645      	lsls	r5, r0, #25
 8004f02:	d5fb      	bpl.n	8004efc <_printf_i+0xb8>
 8004f04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f08:	2d00      	cmp	r5, #0
 8004f0a:	da03      	bge.n	8004f14 <_printf_i+0xd0>
 8004f0c:	232d      	movs	r3, #45	@ 0x2d
 8004f0e:	426d      	negs	r5, r5
 8004f10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f14:	4858      	ldr	r0, [pc, #352]	@ (8005078 <_printf_i+0x234>)
 8004f16:	230a      	movs	r3, #10
 8004f18:	e011      	b.n	8004f3e <_printf_i+0xfa>
 8004f1a:	6821      	ldr	r1, [r4, #0]
 8004f1c:	6833      	ldr	r3, [r6, #0]
 8004f1e:	0608      	lsls	r0, r1, #24
 8004f20:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f24:	d402      	bmi.n	8004f2c <_printf_i+0xe8>
 8004f26:	0649      	lsls	r1, r1, #25
 8004f28:	bf48      	it	mi
 8004f2a:	b2ad      	uxthmi	r5, r5
 8004f2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f2e:	4852      	ldr	r0, [pc, #328]	@ (8005078 <_printf_i+0x234>)
 8004f30:	6033      	str	r3, [r6, #0]
 8004f32:	bf14      	ite	ne
 8004f34:	230a      	movne	r3, #10
 8004f36:	2308      	moveq	r3, #8
 8004f38:	2100      	movs	r1, #0
 8004f3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f3e:	6866      	ldr	r6, [r4, #4]
 8004f40:	60a6      	str	r6, [r4, #8]
 8004f42:	2e00      	cmp	r6, #0
 8004f44:	db05      	blt.n	8004f52 <_printf_i+0x10e>
 8004f46:	6821      	ldr	r1, [r4, #0]
 8004f48:	432e      	orrs	r6, r5
 8004f4a:	f021 0104 	bic.w	r1, r1, #4
 8004f4e:	6021      	str	r1, [r4, #0]
 8004f50:	d04b      	beq.n	8004fea <_printf_i+0x1a6>
 8004f52:	4616      	mov	r6, r2
 8004f54:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f58:	fb03 5711 	mls	r7, r3, r1, r5
 8004f5c:	5dc7      	ldrb	r7, [r0, r7]
 8004f5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f62:	462f      	mov	r7, r5
 8004f64:	42bb      	cmp	r3, r7
 8004f66:	460d      	mov	r5, r1
 8004f68:	d9f4      	bls.n	8004f54 <_printf_i+0x110>
 8004f6a:	2b08      	cmp	r3, #8
 8004f6c:	d10b      	bne.n	8004f86 <_printf_i+0x142>
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	07df      	lsls	r7, r3, #31
 8004f72:	d508      	bpl.n	8004f86 <_printf_i+0x142>
 8004f74:	6923      	ldr	r3, [r4, #16]
 8004f76:	6861      	ldr	r1, [r4, #4]
 8004f78:	4299      	cmp	r1, r3
 8004f7a:	bfde      	ittt	le
 8004f7c:	2330      	movle	r3, #48	@ 0x30
 8004f7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f82:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004f86:	1b92      	subs	r2, r2, r6
 8004f88:	6122      	str	r2, [r4, #16]
 8004f8a:	f8cd a000 	str.w	sl, [sp]
 8004f8e:	464b      	mov	r3, r9
 8004f90:	aa03      	add	r2, sp, #12
 8004f92:	4621      	mov	r1, r4
 8004f94:	4640      	mov	r0, r8
 8004f96:	f7ff fee7 	bl	8004d68 <_printf_common>
 8004f9a:	3001      	adds	r0, #1
 8004f9c:	d14a      	bne.n	8005034 <_printf_i+0x1f0>
 8004f9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fa2:	b004      	add	sp, #16
 8004fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	f043 0320 	orr.w	r3, r3, #32
 8004fae:	6023      	str	r3, [r4, #0]
 8004fb0:	4832      	ldr	r0, [pc, #200]	@ (800507c <_printf_i+0x238>)
 8004fb2:	2778      	movs	r7, #120	@ 0x78
 8004fb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fb8:	6823      	ldr	r3, [r4, #0]
 8004fba:	6831      	ldr	r1, [r6, #0]
 8004fbc:	061f      	lsls	r7, r3, #24
 8004fbe:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fc2:	d402      	bmi.n	8004fca <_printf_i+0x186>
 8004fc4:	065f      	lsls	r7, r3, #25
 8004fc6:	bf48      	it	mi
 8004fc8:	b2ad      	uxthmi	r5, r5
 8004fca:	6031      	str	r1, [r6, #0]
 8004fcc:	07d9      	lsls	r1, r3, #31
 8004fce:	bf44      	itt	mi
 8004fd0:	f043 0320 	orrmi.w	r3, r3, #32
 8004fd4:	6023      	strmi	r3, [r4, #0]
 8004fd6:	b11d      	cbz	r5, 8004fe0 <_printf_i+0x19c>
 8004fd8:	2310      	movs	r3, #16
 8004fda:	e7ad      	b.n	8004f38 <_printf_i+0xf4>
 8004fdc:	4826      	ldr	r0, [pc, #152]	@ (8005078 <_printf_i+0x234>)
 8004fde:	e7e9      	b.n	8004fb4 <_printf_i+0x170>
 8004fe0:	6823      	ldr	r3, [r4, #0]
 8004fe2:	f023 0320 	bic.w	r3, r3, #32
 8004fe6:	6023      	str	r3, [r4, #0]
 8004fe8:	e7f6      	b.n	8004fd8 <_printf_i+0x194>
 8004fea:	4616      	mov	r6, r2
 8004fec:	e7bd      	b.n	8004f6a <_printf_i+0x126>
 8004fee:	6833      	ldr	r3, [r6, #0]
 8004ff0:	6825      	ldr	r5, [r4, #0]
 8004ff2:	6961      	ldr	r1, [r4, #20]
 8004ff4:	1d18      	adds	r0, r3, #4
 8004ff6:	6030      	str	r0, [r6, #0]
 8004ff8:	062e      	lsls	r6, r5, #24
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	d501      	bpl.n	8005002 <_printf_i+0x1be>
 8004ffe:	6019      	str	r1, [r3, #0]
 8005000:	e002      	b.n	8005008 <_printf_i+0x1c4>
 8005002:	0668      	lsls	r0, r5, #25
 8005004:	d5fb      	bpl.n	8004ffe <_printf_i+0x1ba>
 8005006:	8019      	strh	r1, [r3, #0]
 8005008:	2300      	movs	r3, #0
 800500a:	6123      	str	r3, [r4, #16]
 800500c:	4616      	mov	r6, r2
 800500e:	e7bc      	b.n	8004f8a <_printf_i+0x146>
 8005010:	6833      	ldr	r3, [r6, #0]
 8005012:	1d1a      	adds	r2, r3, #4
 8005014:	6032      	str	r2, [r6, #0]
 8005016:	681e      	ldr	r6, [r3, #0]
 8005018:	6862      	ldr	r2, [r4, #4]
 800501a:	2100      	movs	r1, #0
 800501c:	4630      	mov	r0, r6
 800501e:	f7fb f8ef 	bl	8000200 <memchr>
 8005022:	b108      	cbz	r0, 8005028 <_printf_i+0x1e4>
 8005024:	1b80      	subs	r0, r0, r6
 8005026:	6060      	str	r0, [r4, #4]
 8005028:	6863      	ldr	r3, [r4, #4]
 800502a:	6123      	str	r3, [r4, #16]
 800502c:	2300      	movs	r3, #0
 800502e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005032:	e7aa      	b.n	8004f8a <_printf_i+0x146>
 8005034:	6923      	ldr	r3, [r4, #16]
 8005036:	4632      	mov	r2, r6
 8005038:	4649      	mov	r1, r9
 800503a:	4640      	mov	r0, r8
 800503c:	47d0      	blx	sl
 800503e:	3001      	adds	r0, #1
 8005040:	d0ad      	beq.n	8004f9e <_printf_i+0x15a>
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	079b      	lsls	r3, r3, #30
 8005046:	d413      	bmi.n	8005070 <_printf_i+0x22c>
 8005048:	68e0      	ldr	r0, [r4, #12]
 800504a:	9b03      	ldr	r3, [sp, #12]
 800504c:	4298      	cmp	r0, r3
 800504e:	bfb8      	it	lt
 8005050:	4618      	movlt	r0, r3
 8005052:	e7a6      	b.n	8004fa2 <_printf_i+0x15e>
 8005054:	2301      	movs	r3, #1
 8005056:	4632      	mov	r2, r6
 8005058:	4649      	mov	r1, r9
 800505a:	4640      	mov	r0, r8
 800505c:	47d0      	blx	sl
 800505e:	3001      	adds	r0, #1
 8005060:	d09d      	beq.n	8004f9e <_printf_i+0x15a>
 8005062:	3501      	adds	r5, #1
 8005064:	68e3      	ldr	r3, [r4, #12]
 8005066:	9903      	ldr	r1, [sp, #12]
 8005068:	1a5b      	subs	r3, r3, r1
 800506a:	42ab      	cmp	r3, r5
 800506c:	dcf2      	bgt.n	8005054 <_printf_i+0x210>
 800506e:	e7eb      	b.n	8005048 <_printf_i+0x204>
 8005070:	2500      	movs	r5, #0
 8005072:	f104 0619 	add.w	r6, r4, #25
 8005076:	e7f5      	b.n	8005064 <_printf_i+0x220>
 8005078:	08050a61 	.word	0x08050a61
 800507c:	08050a72 	.word	0x08050a72

08005080 <__malloc_lock>:
 8005080:	4801      	ldr	r0, [pc, #4]	@ (8005088 <__malloc_lock+0x8>)
 8005082:	f7ff bc75 	b.w	8004970 <__retarget_lock_acquire_recursive>
 8005086:	bf00      	nop
 8005088:	20000370 	.word	0x20000370

0800508c <__malloc_unlock>:
 800508c:	4801      	ldr	r0, [pc, #4]	@ (8005094 <__malloc_unlock+0x8>)
 800508e:	f7ff bc70 	b.w	8004972 <__retarget_lock_release_recursive>
 8005092:	bf00      	nop
 8005094:	20000370 	.word	0x20000370

08005098 <_realloc_r>:
 8005098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800509c:	4607      	mov	r7, r0
 800509e:	4614      	mov	r4, r2
 80050a0:	460d      	mov	r5, r1
 80050a2:	b921      	cbnz	r1, 80050ae <_realloc_r+0x16>
 80050a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050a8:	4611      	mov	r1, r2
 80050aa:	f7ff bddd 	b.w	8004c68 <_malloc_r>
 80050ae:	b92a      	cbnz	r2, 80050bc <_realloc_r+0x24>
 80050b0:	f000 f858 	bl	8005164 <_free_r>
 80050b4:	4625      	mov	r5, r4
 80050b6:	4628      	mov	r0, r5
 80050b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050bc:	f000 f89c 	bl	80051f8 <_malloc_usable_size_r>
 80050c0:	4284      	cmp	r4, r0
 80050c2:	4606      	mov	r6, r0
 80050c4:	d802      	bhi.n	80050cc <_realloc_r+0x34>
 80050c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80050ca:	d8f4      	bhi.n	80050b6 <_realloc_r+0x1e>
 80050cc:	4621      	mov	r1, r4
 80050ce:	4638      	mov	r0, r7
 80050d0:	f7ff fdca 	bl	8004c68 <_malloc_r>
 80050d4:	4680      	mov	r8, r0
 80050d6:	b908      	cbnz	r0, 80050dc <_realloc_r+0x44>
 80050d8:	4645      	mov	r5, r8
 80050da:	e7ec      	b.n	80050b6 <_realloc_r+0x1e>
 80050dc:	42b4      	cmp	r4, r6
 80050de:	4622      	mov	r2, r4
 80050e0:	4629      	mov	r1, r5
 80050e2:	bf28      	it	cs
 80050e4:	4632      	movcs	r2, r6
 80050e6:	f000 f82f 	bl	8005148 <memcpy>
 80050ea:	4629      	mov	r1, r5
 80050ec:	4638      	mov	r0, r7
 80050ee:	f000 f839 	bl	8005164 <_free_r>
 80050f2:	e7f1      	b.n	80050d8 <_realloc_r+0x40>

080050f4 <memmove>:
 80050f4:	4288      	cmp	r0, r1
 80050f6:	b510      	push	{r4, lr}
 80050f8:	eb01 0402 	add.w	r4, r1, r2
 80050fc:	d902      	bls.n	8005104 <memmove+0x10>
 80050fe:	4284      	cmp	r4, r0
 8005100:	4623      	mov	r3, r4
 8005102:	d807      	bhi.n	8005114 <memmove+0x20>
 8005104:	1e43      	subs	r3, r0, #1
 8005106:	42a1      	cmp	r1, r4
 8005108:	d008      	beq.n	800511c <memmove+0x28>
 800510a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800510e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005112:	e7f8      	b.n	8005106 <memmove+0x12>
 8005114:	4402      	add	r2, r0
 8005116:	4601      	mov	r1, r0
 8005118:	428a      	cmp	r2, r1
 800511a:	d100      	bne.n	800511e <memmove+0x2a>
 800511c:	bd10      	pop	{r4, pc}
 800511e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005122:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005126:	e7f7      	b.n	8005118 <memmove+0x24>

08005128 <_sbrk_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	4d06      	ldr	r5, [pc, #24]	@ (8005144 <_sbrk_r+0x1c>)
 800512c:	2300      	movs	r3, #0
 800512e:	4604      	mov	r4, r0
 8005130:	4608      	mov	r0, r1
 8005132:	602b      	str	r3, [r5, #0]
 8005134:	f7fc fdce 	bl	8001cd4 <_sbrk>
 8005138:	1c43      	adds	r3, r0, #1
 800513a:	d102      	bne.n	8005142 <_sbrk_r+0x1a>
 800513c:	682b      	ldr	r3, [r5, #0]
 800513e:	b103      	cbz	r3, 8005142 <_sbrk_r+0x1a>
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	bd38      	pop	{r3, r4, r5, pc}
 8005144:	2000037c 	.word	0x2000037c

08005148 <memcpy>:
 8005148:	440a      	add	r2, r1
 800514a:	4291      	cmp	r1, r2
 800514c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005150:	d100      	bne.n	8005154 <memcpy+0xc>
 8005152:	4770      	bx	lr
 8005154:	b510      	push	{r4, lr}
 8005156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800515a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800515e:	4291      	cmp	r1, r2
 8005160:	d1f9      	bne.n	8005156 <memcpy+0xe>
 8005162:	bd10      	pop	{r4, pc}

08005164 <_free_r>:
 8005164:	b538      	push	{r3, r4, r5, lr}
 8005166:	4605      	mov	r5, r0
 8005168:	2900      	cmp	r1, #0
 800516a:	d041      	beq.n	80051f0 <_free_r+0x8c>
 800516c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005170:	1f0c      	subs	r4, r1, #4
 8005172:	2b00      	cmp	r3, #0
 8005174:	bfb8      	it	lt
 8005176:	18e4      	addlt	r4, r4, r3
 8005178:	f7ff ff82 	bl	8005080 <__malloc_lock>
 800517c:	4a1d      	ldr	r2, [pc, #116]	@ (80051f4 <_free_r+0x90>)
 800517e:	6813      	ldr	r3, [r2, #0]
 8005180:	b933      	cbnz	r3, 8005190 <_free_r+0x2c>
 8005182:	6063      	str	r3, [r4, #4]
 8005184:	6014      	str	r4, [r2, #0]
 8005186:	4628      	mov	r0, r5
 8005188:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800518c:	f7ff bf7e 	b.w	800508c <__malloc_unlock>
 8005190:	42a3      	cmp	r3, r4
 8005192:	d908      	bls.n	80051a6 <_free_r+0x42>
 8005194:	6820      	ldr	r0, [r4, #0]
 8005196:	1821      	adds	r1, r4, r0
 8005198:	428b      	cmp	r3, r1
 800519a:	bf01      	itttt	eq
 800519c:	6819      	ldreq	r1, [r3, #0]
 800519e:	685b      	ldreq	r3, [r3, #4]
 80051a0:	1809      	addeq	r1, r1, r0
 80051a2:	6021      	streq	r1, [r4, #0]
 80051a4:	e7ed      	b.n	8005182 <_free_r+0x1e>
 80051a6:	461a      	mov	r2, r3
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	b10b      	cbz	r3, 80051b0 <_free_r+0x4c>
 80051ac:	42a3      	cmp	r3, r4
 80051ae:	d9fa      	bls.n	80051a6 <_free_r+0x42>
 80051b0:	6811      	ldr	r1, [r2, #0]
 80051b2:	1850      	adds	r0, r2, r1
 80051b4:	42a0      	cmp	r0, r4
 80051b6:	d10b      	bne.n	80051d0 <_free_r+0x6c>
 80051b8:	6820      	ldr	r0, [r4, #0]
 80051ba:	4401      	add	r1, r0
 80051bc:	1850      	adds	r0, r2, r1
 80051be:	4283      	cmp	r3, r0
 80051c0:	6011      	str	r1, [r2, #0]
 80051c2:	d1e0      	bne.n	8005186 <_free_r+0x22>
 80051c4:	6818      	ldr	r0, [r3, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	6053      	str	r3, [r2, #4]
 80051ca:	4408      	add	r0, r1
 80051cc:	6010      	str	r0, [r2, #0]
 80051ce:	e7da      	b.n	8005186 <_free_r+0x22>
 80051d0:	d902      	bls.n	80051d8 <_free_r+0x74>
 80051d2:	230c      	movs	r3, #12
 80051d4:	602b      	str	r3, [r5, #0]
 80051d6:	e7d6      	b.n	8005186 <_free_r+0x22>
 80051d8:	6820      	ldr	r0, [r4, #0]
 80051da:	1821      	adds	r1, r4, r0
 80051dc:	428b      	cmp	r3, r1
 80051de:	bf04      	itt	eq
 80051e0:	6819      	ldreq	r1, [r3, #0]
 80051e2:	685b      	ldreq	r3, [r3, #4]
 80051e4:	6063      	str	r3, [r4, #4]
 80051e6:	bf04      	itt	eq
 80051e8:	1809      	addeq	r1, r1, r0
 80051ea:	6021      	streq	r1, [r4, #0]
 80051ec:	6054      	str	r4, [r2, #4]
 80051ee:	e7ca      	b.n	8005186 <_free_r+0x22>
 80051f0:	bd38      	pop	{r3, r4, r5, pc}
 80051f2:	bf00      	nop
 80051f4:	20000378 	.word	0x20000378

080051f8 <_malloc_usable_size_r>:
 80051f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051fc:	1f18      	subs	r0, r3, #4
 80051fe:	2b00      	cmp	r3, #0
 8005200:	bfbc      	itt	lt
 8005202:	580b      	ldrlt	r3, [r1, r0]
 8005204:	18c0      	addlt	r0, r0, r3
 8005206:	4770      	bx	lr

08005208 <_init>:
 8005208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520a:	bf00      	nop
 800520c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800520e:	bc08      	pop	{r3}
 8005210:	469e      	mov	lr, r3
 8005212:	4770      	bx	lr

08005214 <_fini>:
 8005214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005216:	bf00      	nop
 8005218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800521a:	bc08      	pop	{r3}
 800521c:	469e      	mov	lr, r3
 800521e:	4770      	bx	lr
