vlib work
vlog ../riscv_instruction.sv ../testbench.sv
vsim work.testbench
run -all
