;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 107, @20
	DAT #1, #900
	SUB #72, @200
	SUB @-127, 100
	JMP @72, #200
	JMP 12, <10
	SUB #72, @280
	DAT <772, <201
	ADD #772, @201
	SLT 800, @-997
	SUB #72, @280
	MOV @10, @2
	MOV -7, <-20
	SUB -7, <-120
	DAT <630, #0
	SLT 12, @-12
	SUB 0, @12
	ADD 30, 9
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	SLT 12, @-12
	SUB #10, 37
	SUB -7, <-120
	ADD 30, 9
	SUB #772, @201
	ADD #630, <0
	SLT <800, @90
	ADD 70, 9
	SLT <800, @90
	SPL 0, <402
	SPL 0, <402
	SUB #433, 67
	SUB 80, 12
	SLT 12, @-12
	ADD #72, @280
	SLT 12, @-12
	CMP -308, -0
	MOV -1, <-20
	JMP <-127, 100
	CMP 721, 16
	DAT #30, #9
	SUB -207, <-120
	SLT <800, @90
	SPL 0, <402
