Welcome to the text file of the Digital Circuit System simulator. 
This is a Simulation of 7 runs of the System.  

The order of the following network is: 
[Cnst1, Cnst2, clk0, USR1, USR2, AND1, AND2, OR1, USR3, Mux0] 

-----------------------------------------------------------------------
                         START OF SIMULATION           
-----------------------------------------------------------------------
Run 0: 

Cnst1 output: 1

Cnst1 output: 1

Cnst2 output: 0

Cnst2 output: 0

Cnst1 output: 1

Cnst2 output: 0

Cnst1 output: 1

clk0 output: 1

Cnst2 output: 0

Cnst2 output: 0

Cnst1 output: 1

Cnst2 output: 0

Cnst1 output: 1

Cnst1 output: 1

Cnst1 output: 1

clk0 output: 1

Cnst1 output: 1

Cnst1 output: 1

clk0 output: 1

Cnst2 output: 0

AND1 output: None

AND2 output: None

Cnst1 output: 1

Cnst2 output: 0

Cnst2 output: 0

Cnst2 output: 0

Cnst1 output: 1

OR1 output: None

Cnst2 output: 0

clk0 output: 1

clk0 output: 1

Cnst1 output: 1

USR3 output: (None, 'Current Registry:', [None, None, None, None])

-----------------------------------------------------------------------
Run: 1 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 0








USR1 output: (None, 'Current Registry:', [0, 1, 0, 0])








USR2 output: (None, 'Current Registry:', [1, 0, 1, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [None, None, None, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 2 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 1








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (1, 'Current Registry:', [0, 1, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, None, None, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 3 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 0








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (1, 'Current Registry:', [0, 1, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, None, None, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 4 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 1








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (0, 'Current Registry:', [1, 0, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, 1, None, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 5 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 0








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (0, 'Current Registry:', [1, 0, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, 1, None, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 6 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 1








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (1, 'Current Registry:', [0, 0, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, 1, 1, None])



Mux0 output: None
-----------------------------------------------------------------------
Run: 7 

Cnst1 output: 1
Cnst2 output: 0
clk0 output: 0








USR1 output: ([0, 1, 0, 1], 'Current Registry:', [0, 1, 0, 1])








USR2 output: (1, 'Current Registry:', [0, 0, 0, 0])


AND1 output: 1


AND2 output: 0


OR1 output: 1








USR3 output: (None, 'Current Registry:', [1, 1, 1, None])



Mux0 output: None
-----------------------------------------------------------------------
                         END OF SIMULATION             
-----------------------------------------------------------------------
