# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV01.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port Dig_01_Ch3 = B66_L2_P (J1:80)
set_property PACKAGE_PIN E1 [get_ports Dig_01_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_01_Ch3]

# Port Dig_02_Ch3 = B66_L7_P (J1:81)
set_property PACKAGE_PIN C1 [get_ports Dig_02_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_02_Ch3]

# Port Dig_03_Ch3 = B66_L2_N (J1:82)
set_property PACKAGE_PIN D1 [get_ports Dig_03_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_03_Ch3]

# Port Dig_04_Ch3 = B66_L7_N (J1:83)
set_property PACKAGE_PIN B1 [get_ports Dig_04_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_04_Ch3]

# Port Dig_05_Ch3 = B66_L12_P (J1:86)
set_property PACKAGE_PIN C3 [get_ports Dig_05_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_05_Ch3]

# Port Dig_06_Ch3 = B66_L9_P (J1:87)
set_property PACKAGE_PIN B3 [get_ports Dig_06_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_06_Ch3]

# Port Dig_07_Ch3 = B66_L12_N (J1:88)
set_property PACKAGE_PIN C2 [get_ports Dig_07_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_07_Ch3]

# Port Dig_08_Ch3 = B66_L9_N (J1:89)
set_property PACKAGE_PIN A3 [get_ports Dig_08_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_08_Ch3]

# Port Dig_09_Ch3 = B66_L11_N (J1:92)
set_property PACKAGE_PIN C4 [get_ports Dig_09_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_09_Ch3]

# Port Dig_10_Ch3 = B66_L10_P (J1:93)
set_property PACKAGE_PIN B4 [get_ports Dig_10_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_10_Ch3]

# Port Dig_11_Ch3 = B66_L11_P (J1:94)
set_property PACKAGE_PIN D4 [get_ports Dig_11_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_11_Ch3]

# Port Dig_12_Ch3 = B66_L10_N (J1:95)
set_property PACKAGE_PIN A4 [get_ports Dig_12_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_12_Ch3]

# Port Dig_13_Ch3 = B66_L8_P (J1:98)
set_property PACKAGE_PIN A2 [get_ports Dig_13_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_13_Ch3]

# Port Dig_14_Ch3 = B66_L21_P (J1:99)
set_property PACKAGE_PIN A7 [get_ports Dig_14_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_14_Ch3]

# Port Dig_15_Ch3 = B66_L8_N (J1:100)
set_property PACKAGE_PIN A1 [get_ports Dig_15_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_15_Ch3]

# Port Dig_16_Ch3 = B66_L21_N (J1:101)
set_property PACKAGE_PIN A6 [get_ports Dig_16_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_16_Ch3]

# Port Dig_17_Ch3 = B66_L19_N (J1:104)
set_property PACKAGE_PIN A5 [get_ports Dig_17_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_17_Ch3]

# Port Dig_18_Ch3 = B66_L23_P (J1:105)
set_property PACKAGE_PIN A9 [get_ports Dig_18_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_18_Ch3]

# Port Dig_19_Ch3 = B66_L19_P (J1:106)
set_property PACKAGE_PIN B5 [get_ports Dig_19_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_19_Ch3]

# Port Dig_20_Ch3 = B66_L23_N (J1:107)
set_property PACKAGE_PIN A8 [get_ports Dig_20_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_20_Ch3]

# Port Dig_21_Ch3 = B66_L22_N (J1:111)
set_property PACKAGE_PIN B8 [get_ports Dig_21_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_21_Ch3]

# Port Dig_22_Ch3 = B66_L22_P (J1:113)
set_property PACKAGE_PIN C8 [get_ports Dig_22_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_22_Ch3]

# Port Dig_23_Ch3 = B66_L13_N (J1:116)
set_property PACKAGE_PIN D6 [get_ports Dig_23_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_23_Ch3]

# Port Dig_24_Ch3 = B66_L13_P (J1:118)
set_property PACKAGE_PIN D7 [get_ports Dig_24_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_24_Ch3]

# Port Dig_25_Ch3 = B25_L8_N (J3:4)
set_property PACKAGE_PIN D11 [get_ports Dig_25_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_25_Ch3]

# Port Dig_26_Ch3 = B25_L7_N (J3:3)
set_property PACKAGE_PIN D10 [get_ports Dig_26_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_26_Ch3]

# Port Dig_27_Ch3 = B66_L24_N (J1:74)
set_property PACKAGE_PIN B9 [get_ports Dig_27_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_27_Ch3]

# Port Dig_28_Ch3 = B66_L1_P (J1:75)
set_property PACKAGE_PIN G1 [get_ports Dig_28_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_28_Ch3]

# Port Dig_29_Ch3 = B66_L24_P (J1:76)
set_property PACKAGE_PIN C9 [get_ports Dig_29_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_29_Ch3]

# Port Dig_30_Ch3 = B66_L1_N (J1:77)
set_property PACKAGE_PIN F1 [get_ports Dig_30_Ch3]
set_property IOSTANDARD LVCMOS18 [get_ports Dig_30_Ch3]

