module data_concatenation( input logic data,
									input logic clk,
									input logic counter,
									output logic [7:0] y);
			logic [7:0] a;					
	
// synchronous reset 
	always_ff @(posedge clk) 
		if (counter == 11) 
			a <= 8'b0; 
		else if(counter == 1 | counter == 10 | counter == 11)
			 a <= a;
		else
			a[counter-1] <= data;
			
		if (counter == 10)
			y <= a;
endmodule