Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,13213
design__instance__area,112326
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,75
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0026544546708464622
power__switching__total,0.0016835760325193405
power__leakage__total,1.296208864687287E-7
power__total,0.004338160157203674
clock__skew__worst_hold__corner:nom_tt_025C_1v80,8.175585773113262
clock__skew__worst_setup__corner:nom_tt_025C_1v80,8.676167585505771
timing__hold__ws__corner:nom_tt_025C_1v80,0.2946500904443213
timing__setup__ws__corner:nom_tt_025C_1v80,4.537193860155638
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.294650
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.575943
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,62
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,75
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,8.53851946648453
clock__skew__worst_setup__corner:nom_ss_100C_1v60,9.039313553525352
timing__hold__ws__corner:nom_ss_100C_1v60,0.8729242020743629
timing__setup__ws__corner:nom_ss_100C_1v60,-2.3131399672639628
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-892.1971609598056
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.3131399672639628
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.872924
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,710
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.407238
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,75
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,8.02992273180597
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,8.530345560256857
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1083891895804678
timing__setup__ws__corner:nom_ff_n40C_1v95,7.2456913630974515
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108389
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.179718
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,88
design__max_fanout_violation__count,75
design__max_cap_violation__count,2
clock__skew__worst_hold,8.56044592775179
clock__skew__worst_setup,8.521259494766353
timing__hold__ws,0.10709655687633858
timing__setup__ws,-2.7076563979545694
timing__hold__tns,0.0
timing__setup__tns,-1164.3677782626985
timing__hold__wns,0
timing__setup__wns,-2.7076563979545694
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107097
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2124
timing__setup_r2r__ws,11.223226
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,13213
design__instance__area__stdcell,112326
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.752944
design__instance__utilization__stdcell,0.752944
design__instance__count__class:buffer,8
design__instance__count__class:inverter,92
design__instance__count__class:sequential_cell,1514
design__instance__count__class:multi_input_combinational_cell,5729
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7320
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,289198
design__violations,0
design__instance__count__class:timing_repair_buffer,2221
design__instance__count__class:clock_buffer,78
design__instance__count__class:clock_inverter,1292
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1334
antenna__violating__nets,23
antenna__violating__pins,28
route__antenna_violation__count,23
antenna_diodes_count,121
design__instance__count__class:antenna_cell,121
route__net,10901
route__net__special,2
route__drc_errors__iter:1,6939
route__wirelength__iter:1,354043
route__drc_errors__iter:2,3614
route__wirelength__iter:2,351100
route__drc_errors__iter:3,3420
route__wirelength__iter:3,349969
route__drc_errors__iter:4,506
route__wirelength__iter:4,349505
route__drc_errors__iter:5,26
route__wirelength__iter:5,349437
route__drc_errors__iter:6,6
route__wirelength__iter:6,349461
route__drc_errors__iter:7,0
route__wirelength__iter:7,349460
route__drc_errors,0
route__wirelength,349460
route__vias,78012
route__vias__singlecut,78012
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,879
timing__unannotated_net__count__corner:nom_tt_025C_1v80,120
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,120
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,120
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,75
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,8.160664375240295
clock__skew__worst_setup__corner:min_tt_025C_1v80,8.661443363247553
timing__hold__ws__corner:min_tt_025C_1v80,0.2928920522351066
timing__setup__ws__corner:min_tt_025C_1v80,4.8295253607697575
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.292892
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.701009
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,120
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,40
design__max_fanout_violation__count__corner:min_ss_100C_1v60,75
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,8.51292926913239
clock__skew__worst_setup__corner:min_ss_100C_1v60,9.01343913907087
timing__hold__ws__corner:min_ss_100C_1v60,0.8688547904848111
timing__setup__ws__corner:min_ss_100C_1v60,-1.7807711365098073
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-545.1627925618163
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.7807711365098073
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.868855
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,668
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.649480
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,120
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,75
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,8.02081890274657
clock__skew__worst_setup__corner:min_ff_n40C_1v95,8.521259494766353
timing__hold__ws__corner:min_ff_n40C_1v95,0.10709655687633858
timing__setup__ws__corner:min_ff_n40C_1v95,7.4311350287697655
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107097
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.263559
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,120
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,75
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,8.190200749422766
clock__skew__worst_setup__corner:max_tt_025C_1v80,8.690542753635176
timing__hold__ws__corner:max_tt_025C_1v80,0.2964238938209315
timing__setup__ws__corner:max_tt_025C_1v80,4.31822945179739
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.296424
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.477487
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,120
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,88
design__max_fanout_violation__count__corner:max_ss_100C_1v60,75
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,8.56044592775179
clock__skew__worst_setup__corner:max_ss_100C_1v60,9.062246320970592
timing__hold__ws__corner:max_ss_100C_1v60,0.8765390883447784
timing__setup__ws__corner:max_ss_100C_1v60,-2.7076563979545694
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1164.3677782626985
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.7076563979545694
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.876539
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,746
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.223226
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,120
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,75
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,8.04111289203225
clock__skew__worst_setup__corner:max_ff_n40C_1v95,8.54152328598491
timing__hold__ws__corner:max_ff_n40C_1v95,0.1095039645510219
timing__setup__ws__corner:max_ff_n40C_1v95,7.105505718259361
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109504
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.116896
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,120
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,120
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000053187
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000507781
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000833503
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000507781
design_powergrid__voltage__worst,0.0000507781
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.000053187
design_powergrid__drop__worst__net:VPWR,0.000053187
design_powergrid__voltage__worst__net:VGND,0.0000507781
design_powergrid__drop__worst__net:VGND,0.0000507781
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000078399999999999994758186072640882002815487794578075408935546875
ir__drop__worst,0.0000531999999999999988631489700185994706771452911198139190673828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
