
*** Running vivado
    with args -log quant.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source quant.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source quant.tcl -notrace
Command: synth_design -top quant -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 322.078 ; gain = 75.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'quant' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.srcs/sources_1/new/quant.v:23]
	Parameter chrom_0_lum_1 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chrominance_quant' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/chrominance_quant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chrominance_quant' (1#1) [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/chrominance_quant_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'luminance_quant' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/luminance_quant_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'luminance_quant' (2#1) [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/luminance_quant_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (3#1) [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 's_axis_dividend_tdata' does not match port width (16) of module 'div_gen_0' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.srcs/sources_1/new/quant.v:41]
WARNING: [Synth 8-689] width (7) of port connection 's_axis_divisor_tdata' does not match port width (8) of module 'div_gen_0' [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.srcs/sources_1/new/quant.v:41]
WARNING: [Synth 8-350] instance 'divider' of module 'div_gen_0' requires 7 connections, but only 4 given [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.srcs/sources_1/new/quant.v:41]
INFO: [Synth 8-256] done synthesizing module 'quant' (4#1) [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.srcs/sources_1/new/quant.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.406 ; gain = 115.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.406 ; gain = 115.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp7/div_gen_0_in_context.xdc] for cell 'divider'
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp7/div_gen_0_in_context.xdc] for cell 'divider'
Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp9/chrominance_quant_in_context.xdc] for cell 'cbcr'
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp9/chrominance_quant_in_context.xdc] for cell 'cbcr'
Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp11/luminance_quant_in_context.xdc] for cell 'y'
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/.Xil/Vivado-5384-rtrkos034/dcp11/luminance_quant_in_context.xdc] for cell 'y'
Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 575.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 575.523 ; gain = 328.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 575.523 ; gain = 328.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cbcr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 575.523 ; gain = 328.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 575.523 ; gain = 328.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 575.523 ; gain = 328.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 616.797 ; gain = 369.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 616.797 ; gain = 369.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module divider has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module divider has unconnected pin s_axis_dividend_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |chrominance_quant |         1|
|2     |luminance_quant   |         1|
|3     |div_gen_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |chrominance_quant |     1|
|2     |div_gen_0         |     1|
|3     |luminance_quant   |     1|
|4     |IBUF              |    23|
|5     |OBUF              |     8|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 626.941 ; gain = 166.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 626.941 ; gain = 379.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 638.465 ; gain = 400.035
INFO: [Common 17-1381] The checkpoint 'C:/Users/lsneler/Desktop/Repo/JPEG_conv/quantizator/quantizator.runs/synth_1/quant.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 638.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 16:18:17 2019...
