<TITLE>
SCOM Register List
</TITLE>
<HTML>
<STYLE type="text/css">
table.scomtable { border-width: 5px 5px 5px 5px;
                  border-spacing: 2px 2px 2px 2px;
                  border-style: outset outset outset outset;
                  border-color: black black black black;
                  table-width: 900;
                  border-collapse: collapse; }
table.scomtable th { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
table.scomtable td { border-width: 1px 1px 1px 1px;
                     border-color: black black black black;
                     border-style: solid solid solid solid;
                     padding: 4px 4px 4px 4px; }
</STYLE>
<BODY>
<A NAME="top"></A>
<TABLE border-width: 0 0 0 0>
<TD bgcolor=#FFFFFF> created Mon Jun 13 18:56:28 2022
</TD></TABLE><BR>
<strong>A listing of all addresses on this page is found <A HREF="#listing">here<A>

<BR><BR>
<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME per-Core Scratch Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00880C0"</A>00000001C00880C0 (PPE)<BR>
<A NAME="00000001C00880E0"</A>00000001C00880E0 (PPE2)<BR>
<A NAME="00000001C00880F0"</A>00000001C00880F0 (PPE1)<BR>
<A NAME="00000000200E880C"</A>00000000200E880C (SCOM)<BR>
<A NAME="00000000200E880E"</A>00000000200E880E (SCOM2)<BR>
<A NAME="00000000200E880F"</A>00000000200E880F (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The SCRATCH register is a scratch register that can be used by QME Hcode. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCRATCH_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCR_DATA: Scratch Data. See the Power Energy Management Hcode/HWP Specification for definition. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Stop State History Source & Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00881C0"</A>00000001C00881C0 (PPE)<BR>
<A NAME="00000000200E881C"</A>00000000200E881C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_SRC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This is the register that is written by QME with the Stop State Status as it is being processed.  The values written here are reflected into the SSH_OTR, SSH_OCC, SSH_FSP, and SSH_HYP registers. In addition, reads to this register reflect a summary of the current stop state status from both a hardware and Hcode view. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=14><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SSHSRC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_SSHSRC_SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SSHSRC_Q_0_INST.LATC.L2(1:10) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.REG_WRITE_ENABLE_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.ACT_WRITE_ENABLE_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SSHSRC_Q_0_INST.LATC.L2(11:12) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SAMPLED_STOP_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SAMPLED_STOP_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_PRESENT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_SET_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_CLR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_ACT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_RECENT_DRP_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_STOP_GATED: Stop Gated Indicator <BR>0: Core and its L3 cache region can be accessed by firmware via SCOM (this also means that either the Core is available to run instructions or the <BR>Cache chiplet is responding to powerbus requests). <BR>1: Core is gated (clocked or powered off) and cannot be accessed. The STOP_TRANSITION field indicates whether the Core Stop process has completed or <BR>is still in progress. <BR>This bit is set upon a Stop entry transition (or initial power on) and will not be cleared until the Core is fully accessible after a Stop exit. <BR>Note that if a user manually stop clocks to the chiplet, this bit will be set with the ACT_STOP_LEVEL set to 0x0. <BR>WRITE_EFFECT{ <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>SSH_OTR.STOP_GATED = STOP_GATED; <BR>SSH_FSP.STOP_GATED = STOP_GATED; <BR>SSH_OCC.STOP_GATED = STOP_GATED; <BR>SSH_HYP.STOP_GATED = STOP_GATED; <BR>if (SSH_SRC.STOP_GATED) { <BR>SCDR.STOP_GATED = SCDR.STOP_GATED | core_mask; <BR>} else { <BR>SCDR.STOP_GATED = SCDR.STOP_GATED & core_mask; <BR>} <BR>} // Note: rising edge of STOP_GATED freezes the value of SSH_SRC.SAMPLED_STOP_ACTIVE and SSH_SRC.SAMPLED_STOP_STATE <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPECIAL_WKUP_DONE: Special Wake-up Done <BR>Value of SCSR[SPECIAL_WKUP_DONE] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_STOP_TRANSITION: Stop Transition <BR>00: None In-Progress <BR>01: Reserved <BR>10: Entry In-Progress <BR>11: Exit In-Progress <BR>WRITE_EFFECT{ <BR>SSH_OTR.STOP_TRANSITION = STOP_TRANSITION; <BR>SSH_FSP.STOP_TRANSITION = STOP_TRANSITION; <BR>SSH_OCC.STOP_TRANSITION = STOP_TRANSITION; <BR>SSH_HYP.STOP_TRANSITION = STOP_TRANSITION; <BR>if (TFCSR.CORE_NUM==0b00) { <BR>SCDR.STOP_TRANSITION_C0 = SSH_SRC. STOP_TRANSITION; <BR>} else if (TFCSR.CORE_NUM==0b01) { <BR>SCDR.STOP_TRANSITION_C1 = SSH_SRC. STOP_TRANSITION; <BR>} else if (TFCSR.CORE_NUM==0b02) { <BR>SCDR.STOP_TRANSITION_C2 = SSH_SRC. STOP_TRANSITION; <BR>} else if (TFCSR.CORE_NUM==0b03) { <BR>SCDR.STOP_TRANSITION_C3 = SSH_SRC. STOP_TRANSITION; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_REQ_STOP_LEVEL: WRITE_EFFECT{ if (REQ_WRITE_ENABLE) { <BR>SSH_OTR.REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>SSH_FSP.REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>SSH_OCC.REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>SSH_HYP.REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>if (REQ_STOP_LEVEL > SSH_OTR.DEEPEST_REQ_STOP_LEVEL) <BR>SSH_OTR.DEEPEST_REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>if (REQ_STOP_LEVEL > SSH_FSP.DEEPEST_REQ_STOP_LEVEL) <BR>SSH_FSP.DEEPEST_REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>if (REQ_STOP_LEVEL > SSH_OCC.DEEPEST_REQ_STOP_LEVEL) <BR>SSH_OCC.DEEPEST_REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>if (REQ_STOP_LEVEL > SSH_HYP.DEEPEST_REQ_STOP_LEVEL) <BR>SSH_HYP.DEEPEST_REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>} <BR>if (TFCSR.CORE_NUM==0b00) { <BR>SCDR.REQ_STOP_LEVEL_C0 = SSH_SRC. REQ_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b01) { <BR>SCDR.REQ_STOP_LEVEL_C1 = SSH_SRC. REQ_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b02) { <BR>SCDR.REQ_STOP_LEVEL_C2 = SSH_SRC. REQ_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b03) { <BR>SCDR.REQ_STOP_LEVEL_C3 = SSH_SRC. REQ_STOP_LEVEL; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_ACT_STOP_LEVEL: Actual Stop Level controlled by QME Hcode <BR>(Note: only written when ACT_WRITE_ENABLE=1) <BR>If STOP_GATED = 0, this field is the most recently entered Stop Level <BR>if STOP_GATED = 1, this field represents the current Stop Level as further refined by STOP_TRANSITION. <BR>Note: see bits 31:35 in this register for the actual Core Hardware indication. <BR>WRITE_EFFECT{ if (ACT_WRITE_ENABLE) { <BR>SSH_OTR.ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>SSH_FSP.ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>SSH_OCC.ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>SSH_HYP.ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>if (ACT_STOP_LEVEL > SSH_OTR.DEEPEST_ACT_STOP_LEVEL) <BR>SSH_OTR.DEEPEST_ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>if (ACT_STOP_LEVEL > SSH_FSP.DEEPEST_ACT_STOP_LEVEL) <BR>SSH_FSP.DEEPEST_ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>if (ACT_STOP_LEVEL > SSH_OCC.DEEPEST_ACT_STOP_LEVEL) <BR>SSH_OCC.DEEPEST_ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>if (ACT_STOP_LEVEL > SSH_HYP.DEEPEST_ACT_STOP_LEVEL) <BR>SSH_HYP.DEEPEST_ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>} <BR>if (TFCSR.CORE_NUM==0b00) { <BR>SCDR.ACT_STOP_LEVEL_C0 = SSH_SRC. ACT_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b01) { <BR>SCDR.ACT_STOP_LEVEL_C1 = SSH_SRC. ACT_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b02) { <BR>SCDR.ACT_STOP_LEVEL_C2 = SSH_SRC. ACT_STOP_LEVEL; <BR>} else if (TFCSR.CORE_NUM==0b03) { <BR>SCDR.ACT_STOP_LEVEL_C3 = SSH_SRC. ACT_STOP_LEVEL; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_REQ_WRITE_ENABLE: When set enables REQ_STOP_LEVEL to change on a register write. Otherwise, REQ_STOP_LEVEL retains its value. <BR>WRITE_EFFECT{ if (REQ_WRITE_ENABLE == 0) <BR>REQ_STOP_LEVEL = REQ_STOP_LEVEL; <BR>} // if not enabled, the defined field retains its OLD value, not the SCOM data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_ACT_WRITE_ENABLE: When set enables ACT_STOP_LEVEL to change on a register write. Otherwise, ACT_STOP_LEVEL retains its value. <BR>WRITE_EFFECT{ if (REQ_WRITE_ENABLE == 0) <BR>ACT_STOP_LEVEL = ACT_STOP_LEVEL; <BR>} // if not enabled, the defined field retains its OLD value, not the SCOM data <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SELF_SAVE_ACTIVE: For Debug. Controlled by QME Hcode to indicate if the Core is performing the Self Save operation to store the value of important SPRs (that change <BR>often) to memory for later restoration. <BR>WRITE_EFFECT{ <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SSH_SRC.SELF_SAVE_ACTIVE) { <BR>SCDR.SPC_WKUP_DONE = SCDR.SELF_SAVE_ACTIVE | core_mask; <BR>} else { <BR>SCDR.SELF_SAVE_ACTIVE = SCDR.SELF_SAVE_ACTIVE & core_mask; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SELF_RESTORE_ACTIVE: if (SSH_SRC.SELF_RESTORE_ACTIVE) { <BR>SCDR.SPC_WKUP_DONE = SCDR.SELF_RESTORE_ACTIVE | core_mask; <BR>} else { <BR>SCDR.SELF_RESTORE_ACTIVE = SCDR.SELF_RESTORE_ACTIVE & core_mask; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:38</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SAMPLED_STOP_ACTIVE: For Debug. Hardware Sampled version of Stop Active from the Core. When STOP_GATED is 0, this field follows SCSR[PM_STATE_ACTIVE] else this field <BR>holds its value such that it is not lost if the Core is fenced and powered off. <BR>The request is processed by the QME as indicated per the first word of this register, unless the SAMPLED_STOP_STATE is 0x0 in which case it is handled <BR>inside the Core without QME involvement. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SAMPLED_STOP_STATE: Hardware Sampled version of Stop State that is being requested by the Core (valid when SAMPLED_STOP_ACTIVE=1). When STOP_GATED is 0, this field <BR>follows SCSR[PM_STATE], else this field holds its value. <BR>In addition to providing clear debug information,this field (after being gated by SAMPLED_STOP_ACTIVE) is also used to determine the entry and exit <BR>interrupt priority in the EISR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPECIAL_WKUP_PRESENT: For Debug. Reflects the state of each firmware entitys special wakeup request bit. The bits in this field correspond to bit0 of SPWU_OTR, SPWU_FSP, <BR>SPWU_OCC, and SPWU_HYP respectively. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_SET: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1. This field is encoded as follows <BR>00: SPWU_OTR <BR>01: SPWU_FSP <BR>10: SPWU_OCC <BR>11: SPWU_FSP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_CLR: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 0. Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_ACT: For Debug. Records which firmware source most recently wrote its SPWU_* register to a 1 and caused a new special wakeup request to activate (i.e. all <BR>SPWU sources including itself were already 0). Same encode as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_SRC_SPC_WKUP_RECENT_DRP: Records which firmware source most recently wrote its SPWU_* register to a 0 and caused the special wakeup request to drop (i.e. all SPWU sources not <BR>including itself were already 0). Same encode as above. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Stop State History Other Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088200"</A>00000001C0088200 (PPE)<BR>
<A NAME="00000000200E8820"</A>00000000200E8820 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Power Management and Stop State History register for some "other" firmware component, typically for Lab use. The fields in bits 12:19 clear when this register is read and update every cycle based upon bits 4:11.  All other bits follow the value in SSH_SRC. Note that the chip inits to all cores powered off which is an actual state of 0xF.  However, the requested state inits to 0x0 indicating that the core has not yet requested to go into Stop since the chip was powered on. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=11><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OTR_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OTR_SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OTR_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(1:10) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_DEEPEST_REQ_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_DEEPEST_ACT_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_SPEC_WKUP_OCCURED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_SPEC_WKUP_ENTERED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_STOP_STATE_EXITED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_STOP_STATE_ENTERED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OTR_DEEPEST_STOP_ENTRY_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_STOP_GATED: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_SPECIAL_WKUP_DONE: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_STOP_TRANSITION: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_REQ_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_ACT_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_DEEPEST_REQ_STOP_LEVEL: Sticky field containing the deepest Stop state that has been requested by the Core (as per bits 4:7) since the last read to this register. Note: like <BR>P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop State request from the <BR>Core when this register is read will be included in the next read. Unlike P9, This field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_DEEPEST_ACT_STOP_LEVEL: Sticky field containing the deepest actual Stop state that was fully achieved under QME direction (as per bits 8:11) since the last read to this <BR>register. Note: like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop <BR>State of the Core when this register is read will be included in the next read (unlike DEEPEST_STOP_ENTRY below). <BR>Also note that unlike P9, only Stop entry abort cases will cause this field to differ from DEEPEST_REQ_STOP_LEVEL, since there are no longer any <BR>"Quad" affinity restrictions on P10 Stop States. Unlike P9, this field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_SPECIAL_WKUP_OCCURRED: Sticky history for Debug. Special Wakeup Done has been set since the last time this register was read. Note: this field is set whenever bit 1 is <BR>active, regardless of which firmware entity requested special wakeup, and is not included in the other SSH registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_SPECIAL_WKUP_ENTERED: Sticky history for Debug. Special Wakeup State was newly entered since the last time this register was read. Note: this field is set whenever bit 1 <BR>changes from 0 -> 1, regardless of which firmware entity requested special wakeup, and is not included in the other SSH registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_STOP_STATE_EXITED: Sticky history for Debug. The Core has exited Stop State > 0 since this register was last read. Note: this field is set whenever STOP_TRANSITION <BR>changes from 10 -> 00. <BR>Also note that the exit might have been caused by the assertion of Special Wakeup, not necessarily the presence of an enabled interrupt causing <BR>instructions to start due to a regular wakeup event. Note: this field is not included in the other SSH registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_STOP_STATE_ENTERED: Sticky history for Debug. The Core has entered Stop State > 0 since this register was last read. Note: this field is set whenever STOP_TRANSITION <BR>changes from 11 -> 00, <BR>Also note that the QME cannot distinguish between a "re-entry" into a previous Stop State entry due to the removal of Special Wakeup versus execution <BR>of a Stop instruction. Note: this field is not included in the other SSH registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OTR_DEEPEST_STOP_ENTRY: Sticky field containing the deepest actual Stop state that was fully entered (as per bits 8:11) since the last read to this register. Note: unlike <BR>DEEPEST_ACT_STOP_LEVEL, this field is updated when STOP_STATE_ENTERED is set, meaning the current Stop State of the Core when this register is read is <BR>not included in the next read. Note: this field is not included in the other SSH registers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Stop State History FSP Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088240"</A>00000001C0088240 (PPE)<BR>
<A NAME="00000000200E8824"</A>00000000200E8824 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_FSP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Power Management and Stop State History register for FSP. The fields in bits 12:19 clear when this register is read and update every cycle based upon bits 4:11.  All other bits follow the value in SSH_SRC. Note that the chip inits to all cores powered off which is an actual state of 0xF.  However, the requested state inits to 0x0 indicating that the core has not yet requested to go into Stop since the chip was powered on. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_FSP_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_FSP_SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_FSP_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(1:10) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.FSP_DEEPEST_REQ_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.FSP_DEEPEST_ACT_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_STOP_GATED: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_SPECIAL_WKUP_DONE: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_STOP_TRANSITION: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_REQ_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_ACT_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_DEEPEST_REQ_STOP_LEVEL: Sticky field containing the deepest Stop state that has been requested by the Core (as per bits 4:7) since the last read to this register. Note: <BR>like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop State request from <BR>the Core when this register is read will be included in the next read. Unlike P9, This field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_FSP_DEEPEST_ACT_STOP_LEVEL: Sticky field containing the deepest actual Stop state that was fully achieved under QME direction (as per bits 8:11) since the last read to this <BR>register. Note: like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop <BR>State of the Core when this register is read will be included in the next read. Unlike P9, This field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Stop State History OCC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088280"</A>00000001C0088280 (PPE)<BR>
<A NAME="00000000200E8828"</A>00000000200E8828 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OCC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Power Management and Stop State History register for OCC. The fields in bits 12:19 clear when this register is read and update every cycle based upon bits 4:11.  All other bits follow the value in SSH_SRC. Note that the chip inits to all cores powered off which is an actual state of 0xF.  However, the requested state inits to 0x0 indicating that the core has not yet requested to go into Stop since the chip was powered on. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OCC_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OCC_SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_OCC_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(1:10) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OCC_DEEPEST_REQ_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OCC_DEEPEST_ACT_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_STOP_GATED: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_SPECIAL_WKUP_DONE: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_STOP_TRANSITION: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_REQ_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_ACT_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_DEEPEST_REQ_STOP_LEVEL: Sticky field containing the deepest Stop state that has been requested by the Core (as per bits 4:7) since the last read to this register. Note: <BR>like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop State request from <BR>the Core when this register is read will be included in the next read. Unlike P9, This field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_OCC_DEEPEST_ACT_STOP_LEVEL: Sticky field containing the deepest actual Stop state that was fully achieved under QME direction (as per bits 8:11) since the last read to this <BR>register. Note: like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop <BR>State of the Core when this register is read will be included in the next read. Unlike P9, This field is cleared to 0x0 on read when STOP_GATED=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Stop State History Hypervisor Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00882C0"</A>00000001C00882C0 (PPE)<BR>
<A NAME="00000000200E882C"</A>00000000200E882C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_HYP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Power Management and Stop State History register for the Hypervisor. The fields in bits 12:19 clear when this register is read and update every cycle based upon bits 4:11.  All other bits follow the value in SSH_SRC. Note that the chip inits to all cores powered off which is an actual state of 0xF.  However, the requested state inits to 0x0 indicating that the core has not yet requested to go into Stop since the chip was powered on. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_HYP_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_HYP_SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_HYP_SSHRC_DBG_INFO_Q_0_INST.LATC.L2(1:10) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.HYP_DEEPEST_REQ_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.HYP_DEEPEST_ACT_STOP_LVL_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_STOP_GATED: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_SPECIAL_WKUP_DONE: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_STOP_TRANSITION: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_REQ_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_ACT_STOP_LEVEL: See corresponding field in SSH_SRC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_DEEPEST_REQ_STOP_LEVEL: Sticky field containing the deepest Stop state that has been requested by the Core (as per bits 4:7) since the last read to this register. Note: <BR>like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop State request from <BR>the Core when this register is read will be included in the next read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SSH_HYP_DEEPEST_ACT_STOP_LEVEL: Sticky field containing the deepest actual Stop state that was fully achieved under QME direction (as per bits 8:11) since the last read to this <BR>register. Note: like P9, this field is updated whenever the core is in the STOP_GATED state, not on an entry transition, meaning the current Stop <BR>State of the Core when this register is read will be included in the next read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Special Wakeup Other Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088300"</A>00000001C0088300 (PPE)<BR>
<A NAME="00000000200E8830"</A>00000000200E8830 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Special Wakeup from an "Other" firmware (reserved for power management or lab use) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUOTR_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_DONE_OTR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_REQ: Core Special Wakeup for Other Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if ( SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OTR_SPECIAL_WKUP_DONE: Special Wakeup is complete for this Core. <BR>Set by Hcode if SCSR[AUTO_SPECIAL_WAKEUP]=0 else set automatically by hardware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Special Wakeup FSP Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088340"</A>00000001C0088340 (PPE)<BR>
<A NAME="00000000200E8834"</A>00000000200E8834 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_FSP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Special Wakeup from the FSP <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUFSP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_DONE_FSP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_REQ: Core Special Wakeup for FSP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_FSP_SPECIAL_WKUP_DONE: Special Wakeup is complete for this Core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Special Wakeup OCC Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088380"</A>00000001C0088380 (PPE)<BR>
<A NAME="00000000200E8838"</A>00000000200E8838 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OCC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Special Wakeup from OCC <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUOCC_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_DONE_OCC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_REQ: Core Special Wakeup for OCC Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_OCC_SPECIAL_WKUP_DONE: Special Wakeup is complete for this Core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Special Wakeup Hypervisor Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00883C0"</A>00000001C00883C0 (PPE)<BR>
<A NAME="00000000200E883C"</A>00000000200E883C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_HYP</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Special Wakeup from the Hypervisor <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPWUHYP_Q_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_DONE_HYP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_REQ: Core Special Wakeup for HYP Firmware use. <BR>NOTE: protocol is required when setting this bit <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done=1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SPWU_HYP_SPECIAL_WKUP_DONE: Special Wakeup is complete for this Core <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Core Stop Interface Control & Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088400"</A>00000001C0088400 (PPE)<BR>
<A NAME="00000001C0088420"</A>00000001C0088420 (PPE2)<BR>
<A NAME="00000001C0088430"</A>00000001C0088430 (PPE1)<BR>
<A NAME="00000000200E8840"</A>00000000200E8840 (SCOM)<BR>
<A NAME="00000000200E8842"</A>00000000200E8842 (SCOM2)<BR>
<A NAME="00000000200E8843"</A>00000000200E8843 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the control signals and resultant status used to transition the Cores in and out of Stop states. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=29><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCSR_Q_0_INST.LATC.L2(0:14) [000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SRESET_REQ_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCSR_Q_0_INST.LATC.L2(15:21) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.REFRESH_PMSR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCSR_Q_0_INST.LATC.L2(22:26) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SCSR_Q_0_INST.LATC.L2(27) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.TCEQ_XX_PM_BLOCK_INTERRUPTS_ACTUAL_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_ASSERT_PM_EXIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_ASSERT_PM_ENTRY_LIMIT_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_SPARE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.EXPBXX_TC_HBUS_INACTIVE_LVL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.L2XX_TCEQ_PURGE_DONE_LVL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.NCXX_TCEQ_PURGE_DONE_LVL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_FUSED_COPY_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.NCXX_TCEQ_CHTM_PURGE_DONE_LVL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.EXPBXX_TC_PURGE_DONE_LVL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_QUIESCED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_XX_TCEQ_PC_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.STOP_SHIFT_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.SPECIAL_WKUP_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPARE_IN_XX_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PSCR_POWEROFF_ALLOWED_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_INSTR_RUNNING_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PMSRS_SHIFT_NOT_IN_PROGRESS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_SCSR_XX_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_UNMASKED_ATTN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_PM_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_PM_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_ASSERT_PM_BLOCK_INTR: Assert signal to Block interrupts from allowing PC to start instructions on this Core when in STOP state. <BR>MODEL_EFFECT { if this field is set MAMBO does not wakeup from any STOP on interrupts } <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>PM_BLOCK_INTR = ASSERT_PM_BLOCK_INTR; <BR>if (SCSR.ASSERT_PM_BLOCK_INTR) { <BR>SSDR.PM_BLOCK_INTR = SSDR.PM_BLOCK_INTR | core_mask; <BR>} else { <BR>SSDR.PM_BLOCK_INTR = SSDR.PM_BLOCK_INTR & core_mask; <BR>} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_ASSERT_PM_EXIT: Assert request for PC to Exit Core STOP state (Note: actual output may also be asserted automatically for STOP overrides, special wakeup requests, or <BR>if the QME is Halted or an error/attn is present, as controlled by QMCR.) <BR>WRITE_EFFECT{ <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SSH_SRC.ASSERT_PM_EXIT) { <BR>SSDR.ASSERT_PM_EXIT = SSDR.ASSERT_PM_EXIT | core_mask; <BR>} else { <BR>SSDR.ASSERT_PM_EXIT = SSDR.ASSERT_PM_EXIT & core_mask; <BR>} <BR>} // <BR>MODEL_EFFECT { If this bit is not set, MAMBO does not wakeup when an interrupt is present. Setting this bit causes MAMBO to wakeup from STOP>0 if an <BR>interrupt is present (i.e. pending and not blocked) } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_ASSERT_PM_ENTRY_LIMIT: Assert signal to limit PC from entering Stop state level >0. <BR>If PM_ENTRY_LIMIT is set when the Core enters a Core-level stop state greater than 0, then PC takes no actions related to being in a deeper stop state <BR>and will report PM_ACTIVE=1 with PM_STATE=0x0. <BR>Firmware should set this bit before halting the QME such that the Core does not hang. Before clearing this bit, firmware must first assert PM_EXIT and <BR>wait for PM_ACTIVE to drop. After clearing this bit, firmware must then clear PM_EXIT, such that if the core is already in a Stop State it will <BR>wakeup and then re-enter in case a deeper state had been requested. <BR>This bit can also be asserted by QME Hcode as a workaround to clear PM_STATE to 0x0. <BR>MODEL_EFFECT { if this field is set MAMBO must force all STOP ENTRY to STOP Level 0 } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_SPARE_OUT: Spare output signal to PC. <BR>Connected to PC via wire and staging latches. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_HBUS_DISABLE: Disable the HBUS (Powerbus Crossbar that runs over the core). Code must assert this and wait for HBUS_INACTIVE before stopping Core clocks. <BR>WRITE_EFFECT { } AFTER_DELAY[large] <BR>{HBUS_INACTIVE = HBUS_DISABLE;} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_L2_PURGE_REQ: L2 Purge Request <BR>Hcode should honor this sequence before disabling the CL2 clocks: <BR>Assert HBUS_DISABLE and L2_PURGE_REQ and AUTO_PMSR_SHIFT_DIS <BR>Wait for L2_PURGE_DONE and HBUS_INACTIVE <BR>Clear L2 PURGE_REQ <BR>Set L2RCMD_INTF_QUIESCE and NCU_TLBIE_QUIESCE <BR>Wait ~10 Cache clocks <BR>Assert NCU_PURGE_REQ & wait for NCU_PURGE_DONE and PMSR_SHIFT_INACTIVE <BR>Clear NCU_PURGE_REQ <BR>Perform Stop Entry sequence outlined in CUCR <BR>Now safe to clock off Core+L2 <BR>WRITE_EFFECT { <BR>if (!L2_PURGE_REQ && !L2_PURGE_ABORT) L2_PURGE_DONE = 0; <BR>} AFTER_DELAY[large] { <BR>if (L2_PURGE_REQ ) L2_PURGE_DONE = 1; <BR>if (!L2_PURGE_REQ && !L2_PURGE_ABORT) <BR>L2_PURGE_DONE = 0;} // make sure a previously queued up DONE is cleared if an ABORT happens in the meantime <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_L2_PURGE_ABORT: L2 Purge Abort. <BR>Will abort the L2 purge operation and set L2_PURGE_DONE. <BR>WRITE_EFFECT { } AFTER_DELAY[small] { <BR>if (L2_PURGE_ABORT ) L2_PURGE_DONE = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_L2RCMD_INTF_QUIESCE: Quiesce L2-L3 interface. When set, snoops from the fabric (rcmd) are not forwarded from the L3 to the L2. This must be asserted before the L2 is <BR>clocked off (but after L2 is idle) to ensure L2 is not stopped in the middle of a snoop. This bit is deasserted on wakeup after the CL2 has clocks. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_NCU_TLBIE_QUIESCE: Request NCU to start ignoring new incoming tlbies, before the L2 is clocked off. This bit is deasserted on wakeup after the CL2 has clocks. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_NCU_PURGE_REQ: NCU Purge Request <BR>Hcode sets to request NCU purge and clears when NCU_PURGE_DONE. <BR>WRITE_EFFECT { <BR>if (!NCU_PURGE_REQ && !NCU_PURGE_ABORT) <BR>NCU_PURGE_DONE = 0; <BR>} AFTER_DELAY[large] { <BR>if (NCU_PURGE_REQ==1) NCU_PURGE_DONE = 1; <BR>if (!NCU_PURGE_REQ && !NCU_PURGE_ABORT) <BR>NCU_PURGE_DONE = 0;} // make sure a previously queued up DONE is cleared if an ABORT happens in the meantime <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_NCU_PURGE_ABORT: NCU Purge Abort <BR>Will abort the NCU purge operation and set NCU_PURGE_DONE. <BR>WRITE_EFFECT { } AFTER_DELAY[small] { <BR>if (NCU_PURGE_ABORT==1) NCU_PURGE_DONE = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CHTM_PURGE_REQ: CHTM Purge Request <BR>Hcode should honor this sequence before disabling the L3 clocks: <BR>Assert CHTM_PURGE_REQ & wait for CHTM_PURGE_DONE <BR>Clear CHTM_PURGE_REQ <BR>Disable L3 LCOs (via SCOM) <BR>Purge L3 (via SCOM) and wait for Done (via SCOM) <BR>Assert PB_PURGE_REQ and wait for PB_PURGE_DONE. <BR>Set RCMD_QUIESCE via SCOM to NCU <BR>Disable L3 RCMDs (via SCOM) <BR>Wait 16 cache cycles <BR>Now safe to clock off L3 <BR>WRITE_EFFECT { <BR>if (CHTM_PURGE_REQ==0) CHTM_PURGE_DONE = 0; <BR>} AFTER_DELAY[large] { <BR>if (CHTM_PURGE_REQ==1) CHTM_PURGE_DONE = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PB_PURGE_REQ: Hcode must assert this signal to the powerbus and wait for the PB_PURGE_DONE before fencing off the corresponding L3 region. Unlike the other <BR>PURGE_REQ signals, this is really a QUIESCE meaning it should remain asserted while the L3 region is unavailable. <BR>WRITE_EFFECT { <BR>if (PB_PURGE_REQ==0) PB_PURGE_DONE = 0; <BR>} AFTER_DELAY[large] { <BR>if (PB_PURGE_REQ==1) PB_PURGE_DONE = 1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CORE_QUIESCE: Level signal to PC to cause all threads on the Core to enter Quiesce when asserted, and releases the Core to allow threads not in CORE_MAINT to start <BR>fetching instructions again when deasserted. <BR>WRITE_EFFECT { <BR>if (CORE_QUIESCE==0) CORE_QUIESCED = 0; <BR>} AFTER_DELAY[large] { <BR>if (CORE_QUIESCE==1) CORE_QUIESCED = 1; } // <BR>MODEL_EFFECT { EXTRA CREDIT - if this field is set MAMBO should stop any new instructions from dispatching } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_REG_WKUP_FILTER_DIS: DD1: Implemented but not used. <BR>DD2: By default, regular wakeup interrupts to the QME are filtered to the QME unless stop active is set with a non-zero stop level. In MPIPL, it is <BR>possible the core will be powered off without entering a stop level, and regular wakeup interrupts will not be sent to the QME to bring the core out <BR>of stop 11. This bit should be set when a core is powered off, and cleared when powered on. (HW544266) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_SRESET_REQ: SRESET pulse to the core to start instructions on all threads at the SRESET vector, used by QME during Stop exit. <BR>MODEL_EFFECT { if this field is set MAMBO should start executing instructions from the sreset vector, ignoring all BLOCK Interrupt controls in this <BR>register, if PM_EXIT=1 } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_ASSERT_SPECIAL_WKUP_DONE: Assert Special Wakeup Done Indication back to Firmware in all four SPWU registers and SPECIAL_WKUP_DONE in this register. Unlike P9, this bit ORs <BR>directly into the indication despite the value of AUTO_SPECIAL_WAKEUP_DISABLE. <BR>WRITE_EFFECT { <BR>DEFINE_LOCAL_VAR(core_mask); <BR>DEFINE_LOCAL_VAR(eisr_mask); <BR>DEFINE_LOCAL_VAR(prev_spwu); <BR>DEFINE_LOCAL_VAR(spwu_done); <BR>prev_spwu = SCSR.SPARE_IN; <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SPWU_OTR.SPECIAL_WKUP_REQ==1 || <BR>SPWU_FSP.SPECIAL_WKUP_REQ==1 || <BR>SPWU_OCC.SPECIAL_WKUP_REQ==1 || <BR>SPWU_HYP.SPECIAL_WKUP_REQ==1 ) { <BR>SCSR.SPARE_IN = 1; <BR>if (SCSR.AUTO_SPECIAL_WAKEUP_DISABLE==0 && <BR>(SCSR.PM_STATE_ACTIVE==0 || SCSR.PM_STATE==0x0)) <BR>spwu_done = 1; <BR>if (prev_spwu==0) { <BR>eisr_mask = core_mask<<(60-32); <BR>if (((EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_RISE |= core_mask; <BR>} <BR>} else { <BR>SCSR.SPARE_IN = 0; spwu_done = 0; <BR>if (prev_spwu==1) { <BR>eisr_mask = core_mask<<(60-36); <BR>if (((~EIPR(0:63)&eisr_mask) && (EITR(0:63)&eisr_mask))!=0) <BR>QME.EISR.SPC_WKUP_FALL |= core_mask; <BR>} <BR>} <BR>if (spwu_done!=0 || SCSR.ASSERT_SPECIAL_WKUP_DONE==1) { <BR>SCSR.SPECIAL_WKUP_DONE=1; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=1; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=1; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=1; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=1; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE | core_mask; <BR>} else { <BR>SCSR.SPECIAL_WKUP_DONE=0; <BR>SPWU_OTR.SPECIAL_WKUP_DONE=0; <BR>SPWU_FSP.SPECIAL_WKUP_DONE=0; <BR>SPWU_OCC.SPECIAL_WKUP_DONE=0; <BR>SPWU_HYP.SPECIAL_WKUP_DONE=0; <BR>SCDR.SPC_WKUP_DONE = SCDR.SPC_WKUP_DONE & ~core_mask; <BR>} <BR>} // using unused SPARE_IN bit in SCSR to record the previous value of special wakeup so we can do edge detect on writes. Ensure the polarity and <BR>type config registers are setup correctly. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_SPARE_OUT: Attached to Spare macro output pin per core. Not connected in EQ. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CORE_INTR_SAMPLE: On a write, pulses the clock gating signal to the Core PC logic to tell it to sample new interrupts. ORs into the intr_cg signal from the INT unit <BR>that is forwarded to the Core. <BR>Hcode is responsible for writing this bit to a 1 right after starting core clocks to force PC to sample new interrupts that changed while the core was <BR>clocked off. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_IGNORE_PMCR_RECENT: When set, PMCRS register updates are not considered by hardware to be a "recent" update. Hcode should set this bit to block PMCR updates during Self- <BR>restore from modifying PSREQ and/or sending a PIG and from setting the EISR[PMCR_UPDATE] interrupt to QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_AUTO_SPECIAL_WAKEUP_DISABLE: Mode to disable the automated management of special wakeup done indication. When set, do not automatically force PM_EXIT=1 to the Core and assert <BR>special wakeup done in response to special wakeup request. <BR>This bit should only be cleared via SCOM when QME is halted, i.e. PM Complex is disabled, otherwise special wakeup transitions intersecting with <BR>regular wakeups will create blips on PM_EXIT and confuse the PC logic. QME Hcode typically manages the EIMR for SPC_WKUP_[RISE|FALL] accordingly when <BR>changing this bit via local register operations. <BR>Unlike P9, when clearing this bit, ASSERT_SPECIAL_WKUP_DONE in this same register must first be cleared. <BR>Note: unlike P9, there is no "Common Core" region to get confused so BLOCK_PM_EXIT_DISABLE was removed from this auto control. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_HALTED_STOP_OVERRIDE_DISABLE: Mode to disable automated Stop state transitions when the PPE is in a halted state. <BR>When set, do not automatically go in and out of STOP state when the PPE is halted. When not set and the QME Halts, effectively limits all future Core <BR>Stop requests to a Level1 (Level0 with slightly additional delay). This allows the system to continue running when the QME is being halted for lab <BR>debug, or in the unlikely event that a QME error happens. <BR>Note: This bit should also be set by QME Hcode when the Core Chiplet is in STOP state >0 or transitioning in or out of STOP state. <BR>1: PPE Halted has no effect on the PC STOP interface signals to this Core. <BR>0: PPE Halted indication ORs into the QMCR[STOP_OVERRIDE_MODE] functionality for this Core. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_AUTO_PMSR_SHIFT_DIS: 0: writes to the PMSRS automatically shift the value to the Core <BR>1: writes to PMSRS do not activate the shifter to the Core. <BR>QME Hcode should set this bit early in the Core clock off process such that it will have drained(without having to poll shift active) <BR>WRITE_EFFECT { <BR>PMSR_SHIFT_INACTIVE = 0; <BR>} AFTER_DELAY[small] { <BR>if (AUTO_PMSR_SHIFT_DIS==1) PMSR_SHIFT_INACTIVE = 1; } // Fake that a shift is always potentially active to test the stop code <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_REFRESH_PMSR: Pulse causing PMSRS to be shifted to the Core, likely set at the same time as XFER_START. If the PMSR shift is already active (due to PGPE recently <BR>updating PMSRS), this request is ignored. <BR>Used by QME hcode to initiate a shift of the PMSR after a Stop State Wakeup, after core clocks are started and before unblocking the core to run <BR>instructions. <BR>MODEL_EFFECT {FOR PSTATE TESTING --Updates MAMBO PMSR with the content of PCR.PMSRS } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_BLOCK_INTR_OUTPUTS: Mode used by Hcode to block all interrupts in CISR from being presented to the Core causing a wakeup during Firmware Concurrent Core Operations. <BR>Previously known as BLOCK_WKUP_EVENTS on P9. <BR>Important Note: Hcode must also ASSERT PM_BLOCK_INTR (bit 0 of this register) to prevent a DEC wakeup or fused-core DPDES or HMER interrupt from being <BR>processed inside the Core (local to PC) causing a wakeup. <BR>This mode does not block EISR[REG_WKUP] events, including CTFS Decrementer, from being reported. BLOCK_ALL_WKUP_EVENTS from P9 is no longer <BR>implemented, and must instead be managed via EIMR settings to ignore both Special and Regular Wakeups. <BR>WRITE_EFFECT{ <BR>DEFINE_LOCAL_VAR(core_mask); <BR>core_mask = 1<<(3-TFSCR.CORE_NUM); <BR>if (SCSR.BLOCK_INTR_OUTPUTS) { <BR>SSDR.BLOCK_INTR_OUTPUTS = SSDR.BLOCK_INTR_OUTPUTS | core_mask; <BR>} else { <BR>SSDR.BLOCK_INTR_OUTPUTS = SSDR.BLOCK_INTR_OUTPUTS & core_mask; <BR>} <BR>} // <BR>MODEL_EFFECT { if this field is set MAMBO does not wakeup from any STOP on interrupts } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_BLOCK_INTR_INPUTS: Mode used for Debug & Lab use only. <BR>When set blocks incoming interrupts from causing interrupts from being REQUESTED as wakeup sources but allows them to be sampled as PRESENT. NOTE: <BR>discards any MSGSND or MSGSNDU pulses from the Interrupt Controller. <BR>Note: To block interrupts from being reported to QME as a REG_WAKEUP event, Hcode should use the EIMR instead. <BR>MODEL_EFFECT { if this field is set MAMBO does not wakeup from any STOP on interrupts } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_ENABLE_PECE: Mode cleared for workarounds only. <BR>When zero, ignores the enable bits in the PSCRS register, such that all regular wakeup interrupt sources cause the Cores to wakeup regardless of the <BR>PECE settings. Otherwise, wakeup interrupt gating is controlled by the fields in the PECES register. Note: this is a misnomer because it also <BR>enables the use of UDEE for msgsndu. <BR>MODEL_EFFECT { if this field is not set MAMBO does not wakeup from STOP>0 on interrupts } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CTFS_WKUP_ENABLE: Enable Shadow Decrementer (and HDEC) Interrupts to cause Regular Wakeups, if enabled by PECE (or PSSCR[EC]=0). <BR>QME Hcode should set this bit after seeing receive_done from the core on stop entry, unless the entry is aborted QME Hcode should clear this bit <BR>after transferring the timefac shadow back into the core. <BR>MODEL_EFFECT { ignore this, extra credit when this bit is set do not wakeup from Stop>0 on DEC or HDEC interrupts } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_COPY_FUSED_SPRS: DD1: Reserved <BR>DD2: Drives the "copy_fused_sprs" output to PC. Fix HW524921. <BR>Hcode is required to write this bit after waking up from Stop state>0 on the OTHER (sibling) core in the fused core pair after restoring the TFAC <BR>Shadow but before starting instructions on it (by dropping PC_BLOCK_INTERRUPTS), if the sibling core is not currently in or also waking up from Stop <BR>state>0. <BR>In other words, never set this bit on a core that is in, or waking up from, Stop>0. <BR>After setting this bit, Hcode must poll for PC_FUSED_COPY_DONE to be set and then clear this bit. Note that if the core is not in Fused mode, this <BR>request does not copy SPRs and instead immediately sets the DONE. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_SINGLE_LPAR_MODE: DD1: Not Implemented <BR>DD2: When QMCR[MIXED_LPAR_MODE_DISABLE] is set, this bit controls the corresponding per core single lpar enable output, where a 1 enables single lpar <BR>mode to this core. Otherwise, like DD1, the per core single lpar enable outputs are driven by the one single lpar enable input from chip pervasive <BR>instead. <BR>NOTE: XIVE implementation on P10 requires this bit for each core in the pair comprising a single fused core to match. <BR>NOTE: this bit should only be written by QME during runtime, to a value specified by the Hypervisor. This bit must only be changed when the core and <BR>cache are powered off, i.e. in Stop11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_BLOCK_INTR: Actual value being driven on the output pin to PC after all overrides have been applied. For debug only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_EXIT: Actual value being driven on the output pin to PC after all overrides have been applied. For debug only. Note this signal is also asserted by <BR>hardware when a special wakeup is present if AUTO_SPECIAL_WAKEUP_DISABLE=0 unless PM_STATE_ACTIVE=1 and PM_STATE>0x0.. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_ENTRY_LIMIT: Actual value being driven on the output pin to PC after all overrides have been applied. For debug only. Note this signal is also asserted by <BR>hardware when QMCR[STOP_OVERRIDE_MODE]= 1 or when QME is halted if HALTED_STOP_OVERRIDE_DISABLE=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_SPARE_IN: Spare input signal from PC. <BR>Connected to PC via wire and staging latches. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_HBUS_INACTIVE: ACK for the HBUS_DISABLE request. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_L2_PURGE_DONE: Per-core L2 Purge Done in response to the L2_PURGE or ABORT request. <BR>Once set, Hcode should clear the PURGE_REQ or ABORT request. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_NCU_PURGE_DONE: Per-core NCU Purge Done in response to the NCU_PURGE or ABORT request. Once set, Hcode should clear the PURGE_REQ or ABORT request. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_FUSED_COPY_DONE: DD1: Not implemented. <BR>DD2: Per-core "fused_copy_done" indication from PC. Once set, Hcode must clear the PC_COPY_FUSED_SPRS request. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CHTM_PURGE_DONE: Per-core Hardware Trace Macro Purge Done Indication in response to the CHTM_PURGE_REQ. Once set, Hcode should clear CHTM_PURGE_REQ. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PB_PURGE_DONE: Handshake back from the Powerbus in response to PB_PURGE_REQ that it is safe to fence off the corresponding L3. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_CORE_QUIESCED: Core Quiesced signal back from the Core. Threads are no longer fetching or executing instructions and side effect of processing all previous <BR>outstanding instructions have ceased. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_INTR_PENDING: The PC_INTR_PENDING input from the Core Pervasive logic is active, indicating that a core has a wakeup interrupt source pending. <BR>MODEL_EFFECT{ MAMBO sets this indication if an interrupt is present and enabled by PECE and the core is in a STOP state } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_STOP_SHIFT_ACTIVE: The STOP sequence is actively shifting either RMOR or DCSR data into the Core for a Stop wakeup. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_SPECIAL_WKUP_DONE: Special Wakeup is complete for this Core, which is also reflected in the SPWU registers. This bit is controlled by the OR of <BR>ASSERT_SPECIAL_WKUP_DONE in this register with AUTO_SPECIAL_WAKEUP function. When AUTO_SPECIAL_WKUP_DISABLED==0, the OR of this Cores four SPWU <BR>register SPECIAL_WKUP_REQ bits also sets this bit to 1 unless PM_STATE_ACTIVE=1 and PM_STATE>0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_SPARE_IN: Attached to Spare macro input pin per core. <BR>Not connected in EQ (tied to 0). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PSSCR_POWEROFF_ALLOWED: Bit 0 of this field is an AND of the PSSCR[ESL] for this Cores 4 threads. <BR>Bit 1 of this field is an AND of the PSSCR[EC] for this Cores 4 threads. <BR>On Stop Entry into levels >3, QME Hcode should ensure these bits are 11", otherwise downgrade this Cores Stop Request to Stop3 and flag an error, <BR>since a properly behaving Hypervisor should never allow this case to occur. <BR>MODEL_EFFECT { update these two bits when MAMBO writes PSSCR as an AND of each threads ESL and EC bit respectively. } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_THREAD_INSTR_RUNNING: For Debug. Per-thread instruction running indication from this Core. <BR>MODEL_EFFECT{ extra credit if MAMBO provides these indications. Also sets sticky bits in DCSR.} <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PMSR_SHIFT_INACTIVE: PMSR is NOT actively shifting data to the Core. QME hcode should poll for this bit to be one after setting AUTO_PMSR_SHIFT_DIS, but before turning off <BR>Core clocks. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_OTHER_DPDES_INTR_PENDING: For Debug only. Signal from the PC of this core before cross-coupling, to indicate a pending interrupt exists for the other core in the fused pair. <BR>(Core0 <-> Core1 and Core2 <-> Core3). <BR>MODEL_EFFECT { <BR>extra credit set by MAMBO when in fused core mode when one core sets DPDES interrupt to the other core } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PC_UNMASKED_ATTN: Unmasked Special Attention indication from the Core. <BR>Used by Self Save or Self Restore routine to indicate a problem to QME during entry or exit from power-loss Stop State. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_STATE_ACTIVE: PM State Active, raw value from PC. <BR>Unlike P9, this bit is also asserted when the core is in Stop0. <BR>Sets EISR when PM_STATE != 0. <BR>WRITE_EFFECT { } AFTER_DELAY[small] { <BR>TFCSR.XFER_RECEIVE_DONE=1; } <BR>MODEL_EFFECT { <BR>Set this bit when MAMBO enters any Stop State which also includes the initial powered off state, clear this bit when Mambo is not in Stop State } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_SCSR_PM_STATE: Core PM State (Stop Level), raw value from PC. <BR>Valid when PM_STATE_ACTIVE=1 <BR>MODEL_EFFECT { <BR>Like Previous field, update this field when MAMBO enters Stop State with the initial powered off state being 0xF, clear this field when Mambo is not <BR>in Stop State. Updates to this register also run the MODEL_DESTINATION_EFFECTs in EISR. <BR>In addition, based on that stop state EISR changes as follows: <BR>if (PM_STATE != 0x0) <BR>if (TFCSR.CORE_NUM==0b00) if (PMSTATE < QMCR[LOPRI_STOP_WKUP_SEL]) EISR.PM_STATE_ACTIVE_HIPRI(0)=1; else EISR.PM_STATE_ACTIVE_LOPRI(0)=1; <BR>else if (TFCSR.CORE_NUM==0b01) <BR>if (PMSTATE < QMCR[LOPRI_STOP_WKUP_SEL]) <BR>EISR.PM_STATE_ACTIVE_HIPRI(1)=1; else <BR>EISR.PM_STATE_ACTIVE_LOPRI(1)=1; <BR>else if (TFCSR.CORE_NUM==0b10) <BR>if (PMSTATE < QMCR[LOPRI_STOP_WKUP_SEL]) <BR>EISR.PM_STATE_ACTIVE_HIPRI(2)=1; else <BR>EISR.PM_STATE_ACTIVE_LOPRI(2)=1; <BR>else if (TFCSR.CORE_NUM==0b11) <BR>if (PMSTATE < QMCR[LOPRI_STOP_WKUP_SEL]) <BR>EISR.PM_STATE_ACTIVE_HIPRI(3)=1; else <BR>EISR.PM_STATE_ACTIVE_LOPRI(3)=1; <BR>} // need to manually model this behavior in SIMICs <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Processor Stop Control Register Shadow for Thread 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088500"</A>00000001C0088500 (PPE)<BR>
<A NAME="00000000200E8850"</A>00000000200E8850 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides read access to the serially shifted shadow of the PSSCR control fields and LPCR[PECE] field per thread [a] from each Core Chiplet 0 that is written by the Hypervisor prior to execution of the Stop instruction, when QMCR[pscr_override_en] = 0.  Attempts to write this register via SCOM in this setting will return an invalid access return code.  SCOM or local register reads to this register while a value is being shifted from the core will stall the return data from being returned until the shift has completed.  To enable simulation and lab testing, SCOM writes are accepted when QMCR[pscr_override_en] = 1, in which case updates from the serial core interface are ignored.  Local register writes are never accepted.  This register can always be read via both SCOM and local register accesses. <BR>NOTE: Multi-cast reads are not supported to this register and will hang and cause a PCB Timeout error code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PSCR_T0_RCV.INPUT_Q_0_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_DPDES_EXIT_ENABLE: Inter-thread/fused-core doorbell interrupts feeding the "DPDES" logic in the core. Corresponds to LPCR[47] and enables the DPDES_INTR_PEND interrupt <BR>signal, as reflected in SCSR, between fused cores to cause an exit from STOP state. <BR>MODEL_EFFECT { update fields in this register when MAMBO writes PSSCR, LPCR, SMFCTRL. Note: Updates to this register also run the <BR>MODEL_DESTINATION_EFFECTs in EISR, as well as update SCSR.PSSCR_POWEROFF_ALLOWED(0:1). } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_SD: OS Status Disable. Corresponds to PSSCR[41]. <BR>When 1 causes Status field to return all 0s when read by OS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_ESL: Enable State Loss. Corresponds to PSSCR[42]. <BR>When set, allows Hardware to lose state, e.g. allocate core resource to the remaining threads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_EC: Stop Exit Criterion. Corresponds to PSSCR[43]. <BR>0: Exit power-saving mode on any interrupt without any state loss <BR>1: Exit power-saving mode only on LPCR PECE conditions and take System Reset interrupt with HV=1; state loss is allowed and implementation-dependent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_PSLL: Power-saving Level Limit. Corresponds to PSSCR[44:47]. <BR>Causes an OS Stop request greater than or equal to this value to take an interrupt to the Hypervisor instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_HYP_VIRT_EXIT_ENABLE: Hypervisor Virtualization "Hyp" Exit Enable. Corresponds to PECE LPCR[17] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_UV_DB_EXIT_ENABLE: Ultravisor Doorbell "msgsndu" Exit Enable. Corresponds to SMFCTRL[UDEE] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_HYP_DB_EXIT_ENABLE: Hypervisor Doorbell "msgsnd" Exit Enable. Corresponds to PECE LPCR[48] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_EXT_EXIT_ENABLE: External "OS" Exit Enable. Corresponds to PECE LPCR[49] and enables the corresponding interrupt source to cause an exit from STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_DEC_EXIT_ENABLE: Decrementer Exit Enable. Corresponds to PECE LCPR[50]. Enables the MSb of the OR of all 4 threads of the DECrementer from CTFS to cause an exit from <BR>STOP state. <BR>Note: use of this bit in QME is new for P10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_HMI_EXIT_ENABLE: Hypervisor Maintenance Interrupt Exit Enable. Corresponds to PECE LPCR[51] and enables the malfunction alert interrupt source to cause an exit from <BR>STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_TR: Stop Level Transition Rate Field. Corresponds to PSSCR[54:55]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>The requested rate of progression from initial to maximum power-saving level if Stop Promote is implemented. Rate of progression increases with the <BR>value of Level Transition Rate field. Actual rates corresponding to each value are defined by firmware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_MTL: Maximum Transition Request Level. Corresponds to PSSCR[56:59]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>In theory, allows hardware to auto-promote to deeper levels as the power-saved core ages (without waking up). Setting this field <= Initial Request <BR>Level disables promotion. Setting this field to zero always disables auto-promotion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_RL: Stop Request Level. Corresponds to PSSCR[60:63]. <BR>Unused by QME. Information only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS0_PLS: Power-Saving Level Status. Corresponds to PSSCR[0:3]. QME Hcode must use this to know deepest stop level per-thread since the thread last woke up. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Processor Stop Control Register Shadow for Thread 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088540"</A>00000001C0088540 (PPE)<BR>
<A NAME="00000000200E8854"</A>00000000200E8854 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides read access to the serially shifted shadow of the PSSCR control fields and LPCR[PECE] field per thread [a] from each Core Chiplet 0 that is written by the Hypervisor prior to execution of the Stop instruction, when QMCR[pscr_override_en] = 0.  Attempts to write this register via SCOM in this setting will return an invalid access return code.  SCOM or local register reads to this register while a value is being shifted from the core will stall the return data from being returned until the shift has completed.  To enable simulation and lab testing, SCOM writes are accepted when QMCR[pscr_override_en] = 1, in which case updates from the serial core interface are ignored.  Local register writes are never accepted.  This register can always be read via both SCOM and local register accesses. <BR>NOTE: Multi-cast reads are not supported to this register and will hang and cause a PCB Timeout error code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PSCR_T1_RCV.INPUT_Q_0_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_DPDES_EXIT_ENABLE: Inter-thread/fused-core doorbell interrupts feeding the "DPDES" logic in the core. Corresponds to LPCR[47] and enables the DPDES_INTR_PEND interrupt <BR>signal, as reflected in SCSR, between fused cores to cause an exit from STOP state. <BR>MODEL_EFFECT { update fields in this register when MAMBO writes PSSCR, LPCR, SMFCTRL. Note: Updates to this register also run the <BR>MODEL_DESTINATION_EFFECTs in EISR, as well as update SCSR.PSSCR_POWEROFF_ALLOWED(0:1). } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_SD: OS Status Disable. Corresponds to PSSCR[41]. <BR>When 1 causes Status field to return all 0s when read by OS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_ESL: Enable State Loss. Corresponds to PSSCR[42]. <BR>When set, allows Hardware to lose state, e.g. allocate core resource to the remaining threads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_EC: Stop Exit Criterion. Corresponds to PSSCR[43]. <BR>0: Exit power-saving mode on any interrupt without any state loss <BR>1: Exit power-saving mode only on LPCR PECE conditions and take System Reset interrupt with HV=1; state loss is allowed and implementation-dependent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_PSLL: Power-saving Level Limit. Corresponds to PSSCR[44:47]. <BR>Causes an OS Stop request greater than or equal to this value to take an interrupt to the Hypervisor instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_HYP_VIRT_EXIT_ENABLE: Hypervisor Virtualization "Hyp" Exit Enable. Corresponds to PECE LPCR[17] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_UV_DB_EXIT_ENABLE: Ultravisor Doorbell "msgsndu" Exit Enable. Corresponds to SMFCTRL[UDEE] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_HYP_DB_EXIT_ENABLE: Hypervisor Doorbell "msgsnd" Exit Enable. Corresponds to PECE LPCR[48] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_EXT_EXIT_ENABLE: External "OS" Exit Enable. Corresponds to PECE LPCR[49] and enables the corresponding interrupt source to cause an exit from STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_DEC_EXIT_ENABLE: Decrementer Exit Enable. Corresponds to PECE LCPR[50]. Enables the MSb of the OR of all 4 threads of the DECrementer from CTFS to cause an exit from <BR>STOP state. <BR>Note: use of this bit in QME is new for P10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_HMI_EXIT_ENABLE: Hypervisor Maintenance Interrupt Exit Enable. Corresponds to PECE LPCR[51] and enables the malfunction alert interrupt source to cause an exit from <BR>STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_TR: Stop Level Transition Rate Field. Corresponds to PSSCR[54:55]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>The requested rate of progression from initial to maximum power-saving level if Stop Promote is implemented. Rate of progression increases with the <BR>value of Level Transition Rate field. Actual rates corresponding to each value are defined by firmware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_MTL: Maximum Transition Request Level. Corresponds to PSSCR[56:59]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>In theory, allows hardware to auto-promote to deeper levels as the power-saved core ages (without waking up). Setting this field <= Initial Request <BR>Level disables promotion. Setting this field to zero always disables auto-promotion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_RL: Stop Request Level. Corresponds to PSSCR[60:63]. <BR>Unused by QME. Information only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS1_PLS: Power-Saving Level Status. Corresponds to PSSCR[0:3]. QME Hcode must use this to know deepest stop level per-thread since the thread last woke up. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Processor Stop Control Register Shadow for Thread 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088580"</A>00000001C0088580 (PPE)<BR>
<A NAME="00000000200E8858"</A>00000000200E8858 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides read access to the serially shifted shadow of the PSSCR control fields and LPCR[PECE] field per thread [a] from each Core Chiplet 0 that is written by the Hypervisor prior to execution of the Stop instruction, when QMCR[pscr_override_en] = 0.  Attempts to write this register via SCOM in this setting will return an invalid access return code.  SCOM or local register reads to this register while a value is being shifted from the core will stall the return data from being returned until the shift has completed.  To enable simulation and lab testing, SCOM writes are accepted when QMCR[pscr_override_en] = 1, in which case updates from the serial core interface are ignored.  Local register writes are never accepted.  This register can always be read via both SCOM and local register accesses. <BR>NOTE: Multi-cast reads are not supported to this register and will hang and cause a PCB Timeout error code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PSCR_T2_RCV.INPUT_Q_0_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_DPDES_EXIT_ENABLE: Inter-thread/fused-core doorbell interrupts feeding the "DPDES" logic in the core. Corresponds to LPCR[47] and enables the DPDES_INTR_PEND interrupt <BR>signal, as reflected in SCSR, between fused cores to cause an exit from STOP state. <BR>MODEL_EFFECT { update fields in this register when MAMBO writes PSSCR, LPCR, SMFCTRL. Note: Updates to this register also run the <BR>MODEL_DESTINATION_EFFECTs in EISR, as well as update SCSR.PSSCR_POWEROFF_ALLOWED(0:1). } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_SD: OS Status Disable. Corresponds to PSSCR[41]. <BR>When 1 causes Status field to return all 0s when read by OS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_ESL: Enable State Loss. Corresponds to PSSCR[42]. <BR>When set, allows Hardware to lose state, e.g. allocate core resource to the remaining threads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_EC: Stop Exit Criterion. Corresponds to PSSCR[43]. <BR>0: Exit power-saving mode on any interrupt without any state loss <BR>1: Exit power-saving mode only on LPCR PECE conditions and take System Reset interrupt with HV=1; state loss is allowed and implementation-dependent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_PSLL: Power-saving Level Limit. Corresponds to PSSCR[44:47]. <BR>Causes an OS Stop request greater than or equal to this value to take an interrupt to the Hypervisor instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_HYP_VIRT_EXIT_ENABLE: Hypervisor Virtualization "Hyp" Exit Enable. Corresponds to PECE LPCR[17] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_UV_DB_EXIT_ENABLE: Ultravisor Doorbell "msgsndu" Exit Enable. Corresponds to SMFCTRL[UDEE] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_HYP_DB_EXIT_ENABLE: Hypervisor Doorbell "msgsnd" Exit Enable. Corresponds to PECE LPCR[48] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_EXT_EXIT_ENABLE: External "OS" Exit Enable. Corresponds to PECE LPCR[49] and enables the corresponding interrupt source to cause an exit from STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_DEC_EXIT_ENABLE: Decrementer Exit Enable. Corresponds to PECE LCPR[50]. Enables the MSb of the OR of all 4 threads of the DECrementer from CTFS to cause an exit from <BR>STOP state. <BR>Note: use of this bit in QME is new for P10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_HMI_EXIT_ENABLE: Hypervisor Maintenance Interrupt Exit Enable. Corresponds to PECE LPCR[51] and enables the malfunction alert interrupt source to cause an exit from <BR>STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_TR: Stop Level Transition Rate Field. Corresponds to PSSCR[54:55]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>The requested rate of progression from initial to maximum power-saving level if Stop Promote is implemented. Rate of progression increases with the <BR>value of Level Transition Rate field. Actual rates corresponding to each value are defined by firmware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_MTL: Maximum Transition Request Level. Corresponds to PSSCR[56:59]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>In theory, allows hardware to auto-promote to deeper levels as the power-saved core ages (without waking up). Setting this field <= Initial Request <BR>Level disables promotion. Setting this field to zero always disables auto-promotion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_RL: Stop Request Level. Corresponds to PSSCR[60:63]. <BR>Unused by QME. Information only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS2_PLS: Power-Saving Level Status. Corresponds to PSSCR[0:3]. QME Hcode must use this to know deepest stop level per-thread since the thread last woke up. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Processor Stop Control Register Shadow for Thread 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00885C0"</A>00000001C00885C0 (PPE)<BR>
<A NAME="00000000200E885C"</A>00000000200E885C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides read access to the serially shifted shadow of the PSSCR control fields and LPCR[PECE] field per thread [a] from each Core Chiplet 0 that is written by the Hypervisor prior to execution of the Stop instruction, when QMCR[pscr_override_en] = 0.  Attempts to write this register via SCOM in this setting will return an invalid access return code.  SCOM or local register reads to this register while a value is being shifted from the core will stall the return data from being returned until the shift has completed.  To enable simulation and lab testing, SCOM writes are accepted when QMCR[pscr_override_en] = 1, in which case updates from the serial core interface are ignored.  Local register writes are never accepted.  This register can always be read via both SCOM and local register accesses. <BR>NOTE: Multi-cast reads are not supported to this register and will hang and cause a PCB Timeout error code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PSCR_T3_RCV.INPUT_Q_0_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_DPDES_EXIT_ENABLE: Inter-thread/fused-core doorbell interrupts feeding the "DPDES" logic in the core. Corresponds to LPCR[47] and enables the DPDES_INTR_PEND interrupt <BR>signal, as reflected in SCSR, between fused cores to cause an exit from STOP state. <BR>MODEL_EFFECT { update fields in this register when MAMBO writes PSSCR, LPCR, SMFCTRL. Note: Updates to this register also run the <BR>MODEL_DESTINATION_EFFECTs in EISR, as well as update SCSR.PSSCR_POWEROFF_ALLOWED(0:1). } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_SD: OS Status Disable. Corresponds to PSSCR[41]. <BR>When 1 causes Status field to return all 0s when read by OS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_ESL: Enable State Loss. Corresponds to PSSCR[42]. <BR>When set, allows Hardware to lose state, e.g. allocate core resource to the remaining threads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_EC: Stop Exit Criterion. Corresponds to PSSCR[43]. <BR>0: Exit power-saving mode on any interrupt without any state loss <BR>1: Exit power-saving mode only on LPCR PECE conditions and take System Reset interrupt with HV=1; state loss is allowed and implementation-dependent. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_PSLL: Power-saving Level Limit. Corresponds to PSSCR[44:47]. <BR>Causes an OS Stop request greater than or equal to this value to take an interrupt to the Hypervisor instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_HYP_VIRT_EXIT_ENABLE: Hypervisor Virtualization "Hyp" Exit Enable. Corresponds to PECE LPCR[17] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_UV_DB_EXIT_ENABLE: Ultravisor Doorbell "msgsndu" Exit Enable. Corresponds to SMFCTRL[UDEE] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_HYP_DB_EXIT_ENABLE: Hypervisor Doorbell "msgsnd" Exit Enable. Corresponds to PECE LPCR[48] and enables the corresponding interrupt source to cause an exit from STOP <BR>state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_EXT_EXIT_ENABLE: External "OS" Exit Enable. Corresponds to PECE LPCR[49] and enables the corresponding interrupt source to cause an exit from STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_DEC_EXIT_ENABLE: Decrementer Exit Enable. Corresponds to PECE LCPR[50]. Enables the MSb of the OR of all 4 threads of the DECrementer from CTFS to cause an exit from <BR>STOP state. <BR>Note: use of this bit in QME is new for P10. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_HMI_EXIT_ENABLE: Hypervisor Maintenance Interrupt Exit Enable. Corresponds to PECE LPCR[51] and enables the malfunction alert interrupt source to cause an exit from <BR>STOP state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_TR: Stop Level Transition Rate Field. Corresponds to PSSCR[54:55]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>The requested rate of progression from initial to maximum power-saving level if Stop Promote is implemented. Rate of progression increases with the <BR>value of Level Transition Rate field. Actual rates corresponding to each value are defined by firmware. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_MTL: Maximum Transition Request Level. Corresponds to PSSCR[56:59]. <BR>Unused by QME. Feature not implemented in P9 or P10. <BR>In theory, allows hardware to auto-promote to deeper levels as the power-saved core ages (without waking up). Setting this field <= Initial Request <BR>Level disables promotion. Setting this field to zero always disables auto-promotion. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_RL: Stop Request Level. Corresponds to PSSCR[60:63]. <BR>Unused by QME. Information only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PSCRS3_PLS: Power-Saving Level Status. Corresponds to PSSCR[0:3]. QME Hcode must use this to know deepest stop level per-thread since the thread last woke up. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Architected Power Management Control Register Shadow</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088600"</A>00000001C0088600 (PPE)<BR>
<A NAME="00000000200E8860"</A>00000000200E8860 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMCRS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>The PMCRS provides access to the serially shifted PMCR shadow written by the Hypervisor per Core Chiplet .  Local register writes are never accepted. SCOM writes are only accepted when QMCR[pmcr_override_en] = 1, in which case the serial core interface is ignored. Otherwise, attempts to write this register via SCOM in this setting will return an invalid access return code.   This register can always be read via both SCOM and local register accesses.  Reads to this register while a value is being shifted from the core will stall the return data from being returned until the shift has completed. <BR>NOTE: Multi-cast reads are not supported to this register and will hang and cause a PCB Timeout error code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PMCRS_RCV.INPUT_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PMCRS_DATA: Meaning is defined by firmware usage. Intended to communicate pstate requests and hints to power management firmware <BR>Hardware assumes bits 8:15 are the Pstate Request in forming the PSREQ and PSSUM registers, and data content for sending a QREGS.PIG when in <BR>QMCR[AUTO_PMCR_UPDATE] mode. <BR>MODEL_EFFECT { FOR PSTATE TESTING - if MAMBO writes PMCR when val_qregs_qmcr_PMCR_OVERRIDE_EN==0 then perform all the write effects below, else MAMBO <BR>updates are ignored} <BR>WRITE_EFFECT { <BR>EXT_FIELD_READ(QREGS, QMCR, PMCR_OVERRIDE_EN, val_qregs_qmcr_PMCR_OVERRIDE_EN); <BR>EXT_FIELD_READ(QREGS, QMCR, CORE_PARTIAL_GOOD, val_qregs_qmcr_CPG); <BR>EXT_FIELD_READ(QREGS, PIG, QUAD_ID, <BR>val_qregs_pig_QUAD_ID); <BR>EXT_FIELD_READ(QREGS, QMCR, PMCR_RECENT_MODE, val_qregs_qmcr_PMCR_RECENT_MODE); <BR>EXT_FIELD_READ(QREGS, PSREQ, PSTATE_UPDATE, val_PSTATE_UPDATE); <BR>EXT_FIELD_READ(QREGS, PSREQ, PSTATE_REQ_C0, val_PSTATE_REQ_C0); <BR>EXT_FIELD_READ(QREGS, PSREQ, PSTATE_REQ_C1, val_PSTATE_REQ_C1); <BR>EXT_FIELD_READ(QREGS, PSREQ, PSTATE_REQ_C2, val_PSTATE_REQ_C2); <BR>EXT_FIELD_READ(QREGS, PSREQ, PSTATE_REQ_C3, val_PSTATE_REQ_C3); <BR>EXT_FIELD_READ(QREGS, QMCR, AUTO_PMCR_UPDATE, val_qregs_qmcr_AUTO_PMCR_UPDATE); <BR>if (val_qregs_qmcr_PMCR_OVERRIDE_EN==1 && val_qregs_qmcr_CPG==0x0) <BR>{EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_QUAD, 0xFF);} else <BR>{EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_QUAD, DATA[8:15]);} <BR>if (val_qregs_qmcr_PMCR_OVERRIDE_EN==1 && val_qregs_qmcr_CPG==0x0) <BR>{EXT_FIELD_WRITE(QREGS, PSSUM, PSTATE_REQ_QUAD, 0xFF);} else <BR>{EXT_FIELD_WRITE(QREGS, PSSUM, PSTATE_REQ_QUAD, DATA[8:15]);} <BR>if (TFCSR.CORE_NUM==0x0) { <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_C0, DATA[8:15]); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, RECENT_CORE_NUM, 0b00); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_UPDATE, val_PSTATE_UPDATE | 0b1000); <BR>} else if (TFCSR.CORE_NUM==0x1) { <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_C1, DATA[8:15]); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, RECENT_CORE_NUM, 0b01); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_UPDATE, val_PSTATE_UPDATE | 0b0100); <BR>} else if (TFCSR.CORE_NUM==0x2) { <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_C2, DATA[8:15]); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, RECENT_CORE_NUM, 0b10); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_UPDATE, val_PSTATE_UPDATE | 0b0010); <BR>}else if (TFCSR.CORE_NUM==0x3) { <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_REQ_C3, DATA[8:15]); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, RECENT_CORE_NUM, 0b11); <BR>EXT_FIELD_WRITE(QREGS, PSREQ, PSTATE_UPDATE, val_PSTATE_UPDATE | 0b0001); <BR>} <BR>if (val_qregs_qmcr_PMCR_RECENT_MODE==1 || ( <BR>(((~val_qregs_qmcr_CPG&0b1000)!=0) || (DATA[8:15] < val_PSTATE_REQ_C0)) && <BR>(((~val_qregs_qmcr_CPG&0b0100)!=0) || (DATA[8:15] < val_PSTATE_REQ_C1)) && <BR>(((~val_qregs_qmcr_CPG&0b0010)!=0) || (DATA[8:15] < val_PSTATE_REQ_C2)) && <BR>(((~val_qregs_qmcr_CPG&0b0001)!=0) || (DATA[8:15] < val_PSTATE_REQ_C3)) <BR>) ) { <BR>if (val_qregs_qmcr_AUTO_PMCR_UPDATE==1) { <BR>if (val_qregs_pig_QUAD_ID==0x0) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q0, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_0, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x1) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q1, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_1, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x2) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q2, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_2, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x3) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q3, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_3, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x4) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q4, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_4, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x5) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q5, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_5, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x6) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q6, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_6, 1); <BR>} if (val_qregs_pig_QUAD_ID==0x7) <BR>{ <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1Q7, pcb_intr_payload, DATA[8:15]); <BR>EXT_FIELD_WRITE(OCB_AGEN, OPIT1PRa, pcb_intr_type_1_pending_7, 1); <BR>} <BR>} <BR>}} // update QME-level Pstate summary registers and send Auto PIG if enabled <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Architected Power Management Status Register Shadow</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088640"</A>00000001C0088640 (PPE)<BR>
<A NAME="00000000200E8864"</A>00000000200E8864 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMSRS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Allows Hcode to push the PMSR value to each Core Chiplet for accessibility via Hypervisor mfspr operations.  If SCSR[AUTO_PMSR_SHIFT_DIS]=0, writes to this register cause a 64-bit serial shift of the contents of this register combined with the content of the CSIR to occur to the corresponding Core.   Unlike P9, there is no write override to prevent SCOM or Local writes, and bits 36:58 are provided by the CSIR register to form the full 64-bit data. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PMSRS_Q_0_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PMSRS_Q_0_INST.LATC.L2(36:41) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PMSRS_PSTATE_DATA: Meaning is defined by firmware usage. Intended to communicate information like actual Pstate, chip and system limits, and other power management <BR>state data back to the Hypervisor. <BR>If AUTO_PMSR_SHIFT_DIS=0, <BR>Writes to this register (intended to only be done by PGPE) initiate a shift into the core. This register write is stalled if a PMSR shift is already <BR>in progress (e.g. PMSR_REFRESH was recently requested by QME). <BR>If AUTO_PMSR_SHIFT_DIS=1, writes update this register but do not initiate a shift of the data into the core. <BR>MODEL_EFFECT { FOR PSTATE TESTING -- <BR>Update Core PMSR in MAMBO, when <BR>EITHER: a) PMSRS is written and SCSR.AUTO_PMSR_SHIFT_DIS==0 <BR>OR b) when SCSR.REFRESH_PMSR is written to 1. <BR>} <BR>WRITE_EFFECT { <BR>if (SCSR.AUTO_PMSR_SHIFT_DIS==0) SCSR.PMSR_SHIFT_INACTIVE=0; } AFTER_DELAY[large] { <BR>if (SCSR.AUTO_PMSR_SHIFT_DIS==0) SCSR.PMSR_SHIFT_INACTIVE=1; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PMSRS_INVALID_VERSION: Hcode sets this bit if Linux requests a Version that is not supported. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_PMSRS_VERSION: Hcode should reflect the Version here to coordinate content with the OS, and this field should match the same bits specified by the OS in the PMCR. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME RMOR Update Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088680"</A>00000001C0088680 (PPE)<BR>
<A NAME="00000000200E8868"</A>00000000200E8868 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_RMOR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writes to this register cause a serial shift of the contents to occur to the corresponding Core, causing it to update its HRMOR or URMOR Special Purpose Register in the Core MMU.  Writes to this register must only be attempted when the core instructions are stopped. TODO for DD2: change the design to share the shifter with DCSR to save latches & power..  Note: QME Hcode is responsible for polling SCSR[STOP_SHIFT_ACTIVE]=0 before starting self-restore on this core. <BR>Note:  SCOM and Local register access to this register is controlled by QMCR[STOP_SHIFTREG_OVERRIDE_EN]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.RMOR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RMOR_DATA: Value to place into either the URMOR or HRMOR Special Purpose Register in the Core. <BR>WRITE_EFFECT {SCSR.STOP_SHIFT_ACTIVE=1; } AFTER_DELAY[large] { SCSR.STOP_SHIFT_ACTIVE=0; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_RMOR_URMOR_SELECT: Selects where the Core places the DATA. <BR>Note: bit 63 is not actually implemented in the Core Hardware. <BR>If 0: HRMOR, else if 1: URMOR <BR>MODEL_EFFECT { <BR>if (URMOR_SELECT==0) update HRMOR register in MAMBO <BR>else update URMOR register in MAMBO <BR>} <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Direct Control Shift Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088700"</A>00000001C0088700 (PPE)<BR>
<A NAME="00000000200E8870"</A>00000000200E8870 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_DCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Writes to this register shifts the value to the PC "Power Management Controls," formerly known as Direct Controls, macro, to update the PLS and SRR state loss fields before Stop wakeup.    Note: QME is responsible for polling SCSR[STOP_SHIFT_ACTIVE]=0 before setting PM_EXIT to ensure PC has seen the update. <BR>Reads to this register provide Hcode with FFDC information concerning thread wakeup history in relation to Stop State entries. <BR>Note:  SCOM and Local register access to this register is controlled by QMCR[STOP_SHIFTREG_OVERRIDE_EN]. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DCSR_Q_0_INST.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DCSR_Q_0_INST.LATC.L2(25:28) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_PLS_T0: PLS value to write into PSSCR[PLS] for Thread0 <BR>MODEL_EFFECT { FOR STOP TESTING -- <BR>1) update PSSCR[PLS] per thread in MAMBO <BR>using bits 0:15 below <BR>2) update SRR1 bits 46:47 per-thread in MAMBO <BR>using bits 16:24 below <BR>3) Set bit 24 to 0 <BR>} <BR>WRITE_EFFECT {SCSR.STOP_SHIFT_ACTIVE=1; } AFTER_DELAY[large] { SCSR.STOP_SHIFT_ACTIVE=0; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_PLS_T1: PLS value to write into PSSCR[PLS] for Thread1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_PLS_T2: PLS value to write into PSSCR[PLS] for Thread2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_PLS_T3: PLS value to write into PSSCR[PLS] for Thread3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_SL_T0: SRR1 State Loss provided to ISU by PC on Stop Wakeup for Thread0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_SL_T1: SRR1 State Loss provided to ISU by PC on Stop Wakeup for Thread1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_SL_T2: SRR1 State Loss provided to ISU by PC on Stop Wakeup for Thread2 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_SL_T3: SRR1 State Loss provided to ISU by PC on Stop Wakeup for Thread3 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_SRESET_MSR_S: PC applies to all 4 threads, provided to ISU by PC on Stop Wakeup. <BR>Chooses whether SRESET on STOP wakeup sets the S bit in MSR. <BR>Legacy P9 behavior leaves MSR[S] as 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_DCSR_THREAD_INSTR_RUNNING_HISTORY: Provides sticky History of SCSR[PC_THREAD_INSTR_RUNNING] since this register was last read. Used by Hcode to determine if a thread/core has had <BR>instructions started since the last Stop Entry e.g. during a Special wakeup, to aid firmware debug and FFDC. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Core Interrupt inject Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088740"</A>00000001C0088740 (PPE)<BR>
<A NAME="00000000200E8874"</A>00000000200E8874 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CIIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register allows SCOM to inject MSGSND interrupts to the processor core. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSND_INTR_INJECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSNDU_INTR_INJECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CIIR_MSGSND_INTR_INJECT: Injects a "Hypervisor Doorbell" External Interrupt request for Thread 0..3 to this processor core. Intended for lab use only to avoid having to setup <BR>the INT logic to wakeup a core. <BR>MODEL_EFFECT { EXTRA CREDIT - causes MAMBO to take a MSGSND interrupt, which will also wakeup from STOP if enabled in PECE LPCR[48] } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CIIR_MSGSNDU_INTR_INJECT: Injects an "Ultravisor Doorbell" Interrupt request for Thread 0..3 to this processor core. Intended for lab use only to avoid having to setup the INT <BR>logic to wakeup a core. <BR>MODEL_EFFECT {EXTRA CREDIT - causes MAMBO to take a MSGSNDU interrupt, which will also wakeup from STOP if enabled in SMFCTRL[UDEE] } <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME Core Interrupt Source Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088780"</A>00000001C0088780 (PPE)<BR>
<A NAME="00000000200E8878"</A>00000000200E8878 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CISR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register contains the raw value of the Logical Thread wakeup source inputs (interrupts) to the Processor Cores as well as the masked values of these sources.   Hcode does not need to read this directly and uses the per-core summary bit in the EISR to take action. It is included only for lab visibility plus possible debug and workarounds. In addition, note that these interrupt sources may be gated off from waking up the Core based on the PECE and ESL bits in the PSCRS and other BLOCK controls in the SCSR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.INT_TCEQ_QME_XX_HYP_INTR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.INT_TCEQ_QME_XX_OS_INTR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSND_INTR_PRESENT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.INT_TCEQ_QME_XX_EBB_INTR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.HYP_INTR_REQUESTED_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.OS_INTR_REQUESTED_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSND_INTR_REQUESTED_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.INT_TCEQ_QME_XX_MSGSND_INTR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_MSGSND_ACK_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_MALF_ALERT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MALF_ALERT_REQUESTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSNDU_INTR_PRESENT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.MSGSNDU_INTR_REQUESTED_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.INT_TCEQ_QME_XX_MSGSNDU_INTR_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.TCEQ_XX_CTFS_MSB_DEC_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_DEC_REQUESTED_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_CTFS_MSB_HDEC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_HDEC_REQUESTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_OTHER_DPDES_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DPDES_INTR_REQUESTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_TCEQ_PC_INTR_PENDING_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.PC_INTR_REQUESTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.REG_WKUP_PRESENT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.REG_WKUP_REQUESTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_HYP_INTR_PRESENT: Raw Value of the Hypervisor Virtualization Interrupt from the XIVE interrupt controller for Thread 0..3 of this Core before any gating. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_OS_INTR_PRESENT: Raw Value of the "OS" External Interrupt from the XIVE interrupt controller for Thread 0..3 of this Core before any gating. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSND_INTR_PRESENT: Sticky Value of the Hypervisor Doorbell Interrupt from the XIVE interrupt controller for Thread 0..3 of this Core, cleared when acknowledged by the <BR>Core. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_EBB_INTR_PRESENT: Value of the Event Based Branch Interrupt from the XIVE interrupt controller for Thread 0..3 of this Core. <BR>Note this is not a Wakeup Source (info only) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_HYP_INTR_REQUESTED: Hypervisor Virtualization Interrupt for Thread 0..3 is a requested wakeup source for this Core after PECE and BLOCK_INTR_INPUTS gating, but before <BR>BLOCK_INTR_OUTPUTS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_OS_INTR_REQUESTED: "OS" External Interrupt for Thread 0..3 is a requested wakeup source for this Core after PECE and BLOCK_INTR_INPUTS gating, but before <BR>BLOCK_INTR_OUTPUTS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSND_INTR_REQUESTED: Hypervisor Doorbell Interrupt for Thread 0..3 is a requested wakeup source for this Core after PECE and BLOCK_INTR_INPUTS gating, but before <BR>BLOCK_INTR_OUTPUTS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSND_INTR_SAMPLE: Value of the Hypervisor Doorbell Interrupt Pulsed input for Thread 0..3 sampled from the interface. This value is used as the set term for the <BR>"sticky" latch. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSND_ACK: Value of the MSGSND Acknowledgment from this physical Core (information only). This value is the clear condition for both the msgsnd and msgsndu <BR>"sticky" hold. This is necessary to ensure Core has received the wakeup condition after being in Stop state. <BR>NOTE: Core should not ACK if PC_BLOCK_INTR is set. TODO does this fix windows....before block was set <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MALF_ALERT_PRESENT: Value of the Malfunction Alert from the ADU to cause a Hypervisor Maintenance Interrupt to all threads on all Cores in this Quad. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MALF_ALERT_REQUESTED: Malfunction Alert is a requested wakeup source for all Cores in this Quad after PECE and BLOCK_INTR_INPUTS gating, but before BLOCK_INTR_OUTPUTS has <BR>been applied <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSNDU_INTR_PRESENT: Sticky Value of the Ultravisor Doorbell Interrupt from the XIVE interrupt controller for Thread 0..3 of this Core, cleared when acknowledged by the <BR>Core. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSNDU_INTR_REQUESTED: Ultravisor Doorbell Interrupt for Thread 0..3 is a requested wakeup source for this Core Region after UDEE and BLOCK_INTR_INPUTS gating, but before <BR>BLOCK_INTR_OUTPUTS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_MSGSNDU_INTR_SAMPLE: Value of the Ultravisor Doorbell Interrupt Pulsed input for Thread 0..3 sampled from the interface. This value is used as the set term for the <BR>"sticky" latch. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_TFCS_DEC_PRESENT: Raw value of most significant bit of the per-thread Decrementer in the TimeFac Shadow register, before any PECE or gating. <BR>Copy of TFCSR[DEC_MSB]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_TFCS_DEC_REQUESTED: Wakeup condition is active from the Timefac Shadow version of the Decrementer and is not gated. <BR>Specifically, each bit is set based on: <BR>that threads TFCSR[DEC_MSB] AND PECE <BR>AND that cores (CTFS_WKUP_ENABLE AND NOT BLOCK_INTR_INPUTS). <BR>Note: BLOCK_INTR_OUTPUTS does not apply to this interrupt. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_TFCS_HDEC_PRESENT: Raw value of the OR of most significant bit of per-thread Hypervisor Decrementer from Timefac Shadow for this core, before any gating. <BR>Copy of TFCSR[HDEC_MSB]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_TFCS_HDEC_REQUESTED: Wakeup condition is active from the Timefac Shadow version of the Hypervisor Decrementer and is not gated. <BR>DD1 ERRATA (HW527236) - restriction for Stop1,2,3 PECE[EC] on all threads in a core must match if you are expect HDEC to wakeup. <BR>Specifically, this bit is set based on: <BR>OR of all 4 threads TFCSR[HDEC_MSB] AND <BR>DD1 errata: NOR of all 4 threads PSSCR[EC] for that core <BR>DD2 fix: per thread (TFCSR[HDEC_MSB] AND NOT PSSCR[EC]) <BR>AND that cores (CTFS_WKUP_ENABLE AND AND NOT BLOCK_INTR_INPUTS). <BR>Note: BLOCK_INTR_OUTPUTS does not apply to this interrupt. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_DPDES_INTR_PRESENT: Value of the cross-coupled output from PC on the other core in the fused core pair. Core0 <-> Core1 and Core2 <-> Core3. <BR>In other words, c0_other_dpdes_intr_pending feeds this field for Core1, and vice versa. Likewise for Core2 and Core3. <BR>Note: on P9, DPDES was handled internally to the PC "common core" region and were presented to power management already swapped as part of the <BR>pc_intr_pending from the core needing to wake up. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_DPDES_INTR_REQUESTED: DPDES from the other fused core in the pair is a requested wakeup source for this Core after AND OR_REDUCE(PECE) from all 4 threads on this core AND <BR>BLOCK_INTR_INPUTS gating, but before BLOCK_INTR_OUTPUTS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_PC_INTR_PENDING: The PC_INTR_PENDING input from the Core Pervasive logic is active, indicating that a core has a wakeup interrupt source pending. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_PC_INTR_REQUESTED: An interrupt from this core was requested directly, after being gated by BLOCK_INTR_INPUTS, but before BLOCK_INTR_OUTPUTS. Note that PECE gating is <BR>not done in QME for this signal, but instead is done inside the core. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_REG_WKUP_PRESENT: OR of all the above PRESENT (and PENDING) interrupts in this register <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CISR_REG_WKUP_REQUESTED: OR of all the above REQUESTED interrupts in this register <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME Core Stop Instrumentation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C00887C0"</A>00000001C00887C0 (PPE)<BR>
<A NAME="00000000200E887C"</A>00000000200E887C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CSIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Provides PMSR bits 36:57 for Linux Stop State statistics. <BR>If SCSR[AUTO_PMSR_SHIFT_DIS]=0, writes to this register cause a 64-bit serial shift of the contents of this register combined with the content of the PMSRS to occur to the corresponding Core.  Bits 0:35 and 58:63 are provided by the PMSR register to form the full 64-bit data to be shifted. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CSIR_Q_36_INST.LATC.L2(36:57) [0000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_CSIR_PMSR_INSTR_DATA: Shifted into the core as PMSRS bits 36:57 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME per-Core Timing Facility Control & Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088800"</A>00000001C0088800 (PPE)<BR>
<A NAME="00000001C0088820"</A>00000001C0088820 (PPE2)<BR>
<A NAME="00000001C0088830"</A>00000001C0088830 (PPE1)<BR>
<A NAME="00000000200E8880"</A>00000000200E8880 (SCOM)<BR>
<A NAME="00000000200E8882"</A>00000000200E8882 (SCOM2)<BR>
<A NAME="00000000200E8883"</A>00000000200E8883 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register manages the per-Core TimeFac Shadow Satellite (CTFS) control and status. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=11><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_XFER_START_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_RESET_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XX_CORE_NUM_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XFER_RECEIVE_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.XFER_SENT_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_INCOMING_ERR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_RUNTIME_ERR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.CTFS_STATE_ERR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_TFCSR_CTFS_MSB_HDEC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.DUP_TFCSR_CTFS_MSB_DEC_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_XFER_START: Pulse requesting the TimeFac Shadow registers be transferred into the Core. After setting this bit using WO_OR, QME Hcode should poll on <BR>XFER_SENT_DONE. <BR>In DD2, QME Hcode must perform this sequence before setting SCSR[PC_COPY_FUSED_SPRs]. Also this bit can optionally be set prior to running the "self <BR>restore" (when needed after Core power off) such that it can run in parallel to reduce latency. <BR>DD1 ERRATA: due to HW534619, this sequence must be performed AFTER self restore (when needed after Core power off) and a SCOM write <BR>In other words, for DD2 the QME Hcode sequence for wakeup is: <BR>set XFER_START <BR>perform steps as per CUCR[ENABLE_CORE_SHADOW] <BR>run self restore (when needed) & wait for complete <BR>poll for XFER_SENT_DONE=1 <BR>if core is in FUSED_MODE (or optionally always) AND the other core in the fused pair is not in or waking up from Stop>0, then do the following to the <BR>other core in the fused pair: <BR>set SCSR[PC_COPY_FUSED_SPRs] <BR>poll for SCSR[PC_FUSED_COPY_DONE]=1 <BR>clear SCSR[PC_COPY_FUSED_SPRs] <BR>start instructions by dropping PC_BLOCK_INTERRUPTS <BR>The sequence for DD1 is: <BR>perform steps as per CUCR[ENABLE_CORE_SHADOW] <BR>When needed after core power off, run self restore & wait for complete then as a workaround SCOM write to 200284A3 (where data is a dont care) <BR>set XFER_START <BR>poll for XFER_SENT_DONE=1 <BR>start instructions by dropping PC_BLOCK_INTERRUPTS <BR>WRITE_EFFECT {if (XFER_START==1) {} } AFTER_DELAY[large] { TFCSR.XFER_SENT_DONE=1;} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_TFAC_RESET: Pulse requesting the TimeFac Shadow state machine to reset to INACTIVE. <BR>This bit should be written by QME Hcode during Stop Exit using WO_OR if ERR bits are set or on timeout waiting for XFER_SENT_DONE. <BR>Thus bit should also be written by QME hcode using WO_OR if Stop Entry is aborted (due to either a TFAC error, timeout on XFER_RECEIVE_DONE, or due to <BR>L2,NCU, or HTM purge abort cases). Since the Core TFAC registers are still valid, there is no need to incur the latency (or introduce potential state <BR>corruption) by shifting the shadow back into the Core. In addition to setting this bit for these abort cases, QME Hcode should clear XFER_RECEIVE_DONE <BR>in this register and SCOM write to reset the Core timefac state machine to INACTIVE via PC TFX_SM[1]. <BR>In both of these Stop Entry and Exit cases, if below ERR bits are set, QME Hcode after setting this TFAC_RESET bit must save the ERR bits and then <BR>clear them. QME Hcode ideally saves the ERR bits and timeout conditions in an Error Log for later analysis. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_CORE_NUM: Connected to scanonly latch that scan flushes to the core number represented by this register address, needed for SIMICs automated modeling similar to <BR>the QUAD_NUM in the PIG. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_XFER_RECEIVE_DONE: Sticky indication that a Core-initiated transfer to the Shadow copy has completed. QME Hcode should poll on and then clear this bit using WO_CLEAR <BR>after a stop entry request (PM_STATE_ACTIVE) is received. In addition, QME Hcode must check the ERR bits below, and if set abort the Stop Entry <BR>(prior to stopping core clocks) and see TFAC_RESET description above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_XFER_SENT_DONE: Sticky indication that a QME-initiated transfer from the Shadow copy to the Core has completed. QME should poll on and then clear this bit using <BR>WO_CLEAR after requesting an XFER_START. In addition, QME Hcode must check the ERR bits below, and if are set see TFAC_RESET description above. <BR>DD1 ERRATA HW540059: ONLY when in fused core, single lpar mode, Core wakeups from Stop>0 have a 25% chance to miss a count in PURR (and SPURR) and a <BR>25% chance to get an extra count in PURR(and SPURR), and 50% chance to be correct. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_INCOMING_ERR: Sticky indication that an error asserted during a Core-initiated transfer to the shadow copy in QME. <BR>Also sets ERR[CTFS_ERR] and the associated LFIR bit. <BR>This bit is set by hardware when CTFS_ERR signal = "10", and should only be cleared by using WO_CLEAR. <BR>Note that any accumulated parity errors that may occur while CTFS is inactive are suppressed by the timefac macro from being reported via this <BR>mechanism and from setting ERR_RPT indications, since they are overwritten with correct values when the transfer from the other copy occurs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_RUNTIME_ERR: Sticky indication that an error asserted during runtime while the timefac shadow is running. The Timefac shadow macro should suppress this error if a <BR>transfer is currently in progress, so that stale parity errors are not reported. <BR>Also sets ERR[CTFS_ERR] and the associated LFIR bit. <BR>This bit is set by hardware when CTFS_ERR signal = "01", and should only be cleared by using WO_CLEAR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_STATE_ERR: Sticky indication that a state machine error was detected (hardware checker). <BR>Also sets ERR[CTFS_ERR] and the associated LFIR bit. <BR>This bit is set by hardware when CTFS_ERR signal = "11", and should only be cleared by using WO_CLEAR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:58</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_HDEC_MSB: For Debug. Raw value of the OR of the most significant bit of the per-thread Hypervisor Decrementers for this Core from CTFS. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>QME_TFCSR_DEC_MSB: For Debug. Raw value of the most significant bit of the per-thread Decrementer for this Core from CTFS, <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>QME QME per-Core Quality of Service Request Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C0088A00"</A>00000001C0088A00 (PPE)<BR>
<A NAME="00000000200E88A0"</A>00000000200E88A0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.QME.QME_REGS.PCR_C0.QME_QOSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Defines relative fine throttle amount request per thread for Quality of Service resource management. <BR>If QMCR[QOSR_SPR_UPDATE_ENABLE] =1, PCB writes to this register are ignored with invalid return code, in which case this register will instead be updated by a serial shifter from the Core via writes to a per-thread QoS SPR. <BR>If QMCR[QOSR_SPR_UPDATE_ENABLE] =0, SPR updates are ignored without any other side effects. <BR>Updates to this register via either mechanism set the QOS_UPDATE in EISR such that QME Hcode can be modeably interrupted (for the case that QMCR[QOS_AUTO_INDEX_UPDATE]=0) so Hcode can perform the requested amount of fine decode (DPT) instruction throttling in concert with the WOF request. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.QOSR_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.QOSR_Q_0_INST.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.QOSR_Q_0_INST.LATC.L2(12:17) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.QOSR_Q_0_INST.LATC.L2(18:23) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.T0_DTC_INDEX(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.T1_DTC_INDEX(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.T2_DTC_INDEX(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.QME.QME_REGS.PCR_C0.T3_DTC_INDEX(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T0_QOS_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T1_QOS_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T2_QOS_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T3_QOS_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T0_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T1_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T2_DTC_INDEX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T3_DTC_INDEX</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Analog Clock Grid Control & Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E000"</A>00000001C008E000 (PPE)<BR>
<A NAME="00000001C008E020"</A>00000001C008E020 (PPE2)<BR>
<A NAME="00000001C008E030"</A>00000001C008E030 (PPE1)<BR>
<A NAME="00000000200E8E00"</A>00000000200E8E00 (SCOM)<BR>
<A NAME="00000000200E8E02"</A>00000000200E8E02 (SCOM2)<BR>
<A NAME="00000000200E8E03"</A>00000000200E8E03 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CGCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Analog clock grid controls, implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CGCSR_REG.CCFG_Q_INST.FSILAT.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CGCSR_REG.CCFG_Q_INST.FSILAT.LATC.L2(5:6) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CGCSR_REG.CCFG_Q_INST.FSILAT.LATC.L2(7:11) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.AN_TCEQ_L3XX_CLK_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.AN_TCEQ_CXX_CLK_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CLK_SYNC_ENABLE: Clock Sync Enable for the L3 Cache Clock Grid to the Analog Clock SKEWADJ macro. <BR>After setting this bit ,code must wait for CORE_CLK_SYNC_DONE bit to assert before enabling at-speed functional clocks on the grid via L3_CLKGLM_SEL. <BR>Likewise, after clearing this bit, code must wait for the corresponding bit to deassert, before switching the clock grid away from full speed clocks. <BR>This signal must remain asserted for the clock grid to remain synchronous with the other grids in the Quad. <BR>WRITE_EFFECT{ } AFTER_DELAY[small] {CGCSR.L3_CLK_SYNC_DONE=CGCSR.L3_CLK_SYNC_ENABLE;} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_CL2_CLK_SYNC_ENABLE: Clock Sync Enable for the CoreL2 Clock Grid to the Analog Clock SKEWADJ macro. Same description as above. <BR>WRITE_EFFECT { } AFTER_DELAY[small] {CGCSR.CL2_CLK_SYNC_DONE=CGCSR.CL2_CLK_SYNC_ENABLE;} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_ANALOG_SENSOR_INPUT_GATE: DD1: Reserved <BR>DD2: Used for DFT to force analog sensor inputs to 0. This includes CLK_SYNC and RVID information <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_PFET_SENSE_INPUT_GATE: DD1: Reserved <BR>DD2: Used for DFT to force PFET sense inputs to 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CLKGLM_ASYNC_RESET: Glitchless clock mux async reset for the L3 Cache grid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CLKGLM_SEL: Glitchless clock mux select for the L3 Cache grid. <BR>0: 32Mhz timer pulse (for BTI) <BR>1: DPLL full speed Div1 output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_CL2_CLKGLM_ASYNC_RESET: Glitchless clock mux async reset for the CoreL2 grid. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_CL2_CLKGLM_SEL: Glitchless clock mux select for the CoreL2 grid. <BR>0: 32Mhz timer pulse (for BTI) <BR>1: DPLL full speed Div1 output <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CACHE_SB_CTRL: L3 Cache Sector buffer drive strength. <BR>Intended to be set at IPL time and static during runtime. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CLK_SYNC_DONE: Clock Sync Done for this L3 Cache Region. <BR>When changing the L3_CLK_SYNC_ENABLE bit, code must wait for this bit to transition to the same value before proceeding. The SKEWADJ macro is not <BR>allowed to change the value of this signal unless the corresponding enable changes first, otherwise the corresponding CERR[L3_CLK_SYNC_ERR] will be <BR>set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_CL2_CLK_SYNC_DONE: Clock Sync Done for this Core Region. <BR>Same description as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Retention Voltage Control & Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E040"</A>00000001C008E040 (PPE)<BR>
<A NAME="00000001C008E060"</A>00000001C008E060 (PPE2)<BR>
<A NAME="00000001C008E070"</A>00000001C008E070 (PPE1)<BR>
<A NAME="00000000200E8E04"</A>00000000200E8E04 (SCOM)<BR>
<A NAME="00000000200E8E06"</A>00000000200E8E06 (SCOM2)<BR>
<A NAME="00000000200E8E07"</A>00000000200E8E07 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_RVCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Analog retention voltage regulation circuit (rVRM), implemented as a special CCFG type register for manufacturing test. <BR>Note that only VDD for the Core+L2 VDD is reduced using RVRM, VCS on Core+L2 is unaffected.  L3 Cache voltages are also unaffected. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_REG.CCFG_Q_INST.FSILAT.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_REG.CCFG_Q_INST.FSILAT.LATC.L2(3:8) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_INPUTS.CCFG_EFF_Q_INST.FSILAT.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.BYPASS_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVID_ENABLED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_INPUTS.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVID_ENABLE: Request to activate the rVRM to drop the CoreL2 region to the voltage specified in RVCR[RVID_VALUE]. This bit is ANDd with NOT RVID_OVERRIDE before <BR>being sent to the rVRM circuit. <BR>Note: Hcode can change the value of this bit at any time, e.g. to abort a request to go into "retention" voltage. <BR>Before asserting this bit, Hcode should: <BR>Clock & Power off the MMA if not already. <BR>Set CL2_PFETCTRL[VDD_PFET_REGULATION_FINGER_SET] =1 <BR>Set CL2_PFETCTRL[VDD_PFET_SEQ_STATE]="01" <BR>Poll for CL2_PFETCTRL[VDD_PG_STATE]=8 <BR>Verify CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL(0:7) = 0x80 <BR>Wait 50ns <BR>Assert RVID_ENABLE <BR>Optionally (e.g. during initial bringup) poll for RVID_ENABLED <BR>Note: this assumes the CL2_POWDN_DLY is at least as big as the propagation time through the header daisy chain. <BR>Before clearing this bit, Hcode should poll for RVID_ENABLED to ensure that the RVRM has been properly functioning. <BR>After clearing this bit, Hcode should: <BR>Poll until BYPASS_ACTIVE is set for two consecutive samples <BR>Set CL2_PFETCTRL[VDD_PFET_SEQ_STATE]="11" <BR>DD1: Poll for CL2_PFETSTAT.VDD_PFETS_ENABLED_SENSE = 1 <BR>DD2: CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL(0:7) = 0xFF <BR>Set CL2_PFETCTRL[VDD_PFET_REGULATION_FINGER_SET] = 0 <BR>WRITE_EFFECT{ <BR>if (RVID_ENABLE==0) RVCSR.RVID_ACTIVE = 0; <BR>else RVCSR.BYPASS_ACTIVE = 0; <BR>} AFTER_DELAY[small] { <BR>RVCSR.RVID_ACTIVE = RVCSR.RVID_ENABLE & ~RVCSR.RVID_OVERRIDE; <BR>RVCSR.BYPASS_ACTIVE = ~RVCSR.RVID_ENABLE; <BR>RVCSR.RVID_ENABLED = RVID_ENABLE | RVCSR.RVID_OVERRIDE; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVID_OVERRIDE: Allows an external entity, such as PGPE, to disable enablement of the rVRM circuit due to Stop state. This inverse of this bit is ANDd with the <BR>RVID_ENABLE. This could be used to disable RVRMs dynamically based on Pstate crossing in or out of the deadzone. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_ACS_CALIBRATE: Sends a signal to the Analog Current Sensor requesting it to perform internal calibration. (Unrelated to RVRM, but measures the current of the Core <BR>VDD voltage grid as sampled by ASSR) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVRM_TUNE: Analog tuning. <BR>Bits0:2 control the speed of exiting retention mode (essentially time between RVRM_REG_ENABLE going low and RVRM_REG_BYPASS going high): <BR>000 = 4us (slowest) <BR>001 = 2us <BR>... <BR>101 => 32ns <BR>110 => 64ns <BR>111 =>No clock assigned (once in retention, never exit) <BR>Bit3 selects clock frequency: 0 = ~250MHz (lower power); 1 = ~ 500MHz <BR>Bit4:selects reference voltage: 0 = QME RVID; 1= resister ladder off VDD <BR>Bit5:tunes amplifier steady state current: 0 = less power 1 = more power <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVID_ACTIVE: rVRM indicates that the voltage is at retention as specified by RVID_VALUE (OR as low as the circuit can achieve if operating in dropout/deadzone). <BR>NOTE: this is the direct input from the RVRM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_BYPASS_ACTIVE: rVRM indicates voltage has been restored back to full value. <BR>Hcode should poll for this bit to be set after writing RVID_ENABLE=0 before continuing with core wakeup. <BR>DD1 NOTE: this is the direct input from the RVRM <BR>DD2 NOTE: the bypass input from the rVRM is further qualified by <BR>(NOT RVID_ENABLE OR RVID_OVERRIDE) AND NOT RVID_ACTIVE) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVID_ENABLED: This field is used to determine that the rVRM enablement sequencing is complete. This is set by (RVID_ACTIVE OR RVID_OVERRIDE). <BR>Use of this bit is optional to verify the retention circuitry is properly functioning. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_BYPASS_RAW: DD1: Not Implemented <BR>DD2: this is the direct input from the RVRM, As a DD2 enhancement, when RVID_OVERRIDE is not set, this field (after allowing for small transition <BR>time after setting the RVID_ENABLE) indicates that the RVRM is in DROPOUT (a regulation deadzone where the RVRM cannot properly regulate the voltage <BR>anymore because the input voltage is too close to the RVID set point). <BR>Hcode can query this field in the unlikely case of a timeout waiting for RVID_ENABLED to determine if the reason was due to the RVRM being in DROPOUT <BR>(regulation deadzone). <BR>Note this input being asserted when the RVID_ACTIVE input is also asserted may also set CERR[RVRM_DROPOUT] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME CPMS Error Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E100"</A>00000001C008E100 (PPE)<BR>
<A NAME="00000000200E8E10"</A>00000000200E8E10 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CERR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CPMS error register.  Each individual bit is sticky when set and is only cleared by a SCOM write to this address.  The OR of these bits after applying the CERRMSK feed a corresponding LFIR bit in QME.  Can be used to stop trace arrays or as a debug trigger TBD. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CERR_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_L3_PFET_SEQ_ERR: The VDD or VCS PFET sequencer for L3 Cache reached an invalid state due to incorrect configuration by a program. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_CL2_PFET_SEQ_ERR: The VDD or VCS PFET sequencer for Core+L2 reached an invalid state due to incorrect configuration by a program. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_MMA_PFET_SEQ_ERR: The VDD PFET sequencer for MMA sub-region of the Core reached an invalid state due to incorrect configuration by a program. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_DDS_ERR: DDS output a non-thermometer code, reported as 0x1E DDS data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_L3_CLOCK_SYNC_ERR: The SKEWADJ macro violated the agreed protocol by changing the value of <BR>the L3_CLK_SYNC_DONE without a corresponding L3_CLK_SYNC_ENABLE change. (i.e. rising edge of the DONE when ENABLE=0 or falling edge of <BR>the DONE when ENABLE=1). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_CL2_CLOCK_SYNC_ERR: Same as above, but for the CL2_CLK_SYNC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_DPT_ACCESS_ERROR: Either: <BR>A) DTIR was written to manually control the Fine Decode Throttle interface when the Core was in a Stop state or when already pending DPT interface <BR>updates were in progress, meaning the Core just exited a Stop state or another Firmware entity just wrote the DTCR or DTTR. <BR>or <BR>B) DTIR was written with an bad value, namely with DPT_THREAD_SEL == "1XX" when CUCR[DPT_PER_THREAD_MODE]==0, or with "000" when <BR>CUCR[DPT_PER_THREAD_MODE]==1 <BR>or <BR>C) DTTR was written when CUCR[DPT_PER_THREAD_MODE]==0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_PROXY_UNDERFLOW: Power Proxy Activity Accumulator inside the Core underflowed (pre-Scale Factor). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_PITCH_SATURATED: Set on rising edge of PPSR[PITCH_SATURATED]. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_FTC_DEBUG_EVENT: Wired to the Droop Events A, B, and C respectively, as specified in DESR, to allow reporting to debug trigger, FIR, or QME interrupt for further <BR>processing or action. (e.g. stop clocks and read DDS history out of the trace array). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_CCFG_PARITY_ERR: One of the several CCFG registers detected a parity error. This can only happen if a bit flip occurs during runtime. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_RVRM_DROPOUT: DD1: Not Implemented <BR>DD2: RVRM is in DROPOUT (regulation deadzone) where it can no longer control the voltage, typically because the input voltage rail is too close to <BR>RVID. <BR>This bit is set when (bypass input from the rVRM is asserted) AND RVCSR bits <BR>(RVID_ENABLE AND NOT RVID_OVERRIDE) AND RVID_ACTIVE), meaning the RVRM had activated but then hit the edge (or maybe even exceeded the point) of being <BR>able to properly regulate voltage. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_PITCH_UPDATE_ERR: Indicates an Hcode bug tried to update the PITCH state machine (via write to WPCR) for a new interval when the previous interval was still active. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLEAR</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERR_SPARE_ERR: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME CPMS Error Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E140"</A>00000001C008E140 (PPE)<BR>
<A NAME="00000000200E8E14"</A>00000000200E8E14 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CERRMSK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>CPMS error mask register.   Note that only the FTC_EVENTs are masked by default. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CERRMASK_Q_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_PFET_SEQ_ERR_MASK: Set to prevent the PFET Sequencer Errors in bits 0:2 of CERR from sending CPMS_ERR to the QME LFIR. <BR>0: Error is allowed to set LFIR <BR>1: Error is blocked from setting LFIR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_DDS_ERR_MASK: Set to prevent the DDS_ERR in bit 3 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_CLK_SYNC_ERR_MASK: Set to prevent the Clock Sync Errors in bits 4:5 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_DPT_ACCESS_MASK: Set to prevent the corresponding DPT_ACCESS_ERROR in bit 6 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_PROXY_MASK: Set to prevent the corresponding PROXY error bit 7 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_FTC_EVENT_MASK: Set to prevent the FTC Events in bits 9:11 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_PITCH_MASK: Set to prevent the corresponding PITCH error bit 8 of CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_CCFG_PARITY_MASK: Set to prevent bit 12 of the CERR from sending CPMS_ERR to the QME LFIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_RVRM_DROPOUT_MASK: DD1: Not Implemented <BR>DD2: Set to prevent the RVRM Dropout condition from being reported to QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_PITCH_UPDATE_MASK: DD1: Not Implemented <BR>DD2: Set to prevent the PITCH_UPDATE_ERR from being reported to QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CERRMSK_SPARE_MASK: DD1: Not Implemented <BR>DD2: Set to prevent the SPARE_ERR condition from being reported to QME. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME Analog Sample Summary Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E180"</A>00000001C008E180 (PPE)<BR>
<A NAME="00000000200E8E18"</A>00000000200E8E18 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_ASSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Summary of Analog outputs from Core, MMA, and L3 PFET sense inputs, Core rVRM status, CL2 & L3clock grid, <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=21><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(6:7) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(4:5) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_INPUTS.CCFG_EFF_Q_INST.FSILAT.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.RVCSR_INPUTS.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(8:9) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(2:3) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CGCSR_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CGCSR_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.AN_TCEQ_L3XX_CLK_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.AN_TCEQ_CXX_CLK_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(10:14) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE_AVG_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE0_DECODED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE1_DECODED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE2_DECODED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE3_DECODED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE_MAX_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_CURRENT_SENSE_MIN_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the L3 Cache VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the L3 Cache VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core & VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR>NOTE: when rVRMs are enabled, this bit will not be set since only a single finger is used for regulation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core & L2 VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core MMA VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core MMA VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_RVID_ACTIVE: rVRM indicates that the voltage is at retention as specified by RVID_VALUE (OR as low as the circuit can achieve if operating in dropout/deadzone). <BR>NOTE: this is the direct input from the RVRM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_RVCSR_BYPASS_RAW: DD1: Not Implemented <BR>DD2: this is the direct input from the RVRM, As a DD2 enhancement, when RVID_OVERRIDE is not set, this field (after allowing for small transition <BR>time after setting the RVID_ENABLE) indicates that the RVRM is in DROPOUT (a regulation deadzone where the RVRM cannot properly regulate the voltage <BR>anymore because the input voltage is too close to the RVID set point). <BR>Hcode can query this field in the unlikely case of a timeout waiting for RVID_ENABLED to determine if the reason was due to the RVRM being in DROPOUT <BR>(regulation deadzone). <BR>Note this input being asserted when the RVID_ACTIVE input is also asserted may also set CERR[RVRM_DROPOUT] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_REGULATION_FINGER_SET: VDD Domain PFET Regulation Finger Set <BR>Intended to be used to control the Regulation PFET enable bit 0 when rVRMs are enabled. <BR>DD1 ERRATA: (CQ HW518713) this bit must be set set after transitioning MMA to Von and before checking MMA VDD_PFETS_ENABLED_SENSE, and must be cleared <BR>before transitioning MMA to Voff. <BR><BR>Dial enums:<BR>REGULATION_FINGER_IS_CONTROLLED_AS_NORMAL_BY_THE_PFET_FSM=>0b0<BR>REGULATION_FINGER_IS_OVERRIDDEN_TO_1=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000 <BR>Dial enums:<BR>REGULATION_FINGER_IS_CONTROLLED_AS_NORMAL_BY_THE_PFET_FSM=>0b0<BR>REGULATION_FINGER_IS_OVERRIDDEN_TO_1=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VCS_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the L3 Cache VCS PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VCS_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the L3 Cache VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VCS_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core & L2 VCS PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VCS_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core & L2 VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CLKGLM_SEL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L2_CLKGLM_SEL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_L3_CLK_SYNC_DONE: Clock Sync Done for this L3 Cache Region. <BR>When changing the L3_CLK_SYNC_ENABLE bit, code must wait for this bit to transition to the same value before proceeding. The SKEWADJ macro is not <BR>allowed to change the value of this signal unless the corresponding enable changes first, otherwise the corresponding CERR[L3_CLK_SYNC_ERR] will be <BR>set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CGCSR_CL2_CLK_SYNC_DONE: Clock Sync Done for this Core Region. <BR>Same description as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_L3_VDD_PFETS_FINGER0_SENSE: PFET Finger0 Sense Sample of the L3 Cache VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to check <BR>only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_L3_VCS_PFETS_FINGER0_SENSE: PFET Finger0 Sense Sample of the L3 Cache VCS PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to check <BR>only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_L2_VDD_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2: PFET Finger0 Sense Sample of the Core & L2 VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_L2_VCS_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2:PFET Finger0 Sense Sample of the Core & L2 VCS PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2:PFET Finger0 Sense Sample of the Core MMA VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_AVG</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE_MAX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CL2_VDD_CURRENT_SENSE_MIN</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME PFET Delay Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E1C0"</A>00000001C008E1C0 (PPE)<BR>
<A NAME="00000000200E8E1C"</A>00000000200E8E1C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_PFETDLY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Core PFET power down and power up delay for L3C, CL2, and MMA voltage domains. <BR>Note that this is implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.PFETDLY_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PFETDLY_POWDN_DLY: Delay used between steps when powering down all VDD & VCS PFET domains. <BR>Unlike P9, the delays in this register are in terms of the external timer "hang" pulse (~32ns) times 2^(12 minus this value). <BR>Note: chooses the Power of 2 bit position of pfet_pg_timer(0:11) which is running off the external timer pulse (or cycle repro counter) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PFETDLY_L3_POWUP_DLY: Delay used between steps powering up the L3 Cache VDD and VCS domain. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PFETDLY_CL2_POWUP_DLY: Delay used between steps powering up the Core & L2 VDD and VCS domain. <BR>Note: this should be tuned to match the power header daisy chain propagation time, to support RVRM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PFETDLY_MMA_POWUP_DLY: Delay used between steps powering up the MMA VDD and VCS domain (unless MMA_FORCE_CL2 = 1). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS L3 Cache PFET Header Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E200"</A>00000001C008E200 (PPE)<BR>
<A NAME="00000001C008E220"</A>00000001C008E220 (PPE2)<BR>
<A NAME="00000001C008E230"</A>00000001C008E230 (PPE1)<BR>
<A NAME="00000000200E8E20"</A>00000000200E8E20 (SCOM)<BR>
<A NAME="00000000200E8E22"</A>00000000200E8E22 (SCOM2)<BR>
<A NAME="00000000200E8E23"</A>00000000200E8E23 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET control & status register for powering off the local VDD and VCS voltage domains (rails) <BR>Note: Same format as P9, except L3 cache does not have a VDD regulation finger for rVRM. <BR>Note that only bits 0:35 and bit 63 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(8:31) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VDD_PFET_SEQ.PG_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VDD_PFET_SEQ.PG_SELECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VCS_PFET_SEQ.PG_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VCS_PFET_SEQ.PG_SELECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(32) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PFET_SEQ_STATE: VDD Domain PFET State using the hardware sequencer. <BR>b00 = No operation <BR>b01 = Transition to Voff <BR>b10 = No operation (reserved) <BR>b11 = Transition to Von <BR>This field is only valid if bits 4:5 = 00 (both vdd_pfet_val_override AND vdd_pfet_sel_override are disabled). <BR>WRITE_EFFECT{ if (VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01 && <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0x00) { <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x7F; <BR>L3_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>VDD_PG_STATE=1; } else <BR>if (VDD_PFET_SEQ_STATE==0b11 && <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0xFF) { <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x01; <BR>L3_PFETSTAT.VDD_PFETS_DISABLED_SENSE=0; <BR>VDD_PG_STATE=1; <BR>}} <BR>} AFTER_DELAY[large] { <BR>if (VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01) { <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x00; <BR>L3_PFETSTAT.VDD_PFETS_DISABLED_SENSE=1; <BR>VDD_PG_STATE=8; } else <BR>if (VDD_PFET_SEQ_STATE==0b11) { <BR>L3_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xFF; <BR>L3_PFETSTAT.VDD_PFETS_ENABLED_SENSE=1; <BR>VDD_PG_STATE=8; <BR>}}} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PFET_SEQ_STATE: VCS Domain PFET State using the hardware sequencer. <BR>b00 = No operation <BR>b01 = Transition to Voff <BR>b10 = No operation (reserved) <BR>b11 = Transition to Von <BR>This field is only valid if bits 6:7 = 00 (both vcs_pfet_val_override AND vcs_pfet_sel_override are disabled). <BR>WRITE_EFFECT{ if (VCS_PFET_VAL_OVERRIDE==0 && VCS_PFET_SEL_OVERRIDE==0) { <BR>if (VCS_PFET_SEQ_STATE==0b01 && <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL!=0x00) { <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x7F; <BR>L3_PFETSTAT.VCS_PFETS_ENABLED_SENSE=0; <BR>VCS_PG_STATE=1; } else <BR>if (VCS_PFET_SEQ_STATE==0b11 && <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL!=0xFF) { <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x01; <BR>L3_PFETSTAT.VCS_PFETS_DISABLED_SENSE=0; <BR>VCS_PG_STATE=1; <BR>}} <BR>} AFTER_DELAY[large] { <BR>if ( <BR>VCS_PFET_VAL_OVERRIDE==0 && VCS_PFET_SEL_OVERRIDE==0) { <BR>if (VCS_PFET_SEQ_STATE==0b01 && SRAM_ENABLE==0) { <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x00; <BR>L3_PFETSTAT.VCS_PFETS_DISABLED_SENSE=~SRAM_ENABLE; <BR>VCS_PG_STATE=8; } else <BR>if (VCS_PFET_SEQ_STATE==0b11) { <BR>L3_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0xFF; <BR>L3_PFETSTAT.VCS_PFETS_ENABLED_SENSE=1; <BR>VCS_PG_STATE=8; <BR>}}} // Note: Falsely using SRAM_ENABLE in the disable equation to guarantee the correct sequence is followed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PFET_VAL_OVERRIDE: VDD Domain PFET Value Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PFET_SEL_OVERRIDE: VDD Domain PFET Stage Select Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PFET_VAL_OVERRIDE: VCS Domain PFET Value Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PFET_SEL_OVERRIDE: VCS Domain PFET Stage Select Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000 <BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PFET_ENABLE_VALUE: VDD Domain PFET Enable Value <BR>Intended for manual control override usage, a write to this field sets the state of the PFET Enables directly. <BR>If vdd_pfet_val_override = 1, a write to this field sets the state of the PFET Enables until vdd_pfet_val_override is cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PFET_SEL_VALUE: VDD Domain PFET Select Value <BR>Intended for manual control override usage, a write to this field will index value N into the vdd_power_enable register where N is 0 to 8 if <BR>vdd_pfet_sel_override = 1. If vdd_pfet_sel_override = 0, the field is written but no further action is taken. <BR>0x0: 0b11111111 # On <BR>0x1: 0b01111111 <BR>0x2: 0b00111111 <BR>0x3: 0b00011111 <BR>0x4: 0b00001111 <BR>0x5: 0b00000111 <BR>0x6: 0b00000011 <BR>0x7: 0b00000001 <BR>0x8: 0b00000000 # Off <BR>x9:xF - Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PFET_ENABLE_VALUE: VCS Domain PFET Enable Value <BR>Intended for manual control override usage, a write to this field sets the state of the VCS PFET Enables directly. <BR>If vcs_pfet_val_override = 1, a write to this field sets the state of the VCS PFET Enables until vcs_pfet_val_override is cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PFET_SEL_VALUE: VCS Domain PFET Select Value <BR>Intended for manual control override usage, a write to this field will index value N into the vcs_power_enable register where N is 0 to 8 if <BR>vcs_pfet_sel_override = 1. If vcs_pfet_sel_override = 0, the field is written but no further action is taken. <BR>0x0: 0b11111111 # On <BR>0x1: 0b01111111 <BR>0x2: 0b00111111 <BR>0x3: 0b00011111 <BR>0x4: 0b00001111 <BR>0x5: 0b00000111 <BR>0x6: 0b00000011 <BR>0x7: 0b00000001 <BR>0x8: 0b00000000 # Off <BR>x9:xF - Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PG_STATE: For debug, Logic Voltage power gate sequencer FSM (1 hot) <BR>0x8: Idle <BR>0x4: Increment <BR>0x2: Decrement <BR>0x1: Wait <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VDD_PG_SEL: For debug, contains the actual index N of the domain VDD PFET select value. See VDD_PFET_SEL_VALUE for encoding of N to power enable value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PG_STATE: For debug, Array Voltage Domain power gate sequencer FSM (1 hot) <BR>0x8: Idle <BR>0x4: Increment <BR>0x2: Decrement <BR>0x1: Wait <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_VCS_PG_SEL: For debug, contains the actual index N of the domain VCS PFET select value. See VCS_PFET_SEL_VALUE for encoding of N to power enable value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETCNTL_SRAM_ENABLE: Enable SRAM circuits. Hcode must set this bit after enabling VDD and VCS and clear this bit before disabling VDD and VCS power. <BR>WRITE_EFFECT { <BR>L3_PFETSTAT.SRAM_ENABLE_ACTUAL=SRAM_ENABLE; <BR>} // <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS L3 Cache PFET Header Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E240"</A>00000001C008E240 (PPE)<BR>
<A NAME="00000000200E8E24"</A>00000000200E8E24 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_L3_PFETSTAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET Enable status register. <BR>Note that only bits 0:31 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VDD_PFET_ENABLE.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_VCS_PFET_ENABLE.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.L3_SRAM_ENABLE_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the L3 Cache VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the L3 Cache VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VCS_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the L3 Cache VCS PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VCS_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the L3 Cache VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_L3_VDD_PFETS_FINGER0_SENSE: PFET Finger0 Sense Sample of the L3 Cache VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to check <BR>only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_L3_VCS_PFETS_FINGER0_SENSE: PFET Finger0 Sense Sample of the L3 Cache VCS PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to check <BR>only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VDD_PFET_ENABLE_ACTUAL: PFET Control Sample of the actual output pins feeding the VDD PFET headers, after all logic and fuses have been applied. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_VCS_PFET_ENABLE_ACTUAL: PFET Control Sample of the actual output pins feeding the VCS PFET headers, after all logic and fuses have been applied. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_L3_PFETSTAT_SRAM_ENABLE_ACTUAL: Actual value of the output feeding the enable signal to the SRAM circuits. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core & L2 (EL region) PFET Header Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E280"</A>00000001C008E280 (PPE)<BR>
<A NAME="00000001C008E2A0"</A>00000001C008E2A0 (PPE2)<BR>
<A NAME="00000001C008E2B0"</A>00000001C008E2B0 (PPE1)<BR>
<A NAME="00000000200E8E28"</A>00000000200E8E28 (SCOM)<BR>
<A NAME="00000000200E8E2A"</A>00000000200E8E2A (SCOM2)<BR>
<A NAME="00000000200E8E2B"</A>00000000200E8E2B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET control & status register for powering off the local VDD and VCS voltage domains (rails). <BR>This register has the same format as P9 and controls the combined Core and L2 "EL" region. <BR>Note that the regulation finger control for RVRM a single bit and only for VDD. <BR>Note that only bits 0:35 and 58:63 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(9:32) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_PFET_SEQ.PG_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_PFET_SEQ.PG_SELECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VCS_PFET_SEQ.PG_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VCS_PFET_SEQ.PG_SELECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(33:38) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_SEQ_STATE: VDD Domain PFET State using the hardware sequencer. <BR>b00 = No operation <BR>b01 = Transition to Voff <BR>b10 = No operation (reserved) <BR>b11 = Transition to Von <BR>This field is only valid if bits 4:5 = 00 (both vdd_pfet_val_override AND vdd_pfet_sel_override are disabled). <BR>WRITE_EFFECT{ if (VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01 && <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0x00) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xBF; else <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x7F; <BR>CL2_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>VDD_PG_STATE=1; <BR>if (MMA_PFETCNTL.MMA_FORCE_CL2==1) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xBF; else <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x7F; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>} else if (MMA_PFETCNTL.VDD_PFET_VAL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEQ_STATE==0b11) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL&=0xBF; else <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL&=0x7F; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>} <BR>} else if (VDD_PFET_SEQ_STATE==0b11 && <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0xFF) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x81; else <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x01; <BR>CL2_PFETSTAT.VDD_PFETS_DISABLED_SENSE=0; <BR>VDD_PG_STATE=1; <BR>if (MMA_PFETCNTL.MMA_FORCE_CL2==1) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x81; else <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x01; <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE=0; <BR>} else if (MMA_PFETCNTL.VDD_PFET_VAL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEQ_STATE==0b11) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL&=0x81; else <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL&=0x01; <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE=0; <BR>} <BR>} <BR>} <BR>} AFTER_DELAY[large] { <BR>if (VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x80; else <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x00; <BR>CL2_PFETSTAT.VDD_PFETS_DISABLED_SENSE= <BR>~VDD_PFET_REGULATION_FINGER_SET; <BR>VDD_PG_STATE=8; <BR>if (MMA_PFETCNTL.MMA_FORCE_CL2==1 || <BR>(MMA_PFETCNTL.VDD_PFET_VAL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEQ_STATE==0b11)) { <BR>if ( VDD_PFET_REGULATION_FINGER_SET) <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x80; else <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x00; <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE= <BR>~VDD_PFET_REGULATION_FINGER_SET; <BR>}} else if (VDD_PFET_SEQ_STATE==0b11) { <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xFF; <BR>CL2_PFETSTAT.VDD_PFETS_ENABLED_SENSE=1; <BR>VDD_PG_STATE=8; <BR>if (MMA_PFETCNTL.MMA_FORCE_CL2==1 || <BR>(MMA_PFETCNTL.VDD_PFET_VAL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEL_OVERRIDE==0 && <BR>MMA_PFETCNTL.VDD_PFET_SEQ_STATE==0b11)) { <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xFF; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=1; <BR>} <BR>}} <BR>} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PFET_SEQ_STATE: VCS Domain PFET State using the hardware sequencer. <BR>b00 = No operation <BR>b01 = Transition to Voff <BR>b10 = No operation (reserved) <BR>b11 = Transition to Von <BR>This field is only valid if bits 6:7 = 00 (both vcs_pfet_val_override AND vcs_pfet_sel_override are disabled). <BR>WRITE_EFFECT{ if (VCS_PFET_VAL_OVERRIDE==0 && VCS_PFET_SEL_OVERRIDE==0) { <BR>if (VCS_PFET_SEQ_STATE==0b01 && <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL!=0x00) { <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x7F; <BR>CL2_PFETSTAT.VCS_PFETS_ENABLED_SENSE=0; <BR>VCS_PG_STATE=1; } else <BR>if (VCS_PFET_SEQ_STATE==0b11 && <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL!=0xFF) { <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x01; <BR>CL2_PFETSTAT.VCS_PFETS_DISABLED_SENSE=0; <BR>VCS_PG_STATE=1; <BR>}} <BR>} AFTER_DELAY[large] { <BR>if ( <BR>VCS_PFET_VAL_OVERRIDE==0 && VCS_PFET_SEL_OVERRIDE==0) { <BR>if (VCS_PFET_SEQ_STATE==0b01 && SRAM_ENABLE==0) { <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0x00; <BR>CL2_PFETSTAT.VCS_PFETS_DISABLED_SENSE=~SRAM_ENABLE; <BR>VCS_PG_STATE=8;} else <BR>if (VCS_PFET_SEQ_STATE==0b11) { <BR>CL2_PFETSTAT.VCS_PFET_ENABLE_ACTUAL=0xFF; <BR>CL2_PFETSTAT.VCS_PFETS_ENABLED_SENSE=1; <BR>VCS_PG_STATE=8; <BR>}}} // Note: Falsely using SRAM_ENABLE in the disable equation to guarantee the correct sequence is followed <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_VAL_OVERRIDE: VDD Domain PFET Value Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_SEL_OVERRIDE: VDD Domain PFET Stage Select Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PFET_VAL_OVERRIDE: VCS Domain PFET Value Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PFET_SEL_OVERRIDE: VCS Domain PFET Stage Select Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_REGULATION_FINGER_SET: VDD Domain PFET Regulation Finger Set <BR>Intended to be used to control the Regulation PFET enable bit 0 when rVRMs are enabled. <BR>DD1 ERRATA: (CQ HW518713) this bit must be set set after transitioning MMA to Von and before checking MMA VDD_PFETS_ENABLED_SENSE, and must be cleared <BR>before transitioning MMA to Voff. <BR><BR>Dial enums:<BR>REGULATION_FINGER_IS_CONTROLLED_AS_NORMAL_BY_THE_PFET_FSM=>0b0<BR>REGULATION_FINGER_IS_OVERRIDDEN_TO_1=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000 <BR>Dial enums:<BR>REGULATION_FINGER_IS_CONTROLLED_AS_NORMAL_BY_THE_PFET_FSM=>0b0<BR>REGULATION_FINGER_IS_OVERRIDDEN_TO_1=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_ENABLE_VALUE: VDD Domain PFET Enable Value <BR>Intended for manual control override usage, a write to this field sets the state of the Core Domain PFET Enables directly. <BR>If vdd_pfet_val_override = 1, a write to this field sets the state of the core PFET Enables until vdd_pfet_val_override is cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PFET_SEL_VALUE: VDD Domain PFET Select Value <BR>Intended for manual control override usage, a write to this field will index value N into the vdd_power_enable register where N is 0 to 8 if <BR>vdd_pfet_sel_override = 1. If vdd_pfet_sel_override = 0, the field is written but no further action is taken. <BR>0x0: 0b11111111 # On <BR>0x1: 0b01111111 <BR>0x2: 0b00111111 <BR>0x3: 0b00011111 <BR>0x4: 0b00001111 <BR>0x5: 0b00000111 <BR>0x6: 0b00000011 <BR>0x7: 0b00000001 <BR>0x8: 0b00000000 # Off <BR>x9:xF - Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PFET_ENABLE_VALUE: VCS Domain PFET Enable Value <BR>Intended for manual control override usage, a write to this field sets the state of the VCS PFET Enables directly. <BR>If vcs_pfet_val_override = 1, a write to this field sets the state of the VCS PFET Enables until vcs_pfet_val_override is cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PFET_SEL_VALUE: VCS Domain PFET Select Value <BR>Intended for manual control override usage, a write to this field will index value N into the vcs_power_enable register where N is 0 to 8 if <BR>vcs_pfet_sel_override = 1. If vcs_pfet_sel_override = 0, the field is written but no further action is taken. <BR>0x0: 0b11111111 # On <BR>0x1: 0b01111111 <BR>0x2: 0b00111111 <BR>0x3: 0b00011111 <BR>0x4: 0b00001111 <BR>0x5: 0b00000111 <BR>0x6: 0b00000011 <BR>0x7: 0b00000001 <BR>0x8: 0b00000000 # Off <BR>x9:xF - Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PG_STATE: For debug, Logic Voltage power gate sequencer FSM (1 hot) <BR>0x8: Idle <BR>0x4: Increment <BR>0x2: Decrement <BR>0x1: Wait <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VDD_PG_SEL: For debug, contains the actual index N of the domain VDD PFET select value. See VDD_PFET_SEL_VALUE for encoding of N to power enable value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PG_STATE: For debug, Array Voltage Domain power gate sequencer FSM (1 hot) <BR>0x8: Idle <BR>0x4: Increment <BR>0x2: Decrement <BR>0x1: Wait <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_VCS_PG_SEL: For debug, contains the actual index N of the domain VCS PFET select value. See VCS_PFET_SEL_VALUE for encoding of N to power enable value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_ACS_MINMAX_SEL: Bit per CL2 ACS Sense Point(0..3) that determines whether that sensor is factored into both CL2_VDD_CURRENT_SENSE_MAX & MIN fields in the ASSR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_ACS_ENABLE: Enable "experimental" Analog Current Sensor circuits (reflected in the ASSR). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETCNTL_SRAM_ENABLE: Enable SRAM circuits. Hcode must set this bit after enabling VDD and VCS and clear this bit before disabling VDD and VCS power. <BR>WRITE_EFFECT { <BR>L3_PFETSTAT.SRAM_ENABLE_ACTUAL=SRAM_ENABLE; <BR>} // <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core & L2 PFET Header Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E2C0"</A>00000001C008E2C0 (PPE)<BR>
<A NAME="00000000200E8E2C"</A>00000000200E8E2C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CL2_PFETSTAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET Enable status register. <BR>Note that only bits 0:31 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(12:13) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VDD_PFET_ENABLE.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_VCS_PFET_ENABLE.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CL2_SRAM_ENABLE_ACTUAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core & VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR>NOTE: when rVRMs are enabled, this bit will not be set since only a single finger is used for regulation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core & L2 VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VCS_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core & L2 VCS PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VCS_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core & L2 VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. <BR>Provides continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_L2_VDD_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2: PFET Finger0 Sense Sample of the Core & L2 VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_L2_VCS_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2:PFET Finger0 Sense Sample of the Core & L2 VCS PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VDD_PFET_ENABLE_ACTUAL: PFET Control Sample of the actual output pins feeding the VDD PFET headers, after all logic and fuses have been applied. <BR>MODEL_DESTINATION_EFFECT[ <BR>when this field == 0x00, SIMICs should zero out the Core SPR state <BR>] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_VCS_PFET_ENABLE_ACTUAL: PFET Control Sample of the actual output pins feeding the VCS PFET headers, after all logic and fuses have been applied. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CL2_PFETSTAT_SRAM_ENABLE_ACTUAL: Actual value of the output feeding the enable signal to the SRAM circuits. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS MMA PFET Header Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E300"</A>00000001C008E300 (PPE)<BR>
<A NAME="00000001C008E320"</A>00000001C008E320 (PPE2)<BR>
<A NAME="00000001C008E330"</A>00000001C008E330 (PPE1)<BR>
<A NAME="00000000200E8E30"</A>00000000200E8E30 (SCOM)<BR>
<A NAME="00000000200E8E32"</A>00000000200E8E32 (SCOM2)<BR>
<A NAME="00000000200E8E33"</A>00000000200E8E33 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET control & status register for powering off the local VDD voltage domain (rail). <BR>Note: MMA does not have VCS and also does not have a VDD regulation finger for rVRM. <BR>To workaround potential problems with poweroff, could use OVERRIDE to leave fingers 2:7 enabled as a poor mans retention.  This register has the same format as P9. <BR>Note that only bits 0:35 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(2:3) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(4:15) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_VDD_PFET_SEQ.PG_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_VDD_PFET_SEQ.PG_SELECT_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_PFETCNTL_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(16) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PFET_SEQ_STATE: VDD Domain PFET State using the hardware sequencer. <BR>b00 = No operation <BR>b01 = Transition to Voff <BR>b10 = No operation (reserved) <BR>b11 = Transition to Von <BR>This field is only valid if bits 4:5 = 00 (both vdd_pfet_val_override AND vdd_pfet_sel_override are disabled). <BR>ERRATA requiring Hcode workaround: <BR>CL2 VDD_PFET_REGULATION_FINGER_SET must be: <BR>set after transitioning to Von before checking MMA VDD_PFETS_ENABLED_SENSE <BR>cleared before transitioning to Voff. <BR>WRITE_EFFECT{ if ( MMA_FORCE_CL2==0 && <BR>VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01 && <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0x00) { <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x7F & <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>VDD_PG_STATE=1; } else <BR>if (VDD_PFET_SEQ_STATE==0b11 && <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL!=0xFF) { <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x01 & <BR>CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL; <BR>if ( CL2_PFETCNTL.VDD_PFET_REGULATION_FINGER_SET && CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL == 0xFF) <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE=0; else <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE=1; <BR>VDD_PG_STATE=1; <BR>}} <BR>} AFTER_DELAY[large] { <BR>if (MMA_FORCE_CL2==0 && <BR>VDD_PFET_VAL_OVERRIDE==0 && VDD_PFET_SEL_OVERRIDE==0) { <BR>if (VDD_PFET_SEQ_STATE==0b01) { <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x00; <BR>MMA_PFETSTAT.VDD_PFETS_DISABLED_SENSE=1; <BR>VDD_PG_STATE=8; } else <BR>if (VDD_PFET_SEQ_STATE==0b11) { <BR>if (CL2_PFETCNTL.VDD_PFET_REGULATION_FINGER_SET && CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL == 0xFF) { <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0xFF; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=1; } } <BR>else if (~CL2_PFETCNTL.VDD_PFET_REGULATION_FINGER_SET && CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL == 0xFF) <BR>{ <BR>MMA_PFETSTAT.VDD_PFET_ENABLE_ACTUAL=0x7F & CL2_PFETSTAT.VDD_PFET_ENABLE_ACTUAL; <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>} else <BR>MMA_PFETSTAT.VDD_PFETS_ENABLED_SENSE=0; <BR>VDD_PG_STATE=8; <BR>}}} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PFET_VAL_OVERRIDE: VDD Domain PFET Value Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PFET_SEL_OVERRIDE: VDD Domain PFET Stage Select Override <BR><BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000 <BR>Dial enums:<BR>OVERRIDE_IS_DISABLED=>0b0<BR>OVERRIDE_IS_ENABLED=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PFET_ENABLE_VALUE: VDD Domain PFET Enable Value <BR>Intended for manual control override usage, a write to this field sets the state of the Core Domain PFET Enables directly. <BR>If vdd_pfet_val_override = 1, a write to this field sets the state of the core PFET Enables until vdd_pfet_val_override is cleared. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PFET_SEL_VALUE: VDD Domain PFET Select Value <BR>Intended for manual control override usage, a write to this field will index value N into the vdd_power_enable register where N is 0 to 8 if <BR>vdd_pfet_sel_override = 1. If vdd_pfet_sel_override = 0, the field is written but no further action is taken. <BR>0x0: 0b11111111 # On <BR>0x1: 0b01111111 <BR>0x2: 0b00111111 <BR>0x3: 0b00011111 <BR>0x4: 0b00001111 <BR>0x5: 0b00000111 <BR>0x6: 0b00000011 <BR>0x7: 0b00000001 <BR>0x8: 0b00000000 # Off <BR>x9:xF - Reserved <BR>DD1 ERRATA requiring workaround when using this field as well. <BR>CL2 VDD_PFET_REGULATION_FINGER_SET must be: <BR>set after transitioning to 0x0 before checking MMA VDD_PFETS_ENABLED_SENSE <BR>cleared before transitioning away from 0x0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:41</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:45</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PG_STATE: For debug, Logic Voltage power gate sequencer FSM (1 hot) <BR>0x8: Idle <BR>0x4: Increment <BR>0x2: Decrement <BR>0x1: Wait <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_VDD_PG_SEL: For debug, contains the actual index N of the domain VDD PFET select value. See VDD_PFET_SEL_VALUE for encoding of N to power enable value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETCNTL_MMA_FORCE_CL2: Used only for workarounds, if separately power gating the MMA domain causes a problem. <BR>0: MMA PFET enable outputs are controlled via this register: <BR>directly if MMA.VDD_PFET_VAL_OVERRIDE=1 or VDD_PFET_SEL_OVERRIDE=1 <BR>else this register bitwise ANDd with the CL2 PFET Enable Actual value (note: which also includes an OR with CL2 VDD PFET_REGULATION_FINGER_SET on bit <BR>0) <BR>DD1 ERRATA: the CL2 PFET_REGULATION_FINGER_set was ANDd instead of ORd with bit0 before ANDing with this register. <BR>1: MMA PFET enable outputs are instead controlled by the CL2_PFETCNTL regardless of the other bits in this register. <BR>Note: this is simply a mux control on the eight PFET enable output signals to the MMA. The other latches in this register and the inputs to <BR>MMA_PFETSTAT are unaffected. <BR>NOTE: MMA is typically powered off when CL2 is in retention. Setting this will preclude use of the rVRM on the Core since MMA is not fed by rVRMs. <BR>TODO WRITE_EFFECT here - enforce only switch when the MMA and CL2 PFET values match. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core MMA PFET Header Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E340"</A>00000001C008E340 (PPE)<BR>
<A NAME="00000000200E8E34"</A>00000000200E8E34 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_MMA_PFETSTAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>PFET Enable status register. <BR>Note that only bits 0:31 are implemented as a special CCFG type register for manufacturing test. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(4:5) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.ENABLED_SENSE_LAT.CCFG_EFF_Q_INST.FSILAT.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMA_PFET_ENABLE_REG.CCFG_EFF_Q_INST.FSILAT.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_ENABLED_SENSE: PFET Enabled Sense Sample of the Core MMA VDD PFET output summary, providing an AND of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_DISABLED_SENSE: PFET Disabled Sense Sample of the Core MMA VDD PFET output summary, providing a NOR of all 8 controls as seen at the end of the daisy chain. Provides <BR>continuity check that all PFETs have seen the correct value and have all been disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFETS_FINGER0_SENSE: DD1 Not Implemented <BR>DD2:PFET Finger0 Sense Sample of the Core MMA VDD PFET output finger0 control signal at the end of the PFET header daisy chain. Allows firmware to <BR>check only the most important PFET header control representing almost 99% of the width which is sufficient for runtime operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMA_PFETSTAT_VDD_PFET_ENABLE_ACTUAL: PFET Control Sample of the actual output pins feeding the VDD PFET headers, after all logic and fuses have been applied. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core MMA Octagon Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E380"</A>00000001C008E380 (PPE)<BR>
<A NAME="00000001C008E3A0"</A>00000001C008E3A0 (PPE2)<BR>
<A NAME="00000001C008E3B0"</A>00000001C008E3B0 (PPE1)<BR>
<A NAME="00000000200E8E38"</A>00000000200E8E38 (SCOM)<BR>
<A NAME="00000000200E8E3A"</A>00000000200E8E3A (SCOM2)<BR>
<A NAME="00000000200E8E3B"</A>00000000200E8E3B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_MMAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to control the MMA which is the Matrix Multiply Accumulate, a.k.a. Inference Engine, a.k.a. the UFC Octagon.  Dana White would be proud. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMAR_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMAR_MMA_LIMIT_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.MMAR_MMA_LIMIT_UPDATE_SEL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.ANA_CNTL.CXX_TCEQ_MMA_DIRTY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMAR_MMA_AVAILABLE: Indication to the ISU that the MMA is available to process instructions, i.e. it has clocks and power and is not being reset. Drives a signal into <BR>the core. <BR>QME Hcode must clear this bit in preparation for powering off the MMA. <BR>After dropping this signal, Hcode must wait for 2X the round trip time of this signal to the Core ISU then check to ensure MMA_ACTIVE in the QME EISR <BR>has not asserted again, to cover the window case (if so, abort MMA power off routine). Also note that QME Hcode should check SCSR[CORE_QUIESCED]==0 <BR>before powering off the MMA dynamically. <BR>Note: this field is only modified if MMA_LIMIT_UPDATE_SELECT is set to 0 <BR>WRITE_EFFECT{ } AFTER_DELAY[large] { <BR>MMA_DIRTY = MMA_AVAILABLE; } // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMAR_MMA_FUNC_RESET: Resets the state of the functional latches in the MMA without the need for scan flush. Drives a signal into the Core. Note: this bit should be init <BR>to 1 in the initfile due to permanent errata. <BR>Note: this field is only modified if MMA_LIMIT_UPDATE_SELECT is set to 0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMAR_MMA_LIMIT: Control MMA throughput by limiting number of ops that can be issued over time. The limit amount for each level is controlled via scanonly latches in <BR>ISU. <BR>00: no additional MMA throughput limit <BR>01: small limit <BR>10: medium limit <BR>11: max limit <BR>This field writes FDIR[MMA_LIMIT] only if MMA_LIMIT_UPDATE_SELECT is set to 1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMAR_MMA_LIMIT_UPDATE_SELECT: Chooses what fields are changed on a write, when this bit is: <BR>0: MMAR[MMA_AVAILABLE & MMA_FUNC_RESET] <BR>1: FDIR[MMA_LIMIT] (and FDIR Pending is also set in CUCR) <BR>are modified, to allow another firmware agent to control MMA thermals independently of other Core Throttle controls. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MMAR_MMA_DIRTY: Signal from the Core ISU indicating that the MMA still contains architected state. Informational only. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Update Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E3C0"</A>00000001C008E3C0 (PPE)<BR>
<A NAME="00000001C008E3E0"</A>00000001C008E3E0 (PPE2)<BR>
<A NAME="00000001C008E3F0"</A>00000001C008E3F0 (PPE1)<BR>
<A NAME="00000000200E8E3C"</A>00000000200E8E3C (SCOM)<BR>
<A NAME="00000000200E8E3E"</A>00000000200E8E3E (SCOM2)<BR>
<A NAME="00000000200E8E3F"</A>00000000200E8E3F (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CUCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register controls when CPMS shadows the Digital Droop & Throttle control (FTC and DPT) and Power Proxy related registers into the Core.  It also provides a per-core configurable settings for artificial droop injection via the FDIR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=23><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_ENABLE_CORE_SHADOW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_ENABLE_CORE_SAMPLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_DPT_PER_THREAD_MODE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_SPARE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_CORE_MODE_SAMPLE_DISABLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_STOP01_SAMPLE_ENABLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_REFRESH_FTC_SHADOW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_REFRESH_PP_SHADOW_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_REFRESH_DPT_SETTINGS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_INDUCED_DROOP_COUNT_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_PCB_SKEW_ADJ_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_FDCR_UPDATE_INPROGRESS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_CORE_SAMPLE_ENABLED_LT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_FTC_SHADOW_STATE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_FTC_SHADOW_PENDING_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_PP_SHADOW_STATE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_PP_SHADOW_PENDING_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_DPT_UPDATE_STATE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_DPT_UPDATE_PENDING_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_CORE_REFRESH_ACTIVE_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_QME_DATA_XFER_PENDING_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CUCR_QME_EVENTS_PENDING_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_ENABLE_CORE_SHADOW: When set to 1, the CPMS logic will update the "shadow" copies of the throttle & digital droop & Power Proxy configurations into the Core units, when <BR>the corresponding PENDING bits are set below. <BR>When set to 0, register writes cause CPMS to hold the updates to these registers PENDING. On rising edge of this field, CPMS begins shadowing any <BR>"pent up" PENDING DPT, FTC, or PP registers into the core. <BR>QME hcode is responsible for performing the following sequence on Stop Entry before stopping clocks: <BR>WCLR CUCR Enable Core Sample <BR>WOR FDCR[Disable]=1 and FDCR[STICKY_CONTROL]=0b11 <BR>Poll until CUCR[FDCR_UPDATE_IN_PROGRESS] = 0 <BR>WCLR CUCR Enable Core Shadow <BR>QME hcode is responsible for performing the following sequence on Stop Exit before starting instructions (or running self restore after Core power <BR>on): <BR>WOR CUCR Enable Core Shadow <BR>Poll until CUCR CORE_REFRESH_ACTIVE[0]=0 <BR>WCLR FDCR[Disable] <BR>Poll until CUCR[FDCR_UPDATE_IN_PROGRESS]=0 <BR>Poll until CUCR CORE_REFRESH_ACTIVE=0b000 <BR>DD1 only: ERRATA HW527679 <BR>(DD1 workaround) WCLR CUCR Enable Core Shadow <BR>(DD1 workaround) WOR CUCR Enable Core Shadow <BR>(DD1 workaround) Poll CORE_REFRESH_ACTIVE=0b000 <BR>WOR CUCR Enable Core Sample <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_ENABLE_CORE_SAMPLE: When set to 1, the CPMS logic will update its sample data from the core. <BR>When set to 0 the data from the core is suppressed from "polluting" the Sample, Status, Sense, and Data registers in the CPMS with addresses higher <BR>than this register (>= 0xE40). Note this does not include the CPMS status registers, such as those for the Analog Clock, PFET or rVRM devices, with <BR>addresses lower than the CUCR (namely 0xE00 through 0xE3B). See CORE_SAMPLE_ENABLED_LT in this same register for more details. <BR>QME hcode should manage this bit as per the sequences outlined in the previous bit. <BR>WRITE_EFFECT{ CORE_SAMPLE_ENABLED_LT= ENABLE_CORE_SAMPLE && (STOP01_SAMPLE_ENABLE || !DDSR.STOP_STATE_ACTIVE); } // <BR>omit AND (CORE_MODE_SAMPLE_DISABLE OR CORE_SMT_MODE!=00) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_DPT_PER_THREAD_MODE: When this field is set: <BR>DTTR must be used to update RATE_LIMIT and INFLIGHT_LIMIT. <BR>Refreshing DPT requires 9 instead of 3 writes on the DPT interface. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_SPARE: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_CORE_MODE_SAMPLE_DISABLE: When set, Core Sampling by the CPMS logic is NOT disabled when CORE_SMT_MODE="00", indicating that the core is quiesced, when forming the <BR>CORE_SAMPLE_ENABLED condition. <BR>When cleared, any time the core indicates it is quiesced due to either firmware SCOM request (Maint Mode) or Stop State Active, then Core Sampling by <BR>the CPMS logic is disabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_STOP01_SAMPLE_ENABLE: When set, Core Sampling by CPMS logic is not disabled by STOP_STATE_ACTIVE=1. <BR>When cleared, Core Sampling by CPMS logic is disabled when PM_STATE_ACTIVE=1, which can occur during runtime due to either Stop0 or because the Core <BR>has initiated entry into Stop>0 but QME Hcode has not yet started the entry sequence. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_REFRESH_FTC_SHADOW: Causes CPMS to set FTC_SHADOW_PENDING to all 1s <BR>(except bit0 if FDCR[SUPPRESS_FTC_UPDATE]=1). <BR>As a result, all FTC registers will be serially shifted into the Core when ENABLE_CORE_SHADOW=1. <BR>This bit will most likely only be set by QME Hcode during Stop5 or Stop11 exit, to restore all state lost due to power off. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_REFRESH_PP_SHADOW: Same as above field, except sets PP_SHADOW_PENDING to all 1s. <BR>This bit will most likely only be set by QME Hcode during Stop5 or Stop11 exit, to restore all state lost due to power off. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_REFRESH_DPT_SETTINGS: Causes CPMS to sequence the DPT (Fine Decode Throttle) interface to restore the current DPT settings (number of transactions based on <BR>DPT_PER_THREAD_MODE) by setting DPT_UPDATE_PENDING="111". <BR>This bit will most likely only be set by QME Hcode during Stop5 or Stop11 exit, to restore all state lost due to power off. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_INDUCED_DROOP_COUNT: Selects the delay of how many nest cycles after FDIR[INJECT_ENABLE] drops from 1->0 before considering the Induced Droop Window complete. <BR>During this window, any droop events that occur are considered "induced". <BR>If FDIR[INJECT_DPT_SUSPEND]=1, the DPT settings to IFU are restored when this window completes. <BR>This value defines a power-of-two select for falling edge on a bit of a 12-bit counter, resulting in the following number of nest cycles: <BR>0: 32 <BR>1: 64 <BR>2: 128 <BR>3: 256 <BR>4: 512 <BR>5:1024 <BR>6: 2048 <BR>7: 4096 <BR>Note: this value is only used by CPMS on Droop Inject. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_PCB_SKEW_ADJ: This field will be customized to the same value in all 4 CPMS within a quad. <BR>Note: this value is shifted into FTC on FDIR writes. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_FDCR_UPDATE_INPROGRESS: Read by Hcode (i.e. PGPE) to ensure either the most recent DDS settings have either been successfully transferred, or queued due to Stop State, to <BR>FTC during a Pstate change. <BR>This bit is set if ENABLE_CORE_SHADOW=1 when FDCR is written and cleared when FDCR is done being shifted into the core (or when ENABLE_CORE_SHADOW=0). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_CORE_SAMPLE_ENABLED_LT: One cycle delayed (latched) version of CORE_SAMPLE_ENABLED indication used to gate off core samples from polluting registers identified <BR>ENABLE_CORE_SAMPLE. <BR>CORE_SAMPLE_ENABLED = CUCR[ENABLE_CORE_SAMPLE] <BR>// set by Hcode during Stop entry & exit while next two signals are fenced <BR>AND (CORE_MODE_SAMPLE_DISABLE OR CORE_SMT_MODE!=00) <BR>// when all threads are not quiesced, if this is enabled <BR>AND (STOP01_SAMPLE_ENABLE OR NOT STOP_STATE_ACTIVE); <BR>// cover Stop0 case and Stop>0 before QME has taken the interrupt <BR>When not set, DDSR[DDS_DATA] is forced to 0x1F and the other fields in DDSR, DHDR, DMSR no longer update based on data values from the core (i.e. they <BR>are clock gated) but still update based on register accesses (i.e. for reset-on-read fields). This will prevent all zeroes on fenced signals from <BR>polluting the core sample register values (and count registers in CCDR,unless COUNT_ALWAYS_SAMPLED=1 in CCCR). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_FTC_SHADOW_STATE: For Debug. Exposes the state of the internal FTC shadow sequencer, which is activated whenever FTC_SHADOW_PENDING is non-zero and <BR>ENABLE_CORE_SHADOW=1. <BR>000: Idle <BR>001: Updating FDCR <BR>010..011: Stall for FDCR update to complete in FTC <BR>(need 3 core cycles = 1.5 Nest cycles) <BR>100: Updating FDIR <BR>101: Updating FLMR <BR>110: Updating FMMR <BR>111: Reserved <BR>DD1 ERRATA (HW526533): This state machine hangs if ENABLE_CORE_SHADOW is cleared, due to Stop Entry, while this state machine is active until Stop <BR>Exit sets ENABLE_CORE_SHADOW again, meaning the CUCR_REFRESH_ACTIVE can not be reliably used in all cases so Hcode workaround is needed to cover <BR>potential window conditions. <BR>This is also true for PP_SHADOW_STATE and DPT_UPDATE_STATE. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_FTC_SHADOW_PENDING: For Debug. Indicates which FTC registers need to be shadowed into the Core by CPMS hardware. <BR>1xxx: FDCR <BR>x1xx: FDIR <BR>xx1x: FLMR <BR>xxx1: FMMR <BR>Each bit is set when the specified register is written. <BR>This field is set to "1111" when REFRESH_FTC_SHADOW=1. <BR>Implementation note: Care must be taken in the design to ensure that updates to a register are never "lost", meaning the most recently written value <BR>is always shifted into the Core once shadowing is enabled. The FTC sequencer clears the bit associated with each register as it starts to shift it, <BR>unless another write to that register occurs on the same cycle, such that subsequent updates will be logged as a future pending update. Any FTC <BR>register writes that occur while the FTC shifter is already active cause the hardware to set the pending bit for that register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_PP_SHADOW_STATE: For Debug. Exposes the state of the internal Digital Power Proxy shadow sequencer, which is activated whenever PP_SHADOW_PENDING is non-zero and <BR>ENABLE_CORE_SHADOW=1. <BR>00: Idle <BR>01: Updating DPMR <BR>10: Updating DPCR <BR>11: Reserved for future <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_PP_SHADOW_PENDING: For Debug. Set any time that a write to a Digital Power Proxy related register modifies state that needs to be shadowed into the Core by CPMS <BR>hardware. <BR>1xx: DPMR <BR>x1x: DPCR <BR>xx1: Reserved for future <BR>Each bit is set when the specified register is written. <BR>This field is set to "110" when REFRESH_PP_SHADOW=1. <BR>Implementation Note: same as for FTC_SHADOW_PENDING above. <BR>Note: After updating registers during a Pstate change, PGPE should read this field, ANDd with ENABLE_CORE_SHADOW, to ensure the most recent Power <BR>Proxy settings have either been successfully transferred, or queued due to Stop State, to FTC. <BR>Note: an attempt was made to consolidate any dynamic fields that change with Pstate value into a register separate from the general Power Proxy <BR>settings and thresholds. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:46</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_DPT_UPDATE_STATE: For Debug. Exposes the state of the internal DPT shadow sequencer, which is activated whenever DPT_UPDATE_PENDING is non-zero and <BR>ENABLE_CORE_SHADOW=1. <BR>00: Idle* <BR>01: Updating Rate (& Window) Limit <BR>10: Updating Inflight Limit <BR>11: Updating Mode <BR>When DPT_PER_THREAD_MODE=0, each state causes one DPT interface update; Else states 01 and 10 each cause 4 per-thread DPT interface updates. <BR>Note: this sequence is aborted and this state machine is reset when an FDIR write occurs with INJECT_DPT_SUSPEND=1. <BR>* Note: In the Idle State, if DTCR[DISABLE_DPT_ON_UPDATE]=1, send a DPT "disable" packet whenever DPT_UPDATE_PENDING is non-zero and <BR>ENABLE_CORE_SHADOW=1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_DPT_UPDATE_PENDING: For Debug. Indicates which DPT data needs to be shadowed into the core by CPMS hardware. Bits are set any time DTCR or DTTR are written, <BR>irrespective of the value of ENABLE_CORE_SHADOW, and when DTIR is written if ENABLE_CORE_SHADOW=0. <BR>1xx: Rate Limit (& Window) interface update is pending <BR>x1x: Inflight Limit interface update is pending <BR>xx1: Mode interface update is Pending <BR>Note: this field is set to "111" when REFRESH_DPT_SETTINGS =1. <BR>In addition, bit 2 is set at the end of the CPMS "Induced Droop Window" if FDIR[INJECT_DPT_SUSPEND]=1. <BR>Implementation note: Care must be taken in the design to ensure that updates to a register are never "lost", meaning the most recently written value <BR>is always shifted into the Core once shadowing is enabled. The DPT sequencer clears the bit associated with each register as it updates the <BR>interface. occurs on the same cycle. Any DPT register writes that occur while the DPT shifter is already active will cause the hardware to set all <BR>DPT pending bits and reset the state machine to Idle such that the IFU will receive the entire updated seqeunce. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_CORE_REFRESH_ACTIVE: Each of these three bits are set by CPMS logic on rising edge of ENABLE_CORE_SHADOW if any of its corresponding pending bits are set and cleared once <BR>all registers have been refreshed at least once (regardless of subsequent updates). <BR>0: FTC_SHADOW_STATE <BR>1: PP_SHADOW_STATE <BR>2: DPT_UPDATE_STATE <BR>Implementation note: each bit is cleared when its corresponding state machine transitions back to Idle, except for bit 0 when <BR>FDCR[SUPPRESS_FTC_UPDATE]=1. <BR>Note: QME Hcode should wait for this field to be "000" after transitioning ENABLE_CORE_SHADOW from 0->1 and before starting instructions on the core <BR>such that droop protection, WOF throttling, and power proxy configuration is in place. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_DATA_TYPE1_PENDING: Usage of Type1 is TBD. Behavior as described in the next field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_DATA_TYPE2_PENDING: Usage of Type2 is TBD. Behavior as described in the next field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_DATA_TYPE3_PENDING: This field is available for debug. Indicates that an Event Bus Data Type3 Transfer to QME is pending. Used by the PITCH or OCP logic to send a 6-bit <BR>FTX Request to QME for a Fine Decode Throttle update (when enabled). <BR>CPMS holds this event plus its 6-bit data content sticky when it occurs and sends it to QME in round robin priority (arbitrated with Event Type1&2 <BR>described above and Type0 Events described below) over the 8-bit event bus at 4:1, where the upper 2-bits indicate the Type and the lower 6-bits <BR>contain the data to be transferred. <BR>This bit is reset when the data is sent over the event bus, unless another event of the same type occurs the same cycle. The requesting logic holds <BR>the data constant until the next request for that type. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTB0_PENDING: This field is available for debug. <BR>Set by CPMS when the PITCH state machine goes inactive, if enabled by WPMR [PITCH_DONE_INTERRUPT_ENABLE]. QME in response sets EISR[PITCH_UPDATE]. <BR>Bit 4 on the event bus specifies this event for Class B. Otherwise, same behavior as the next field. <BR>The top 2 bits of the 8-bit event bus (0:1) to QME indicates the "Type" of transaction. For Type0, bits(2:3) indicate the "Class" of operation where <BR>one to four events of that Class may be communicated per cycle. <BR>Note that TYPE0_EVENTA[0..3] (0x0X) is reserved as the "idle" no-operation event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTB1_PENDING: This field is available for debug. Indicates that an Type0 Class A Event 1 to QME is pending. Set by CPMS when a new unmasked CERR occurs. QME in <BR>response sets the corresponding ERR[28:31] for this Core. <BR>Bit 5 on the event bus specifies this event for Class B. <BR>CPMS holds this event sticky when it occurs and sends it to QME in round robin priority (arbitrated with with Event Types 1,2,3, 0C, 0D) over the <BR>8-bit event bus at 4:1, where the upper 2-bits 0:1 contain "00", bits 2:3 specify "01" for Class "B". This bit is reset when it is sent over the <BR>event bus, unless another of this same event occurs on the same cycle. <BR>Note that Class A is unused such that Event Bus of 0x00 is a NO-OP, and Class D is reserved for future use. Class A Event 0 is also unused. The <BR>Round Robin sequencer should process Type0B, Type0C, Type0D, Type1, Type2, and Type3 (in that order), where Type0D,1,and 2 could be skipped until a <BR>usage is defined in the future (although making metal-only changes harder). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTB2_PENDING: This field is available for debug. <BR>Set when CPMS Interrupt0 occurs. This event may be programmed to occur on PITCH_ACTIVE Abort if enabled by DPPR[PITCH_ABORT_INTERRUPT_ENABLE] or OCP <BR>threshold as determined by DPPR[OCP_INTERRUPT_ENABLE] . <BR>Bit 6 on the event bus specifies this event for Class B. <BR>QME in response sets bit corresponding EISR[56:59] for this Core. <BR>Otherwise, same behavior as the above field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTB3_PENDING: This field is available for debug. <BR>Set when CPMS Interrupt1 occurs. <BR>This event may occur when Core is requesting FTC to go Idle prior to performing a Ucode sequence and is waiting for a grant, but that function is <BR>disabled due to FLMR[CORE_UCODE_GRANT_SUPPRESS]. <BR>Bit 7 on the event bus specifies this event for Class B. <BR>QME in response sets corresponding EISR[60:63] for this Core. <BR>Otherwise, same behavior as the TYP0_EVENTB0 field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTC0_PENDING: This field is available for debug. <BR>Set when Droop Threshold0 is reached as per the DCCR. <BR>Bit 4 on the event bus specifies this event for Class C. <BR>QME in response sets corresponding QUAD[0..7]_DATA[0:3] in TTSR. <BR>Same behavior as above field, except bits 2:3 on the event bus specify "10" for Class "C". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTC1_PENDING: This field is available for debug. <BR>Set when Droop Threshold1 is reached as per the DCCR. <BR>Bit 5 on the event bus specifies this event for Class C. <BR>QME in response sets corresponding QUAD[0..7]_DATA[4:7] in TTSR. <BR>Same behavior as above field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTC2_PENDING: This field is available for debug. <BR>Set when Proxy Threshold0 selected by DPPR[PTSR_EVENT_SELECT] is reached for either OCP Local Tank or Power Proxy. <BR>Bit 6 on the event bus specifies this event for Class C. <BR>QME in response sets corresponding QUAD[0..7]_DATA[0:3] in PTSR. <BR>Same behavior as above field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CUCR_QME_TYPE0_EVENTC3_PENDING: This field is available for debug. <BR>Set when Proxy Threshold1 selected by DPPR[PTSR_EVENT_SELECT] is reached for either OCP Local Tank or Power Proxy. <BR>Bit 7 on the event bus specifies this event for Class C. <BR>QME in response sets corresponding QUAD[0..7]_DATA[4:7] in PTSR. <BR>Same behavior as above field. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core FTC Digital Droop Sensor Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E400"</A>00000001C008E400 (PPE)<BR>
<A NAME="00000001C008E420"</A>00000001C008E420 (PPE2)<BR>
<A NAME="00000001C008E430"</A>00000001C008E430 (PPE1)<BR>
<A NAME="00000000200E8E40"</A>00000000200E8E40 (SCOM)<BR>
<A NAME="00000000200E8E42"</A>00000000200E8E42 (SCOM2)<BR>
<A NAME="00000000200E8E43"</A>00000000200E8E43 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_FDCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to configure the Digital Droop Sensor Macro control inputs.  When this register is written, the CPMS shadows the data into the FTC, which then automatically asserts the SAMPLE signal to DDS to apply the new controls (determined by bits 0:3 and 8:15 of this register).  FTC waits 4 core cycles after asserting SAMPLE before updating its latches from bits 6:7 and 17:63 of this register to account for the delay through DDS after updating its controls. <BR>Note: WO_OR and WO_CLEAR addresses should only be used by Hcode to modify bits 0:3, although nothing in the hardware prohibits bits 6:15 and 17:63 from changing if they are set in the write data. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FDCR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_DISABLE: Disable droop detection. Turns off pulse generation and forces 1s on the data outputs. <BR>QME hcode should modify this bit using the atomic set and clear addresses only due to Stop state transitions. Must be set during Stop entry before <BR>turning off Core Clocks and cleared during STOP exit when a valid calibration DELAY is programmed (after CUCR[CORE_REFRESH_ACTIVE] =000 but before <BR>starting instructions). <BR>WRITE_SUPPRESS{CONTROL_UPDATE_DISABLE==1} <BR>// Note: This bit is not updated on write when CONTROL_UPDATE_DISABLE=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_FORCE_SAMPLE: Forces FTC to assert the SAMPLE input to the DDS to 1. Only used for potential workarounds in case the automated two 2:1 cycle SAMPLE is not enough. <BR>Implemented as an OR into the sample output of FTC. <BR>WRITE_SUPPRESS{CONTROL_UPDATE_DISABLE==1} <BR>// Note: This bit is not updated on write when CONTROL_UPDATE_DISABLE=1. <BR>Implementation note: the TOGGLE signal from FTC to DDS must be derived from a scannable 1:1 latch which is scan-init to a value such that it is phase <BR>aligned to rise on the same cycle that the 2:1 shifter write is seen by FTC, such that the DDS output is aligned with phase of the 2:1 thold. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_STICKY_CONTROL: Encoded controls for the "native" DDS macros Sticky Mode, as well as FTC Internal State: <BR>00:Clear Sticky Mode. (used for normal DDS operation during runtime). <BR>Causes FTC to always assert 0 on the STICKY input of the DDS. <BR>01: Set Sticky Mode (not supported for functional usage). <BR>Causes FTC to always assert 1 on the STICKY input of the DDS. <BR>10: Reset Sticky Mode (not supported for functional usage). <BR>Causes FTC to assert SAMPLE input to DDS for 2 additional 2:1 cycles, where STICKY is set to 0 for the second 2:1 cycle that SAMPLE is high, then <BR>STICKY is set to 1 on the third 2:1 cycle and stays set. <BR>11: Reset FTC state (extra encode used for debug only). <BR>Resets state internal to FTC ( i.e. Droop State machine, slope detectors, dither sequencers and counters, stability filters) but excluding FDIR-based <BR>Droop Injection and Irritation. This encode also clears Sticky Mode to the DDS. <BR>Note: The 24-bit "raw" data output of DDS is not recorded by FTC. DDS calibration will use DDSR.MIN_DATA to get the same effective functionality as <BR>the native DDS macros Sticky Mode.Sticky mode is not supported, except for low level DDS characterization, since resultant non-thermometer-coded DDS <BR>data output will result in garbage DDS_DATA values to be reported to CPMS (to be captured in DDSR and DDS-related characterization counts). To obtain <BR>sticky mode data, must stop clocks and scan out the internal DDS edge detector latches. <BR>QME Hcode should write this on Stop wakeup after starting clocks but prior to running self-restore or starting instructions. <BR>WRITE_SUPPRESS{CONTROL_UPDATE_DISABLE==1} <BR>// Note: This field is not updated on write when CONTROL_UPDATE_DISABLE=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_CONTROL_UPDATE_DISABLE: When set, bits 0:3 of this register are unchanged. Intended to be used by PGPE to update settings for PSTATE changes without knowledge of the <BR>controls based on Stop state. Regardless of the value of this field, all bits are shifted to the FTC when this register is written with <BR>SUPPRESS_FTC_UPDATE=0. <BR>Note: this field is not shadowed into the FTC. This bit is ignored for WO_OR and WO_CLEAR addresses. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SUPPRESS_FTC_UPDATE: When set, writes to this register, including WOR and WCLR, (or writing CUCR[REFRESH_FTC_SHADOW]=1) do not set bit 0 of CUCR[FTC_SHADOW_PENDING] and <BR>prevents both CUCR[CORE_REFRESH_ACTIVE] bit 0 from clearing during Stop Wakeup. <BR>Intended to be set with CONTROL_UPDATE_DISABLE also set to only update the TRIP THRESHOLD fields with a single multicast, prior to writing the per-QME <BR>"mini-cast" SCOMs with the per-DDS DELAY values in DUCR, allowing atomic update of the DDS setting with a minimal number of SCOM operations from the <BR>OCC complex. <BR>Usage Note: Setting this bit will prevent the core from waking up from Stop state since Hcode will poll for the update to be complete after requesting <BR>a Shadow refresh. <BR>Note: this field is not shadowed into the FTC. This bit is not modified by WO_OR and WO_CLEAR addresses. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_CAL_ADJUST: Signed Adjustment to the DDS output in the case of an edge alignment rounding problem during calibration. The DDS data is effectively shifted by the <BR>amount specified by this register when reported in DDSR (and trip points in this register are shifted the opposite direction). <BR>00: use DDS data as-is <BR>01: effectively shift the DDS data right one bit, in other words: <BR>FTC adds 1 to the edge location reported to DDSR <BR>(unless no edge was detected, i.e. 0x00 or 0x18 is unmodified) <BR>CPMS subtracts 1 from trip points selected by (*_DETECT + <BR>TRIP_OFFSET) values when forming mux selects <BR>shifted to FTC (saturating at 0x00) <BR>10: reserved <BR>11: effectively shift the DDS data left one bit, in other words: <BR>FTC subtracts 1 from the edge location reported to DDSR <BR>(unless no edge was detected, i.e. 0x00 or 0x18 is unmodified) <BR>CPMS adds 1 to trip points selected by (*_DETECT + <BR>TRIP_OFFSET) values when forming mux selects shifted to FTC <BR>(saturating at 0x17) <BR>Note: this field is always updated on writes to this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_DELAY: Insertion Delay value used to align the DDS pulse into the 24-bit edge detect thermometer code data based on available timing margin. <BR>Note: this value must be empirically learned during Manufacturing test and updated for every Pstate change during runtime. <BR>Note: this field is always updated on writes to this register. <BR>WRITE_EFFECT { <BR>if (CUCR.CORE_SAMPLE_ENABLED_LT==0) { <BR>DDSR.DDS_DATA = 0x1F; <BR>DDSR.DDS_MIN = 0x1F; <BR>DDSR.DDS_MAX = 0x1F; <BR>} else { <BR>if (DISABLE!=0) { <BR>DDSR.DDS_DATA = 0x18; <BR>DDSR.DDS_MIN = 0x18; <BR>DDSR.DDS_MAX = 0x18; <BR>} <BR>else if ((SUPPRESS_FTC_UPDATE==0) && ((FMMR.DDP_TRIP_SELECT&0b100) == 0b100)) { <BR>DEFINE_LOCAL_VAR(val_dds); <BR>DEFINE_LOCAL_VAR(val_delay); <BR>DEFINE_LOCAL_VAR(val_corenum); <BR>DEFINE_LOCAL_VAR(val_quadnum); <BR>val_quadnum = (FMMR.SMALL_STAGGER_SELECT<<2 | (FMMR.SMALL_STAGGER_CYCLES & 0x3)); <BR>val_corenum = (FMMR.ADJ_WARN_WEIGHT<<1 | FMMR.ADJ_WARN_RESPONSE); <BR>val_delay = DELAY; <BR>if (((FMMR.SMALL_STAGGER_ENABLE == 0) && (FLMR.LARGE_RESPONSE_DISABLE==1))) <BR>val_delay += 5*val_corenum - 3*val_quadnum; <BR>if (val_delay<72) val_dds = 24; <BR>else if (val_delay>144) val_dds = 0; <BR>else if (FLMR.LARGE_RESPONSE_DISABLE==0) { <BR>DEFINE_LOCAL_VAR(val_idle); <BR>DEFINE_LOCAL_VAR(val_running); <BR>DEFINE_LOCAL_VAR(val_large); <BR>val_idle = 22 - DATA2_DETECT - (3*val_corenum + 2*val_quadnum)/4; <BR>val_running = val_idle-6; <BR>val_large = LARGE_DROOP_DETECT + TRIP_OFFSET; <BR>if (LARGE_DROOP_DETECT < val_running) { <BR>DMSR.DROOP0_COUNT = 0; DMSR.DROOP1_COUNT = 0; <BR>} else { <BR>DMSR.DROOP0_COUNT = 20*(LARGE_DROOP_DETECT-TRIP_OFFSET) + val_corenum*5 + val_quadnum*3; <BR>DMSR.DROOP1_COUNT = 7*(LARGE_DROOP_DETECT-TRIP_OFFSET) + val_corenum*3 + val_quadnum*2; <BR>} <BR>if ((val_large>val_idle) || (FDIR.INJECT_ENABLE==1)) val_dds=val_idle; <BR>else if (val_large<val_running) val_dds=val_running; <BR>else val_dds=val_large;} else { val_dds = <BR>24-(val_delay-72)/3; <BR>DEFINE_LOCAL_VAR(val_randnum); <BR>val_randnum = rand()%32; <BR>if ((val_randnum < 4) && (val_dds>0)) val_dds -=1; <BR>else if ((val_randnum > 31-7) && (val_dds < 23)) val_dds +=2; <BR>else if (((val_randnum > 31-7) || (val_randnum > 4+7)) && (val_dds < 24)) val_dds +=1; <BR>if (((FMMR.DDP_TRIP_SELECT==0b101) && (val_dds==7)) || <BR>((FMMR.DDP_TRIP_SELECT==0b110) && (val_dds==8)) || <BR>((FMMR.DDP_TRIP_SELECT==0b111) && (val_dds==6)) ) <BR>val_dds -=1; <BR>if ((CAL_ADJUST==0b01) && (val_dds<24)) val_dds +=1; <BR>else if ((CAL_ADJUST==0b11) && (val_dds>0)) val_dds -=1; <BR>} <BR>DDSR.DDS_DATA = val_dds; <BR>DDSR.DDS_MIN = val_dds; <BR>DDSR.DDS_MAX = val_dds; <BR>}}} // fake behavioral, <BR>only update DDS values when samples are enabled and FTC updates are not suppressed. Use FMMR.DDP_TRIP_SELECT to skip bits to test CAL_ADJUST. More <BR>delay = smaller DDS value. DDS_DATA = 24-(val_delay-72)/3 but adjust each core in the quad by 5 based on FMMR.ADJ_WARN fields and adjust each Quad <BR>by 3 based on the content of SMALL_STAGGER fields. DATA2_DETECT is used to pick during tuning phases where the idle workload bin is located to <BR>simulate voltage adjustments on the tester. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_THRESHOLD_UPDATE_DISABLE: When set, bits 17:63 of this register are not modified (previous values corresponding to these fields are unchanged). <BR>When not set, the fields in bits 17:63 modify the corresponding CPMS latches. Regardless of the value of this field, all bits are shifted to the FTC <BR>when this register is written with SUPPRESS_FTC_UPDATE=0. <BR>Implementation note: in all cases FTC applies bits 0:3 and 8:15 to the DDS for 3 Core cycles before updating its latches represented by bits 6:7 and <BR>17:63. <BR>Note: this field is not shadowed into the FTC. This bit is ignored for WO_OR and WO_CLEAR addresses. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_TRIP_OFFSET: Unsigned Location of the first bit of the 16-bit window in the 24-bit DDS data output used to take action. An offset of 0 to 7 is applied to all <BR>below trip DETECT values. <BR>The offset defaults to a value of 4 (centered in the 24-bits). <BR>Implementation note: this value is added to all below DETECTs before they are sent to the FTC. Thus, this field is not shadowed into the FTC. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_DATA0_DETECT: Not used for plan of record. Selects trip point for bit 0 of the DPLL_ENCODED_DATA. A value of 0xF causes this trip value to always be a 1 <BR>(disables DPLL action based on this trip point). <BR>See FMMR[DPLL_DATA_SEL0]. <BR>This value, after adding TRIP_OFFSET and CAL_ADJUST, chooses a programmable DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_DATA1_DETECT: Not used for plan of record. Selects trip point for bit 1 of the DPLL_ENCODED_DATA. A value of 0xF causes this trip value to always be a 1 (disables <BR>DPLL action based on this trip point). <BR>See FMMR[DPLL_DATA_SEL1]. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose a programmable DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_DATA2_DETECT: Not used for plan of record. Selects trip point for bit 2 of the DPLL_ENCODED_DATA as well as a few other misc points. See FMMR[DPLL_DATA_SEL2]. All <BR>encodes 0x0 to 0xF are used. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose a programmable DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_LARGE_DROOP_DETECT: Selects trip point (without Slope detect).for Large Droop Actions. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SMALL_DROOP_DETECT: Selects trip point (without Slope detect) for Small Droop Actions. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>When both Large and Small Droop response is enabled, the value of this field MUST be greater than the value of the previous (LARGE) field. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEA_START_DETECT: Detects trip point to begin detecting occurrence of a SlopeA Droop Event. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEA_END_DETECT: Detects trip point to stop detecting occurrence of a SlopeA Droop Event. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>When SLOPEA is enabled, to detect a valid slope event the value of this field: <BR>MUST be less than the value of the previous (START) field. <BR>MUST be greater than the value of SMALL_DROOP_DETECT if FMMR[SLOPEA_TYPE_SELECT]=="10" <BR>MUST be greater than the value of LARGE_DROOP_DETECT if FMMR[SLOPEA_TYPE_SELECT]=="11" <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEB_START_DETECT: Detects trip point to begin detecting occurrence of a SlopeB Droop Event. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEB_END_DETECT: Detects trip point to stop detecting occurrence of a SlopeB Droop Event. <BR>This value is added to the TRIP_OFFSET and CAL_ADJUST to choose DDS edge location. <BR>When SLOPEB is enabled, to detect valid slope event the value of this field: <BR>MUST be less than the value of the previous (START) field. <BR>MUST be greater than the value of SMALL_DROOP_DETECT if FMMR[SLOPEB_TYPE_SELECT]=="10" <BR>MUST be greater than the value of LARGE_DROOP_DETECT if FMMR[SLOPEB_TYPE_SELECT]=="11" <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEA_CYCLES: Delta Time for SlopeA calculation. A SlopeA Droop Event is indicated if the number of cycles between detection of SlopeA START and SlopeA END is less <BR>than the value in this field. A value of 0x0 disables the SlopeA Droop Detect. A value of 0x1 in this field means the droop crossed both START and <BR>END on the same cycle. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDCR_SLOPEB_CYCLES: Delta Time for SlopeB calculation. Same description as previous field. <BR>WRITE_SUPPRESS{THRESHOLD_UPDATE_DISABLE==1} // <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core FTC Droop Inject Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E440"</A>00000001C008E440 (PPE)<BR>
<A NAME="00000001C008E460"</A>00000001C008E460 (PPE2)<BR>
<A NAME="00000001C008E470"</A>00000001C008E470 (PPE1)<BR>
<A NAME="00000000200E8E44"</A>00000000200E8E44 (SCOM)<BR>
<A NAME="00000000200E8E46"</A>00000000200E8E46 (SCOM2)<BR>
<A NAME="00000000200E8E47"</A>00000000200E8E47 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_FDIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is shadowed into the Core FTC on write, and has programmable side effects to the Fine Grained DPT function.  For example, writing xl9000 followed by xl0000 (or (xl1000) to this register will perform the legacy droop inject technique (Throttle & Un-throttle) from P9 and previous projects.  Note: writes to the FDIR register may be optionally configured to reset the DHDR event history fields for characterization.  Typically, users will likely choose to setup the throttling technique ahead of time in bits 0:19,28,31 and use WOR and WCLR to modify only bit0. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FDIR_Q_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_INJECT_ENABLE: When set, assert the below "*_INJECT" throttle controls via the FTC. <BR>When inject is enabled, the throttle outputs will be the worst case setting between the expected droop response sequence from the main droop response <BR>sequencer (state machine) and the settings in this register. With the exception of Prefetch and Vector Limit throttles, this is simply an OR between <BR>the settings. <BR>Additional CPMS behavior is dependent on the CUCR[INDUCED_DROOP_COUNT] and INJECT_DPT_SUSPEND values. <BR>Additional FTC behavior is determined by on CUCR[PCB_SKEW_ADJ] value. <BR>Writes to this register when CUCR[ENABLE_CORE_SHADOW]=0 OR CUCR[CORE_REFRESH_ACTIVE]!=0 will force this bit to 0 regardless of the value in the SCOM <BR>data. In other words, attempts to inject a droop when a Core is in Stop State or the FTC is in the process of being refreshed on Stop wakeup are <BR>ignored. The values of the other bits in this register are always updated and will be shifted to FTC when the Core wakes up after <BR>CUCR[ENABLE_CORE_SHADOW] is set to 1. <BR>Note that if "repeatable" inject behavior is required, Pstate & Stop state changes should be disabled to ensure FDCR updates (to the DDS delay & DDS <BR>enable respectively) do not delay FDIR updates to FTC. <BR>Note: IRRITATE_WEIGHT_SELECT should be set to "00" when injecting artificial droops. <BR>WRITE_EFFECT { <BR>if (CUCR.CORE_SAMPLE_ENABLED_LT==0) { <BR>DDSR.DDS_DATA = 0x1F; <BR>DDSR.DDS_MIN = 0x1F; <BR>DDSR.DDS_MAX = 0x1F; <BR>} else { <BR>if (FDCR.DISABLE!=0) { <BR>DDSR.DDS_DATA = 0x18; <BR>DDSR.DDS_MIN = 0x18; <BR>DDSR.DDS_MAX = 0x18; <BR>} <BR>else if ((FDCR.SUPPRESS_FTC_UPDATE==0) && ((FMMR.DDP_TRIP_SELECT&0b100) == 0b100)) { <BR>DEFINE_LOCAL_VAR(val_corenum); <BR>DEFINE_LOCAL_VAR(val_quadnum); <BR>val_quadnum = (FMMR.SMALL_STAGGER_SELECT<<2 | (FMMR.SMALL_STAGGER_CYCLES & 0x3)); <BR>val_corenum = (FMMR.ADJ_WARN_WEIGHT<<1 | FMMR.ADJ_WARN_RESPONSE); <BR>DEFINE_LOCAL_VAR(val_idle); <BR>DEFINE_LOCAL_VAR(val_running); <BR>DEFINE_LOCAL_VAR(val_large); <BR>DEFINE_LOCAL_VAR(val_prev_inject); <BR>DEFINE_LOCAL_VAR(val_dds); <BR>val_idle = 22 - FDCR.DATA2_DETECT - (3*val_corenum + 2*val_quadnum)/4; <BR>val_running = val_idle-6; <BR>val_large = FDCR.LARGE_DROOP_DETECT + FDCR.TRIP_OFFSET; <BR>if (FDCR.LARGE_DROOP_DETECT < val_running) { <BR>DMSR.DROOP0_COUNT = 0; DMSR.DROOP1_COUNT = 0; <BR>} else { <BR>DMSR.DROOP0_COUNT = 20*(FDCR.LARGE_DROOP_DETECT-FDCR.TRIP_OFFSET) + val_corenum*5 + val_quadnum*3; <BR>DMSR.DROOP1_COUNT = 7*(FDCR.LARGE_DROOP_DETECT-FDCR.TRIP_OFFSET) + val_corenum*3 + val_quadnum*2; <BR>} <BR>val_prev_inject = WPCR.SPARE3; <BR>WPCR.SPARE3 = INJECT_ENABLE; <BR>if ((val_large>val_idle) || (INJECT_ENABLE==1)) <BR>val_dds=val_idle; <BR>else if ((INJECT_ENABLE==0) && (val_prev_inject==1)) { <BR>if (val_large>=val_running) <BR>val_dds = 2*val_large-val_idle; <BR>else if (val_idle>12) <BR>val_dds=val_idle-12; <BR>else <BR>val_dds=0; <BR>} else { <BR>if (val_large<val_running) <BR>val_dds=val_running; <BR>else <BR>val_dds=val_large; <BR>} <BR>DDSR.DDS_DATA = val_dds; <BR>DDSR.DDS_MIN = val_dds; <BR>DDSR.DDS_MAX = val_dds; <BR>} <BR>} <BR>} // use a SPARE bit in another register to remember previous inject so we can react on falling edge <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_UARCH_HALT_INJECT: New droop inject mode for P10. <BR>Halt selected points in the Core and Cache pipelines from starting new work. Asserting this signal will hang the core, stopping all forward progress. <BR>Injecting this signal for more than a few milliseconds may cause the system to crash. Note: to avoid artificially created hang scenarios,uarch_halt <BR>to the LSU can be excluded from halt injection via EXCLUDE_LSU_HALT below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_UARCH_HALT_TOGGLE_INJECT: New droop inject mode for P10. <BR>Statically toggle the pipeline HALT signal with a duty cycle configured by <BR>TOGGLE_HALT_AMOUNT. Note: uarch_halt to the LSU is always excluded from toggle injection to avoid hangs and is driven as 0. <BR>Note: This function ORs with the uarch_halt as driven by other sources unless the throttle sequencer is active and controlling the toggle. <BR>NOTE: scanonly latch FTC_TOGGLE_NTC_NOT_HALT when set causes this field to instead toggle NTC-only (to avoid core hangs). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_FETCH_THROTTLE10_INJECT: Legacy droop inject mode. <BR>Asserts bit 0 of the Legacy Throttle signal to the IFU, controlled by the scanonly "10" throttle controls in the IFU. This is typically used for <BR>droop inject testing and will be configured to cause a fast ramp back to full performance. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_FETCH_THROTTLE01_INJECT: Likely unused. <BR>Asserts bit 1 of the Legacy Throttle signal to the IFU, controlled by the scanonly "01" throttle controls in the IFU. This typically should NOT be <BR>used for droop injection since it is configured with a slow ramp back up to full performance when deasserted to avoid creating di/dt events during <BR>droop recovery. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_ISSUE_NTC_INJECT: New droop inject mode for P10. <BR>Causes the ISU to wait for the NTC group to complete before issuing the next group, effectively serializing the Core issue pipeline. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_PREFETCH_THROTTLE_INJECT: New droop inject mode for P10. <BR>Throttles back prefetch aggressiveness to both IFU and LSU. <BR>00: No imposed prefetch slowdown <BR>01: Slow Prefetch a little <BR>10: Slow Prefetch a lot <BR>11: Disable prefetch <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_SLOW_FETCH_INJECT: New droop inject mode for P10. <BR>Asserts FORCE_SLOW_FETCH signal, intended for Small Droop protection usage. Forces a low priority fetch&dispatch rate to slow down the front end of <BR>the Core pipeline as a smaller performance impact to mitigate possible droop events proactively. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_VECTOR_LIMIT_INJECT: New droop inject mode for P10. <BR>This field is combined inside FTC to drive the VSU throttle outputs. See FMMR[FTC_VECTOR_LIMIT] for definition. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_SLOW_COMPLETION_INJECT: New droop inject mode for P10. <BR>Asserts FORCE_SLOW_COMPLETION signal, intended for Large Droop protection usage. Causes ISU to serialize completion of groups. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_MMA_UARCH_ENABLE_INJECT: New mode for P10. Primarily included for random irritation and testing. When set, this overrides FLMR [MMA_DROOP_PREDICT_SELECT]. This bit being set <BR>causes the "mma margin good" output to drive the inverse value of the INJECT_ENABLE, such that injection will enable the microarch throttling <BR>mechanism for MMA in the ISU. In IRRITATE mode, when this bit is set, the inverse value of bit 13 of the psuedo-random data directly controls the <BR>output (negative active). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_MMA_LIMIT: Controls MMA throughput by limiting number of ops that can be issued over time. This field is only writable via MMAR[MMA_LIMIT], see that field for <BR>additional details. <BR>Regardless of the value of FDIR[INJECT_ENABLE], the max of this field (optionally ANDed with the IRRITATE function as described below)) and the <BR>FLMR[PROTECT_MMA_LIMIT] determines what is actually sent to the MMA (via the FTC macro in the core). <BR>Note this limit is not controllable via large or small throttle sequencers. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_TOGGLE_HALT_AMOUNT: This field defines how many cycles plus 1 in a 32-cycle window to deassert the Halt for HALT_TOGGLE_INJECT, where cycles are all 1:1 core clocks. <BR>Note that this provides a maximum throughput rate of 50% duty cycle (16/32 cycles) and a minimum rate of 1/32. <BR>NOTE: small values may hang the core and minimum values will have to be learned empirically. e.g. values less than 0x7 (8 cycles) will hang the core <BR>if SLOW_FETCH_INJECT is also enabled. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_IRRITATE_INJECT_RESPONSE: The value of this field chooses which one-shot action to request on the next FDIR update to FTC and is saved until the data is loaded into the FTC <BR>shifter, at which point this field clears. FTC will implement this as a WO_2P. <BR>00: None <BR>01: Small Droop Response <BR>10: Large Droop Response <BR>11: Increment LFSR <BR>The "11" encode should only be used with IRRITATE_LFSR_SELECT=10 and the internal hang pulses off. <BR>The middle two encodes activate the Small or Large Throttle sequencer, as if an enabled droop event had occurred, by ORing into the condition. See <BR>IRRITATE_SMALL_SELECT below for a more detailed description. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_IRRITATE_LFSR_SELECT: Chooses when the LFSR updates, on rising edge of the following: <BR>00: disabled (no periodic inject, only via INJECT_RESPONSE) <BR>01: tc_cx_tod_step (64ns) <BR>1X: same as next field <BR>Note: typically the user will not set INJECT_ENABLE (bit 0 of this register) when this field and the IRRITATE_WEIGHT_SELECT are both non-zero, since <BR>the controls are shared making the inject less severe and predictable. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_IRRITATE_SMALL_SELECT: Selects which "timer" pulse in FTC to use rising edge to periodically inject a small recovery action, as if an enabled droop event had occurred, by <BR>ORing into the condition. Used for hardware stress testing of the droop recovery process in the lab. <BR>00: disabled (no periodic inject) <BR>01: LFSR Match (see other fields) <BR>10: fir_ftc_hang_pulse (32 cycles up to 1M core cycles ~350us) <BR>11: tc_cx_0_hang_pulse (~100ms, core frequency independent) <BR>Note: for Small and Large Droop Injected Recovery Actions (in this and the next field, and for the single IRRITATE_INJECT_RESPONSE injects), the <BR>hardware requires a rising edge of tod_step to also occur before exiting the "Run Slow" state to ensure the full droop setting is applied for more <BR>than one cycle to better mimic the behavior of a real droop condition actually being present.. Additionally, droop injects may be ignored if another <BR>Droop Recovery is already in progress. Also note that changing selects on the fly may skip the tod_step delay during the transition or cause one extra <BR>or missing inject to occur. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_IRRITATE_LARGE_SELECT: Selects which "timer" pulse in FTC to use falling edge to periodically inject a large recovery action. Used for hardware stress testing of the droop <BR>recovery process in the lab. Same encodes and description as the previous field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_EXCLUDE_LSU_HALT: When this bit is set, HALT_INJECT due to both FDIR writes and IRRITATE sources will NOT assert the LSU (or L2 cache) uarch_halt. Note: this bit does <BR>NOT suppress the assertion of the LSU halt during first two stages of Large Droop protection (Halt pipe and Release Halt) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_IRRITATE_WEIGHT_SELECT: Reuses the INJECT controls in bits 2:15 of this register, in concert with an LFSR to pseudo-randomly assert the Core Fast Throttle Controls, using the <BR>following equation for each LFSR bit(2:15) to AND with FDIR(2:15) before ORing it with the Throttle Inject and Droop throttle sequencers to generate <BR>the corresponding output: <BR>00: Toggle all bits unless IRRITATE_LFSR_SELECT=00 <BR>01: LFSR (bit1 XNOR m) AND (bit0 XNOR m-1) - (25% chance) <BR>10: LFSR (bit1 XNOR m) AND (bit0 XNOR m-1) <BR>AND (bit 15 XOR bit m-2) - (16.5% chance) <BR>11: LFSR (bit m AND NOT bit 0 AND bit 1 AND bit m+1) (6.25% chance, where m=15 uses bit2 instead of bit16 for m+1) <BR>Note that the LFSR only "increments" based on the event chosen by IRRITATE_LFSR_SELECT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FDIR_INJECT_DPT_SUSPEND: Controls whether CPMS should temporarily suspend fine throttling when injecting a droop via FDIR. When this bit is not set, fine decode throttles <BR>(via the DPT mechanism) remain enabled (and may change) during droop injection. <BR>Note: changes to this bit are discarded unless INJECT_ENABLE contained a value of 0 before the SCOM write to this register occurred. <BR>When this bit is set: <BR>DPT (Fine Throttling) is suspended and DPT SCOM writes are held pending during the Injected Droop Window (as defined by the next field) and whenever <BR>INJECT_ENABLE=1. <BR>On rising edge of INJECT_ENABLE, any DPT update already in progress is aborted (DPT interface sequencer is reset) and CPMS sends a DPT "disable <BR>packet" (with DPT_MODE_SEL=00 and DPT_THREAD_SEL=001) without using the DPT interface pending sequencer. <BR>When INJECT_ENABLE is set to 1, DPT SCOM writes cause DPT interface updates to be held pending until the INJECT_ENABLE is cleared. <BR>Note: This value is NOT shifted into the Core on FDIR writes. <BR>However, PCB_SKEW_ADJUST(0:2) from CUCR is shifted to FTC on FDIR writes instead. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core FTC Large Droop Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E480"</A>00000001C008E480 (PPE)<BR>
<A NAME="00000001C008E4A0"</A>00000001C008E4A0 (PPE2)<BR>
<A NAME="00000001C008E4B0"</A>00000001C008E4B0 (PPE1)<BR>
<A NAME="00000000200E8E48"</A>00000000200E8E48 (SCOM)<BR>
<A NAME="00000000200E8E4A"</A>00000000200E8E4A (SCOM2)<BR>
<A NAME="00000000200E8E4B"</A>00000000200E8E4B (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_FLMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to select the "Harsh" fast droop actions in response to the Digital Droop Sensor data output in the FTC macro.  These fields are shadowed, but not used, by CPMS. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FLMR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_INITIAL_CYCLES: How many Core cycles times 4 (or 2x 2:1 Core) to apply the LARGE_INITIAL_ACTION in response to a Large Droop event becoming active. A value of 0x0 is <BR>invalid and will cause the state machine and therefore core to hang. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_INITIAL_ACTION: Actions to assert when Large Droop Condition is active. <BR>1xxxx: ISSUE_NTC <BR>x1xxx: uARCH HALT <BR>xx1xx: FETCH_THROTTLE01 (IGNORE_IFU_THROTTLE_ACTIVE should be set if this is 0) <BR>xxx1x: SLOW_COMPLETION <BR>xxxx1: FLUSH pulse (not plan of record, <BR>type selected via LARGE_FLUSH_TYPE) <BR>Note: If enabled, ISSUE_NTC and Halt occur immediately upon a Large Droop Condition Active, which is one or two cycles (depending on the detection <BR>mechanism, i.e. Slope detect is delayed by one cycle for timing) before the throttle sequencer transitions and the other enabled throttle outputs will <BR>activate. <BR>Note: The request is held pending until the NTC is not ucode or non-finished branch. Not plan of record. We will empirically determine if "issue and <BR>completion throttle" is better than "halt plus flush" until the droop goes away <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_PREFETCH_ACTION: Maximum of this value and the FDIR-enabled PREFETCH_THROTTLE(0:1) setting is applied when Large Droop Condition is initially active until the droop <BR>subsides and Phase1 Recovery begins. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_RESPONSE_DISABLE: Master Control to disable all Large Throttle Response (i.e. reactions to the local level and slope-based DDS thresholds, Adjacent Warn, DDP, FDIR <BR>Inject and Irritiate injection). Setting this bit disables any future Large Throttle Sequencer responses but does not cause the Droop State machine to <BR>abort its current state (see FTC_RESET below) and does NOT disable the Detection of Large Droop Events from being reported to CPMS. <BR>Note that large droop response due to adjacent warn can also be independently disabled by setting ADJ_WARN_OUTPUT_SELECT="000" on adjacent cores, or <BR>can be converted to Small Response instead by setting ADJ_WARN_RESPONSE=0 on this core. DDP and FDIR sources have their own local enables. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_FLUSH_TYPE: When 0, bit10 causes an NTC+1 Flush pulse <BR>When 1, bit10 causes an NTC Flush pulse <BR>NOTE: the flush is applied at the end of the initial state to prevent an increase activity caused by the flush. <BR>Several ops are "critical" when NTC and cannot be flushed. If a critical op is next to complete, an NTC flush request does an NTC+1 flush instead of <BR>NTC meaning the op would still finish but not complete until the uarch_halt is deasserted. <BR>In addition, microcoded instructions cannot flush until the PPC op is at NTC. So on NTC+1 request these ops would still finish and sit in the ICT but <BR>not complete until uarch_halt is deasserted. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_DITHER_WINDOW_SEL: If uArch HALT is enabled as a LARGE_INITIAL_ACTION, then after LARGE_INITIAL_CYCLES, the Halt is gradually deasserted, or "dithered", to prevent <BR>hanging the core. (uarch_halt to LSU is NOT included in the dither and is constantly asserted until the dither completes to avoid misbehavior) <BR>Selects the size of the Dithering Window for disengaging the Large Droop Throttle. <BR>0: 8 core cycles <BR>1: 32 core cycles <BR>Implementation details: <BR>The ReleaseCount is initialized to DITHER_INITIAL. The Dither state machine performs a pattern where it deasserts the throttles for ReleaseCount core <BR>cycles, then asserts them again for the remainder cycles of the Dither Window as defined by this field. This deassert/assert pattern is repeated for <BR>DITHER_REPEAT additional times to form one iteration. The DITHER_INCREASE value is added to ReleaseCount and a new iteration of Dither Windows is <BR>repeated. This repeats while the ReleaseCount < Dither Window Size selected by this field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_DITHER_INITIAL: Selects initial number of core cycles plus 1 to deassert Halt per Dither Iteration when disengaging the Large Droop Throttle. This value is loaded <BR>into the ReleaseCount as the starting value when Halt Dithering is first initiated by the Large Droop State Machine. <BR>Note: When LARGE_DITHER_WINDOW_SEL=0, the top bit is discarded (after adding 1 to the value). <BR>Note: TBD this field can be reduced by 1 bit to create a spare <BR>Note: a value of 0x7 and 0xF is illegal when LARGE_DITHER_WINDOW_SEL=0 <BR>DD1 ERRATA: a value of 0x7 and 0xF is also illegal when SMALL_DITHER_WINDOW_SEL=0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_DITHER_REPEAT: Selects how many additional times to repeat each dither setting when disengaging the Large Droop Throttle to form one iteration. A value of 0x0 in <BR>this field causes each dither window to be applied only once. A value of 0xF causes each dither window to be performed a total of 16 times. <BR>Note: TBD this field can be reduced by 1 bit to create a spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_LARGE_DITHER_INCREASE: Selects how much more to deassert Large Droop Throttle controls for each Dither iteration, by adding this value to the ReleaseCount. <BR>Note: When LARGE_DITHER_WINDOW_SEL=0, the top bit is discarded. <BR>A value of 0x0 in this field is always invalid, and when LARGE_DITHER_WINDOW_SEL=0, a value of 0x8 is also invalid. <BR>Note: TBD this field can be reduced by 1 bit to create a spare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE1_RECOVERY_ACTION: Actions to assert during Phase1 Large Droop Recovery (when Large Droop is no longer active) <BR>1xx: SLOW_COMPLETION <BR>x1x: ISSUE_NTC (serialize issue) <BR>xx1: SLOW_FETCH (default) <BR>Implementation Note: FETCH_THROTTLE01 is always deasserted during Phase1 Recovery from Large Droop. The PHASE1_RECOVERY_* actions are applied until <BR>IFU indicates that fetch throttle ramp has completed (no longer active), unless FETCH_THROTTLE01 is not a LARGE_INITIAL_ACTION in which case Phase1 is <BR>only applied for a single 2:1 core clock cycle. <BR>Note: SLOW_FETCH can hang the core in this phase if Halt Toggle is being injected via FDIR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE1_RECOVERY_PREFETCH: Maximum of this value and the FDIR-enabled PREFETCH_THROTTLE(0:1) settings is applied during Phase1 Large Droop Recovery. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE1_RECOVERY_VECTOR: Maximum of this value, the FDIR[VECTOR_LIMIT_INJECT], and efuse-enforced VECTOR_LIMIT(0:2) settings is applied during Phase1 Large Droop Recovery. <BR>NOTE: this value is also applied during the Initial Large Droop Action for consistency. Also note that FDIR and efuse-enforced LIMITs are always <BR>enforced, regardless of Droop sequencing. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE2_RECOVERY_ACTION: Actions to assert during Phase2 Large Droop Recovery (when Large Droop is no longer active): <BR>1xx: SLOW_COMPLETION (default) <BR>x1x: RESERVED* <BR>xx1: SLOW_FETCH <BR>Note: * instead bit 1 is reused to select EMPATH counts, if 0, Large Phase2 is counted by SMALL THROTTLE EMPATH counter instead of LARGE; if 1, <BR>counted by LARGE THROTTLE EMPATH. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE2_RECOVERY_PREFETCH: Maximum of this value and the FDIR-enabled PREFETCH_THROTTLE(0:1) settings is applied during Phase2 Large Droop Recovery. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE2_RECOVERY_VECTOR: Maximum of this value, the FDIR-enabled, and efuse-enforced VECTOR_LIMIT(0:2) settings is applied during Phase2 Large Droop Recovery. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE2_RECOVERY_CYCLES: How many Core cycles times 4 (or 2x 2:1 Core cycles) to stay in LARGE_PHASE2_RECOVERY before returning to "full speed". <BR>A value of 0x0 skips this Phase. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_MMA_DROOP_PROTECT_ENABLE: When set, the DDS timing margin uses the three DATA_DETECT thresholds, originally intended for DPLL usage, to set the PROTECT_MMA_LIMIT which is <BR>combined with the FDIR[MMA_LIMIT_INJECT] and MMAR[MMA_LIMIT] to control MMA throughput. <BR>If corresponding DDS bit is 0 as selected by: <BR>DATA_DETECT0 then PROTECT_MMA_LIMIT = "11" <BR>else DATA_DETECT1 then PROTECT_MMA_LIMIT = "10" <BR>else DATA_DETECT2 then PROTECT_MMA_LIMIT = "01" <BR>otherwise PROTECT_MMA_LIMIT = "00" <BR>Note: this feature is not plan of record and is likely too slow to protect in time. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_MMA_DROOP_PREDICT_SELECT: Selects which threshold to send to ISU as the "mma margin good" signal, which disables the MMA didt droop predict feature. The signal to ISU is <BR>deasserted when there is insufficient timing margin, enabling the MMA microarch throttle protection. When 000: Ignore DDS excess timing margin (set <BR>to 0 to always engage, if enabled in ISU) <BR>else encode selects non-inverted DDS bit using: <BR>001: DATA_DETECT2 <BR>010: DATA_DETECT1 <BR>011: SMALL_DROOP <BR>100: SLOPEA_START <BR>101: SLOPEB_START <BR>110: SLOPEA_END <BR>111: SLOPEB_END <BR>Note that this mechanism is overridden when FDIR [MMA_UARCH_ENABLE_INJECT] = 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_CORE_UCODE_IDLE_DISABLE: When not set, any ucode request prevents FTC from leaving the idle state. <BR>When set, FTC does not prevent the droop throttle sequencer from leaving the idle state, overrides CORE_UCODE_EXIT_DISABLE, and the next field must be <BR>set to "11" to suppress grants for all requests, resulting in an immediate "0011" code sent to CPMS. (in other words, ucode request does not prevent <BR>the state machine from leaving Idle and does not force a transition from run_slow to idle). . <BR>As a workaround, QME can instead set LARGE_RESPONSE_DISABLE and FMMR[SMALL_RESPONSE_DISABLE] to prevent future droops from leaving Idle after being <BR>interrupted if the following field is also set. <BR>Note: the Core sends FTC a "ucode_request" whenever the core is temporarily quiesced (idle) because it needs to perform either a thread <BR>reconfiguration (SMT mode change) or core error recovery operation. During execution of micro-code sequences, harsh FTC instruction pipeline <BR>throttles must be disabled. If the Small or Large Droop state machine is active at the time, FTC must wait until the current droop subsides and the <BR>droop recovery sequence finishes before going into the ucode-induced harsh throttle lockout state. Specifically, no new transitions to "Halt pipe" or <BR>"Initial Slowdown" are allowed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_CORE_UCODE_GRANT_SUPPRESS: When set to 00, FTC pulses the ucode_grant in response to the both types of ucode_request when the Droop State is idle. Otherwise, the grant is <BR>suppressed for the the selected type and FTC instead sends 0011 encode on the FTC event bus, which in turn causes CPMS to send the QME an interrupt1 <BR>via the CPMS Event Bus. <BR>When this field is: <BR>01: suppress grant for reconfig type (recovery_request=0) <BR>10: suppress grant for recovery type (recovery_request=1) <BR>11: always suppress ucode_grant (both types) <BR>Note: In conjunction with the previous field being set, and by asserting the following field, QME can be in complete control of the sequencing for <BR>workarounds. If this field is set to "11", QME hcode must read the PC Thread Info SCOM register (offset 0x413) bits 14:15 to determine which ucode <BR>workaround to perform. Similarly, if the Small or Large Droop state machine is active at the time, QME must wait until droops subside and the droop <BR>recovery sequence finishes and disable the harsh throttles before performing the workaround. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_CORE_UCODE_GRANT_INJECT: On rising edge of this bit being set, FTC will pulse the ucode grant signal to PC. <BR>Note: This bit should only be set by QME in response to a CPMS interrupt1 (due to previous field being non-zero), and after ensuring the FTC will not <BR>exit the Idle Droop State or inject/irritate any harsh throttles to the core via FDIR in the meantime. <BR>DD1 Errata: In order to properly inject a grant, but CORE_UDCODE_GRANT_SUPPRESS(1) and CORE_UCODE_GRANT_INJECT must be written to 1. <BR>CORE_UCODE_GRANT_INJECT must be 0->1 as normal. CORE_UDCODE_GRANT_SUPPRESS(1) must be write a 1. It does not matter if it was 1 or not the previous <BR>cycle. Both CORE_UCODE_GRANT_INJECT and CORE_UCODE_GRANT_SUPPRESS(1) can immediately be written back to 0 if suppressing recovery ucode requests is <BR>not desired. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_FTC_RESET: When set, all state internal to FTC is immediately reset (as outlined in FDCR[STICKY_CONTROL]="11") but also including FDIR-based Droop Injection and <BR>Irritation as well. Unlike the FDCR reset, this bit is a level, not a pulse, and so must be set then cleared by hcode. <BR>No DDS controls are affected by this field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_IGNORE_IFU_THROTTLE_ACTIVE: When set, the Large Droop Throttle sequencer ignores the active indication from IFU and exits Phase1 Recovery after waiting for the <BR>PHASE2_RECOVERY_CYCLES instead. <BR>Note: this mode should also be set when LARGE_INITIAL_ACTION(2)=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_PHASE1_DITHER_NTC: When set, Phase1 recovery will dither NTC_ONLY via same settings used by the Small Droop Sequence in the FMMR[SMALL_DITHER_*]. Note that <BR>PHASE2_RECOVERY_ACTION(1) should be 0 when this mode is set and that this mode may be especially useful if LARGE_INITIAL_ACTION(2) = 0. The Large <BR>Throttle sequencer transitions out of Phase1 when the Dither process is done and either IFU Active is 0 or ignored via the previous field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FLMR_CORE_UCODE_EXIT_DISABLE: When not set (default) AND CORE_UCODE_IDLE_DISABLE==0, ucode requests cause exit from Large or Small "Run Slow" states directly to Idle state, <BR>immediately releasing all throttle controls. <BR>When set, requires droop to go away and FTC return to Idle state before reacting to the request. May cause a "prolonged droop" that will hang the <BR>core if system is in an overcurrent state. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core FTC Fast Misc Droop Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E4C0"</A>00000001C008E4C0 (PPE)<BR>
<A NAME="00000001C008E4E0"</A>00000001C008E4E0 (PPE2)<BR>
<A NAME="00000001C008E4F0"</A>00000001C008E4F0 (PPE1)<BR>
<A NAME="00000000200E8E4C"</A>00000000200E8E4C (SCOM)<BR>
<A NAME="00000000200E8E4E"</A>00000000200E8E4E (SCOM2)<BR>
<A NAME="00000000200E8E4F"</A>00000000200E8E4F (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_FMMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to select the "Coarse" fast droop actions in response to the Digital Droop Sensor data output, as well as Adjacent Warning response, in the FTC macro.  These fields are shadowed, but not used, by CPMS. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FMMR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_STAGGER_ENABLE: This field controls when the release of Small Droop throttles can occur. <BR>Small droop throttle deassert is controlled by this field, when: <BR>0: only when the local state machine detects the droop has subsided <BR>1: waits for bottom and right cores stagger release indication signals to clear before leaving the Small Run Slow state, causing the small throttle <BR>release to be staggered from bottom right to top left of the chip, using the SMALL_STAGGER_CYCLES counter. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_STAGGER_SELECT: Chooses which signal is used to transport the small stagger signal between cores, driven to 1 whenever SMALL_STAGGER_ENABLE=1 and either the Small <BR>"Initial Slowdown" state is active or the Small "Run Slow" state is active and a local Small Droop is present. <BR>When 0, the slower staged DDP Status bit 3 wire is used (TBD 4 cycles) <BR>When 1, the faster ADJ_WARN signal is used (TBD 2 cycles) in which case ADJ_WARN_OUTPUT_SELECT must be = "000". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_STAGGER_CYCLES: Power of 4 select from an 6-bit counter running at 2:1 to the Core. After the Adjacent bottom and right Cores warn signals clear, wait for 2^(7-2N+1) <BR>Core cycles where N is the value of this field before deasserting my stagger signal outputs. <BR>A value of 0 results in a maximum 512 core cycles, which is 128ns @ 4Ghz. <BR>A value of 7 results in a minimum 2 core cycles which is 0.5ns @ 4Ghz. <BR>All 32 cores in a 4x8 grid will take 11 stages to fully deassert. <BR>Allowing a range between 1.4us to 5.5ns @4Ghz Core. <BR>(default 0x2 = 44ns @4GHz) not including staging on each signal between cores, which may take on the order of 2 to 4 cycles additional per stage <BR>(TBD) or another additional ~10ns. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_ADJ_WARN_WEIGHT: Number of Adjacent cores that must assert a warning before this core takes an action in response. <BR>0: one or more adjacent cores <BR>1: two or more adjacent cores <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_ADJ_WARN_RESPONSE: What to do in response to a warning as selected by the previous field: <BR>0: engage Small Droop State machine <BR>1: engage Large Droop State machine <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_ADJ_WARN_OUTPUT_SELECT: Source for the adjacent warn output of this Core: <BR>1xx: SlopeA Event Active (SLOPE_TYPEA_SEL cannot be 00) <BR>x1x: SlopeB Event Active (SLOPE_TYPEB_SEL cannot be 00) <BR>xx1: inverted value of DDS bit selected by LARGE_DETECT <BR>Note: 000: Disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_DDP_TRIP_SELECT: Selects which DDS DETECT threshold to use in response the Digital Droop Prediction Alarm = "01". Engage the Small Droop when the selected DDS output <BR>activates (has a value of 0), as defined in FDCR: <BR>000: Disabled <BR>001: DATA0_DETECT <BR>010: DATA1_DETECT <BR>011: DATA2_DETECT <BR>100: SLOPEA_START_DETECT <BR>101: SLOPEB_START_DETECT <BR>110: SLOPEA_END_DETECT <BR>111: SLOPEB_END_DETECT <BR>Note that, regardless of value of this field, when the DDP Alarm is "11" FTC will Engage Large Droop, and when "10" will Engage Small Droop. <BR>NOTE: a value of "1xx" in this field (bit 9 set) also enables both Simics and Bugspray Overrides to perform DDS calibration & tuning behavioral <BR>modeling, since digital droop prediction is disabled in manufacturing test during that operation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SLOPEA_TYPE_SELECT: Selects behavior of Slope A Events, when: <BR>00: disabled (do not generate slope events to internal logic or CPMS) <BR>DD1 ERRATA: can still cause adj warn event if selected by ADJ_WARN_OUTPUT_SEL. <BR>01: generate an event only, but do not engage Droop Throttle sequencer <BR>10: assert the Small Droop Condition, which can then engage the Small Droop sequence* <BR>11: assert the Large Droop Condition, which can then engage the Large Droop sequence* <BR>*Whether the droop condition engages the throttle sequencer depends on the current sequencer state and the state of both small & large conditions <BR>together. The corresponding large or small response must be enabled, and the throttle sequencer must be in a state such that the condition leads to a <BR>new sequence. When this field is non-zero a Slope Event is always generated regardless of whether it affects the sequencer state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SLOPEB_TYPE_SELECT: Selects behavior of Slope B Events, same encoding as above. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_ASSERT_STABILITY: How many additional 2:1 core clock cycles in a row that SMALL_DROOP_DETECT must be active before engaging the Small Droop Throttle Seqeunce. Disabled <BR>when an enabled Slope is detected. <BR>00: 0 cycles (disabled) <BR>01: 2 cycles <BR>10: 4 cycles <BR>11: 8 cycles <BR>Intended to be used to reduce performance loss in spite of noise. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_DEASSERT_STABILITY: How many additional 2:1 core clock cycles in a row SMALL_DROOP_DETECT must be inactive before disengaging the Small Droop State Machine. <BR>00: 0 cycle (disabled) <BR>01: 4 cycles <BR>10: 8 cycles <BR>11: 15 cycles <BR>Intended to be used to prevent the throttle re-enagement penalty when droops happen during noisy workloads. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_INITIAL_CYCLES: How many Core cycles times 4 (or 2x 2:1 Core cycles) to apply the SMALL_INITIAL_ACTION in response to a Small Droop event becoming active. A value of <BR>0x0 is invalid and will cause the state machine and therefore core to hang. <BR>This value is used in the "Initial Slowdown" state for Small Droop mitigation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_INITIAL_ACTION: Which throttle controls to temporarily assert on the initial small droop detection, for SMALL_INITIAL_CYCLES, until the selected SMALL_THROTTLE_ACTION <BR>can take full effect. <BR>1xxxxx: ISSUE_NTC (plan of record) <BR>x1xxxx: SLOW_FETCH (plan of record) <BR>xx1xxx: SLOW_COMPLETION* <BR>xxx1xx: STOP_PREFETCH (THROTTLE_PREFETCH="11") <BR>note: this is a different control than used for LARGE_INITIAL <BR>xxxx1x: HALT <BR>xxxxx1: NTC+1 FLUSH pulse <BR>This value is used in the "Initial Slowdown" state for Small Droop mitigation. <BR>*indicates that these values are also used for "Run Slow" state. <BR>Note: If enabled, ISSUE_NTC and Halt occur immediately upon activation of either the DDS SMALL_DROOP_DETECT after stability filtering or the latched <BR>pc_ftc_throttle_adj_{n|s|e|w}_warn inputs, if enabled, which is one 2:1 clock cycle before the throttle sequencer transitions and the other outputs, <BR>if enabled, will activate. If this occurs in a different sequence phase, the output will be an OR of its setting in the current phase and the setting <BR>in this field. <BR>NOTE: the flush is applied at the end of the initial state to prevent an increase activity caused by the flush. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_PREFETCH_ACTION: Maximum of this value and the FDIR-enabled PREFETCH_THROTTLE(0:1) settings is applied when Small Droop is active when in the "Run Slow" phase. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_DITHER_WINDOW_SEL: Defines the window for the SMALL_DITHER_* settings below, with similar functionality as LARGE_DITHER_WINDOW_SEL. <BR>Setting this field to 1 selects a 32 core 1:1 cycle window, else 8-cycle core 1:1 clock window is used. <BR>This value is used for ISSUE_NTC Release in "Run Slow" state and for "Halt release" after performing optional Halt Toggle during Small Droop <BR>mitigation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_VECTOR_ACTION: Maximum of this value and the FDIR-enabled or efuse-enforced VECTOR_LIMIT(0:2) settings is applied when Small Droop is active. <BR>This value is used in the "Initial Slowdown" and Run Slow" states for Small Droop mitigation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SLOPE_TIMEOUT_SELECT: When set, Slope A & B active use a timeout of 32 2:1 core cycles, else 16 21: core cycles. This timeout cancels the large or small droop being <BR>considered active if a Small Droop has not occurred in the meantime and allows the Droop Throttle Sequencer to recover back to idle. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_THROTTLE_ACTION: Which throttle controls to assert while Small Droop is active. <BR>1xx: SLOW_FETCH (plan of record) <BR>x1x: TOGGLE_HALT (optional; later dither when droop subsides) <BR>xx1: Dither ISSUE_NTC (optional; otherwise deassert immediately) <BR>Note if either Toggle Halt or ISSUE_NTC are selected for this action, the SMALL_DITHER settings are used to gradually release them when the droop <BR>subsides. <BR>Note if TOGGLE_HALT is selected, the SMALL_INITIAL_ACTION must include Halt; likewise, if Dither ISSUE_NTC is selected, the SMALL_INITIAL_ACTION must <BR>include ISSUE_NTC. <BR>NOTE: scanonly latch FTC_TOGGLE_NTC_NOT_HALT when set causes encode "x1x" to instead toggle NTC-only (to avoid core hangs). Also note that halt to <BR>the LSU is not asserted when toggling to avoid hangs, <BR>Note: SLOW_FETCH can hang the core in this phase if Halt Toggle is being injected via FDIR or if TOGGLE_HALT is also selected in this register with a <BR>value less than 0x7 <BR>This value is used in the "Run Slow" state. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_DITHER_REPEAT: Same functionality as LARGE_DITHER_REPEAT but for deasserting Small throttle for both Halt and ISSUE_NTC <BR>This value is used in the "Run Slow" state if Dither ISSUE_NTC is selected. <BR>This value is used in the "Halt Release" state if TOGGLE_HALT is selected. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_DITHER_INCREASE: Same functionality as LARGE_DITHER_INCREASE but for optionally deasserting Small throttle Halt and ISSUE_NTC. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_DITHER_INITIAL: Used when TOGGLE_HALT is enabled as a SMALL_THROTTLE_ACTION to select the number of cycles plus 1 to deassert Halt per Toggle Window. The same window <BR>is continuously repeated until the small droop goes away, at which point it will Dither back to full performance using this value again as the initial <BR>deassert amount. <BR>Note: Unlike LARGE_DITHER_INITIAL this field specifies 5 bits, where top two bits are discarded if SMALL_DITHER_WINDOW_SEL=0 (after adding 1 to the <BR>value). <BR>Note: a value of 0x07, 0x0F, or 0x17 is illegal when SMALL_DITHER_WINDOW_SEL=0, and a value of 0x1F is always illegal <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_DPLL_DATA2_SEL: Selects which event drives DPLL_ENCODED_DATA(2) <BR>0: Disabled (sets to 1) <BR>1: FDCR[DATA2_DETECT] <BR>This signal is ANDd with all other Cores and used by the DPLL to control frequency when DPLL_CTRL.DYNAMIC_SLEW_MODE=1 but is not used when <BR>DPLL_CTRL.ENABLE_JUMP_PROTECT=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_DPLL_DATA1_SEL: Selects which additional events combine (Invert then AND) with DATA1_DETECT to also drive zero on DPLL_ENCODED_DATA(1): <BR>00: None (use FDCR[DATA1_DETECT] directly) <BR>01: Small Droop State Machine Drooped (Not Halt Release) <BR>10: SlopeA Event Active(SLOPEA_TYPE_SELECT cannot be 00) <BR>11: SlopeB Event Active (SLOPEB_TYPE_SELECT cannot be 00) <BR>In other words, DYNAMIC_ENCODED_DATA(1) = DDS(FDCR[DATA1_DETECT]) AND NOT (Event Selected by this field). <BR>This signal is ANDd with all other Cores and used by the DPLL to control frequency when DPLL_CTRL.DYNAMIC_SLEW_MODE=1 or to cause a Small Jump when <BR>DPLL_CTRL.ENABLE_JUMP_PROTECT=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_DPLL_DATA0_SEL: Selects which additional events combine (Invert then AND) with DATA0_DETECT to also drive zero on DPLL_ENCODED_DATA(0): <BR>00: None (use FDCR[DATA0_DETECT] directly) <BR>01: Small Droop State Machine Drooped (not Halt Release) <BR>10: Large Droop State Machine Drooped (Not Phase1or2 Rcvy) <BR>11: SlopeB Event Active (SLOPE_TYPEB_SEL cannot be 00) <BR>In other words, DYNAMIC_ENCODED_DATA(0) = <BR>DDS(FDCR[DATA1_DETECT]) AND NOT (Event Selected by this field). <BR>This signal is ANDd with all other Cores and used by the DPLL to control frequency when DPLL_CTRL.DYNAMIC_SLEW_MODE=1 or to cause a Large Jump when <BR>DPLL_CTRL.ENABLE_JUMP_PROTECT=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_DDS_ERROR_ENCODE_DISABLE: When set, disables reporting 0x1E encode when a non-thermometer code is seen from the DDS, and instead reports a "garbage" reading.. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SMALL_RESPONSE_DISABLE: Master Control to disable all Small Throttle Response (i.e. reactions to the local level and slope-based DDS thresholds, Adjacent Warn, DDP, FDIR <BR>Inject and Irritate injection). Setting this bit disables any future Small Throttle Sequencer responses but does not cause the Droop State machine to <BR>abort its current state (see FTC_RESET in FLMR) and does NOT disable the Detection of Small Droop Events from being reported to CPMS. <BR>Note that small droop response due to adjacent warn can be disabled by setting ADJ_WARN_OUTPUT_SELECT="000" on adjacent cores, or converted to Large <BR>Response instead by setting ADJ_WARN_RESPONSE=1 on this core). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_SLOPE_REPORT_SEL: Enables Slope detects that occur on the same cycle as a SMALL or LARGE DROOP_DETECT to be reported to CPMS for accounting in the TRIP and SLOPE events <BR>to the DHCR and characterization counters, despite not setting the Slope Active indication. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_FMMR_OVERRIDE_VECTOR_LIMIT: May be used by some systems or by WOF to limit possible max current swing under certain scenarios. Not plan of record. <BR>The throttle amount provided to the VSU is given by the "maximum" of this field, eFuse setting, droop inject, and droop recovery state machine <BR>outputs. <BR>Bit(0) of this field drives vsu_throttle, and is an OR of all requests <BR>Bits(1:2) of this field drive flop_limit, and is the MAX value of all requests <BR>000: No FLOP limit <BR>001: 16 FLOPS (only subset of VSU ops) <BR>010: 8 FLOPS (only subset of VSU ops) <BR>011: 4 FLOPS (only subset of VSU ops) <BR>10X: 2 VSU ops (any type) per cycle <BR>11X: 1 VSU op (any type) per cycle <BR>Note: All FLOPS are completed by treating BFU ops as Double precision SIMD, ie. every BFU[op]= 4 Flops (including scalar). <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Digital Droop Sensor Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E500"</A>00000001C008E500 (PPE)<BR>
<A NAME="00000000200E8E50"</A>00000000200E8E50 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DDSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample the Digital Droop Sensor data outputs, event history, and DPLL encoded data for this core, coming from the FTC macro.  Reads to this register reset all fields. Note: all latches in this register use 1:1 (not 4:1) clocks. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=11><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DROOP_DATA_FENCED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_MIN_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_MAX_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DPLL_DATA_FENCED_Q_0_INST.LATC.CSDFFQ1.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_DPLL_ENCODED_MIN_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_DPLL_ENCODED_MAX_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_STOP_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_CORE_SAMPLE_DISABLED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_STOP_STATE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_SAMPLE_DISABLE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DDS_DATA: Instantaneous encoded value of the DDS thermometer code output data from the FTC in the Core. <BR>When CUCR.CORE_SAMPLE_ENABLED_LT = 0, CPMS logic forces this field to 0x1F. <BR>This field reports the relative amount of timing margin as calibrated during manufacturing test, by presenting the location of the leftmost zero in <BR>the DDS data (in big endian). Alternately, it can also be thought to represent the number of 1s in the thermometer code. Note that on past projects <BR>the value reported by the CPM logic was shifted by one bit since it recorded the location of the rightmost one. <BR>Encodes of 0x0 to 0x18 indicate a valid DDS reading: <BR>A value of 0x00 means all 0s (no pulse was detected by the DDS). This can happen during calibration if too much insertion delay specified, or during <BR>runtime if there is a complete loss of timing margin. <BR>A value of 0x05, as an example, indicates a thermometer code of <BR>111110000000000000000000. <BR>A value of 0x18 means all 1s (pulse went past the end of the edge detector). This can happen during calibration if not enough insertion delay is <BR>specified, or during runtime if there is a very large amount of timing margin. <BR>Note that values larger than 0x18 cannot naturally occur so are used to communicate FTC status. These encodes are as follows: <BR>0x19...0x1D = unused <BR>0x1E = non-thermometer code error detected <BR>(may be disabled in FMMR) <BR>0x1F = sample is disabled due to an Hcode-enabled Stop State. <BR>If DDS_MIN > DDS_MAX, the Core has never woken up meaning this register is in an init state and has never been read <BR>Bits 60:63 of this register indicate if the core was ever in a Stop State since the last read to this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DDS_MIN: Records the Minimum (Worst Case) value from the DDS. <BR>This field always resets to the value of DDS_DATA on reads to this register. <BR>Otherwise, it records the minimum value between this field and DDS_DATA when CUCR.CORE_SAMPLE_ENABLED_LT=1, else holds the previous value. <BR>Usage Note: If this field is 0x1F, the Core was in an Hcode-enabled Stop State the entire period since this register was last read. Otherwise, this <BR>field records the least amount timing margin seen by DDS since last read. <BR>NOTE: if FDCR[CAL_ADJ] = "01", the value reported from FTC will never be 0x1, i.e. a 0x0 always means no edge was seen in the edge detector (In other <BR>words, FTC does not convert 0x00 to 0x01, i.e. 0x00 always means no edge was detected). <BR>The similar DDS "Sticky Mode" setting in FCDR also records the minimum timing margin (thermometer code) seen, but prevents functional usage of the DDS <BR>when its output is being used to actively protect timing margin and does not have the atomic reset on read capability provided by this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DDS_MAX: Records the Maximum (Best Case) value from the DDS. <BR>This field always resets to the value of DDS_DATA on reads to this register. <BR>Otherwise, it records the maximum value between this field and DDS_DATA when CUCR.CORE_SAMPLE_ENABLED_LT=1, else holds the previous value. <BR>Usage Note :If this field is 0x1F the Core was in an Hcode-enabled Stop State the entire period since this register was read. If DDS_MIN < 0x1F then <BR>the Core since woke up, else the Core is still in Stop State. <BR>ELSE <BR>0x1E means a bad DDS encode was seen since last read to this register, <BR>ELSE <BR>records the most amount of timing margin seen by DDS since last read when sampling was enabled (i.e. the core was not in Stop state). <BR>Implementation note: if FDCR[CAL_ADJ] = "11", the value reported from FTC will never be 0x17 (In other words, FTC does not convert 0x18 to 0x17, i.e. <BR>0x18 always means no edge was detected).. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DPLL_ENCODED_DATA: Records the metastability protected DPLL_ENCODED_DATA(0:2) from this core that is also being wired to the DPLL (externally ANDd with the other Cores). <BR>When CUCR.CORE_SAMPLE_ENABLED_LT= 0, CPMS logic forces this field to 0b111. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DPLL_ENCODED_MIN: Records the "worst case" sticky history of metastability protected DPLL_ENCODED_DATA(0:2) from this core since this register was last read. <BR>This field always resets to the value of DPLL_ENCODED_DATA on reads to this register. Otherwise, this field ANDs with DPLL_ENCODED_DATA when <BR>CUCR.CORE_SAMPLE_ENABLED_LT=1, else holds the previous value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DPLL_ENCODED_MAX: Records the "best case" sticky history of metstability protected DPLL_ENCODED_DATA(0:2) from this core since this register was last read. <BR>This field always resets to the value of DPLL_ENCODED_DATA on reads to this register. Otherwise, this field ANDs with DPLL_ENCODED_DATA when <BR>CUCR.CORE_SAMPLE_ENABLED_LT=1, else holds the previous value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_STOP_STATE_ACTIVE: PM_STATE_ACTIVE input from PC, when set indicates that the Core is currently in a Stop State Level0 or higher but not fenced by Hcode. <BR>MODEL_EFFECT { <BR>Set this bit when MAMBO enters any Stop, clear this bit when Mambo is not in Stop State } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_CORE_SAMPLE_DISABLED: Follows the INVERSE value of CUCR.[CORE_SAMPLE_ENABLED_LT. when set indicates that the Core is currently in an Hcode-managed Stop State (Level > 0). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_STOP_STATE_OCCURRED: Sticky History, set by CPMS whenever PM_STATE_ACTIVE input from PC is 1, and only cleared by read to this register. <BR>Can be used to determine if the Core was ever in any Stop State (including Level 0) since this register was last read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_SAMPLE_DISABLE_OCCURRED: Sticky History, set by CPMS whenever CUCR.CORE_SAMPLE_ENABLED_LT = 0 and only cleared by read to this register if CUCR.CORE_SAMPLE_ENABLED_LT=1. <BR>Can be used to determine if a Core was ever in an Hcode-managed Stop State (Level > 0) since this register was last read. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Droop History Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E540"</A>00000001C008E540 (PPE)<BR>
<A NAME="00000000200E8E54"</A>00000000200E8E54 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DHCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to control the behavior of the Droop Event History register (DHDR) <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHCR_Q_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_FREEZE_HISTORY_ON_LARGE: Freeze Event History on first Large Droop Event. When set, EVENT0_HISTORY and EVENT1_HISTORY latches are unchanged after a Large Droop Event, until <BR>this register is read or written again. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_RESET_DHDR_ON_FDIR_WRITE: When set, writes to the FDIR register reset the DHDR event history fields. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_ADJACENT_WARN_RECORD_MODE: Determines what ADJ_WARN_EVENT_HISTORY records. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_EVENT_HISTORY_SELECT: Encode selects which 2x 8 events in 6 different categories are captured by the 16 sticky latches in <BR>FTC_EVENT_HISTORY[01]: <BR>0: SIMPLE & DEBUG <BR>1: SIMPLE & SLOPE <BR>2: SIMPLE & TRIP <BR>3: INJECT & TRIP <BR>4: INJECT & DEBUG <BR>5: INJECT & ADJNT <BR>6: TRIP & ADJNT <BR>7: TRIP & SLOPE <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DHCR_EVENT_COUNT: Number of Nest cycles between occurrences used to qualify certain SLOPE and ADJNT events. <BR>Important Notes: <BR>1) this field is used for SLOPE events if: <BR>EVENT_HISTORY_SELECT == (1 or 7) <BR>OR <BR>DESR.COUNT[A,B,C]_FTC_ACTIVITY_SEL == 4 AND DESR.COUNT[A,B,C]_FTC_EVENT_SEL == (6 or 7) <BR>2) this field is used for ADJNT events if: <BR>EVENT_HISTORY_SELECT == (5 or 6) <BR>OR <BR>DESR.COUNT[A,B,C]_FTC_ACTIVITY_SEL == 5 AND DESR.COUNT[A,B,C]_FTC_EVENT_SEL == (6 or 7) <BR>Incorrect behavior will result if usage is configured for both SLOPE and ADJNT (If both Notes 1 and 2 above are true) due to a single set of counters <BR>implemented. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Droop History Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E580"</A>00000001C008E580 (PPE)<BR>
<A NAME="00000000200E8E58"</A>00000000200E8E58 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DHDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample the Digital Droop event history. <BR>Note the event history fields of this register are always cleared on register read (and also on FDIR writes when RESET_DHDR_ON_FDIR_WRITE=1) and stop accumulating (are clock gated) when CUCR.CORE_SAMPLE_ENABLED_LT = 0. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_FTC_EVENT_HISTORY0_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_FTC_EVENT_HISTORY1_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_FTC_EVENT_DATA_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_FTC_RAW_EVENT_HISTORY_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_ADJ_WARN_HISTORY_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_ADJ_WARN_ACTIVE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DPLL_DATA_FENCED_Q_0_INST.LATC.CSDFFQ1.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DROOP_DATA_FENCED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_DPLL_ENCODED_MIN_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_MIN_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_DPLL_ENCODED_MAX_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_MAX_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_DDP_EVENT_HISTORY_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DDP_ALARM_ACTIVE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_STOP_STATE_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DDSR_CORE_SAMPLE_DISABLED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_STOP_STATE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DHDR_SAMPLE_DISABLE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_EVENT_HISTORY0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_EVENT_HISTORY1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_EVENT_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_RAW_EVENT_HISTORY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJ_WARN_EVENT_HISTORY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJ_WARN_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DPLL_ENCODED_DATA: Records the metastability protected DPLL_ENCODED_DATA(0:2) from this core that is also being wired to the DPLL (externally ANDd with the other Cores). <BR>When CUCR.CORE_SAMPLE_ENABLED_LT= 0, CPMS logic forces this field to 0b111. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DDS_DATA: Instantaneous encoded value of the DDS thermometer code output data from the FTC in the Core. <BR>When CUCR.CORE_SAMPLE_ENABLED_LT = 0, CPMS logic forces this field to 0x1F. <BR>This field reports the relative amount of timing margin as calibrated during manufacturing test, by presenting the location of the leftmost zero in <BR>the DDS data (in big endian). Alternately, it can also be thought to represent the number of 1s in the thermometer code. Note that on past projects <BR>the value reported by the CPM logic was shifted by one bit since it recorded the location of the rightmost one. <BR>Encodes of 0x0 to 0x18 indicate a valid DDS reading: <BR>A value of 0x00 means all 0s (no pulse was detected by the DDS). This can happen during calibration if too much insertion delay specified, or during <BR>runtime if there is a complete loss of timing margin. <BR>A value of 0x05, as an example, indicates a thermometer code of <BR>111110000000000000000000. <BR>A value of 0x18 means all 1s (pulse went past the end of the edge detector). This can happen during calibration if not enough insertion delay is <BR>specified, or during runtime if there is a very large amount of timing margin. <BR>Note that values larger than 0x18 cannot naturally occur so are used to communicate FTC status. These encodes are as follows: <BR>0x19...0x1D = unused <BR>0x1E = non-thermometer code error detected <BR>(may be disabled in FMMR) <BR>0x1F = sample is disabled due to an Hcode-enabled Stop State. <BR>If DDS_MIN > DDS_MAX, the Core has never woken up meaning this register is in an init state and has never been read <BR>Bits 60:63 of this register indicate if the core was ever in a Stop State since the last read to this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:42</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPLL_ENCODED_MIN</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MIN_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPLL_ENCODED_MAX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MAX_DATA</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DDP_EVENT_HISTORY</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DDP_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_STOP_STATE_ACTIVE: PM_STATE_ACTIVE input from PC, when set indicates that the Core is currently in a Stop State Level0 or higher but not fenced by Hcode. <BR>MODEL_EFFECT { <BR>Set this bit when MAMBO enters any Stop, clear this bit when Mambo is not in Stop State } <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_CORE_SAMPLE_DISABLED: Follows the INVERSE value of CUCR.[CORE_SAMPLE_ENABLED_LT. when set indicates that the Core is currently in an Hcode-managed Stop State (Level > 0). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_STATE_OCCURRED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPLE_DISABLE_OCCURRED</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Droop Event Select Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E5C0"</A>00000001C008E5C0 (PPE)<BR>
<A NAME="00000000200E8E5C"</A>00000000200E8E5C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DESR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to select which FTC events feed the event counters in CCDR when in DIRECTed event count mode, or the Sequencing Duration Logic used in both THRESHold mode as well as to programmably enable the event Counters. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DESR_Q_0_INST.LATC.L2(0:45) [0000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTA_FTC_ACTIVITY_SEL: CountA FTC Activity Select, for Direct Mode Events <BR>0: SIMPLE <BR>1: TRIP <BR>2: INJECT <BR>3: DEBUG <BR>4: SLOPE <BR>5: ADJNT <BR>6: EVENT_MATCH <BR>7: SEQUENCE_COMPARE <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTA_FTC_EVENT_SEL: CountA FTC Event Select, for Direct Mode Events <BR>If COUNTA_FTC_ACTIVITY_SEL < 6: <BR>selects which of the 8 events are used for that chosen activity, <BR>as defined in DHDR.FTC_EVENT_HISTORY[01] <BR>ELSE if COUNTA_FTC_ACTIVITY_SEL = 6 or 7: <BR>Selects how to combine EVENTX and EVENTY in forming the EVENTXY term of the EVENT_MATCH. Bits 0:1 of this field select which inputs are used: <BR>00: Force 1 (disabled) <BR>01: EVENTX_ACTIVE <BR>10: EVENTX_ACTIVE OR EVENT_Y_ACTIVE <BR>11: EVENTY_ACTIVE <BR>Bit 2 of this field is XORd with the above mux output, to invert the EVENTXY term before feeding into the EVENT_MATCH. <BR>Note: EVENTXY combined with STATEXY, STATEW, and STATEZ provide a fully programmable boolean equation pattern matching capability against the FTC <BR>Event Data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTB_FTC_ACTIVITY_SEL: Same description as COUNTA_FTC_ACTIVITY_SEL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTB_FTC_EVENT_SEL: Same description as COUNTA_FTC_EVENT_SEL <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTC_FTC_ACTIVITY_SEL: Same description as COUNTA_FTC_ACTIVITY_SEL. <BR>In addition, when COUNT_MODE = THRESH and COUNT_TYPE = Proxy, this field also is used as described by COUNTC_FTC_STATE_SELECT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTC_FTC_EVENT_SEL: Same description as COUNTA_FTC_EVENT_SEL. <BR>In addition, when COUNT_MODE = THRESH and COUNT_TYPE = Proxy, this field also is used as described by COUNTC_FTC_STATE_SELECT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTA_FTC_STATE_SELECT: Selects how to combine STATEX and STATEY in forming the STATEXY term of the EVENT_MATCH. Bits 0:1 of this field select which inputs are used: <BR>00: Force 1 (disabled) <BR>01: STATEX_ACTIVE OR STATE_Y_ACTIVE <BR>10: STATEX_ACTIVE <BR>11: STATEY_ACTIVE <BR>Bit 2 of this field is XORd with the above mux output, to invert the STATEXY term before feeding into the EVENT_MATCH. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTB_FTC_STATE_SELECT: Same description as COUNTA_FTC_STATE_SELECT <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_COUNTC_FTC_STATE_SELECT: Same description as COUNTA_FTC_STATE_SELECT. <BR>In addition, when COUNT_MODE = THRESH(10) and COUNT_TYPE = PITCH(11), this field also chooses to sample at the end of: <BR>000: every PITCH period <BR>001: only the Pitch period (0..63) as selected by <BR>COUNTC_FTC_ACTIVITY_SEL || COUNTC_FTC_EVENT_SEL <BR>010: Phase0,1,2, and 3 periods (i.e. 3,7,11,15 of 15) <BR>011: all Phase0 & 1 periods (0..7 of 15, or 0..31 of 63) <BR>100: all Phase0 periods (0..3 of 15, or 0..15 of 63) <BR>101: all Phase1 periods (4..7 of 15, or 16..31 of 63) <BR>110: all Phase2 periods (8..11 of 15, or 32..47 of 63) <BR>111: all Phase3 periods (12..15 of 15, or 48..63 of 63) <BR>by overriding the CCCR[COUNT_ENABLE_SEL]="00" (Disabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_FTC_INVERT_SEL: One bit per per COUNT[ABC] respectively to invert the result of the AND of EVENTXY and STATEXY feeding into the EVENT_MATCH. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_FTC_SPARE: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_FTC_EVENT_INVERT: One bit per per COUNT[ABC] respectively to invert the result of the final AND between STATEWXYZ to form COUNT[ABC]_EVENT_MATCH <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_STATEW_ENABLE: One bit per per COUNT[ABC] respectively, whose inverted value ORs into STATEW before feeding the AND with STATEXY into the EVENT MATCH. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_STATEZ_ENABLE: One bit per per COUNT[ABC] respectively, whose inverted value ORs into STATEZ before feeding the AND with STATEXY into the EVENT MATCH. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_SPARE_COUNT_SEL: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_SECONDARY_QUAL_SEL: Qualifies secondary THRESH events, when the next field is: <BR>00 and this field is: <BR>0X: Selects Actual Period Proxy (unsigned) <BR>1X: Selects Period Proxy Target (unsigned) <BR>01 and this field is (HI_THRESHOLD is always unsigned compare): <BR>00: Use ACCUM_ERR, LO_THRESHOLD is signed <BR>01: Use ACCUM_ERR, LO_THRESHOLD is unsigned <BR>(negative value always increments COUNTC) <BR>10: Use 1s complement of ACCUM_ERR <BR>(LO_THRESHOLD is signed) <BR>11: Use Use 1s complement of ACCUM_ERR (LO_THRESHOLD is unsigned AND positive value always increments COUNTC) <BR>10 and this field is: <BR>00: Last FTX Scale Value (signed) <BR>01: Next FTX Scale Value (signed) <BR>10: Last + Next FTX Scale Values added (signed) <BR>11: Period FTX, result after applying scales to previous (unsigned) <BR>11 is Reserved <BR>Furthermore, COUNTC_FTC_*_SEL fields above are used to select upon which PITCH periods or phases to compare and increment the counts <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DESR_SECONDARY_EVENT_SEL: Available for a secondary muxing structure for various Count Modes and Types. <BR>When COUNT_MODE = Direct(00) and COUNT_TYPE = Predictive (11), chooses: <BR>00: DPLL Encoded Data (from FTC) <BR>COUNTA += DPLL_ENCODED_DATA(2) == 0 <BR>COUNTB += DPLL_ENCODED_DATA(1) == 0 <BR>COUNTC += DPLL_ENCODED_DATA(0) == 0 <BR>01: Adjacent Warn Amount <BR>COUNTA += one or more ADJ_WARN are set (!= 00) <BR>COUNTB += two or more ADJ_WARN are set (==1X) <BR>COUNTC += three or four ADJ_WARN are set (==11) <BR>10: Digital Droop Predict Amount <BR>COUNTA += Small using DDS (==01) <BR>COUNTB += Small not using DDS (==10) <BR>COUNTC += Large (==11) <BR>11: Reserved <BR>When COUNT_MODE = THRESH(10) and COUNT_TYPE = PITCH(11), additional muxing as per the previous field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Droop Count Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E600"</A>00000001C008E600 (PPE)<BR>
<A NAME="00000000200E8E60"</A>00000000200E8E60 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DCCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to control the behavior of the TTSR and DMSR registers. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DCCR_Q_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT_LARGE_OFFSET: Used for both DTT[01]_EVENT_SEL="100". <BR>This field is added to the Large Droop Bin (FDCR[LARGE_DROOP_DETECT] + FDCR[TRIP_OFFSET] + FDCR[CAL_ADJ]) to select the target DDS_DATA bin location <BR>for "dirty" timing margin. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT0_THRESH_SCALE: Droop Throttle Threshold0 Scale Factor (4-bit) for use by the following field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT0_THRESH_VALUE: Droop Throttle Threshold0 Compare Value (8-bit). When the 24-bit Droop Throttle Count0 meets or exceeds this field times 2^(16-DTT0_THRESH_SCALE), an <BR>encoded event corresponding to CUCR.QME_EVENTS_PENDING bit 60 is sent to QME to set the TTSR. <BR>Note: this field must be non-zero to cause the compare event to be sent to QME upon reset. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT1_THRESH_SCALE: Same description as DTT0, but for Droop Throttle Threshold1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT1_THRESH_VALUE: Same description as DTT0, but for Droop Throttle Count1 and Threshold1, <BR>which corresponds to CUCR.QME_EVENTS_PENDING bit 61. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT0_EVENT_SEL: Chooses which event increments DMSR DROOP0_COUNT, when this field is: <BR>000: DROOP_COUNT0 disabled <BR>Single occurrence of a droop event leading to performance loss <BR>selects what to compare with FTC Event Data(4:6) <BR>001: "110" rising edge of a small throttle response <BR>010: "111" rising edge of a large throttle response <BR>011: "110" or "111" rising edge of a either throttle response <BR>Raw timing margin from 0 to 15 bins above the Large detect point. <BR>100: Cycles that the bin selected by LARGE_DROOP_DETECT plus TRIP_OFFSET plus 4-bit DTT_LARGE_OFFSET was 0 (indicating loss of timing margin). <BR>How long actually throttling at a "full rate" <BR>including due to predicted response (slope & adj & ddp) <BR>selects what to compare with FTC Event Data(4:6) <BR>101:"110" or ("01X" and NOT ("011" and Event Data(7))) meaning number of cycles that small throttle was present and not in recovery phase <BR>110: "111`" or 100" meaning number of cycles that large droop was present and not in either recovery phase <BR>111: either small or large throttle present and not in recovery (OR of the two above) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DCCR_DTT1_EVENT_SEL: Same description as DTT0, but for DROOP1_COUNT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Droop Margin Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E640"</A>00000001C008E640 (PPE)<BR>
<A NAME="00000000200E8E64"</A>00000000200E8E64 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DMSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample Droop Counts directly to manually tune timing margin for undervolting and harsh throttle analysis, if they are not being used to automatically drive the "WOF dirty bits" in TTSR. <BR>Reads to this register are only accepted when QMCR.TTSR_READ_ENABLE=0. <BR>If QMCR.TTSR_READ_ENABLE=1, reads to this register are ignored and result in an invalid access return code, and its latches are instead controlled by DCCR. <BR>Note the counters in register always reset on either register read or when QME asserts the reset signal on TTSR read, saturate at 0xFFFFFF, and hold their value (are clock gated) when CUCR.CORE_SAMPLE_ENABLED_LT = 0. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DMSR_DROOP0_COUNT_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DMSR_DROOP1_COUNT_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DMSR_DROOP0_COUNT: Droop0 Count Value (24-bit). <BR>This value increments every time an event selected by DTT0_EVENT_SEL occurs, saturates to max value of 0xFFFFFF, and resets to 0x0 on read of this <BR>register. <BR>Note: if QMCR.TTSR_READ_ENABLE=1, this counter is instead reset by the signal from QME asserted by reads to TTSR and does not increment if <BR>DTT0_EVENT_SELECT is set to "000". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DMSR_DROOP1_COUNT: Same description as above, but for Droop1 Count. <BR>Note: if QMCR.TTSR_READ_ENABLE=1, this counter is instead reset by the signal from QME asserted by reads to TTSR and does not increment if <BR>DTT1_EVENT_SELECT is set to "000". <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Secondary Droop Sensor Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E680"</A>00000001C008E680 (PPE)<BR>
<A NAME="00000000200E8E68"</A>00000000200E8E68 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_SDSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample the Digital Droop Sensor data outputs independent of DDSR, intended for OCC usage. <BR>Note that reads to this register do not affect the fields in the DDSR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.FTC_DROOP_DATA_FENCED_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.SDSR_MIN_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.SDSR_MAX_DATA_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.SDSR_SAMPLE_DISABLE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.SDSR_STOP_STATE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DDSR_DDS_DATA: Instantaneous encoded value of the DDS thermometer code output data from the FTC in the Core. <BR>When CUCR.CORE_SAMPLE_ENABLED_LT = 0, CPMS logic forces this field to 0x1F. <BR>This field reports the relative amount of timing margin as calibrated during manufacturing test, by presenting the location of the leftmost zero in <BR>the DDS data (in big endian). Alternately, it can also be thought to represent the number of 1s in the thermometer code. Note that on past projects <BR>the value reported by the CPM logic was shifted by one bit since it recorded the location of the rightmost one. <BR>Encodes of 0x0 to 0x18 indicate a valid DDS reading: <BR>A value of 0x00 means all 0s (no pulse was detected by the DDS). This can happen during calibration if too much insertion delay specified, or during <BR>runtime if there is a complete loss of timing margin. <BR>A value of 0x05, as an example, indicates a thermometer code of <BR>111110000000000000000000. <BR>A value of 0x18 means all 1s (pulse went past the end of the edge detector). This can happen during calibration if not enough insertion delay is <BR>specified, or during runtime if there is a very large amount of timing margin. <BR>Note that values larger than 0x18 cannot naturally occur so are used to communicate FTC status. These encodes are as follows: <BR>0x19...0x1D = unused <BR>0x1E = non-thermometer code error detected <BR>(may be disabled in FMMR) <BR>0x1F = sample is disabled due to an Hcode-enabled Stop State. <BR>If DDS_MIN > DDS_MAX, the Core has never woken up meaning this register is in an init state and has never been read <BR>Bits 60:63 of this register indicate if the core was ever in a Stop State since the last read to this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DDS_MIN</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DDS_MAX</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPLE_DISABLE_OCCURRED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_STATE_OCCURRED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Event & Sequence Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E6C0"</A>00000001C008E6C0 (PPE)<BR>
<A NAME="00000000200E8E6C"</A>00000000200E8E6C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_ESCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to control the behavior of the Sequence & Duration processing logic feeding CCDR events. <BR>This register is intended for lab use in testing, characterizing, and debugging WOF and Droop recovery functions. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.ESCR_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_MODE: Determines how the selected Duration Start and Stop Events produce increment & reset to the DURATION_COUNT and Sequence compare enable to the <BR>thresholding logic feeding the Characterization Counters[ABC]. <BR>Note that sequence compare logic is reset and ignores rising and falling edges of start and stop on write to the ESCR to prevent spurious sequences or <BR>compares during setup. <BR>DURATION_COUNT always starts incrementing on a qualified START event. The qual_start pulse is a rising edge detect of the event chosen by DURATION_ <BR>EVENT_INVERT(0) and DURATION_START_SEL, after being gated off by an ESCR write the previous cycle or by the STOP event also being active on the same <BR>cycle. <BR>This field selects what causes the reset of DURATION_COUNT & the threshold compare using DURATION_DATA: <BR>00: The falling edge of the START event causes both reset and compare, unless STOP is also active that cycle. The STOP event causes a reset and <BR>cancel (no threshold compare), unless the STOP event is disabled (DURATION_STOP_SEL=0x0). <BR>01: Same as the previous encode, but the compare occurs on falling edge of START even if a STOP occurs on the same cycle. <BR>10: Both reset and compare occur on the STOP event. Falling edge of START event has no effect. <BR>11: Both reset and compare occur on the STOP event, unless START falls on the same cycle. Reset and cancel occurs on falling edge of the START event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_EVENT_INVERT: Bits 0:1 of this field cause the event selected by DURATION_START_SEL and DURATION_STOP_SEL respectively to be inverted before feeding the Set/Reset <BR>logic feeding the DURATION_COUNT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_RANGE: This chooses which 8 bits of the 14-bit duration counter are provided as the Duration Value to the threshold logic. This field encodes the MSB bit of <BR>the Duration Counter to use in forming the 8-bit value (can also be considered a right shift amount). For example, "000" selects bits 0:7 and "111" <BR>selects bits 7:14. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_START_SEL: This field selects which activity feeds the duration counter run logic. <BR>0x00: Zero (disabled) <BR>0x01: FTC_EVENT_MATCH_A <BR>0x02: FTC_EVENT_MATCH_B <BR>0x03: FTC_EVENT_MATCH_C <BR>0x04: DIRECT FTC_ACTIVITY_A <BR>0x05: DIRECT FTC_ACTIVITY_B <BR>0x06: DIRECT FTC_ACTIVITY_C <BR>0x07: STATEW <BR>0x08: STATEW_ACTIVE <BR>0x09: EVENTX_ACTIVE <BR>0x0A: EVENTY_ACTIVE <BR>0x0B: STATEX_ACTIVE <BR>0x0C: STATEY_ACTIVE <BR>0x0[DEF]: Reserved = 0 <BR>0x10: EVENTXY_A <BR>0x11: EVENTXY_B <BR>0x12: EVENTXY_C <BR>0x13: STATEXY_A <BR>0x14: STATEXY_B <BR>0x15: STATEXY_C <BR>0x16: Predictive Direct EventA (SECONDARY_EVENT_SEL A) <BR>0x16: Predictive Direct EventB (SECONDARY_EVENT_SEL B) <BR>0x16: Predictive Direct EventC (SECONDARY_EVENT_SEL C) <BR>0x19: Reserved = 0 <BR>0x1A: STATEZ_A <BR>0x1B: STATEZ_B <BR>0x1C: STATEZ_C <BR>0x1D: STATEZ_ACTIVE_A <BR>0x1E: STATEZ_ACTIVE_B <BR>0x1F: STATEZ_ACTIVE_C <BR>Note: output of this mux modeably inverted by DURATION_INVERT(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_TIMEOUT_SEL: When this field is non-zero, reset and cancel the Sequence based on the value of the 8-bit Duration Data selected by the DURATION_RANGE. <BR>000: no timeout is selected (saturate to max 0xFF, no reset and cancel) <BR>001: max value (255) <BR>010: 0x80 (128) <BR>011: 0x40 (64) <BR>100: 0x20 (32) <BR>101: 0x10 (16) <BR>110: 0x08 (8) <BR>111: 0x04 (4) <BR>Note: Matt will say "you are right" when we use this in the lab one day. <BR>Note that timeout and compare are mutually exclusive, i.e. if the timeout count expires on the same cycle as a compare occurs, no timeout is <BR>indicated. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_DURATION_STOP_SEL: When this field is 0x0 the activity selected by the previous field increments the duration counter. Else when this field is non-zero, the previous <BR>field sets a latch feeding the duration counter and this field selects which activity resets that latch. <BR>Note: same encodes as the previous field, but output of this mux modeably inverted by DURATION_EVENT_INVERT(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEW_SELECT: Selects how events feeding into DHDR[ADJ_WARN_ACTIVE(0:1)] also feed the STATEW_ACTIVE term, when this field is: <BR>000: pulse on none set (==00) <BR>001: pulse on one or more (!=00) <BR>010: pulse on two or more (==1X) <BR>011: two or more are set (==1X) <BR>100: none are set (==00) <BR>101: only one is set (==01) <BR>110: only two are set (==10) <BR>111: three or four are set (==11) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEW_INVERT: Invert the STATEW_ACTIVE events feeding the STATEW term. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEZ_SELECT: Selects how events reflected in DHDR[DDP_ACTIVE(0:1)] outputs feed the STATEZ_ACTIVE term for [COUNTA; COUNTB; COUNTC] respectively, when this field <BR>is: <BR>000: [any; large; none] <BR>001: [none; small; large] <BR>010: [large; small0; small1] <BR>011: [any; any; any] <BR>100: [none; none; none] <BR>101: [small0; small0; small0] <BR>110: [small1; small1; small1] <BR>111: [large; large; large] <BR>where: any !=00; none==00; small=XOR; small0==01; small10; large==11 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEZ_PULSE: Chooses what feeds the STATEZ term, when this fields is: <BR>0: all STATEZ_ACTIVE events are all treated as levels <BR>1: rising pulse edge detect performed on all STATEZ_ACTIVE events <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTX_PULSE: Chooses what feeds the STATEX_ACTIVE term, when this fields is: <BR>0: EVENTX compare is treated as a level <BR>1: rising pulse edge detect performed on EVENTX compare <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTY_PULSE: Same as above for the EVENTY_ACTIVE term <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEX_PULSE: Same as above for the STATEX_ACTIVE term <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEY_PULSE: Same as above for the STATEY_ACTIVE term <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEX_COMPARE: Value to compare against the FTC Event Data bits (4:7) in forming a StateX event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEX_DONTCARE: Chooses which bits to ignore during the StateX comparison. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEY_COMPARE: Value to compare against the FTC Event Data bits (4:7) in forming a StateY event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_STATEY_DONTCARE: Chooses which bits to ignore during the StateY comparison. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTX_COMPARE: Value to compare against the FTC Event Data bits (0:3) in forming an EventX event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTX_DONTCARE: Chooses which bits to ignore during the EventX comparison. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTY_COMPARE: Value to compare against the FTC Event Data bits (0:3) in forming an EventY event. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_ESCR_EVENTY_DONTCARE: Chooses which bits to ignore during the EventY comparison. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Characterization Count Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E700"</A>00000001C008E700 (PPE)<BR>
<A NAME="00000000200E8E70"</A>00000000200E8E70 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CCCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to control the behavior of the CCDR. <BR>Note that the user is responsible for reading and discarding the value of CCDR after writing this register. <BR>This register is intended for lab use in testing, characterizing, and debugging WOF and Droop recovery functions. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CHAR.CCR_Q_0_INST.LATC.L2(0:25) [00000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_COUNT_MODE: Chooses what mode to run Characterization Counters A,B,C: <BR>00: DIRECTed Event mode <BR>01: DROOP mode <BR>10: THRESHold mode <BR>11: PROXY Event Mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_COUNT_TYPE: Qualifies each COUNT_MODE. When the previous field is: <BR>00 (DIRECT): Selects what to count in Directed Event Mode, when this field is: <BR>00: FTC Events selected via DESR <BR>01: Sequence Action0: COUNT[ABC] += [qual_start, cancel, active] <BR>10: Sequence Action1: COUNT[ABC] += [qual_start, compare, timeout] <BR>where qual_start, cancel, compare, timeout are pulses; active is level <BR>11: Predictive Events selected by DESR[SECONDARY_EVENT_SEL] <BR>01 (DROOP): Selects what to count in Droop mode, when this field is: <BR>00: "Small Droop Recovery Overhead" when any Small State active and <BR>COUNTA+= NOT (SMALL_DROOP_DETECT <BR>or Small Slope active or small_ADJ_ACTION) <BR>COUNTB += only SMALL_DROOP_DETECT (not LARGE) <BR>COUNTC += small_ADJ_ACTION but NOT <BR>(SMALL_DROOP_DETECT or Small Slope active) <BR>01: "Large Droop Recovery Overhead" when any Large State active and <BR>COUNTA += NOT(SMALL_DROOP_DETECT or Large Slope Active) <BR>COUNTB += only SMALL_DROOP_DETECT (not LARGE) <BR>COUNTC += LARGE_DROOP_DETECT <BR>10: Droop Detect Level Mode (only based on local DDS output) <BR>DD1 ERRATA: INVERT_COUNT_ENABLE must be set to 0 <BR>COUNTA += NOT SMALL_DROOP_DETECT <BR>COUNTB += only SMALL_DROOP_DETECT <BR>COUNTC += LARGE_DROOP_DETECT <BR>11: Droop State Machine Response <BR>COUNTA += Droop state machine Idle <BR>COUNTB += Small Droop active (Initial + Run Slow states) <BR>COUNTC += Large Droop active (Halt + Release + Run Slow states) <BR>10 (THRESH): Selects DATA to compare in Threshold Mode, when this field is: <BR>00: Core DDS Data Value <BR>01: Core FTX (Fine Throttle Index) Value (DD1 ERRATA: BROKEN) <BR>10: Droop Duration, as specified by ESCR <BR>(note: overrides the next two fields) <BR>11: PITCH Values, selected by DESR[SECONDARY_EVENT_SEL] <BR>(DD1 ERRATA: BROKEN) <BR>In mode "x1", COUNT_ENABLE_SEL and ENABLE_CORE_SAMPLE should be all zeros. <BR>11 (PROXY): Selects what to count in Proxy Event Mode. <BR>00: Sustained droop indicators <BR>COUNTA += Entry into either Large or Small Run Slow state (pulse) <BR>COUNTB += Small Run Slow state AND SMALL_DROOP_DETECT <BR>COUNTC += Large Run Slow state AND *SMALL*_DROOP_DETECT <BR>01: Reserved <BR>10: Reserved <BR>11: Reserved <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_COUNT_ENABLE_SEL: Selects when the Counters are enabled to increment based upon the data chosen previous fields. <BR>00: Always Disabled (Set INVERT_COUNT_ENABLE for Always Enabled)* <BR>01: EVENT_MATCH (from Boolean Compare in DESR) <BR>10: Sequence Compare Occurred <BR>11: Sequence Active <BR>NOTE: this field is ignored and forced to "10" when the first four bits of this register are "1010" (Threshold on Droop Duration mode). <BR>*NOTE: When in PITCH thresholding mode, the 00 setting must be used with the INVERT_COUNT_ENABLE set, and the PITCH logic will enable the counters <BR>only for one cycle at the end of each PITCH period. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_INVERT_COUNT_ENABLE: When set, inverts the event selected by the previous field used to enable the count <BR>NOTE: this field is overridden to 0 when the first four bits of this register are "1010" (Threshold on Droop Duration mode) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_COUNT_ALWAYS_SAMPLED: When set, the counters capture every cycle an "event condition" is active (some of which are absence of an event) regardless of the value of <BR>CUCR.CORE_SAMPLE_ENABLED_LT. <BR>By default, when this bit is zero the counters only capture events that occur when CUCR[.CORE_SAMPLE_ENABLED_LT=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_HI_THRESHOLD: In Threshold Mode, COUNTA increments when the DATA >= this field (above) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_LO_THRESHOLD: In Threshold Mode, COUNTB increments when DATA >= this field <BR>and DATA < HI_THRESHOLD (in between) <BR>In Threshold Mode, COUNTC increments when DATA < this field (below) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_CCCR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Characterization Count Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E740"</A>00000001C008E740 (PPE)<BR>
<A NAME="00000000200E8E74"</A>00000000200E8E74 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_CCDR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample the Characterization Counters. <BR>Note the three 32-bit counters reflected in this register are always reset on reads to this register and each saturate at a value of 0xFFFFFFFF.  The CCCR determines when and what events are counted by each Count A,B,C. <BR>Note: a signal that is active 50% of the time will saturate this counter in 2 seconds at 4.3Ghz. <BR>This register is intended for lab use in testing, characterizing, and debugging WOF and Droop recovery functions. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CCDR_RDATA(0:62) [000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CHAR.CDR_SAMPLE_DISABLE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTA_SCALE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTA_VALUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTB_SCALE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTB_VALUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTC_SCALE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTC_VALUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTA_MOD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTB_MOD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD bgcolor=#FFFFFF><small>ROX_CLRPART</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHAR_COUNTC_MOD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SAMPLE_DISABLE_INDICATOR</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core DPT Decode Throttle Interface Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E800"</A>00000001C008E800 (PPE)<BR>
<A NAME="00000000200E8E80"</A>00000000200E8E80 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DTIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to manually configure the Fine Decode Throttle "DPT" settings in the Core, for lab use only.  Note that this register is not intended for use by firmware or Hcode.  The Core should be prevented from being in Stop states and WOF should be disabled when using this register.  Writes to this register will be ignored, set a CERR bit, and return an error, when either a) CUCR[ENABLE_CORE_SHADOW]=0 or CUCR[DPT_UPDATE_PENDING] != 0x0 <BR>or b) CUCR[DPT_PER_THREAD_MODE] = 1  AND DPT_THREAD_SEL = "000" <BR>or c) CUCR[DPT_PER_THREAD_MODE] = 0 AND DPT_THREAD_SEL = DPT_THREAD_SEL = "1xx".  Otherwise, writes to this register directly control the interface by feeding signals of the same name into the Core when this register is written, and if DPT_VALID=1 will update the corresponding DTCR and DTTR registers in CPMS. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTIR_DPT_THREAD_SEL_D(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTIR_DPT_MODE_SEL_D(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTIR_DPT_VALUE_D(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTIR_DPT_WINDOW_SEL_D(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPT_VALID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPT_THREAD_SEL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPT_MODE_SEL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPT_VALUE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DPT_WINDOW_SEL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core DPT Decode Throttle Core Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E840"</A>00000001C008E840 (PPE)<BR>
<A NAME="00000000200E8E84"</A>00000000200E8E84 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DTCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to configure the Fine Decode Throttle "DPT" in the Core via a single register write. <BR>Writes to this register simply set the corresponding bits in CUCR[DPT_UPDATE_PENDING], which will then cause the correct interface packets to be transmitted when CUCR[ENABLE_CORE_SHADOW]=1 . <BR>When CUCR[DPT_PER_THREAD_MODE]=0, writes to this register set all three CUCR[DPT_UPDATE_PENDING] bits, causing three interface transactions to occur in response (Core Rate limit, Core Inflight limit, then Mode setting last). <BR>Else when CUCR[DPT_PER_THREAD_MODE]=1, writes to this register only set one CUCR[DPT_UPDATE_PENDING] bit, causing one DPT interface update for the Mode select.  The user is responsible for first writing DTTR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=10><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DPT_MODE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DPT_MODE_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DPT_RATE_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DPT_INFLIGHT_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DPT_WINDOW_SEL_Q_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T0_DPT_RATE_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T0_DPT_INFLIGHT_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTCR_DISABLE_DPT_ON_UPDATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.CX_TCEQ_CPMS_SMT_MODE_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DPT_MODE: If DPT_MODE_UPDATE=1, the latches for this field are updated and bit 2 in CUCR[DPT_UPDATE_PENDING] is set, otherwise this field is ignored. See DTIR <BR>for description of how DPT modes are enabled or disabled by this field. <BR>Note that the latches accessed by this field are also updated when DTIR is written if DTIR[DPT_THREAD_SEL]="001". <BR>When CUCR[DPT_UPDATE_STATE]="11", CPMS drives the value of these latches on the interface as dpt_mode_sel with dpt_thread_sel ="001", to choose which <BR>DPT mode is active. Else dpt_mode_sel is driven based on the type of DPT interface update being performed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DPT_MODE_UPDATE: When set, writes to this register update the latches in the previous field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DPT_RATE_UPDATE: When set, writes to this register enable DPT_WINDOW_SEL and CORE_DPT_RATE_LIMIT to be updated as described below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DPT_INFLIGHT_UPDATE: When set, writes to this register enable CORE_DPT_INFLIGHT_LIMIT to be updated as described below. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DPT_WINDOW_SEL: Only updated on write if DPT_RATE_UPDATE=1, otherwise the latches associated with this field are unchanged. Sets size of window over which Decodes <BR>are held to the specified Rate Limit. See DTIR for full description. <BR>This field is also written when DTIR is written if DPT_THREAD_SEL != "001" and DPT_MODE_SEL == "01". <BR>When CUCR[DPT_UPDATE_STATE]="01", CPMS drives the value of these latches on the interface as dpt_window_sel. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_CORE_DPT_RATE_LIMIT: Sets allowed number of instructions to be decoded per window, per thread. See DTIR for full description. <BR>If DPT_RATE_UPDATE=1 and DPT_PER_THREAD_MODE=0, <BR>this field is written into all 4 threads latches DTTR[T0..3_DPT_RATE_LIMIT]. <BR>If DPT_PER_THREAD_MODE=1, this field is ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_CORE_DPT_INFLIGHT_LIMIT: Sets allowed number of instruction pairs in flight at a time, per thread. <BR>See DTIR for full description. <BR>If DPT_INFLIGHT_UPDATE=1 and DPT_PER_THREAD_MODE=0, this field is written into all 4 threads latches DTTR[T0..3_DPT_INFLIGHT_LIMIT]. <BR>If DPT_PER_THREAD_MODE=1, this field is ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_DISABLE_DPT_ON_UPDATE: Workaround mode in case of bugs with dynamically changing the DPT settings on the fly. <BR>When set, sends a DPT packet to disable the function in the Idle state before kicking off the sequence of DPT updates. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_CORE_SMT_MODE: Samples the SMT_MODE signals from the Core, as a backup plan in case needed to tune the fine throttle amounts. <BR>Encoded for the "small core" region as follows: <BR>00: All threads are stopped* <BR>01: Running in ST mode <BR>10: Running in SMT2 mode <BR>11: Running in SMT4 mode <BR>* "stopped" means the thread is either in Core Maint mode or is quiesced due to the Stop instruction. This does not report "00" during the temporary <BR>quiesce periods caused by thread reconfig or core recovery sequences. <BR>Note: this field is forced to "00" externally to CPMS when the Core region is fenced. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core DPT Decode Throttle Thread Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E880"</A>00000001C008E880 (PPE)<BR>
<A NAME="00000000200E8E88"</A>00000000200E8E88 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DTTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to configure the per-thread Fine Decode Throttle "DPT" settings in the Core. <BR>If CUCR[DPT_PER_THREAD_MODE ]=0, writes to this register are ignored, set a CERR bit, and return an error. <BR>Else a write to this register sets two CUCR[DPT_UPDATE_PENDING] bits and spawns eight DPT interface updates to occur (Window+Rate limit x4, plus Inflight limit x4) when CUCR[ENABLE_CORE_SHADOW]=1 as a result. <BR>Note: this register is also updated by DTIR and potentially DTCR. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T0_DPT_RATE_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T1_DPT_RATE_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T2_DPT_RATE_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T3_DPT_RATE_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T0_DPT_INFLIGHT_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T1_DPT_INFLIGHT_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T2_DPT_INFLIGHT_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DTTR_T3_DPT_INFLIGHT_LIMIT_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_CORE_DPT_RATE_LIMIT: Sets allowed number of instructions to be decoded per window, per thread. See DTIR for full description. <BR>If DPT_RATE_UPDATE=1 and DPT_PER_THREAD_MODE=0, <BR>this field is written into all 4 threads latches DTTR[T0..3_DPT_RATE_LIMIT]. <BR>If DPT_PER_THREAD_MODE=1, this field is ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T1_DPT_RATE_LIMIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T2_DPT_RATE_LIMIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T3_DPT_RATE_LIMIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DTCR_CORE_DPT_INFLIGHT_LIMIT: Sets allowed number of instruction pairs in flight at a time, per thread. <BR>See DTIR for full description. <BR>If DPT_INFLIGHT_UPDATE=1 and DPT_PER_THREAD_MODE=0, this field is written into all 4 threads latches DTTR[T0..3_DPT_INFLIGHT_LIMIT]. <BR>If DPT_PER_THREAD_MODE=1, this field is ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T1_DPT_INFLIGHT_LIMIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T2_DPT_INFLIGHT_LIMIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>T3_DPT_INFLIGHT_LIMIT</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME WOF PITCH Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E900"</A>00000001C008E900 (PPE)<BR>
<A NAME="00000001C008E920"</A>00000001C008E920 (PPE2)<BR>
<A NAME="00000001C008E930"</A>00000001C008E930 (PPE1)<BR>
<A NAME="00000000200E8E90"</A>00000000200E8E90 (SCOM)<BR>
<A NAME="00000000200E8E92"</A>00000000200E8E92 (SCOM2)<BR>
<A NAME="00000000200E8E93"</A>00000000200E8E93 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_WPMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Contains modes that control the behavior of the automated PITCH logic. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.WPMR_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.WPMR_Q_18_INST.LATC.L2(18:33) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_PITCH_ENABLE: When set, enables the PITCH state machine to react to WPCR writes and send FTX requests to QME based on runtime Power Proxy readings. <BR>Clearing this while PITCH_ACTIVE=1 aborts the PITCH interval and returns to the base FTX value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_RESET_ACTIVITY_ON_SAMPLE_DISABLE: By default, Activity proxy accumulators in both Core and CPMS are reset when core sample is disabled (i.e. due to Core being in Stop State). When <BR>this bit is set, the power proxy is no longer automatically reset by the CORE_SAMPLE_DISABLED=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_RESET_ENERGY_ON_SAMPLE_ENABLE: By default, the Energy proxy accumulator in CPMS is NOT reset when core sample is disabled (i.e. due to Core being in Stop State). When this bit is <BR>set, the Energy proxy is automatically reset by the CORE_SAMPLE_DISABLED_LT=1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_PITCH_INTERRUPT_ENABLE: Enables PITCH Notify event (TYPE0_EVENTB0) to QME. Sets the EISR[PITCH_UPDATE] interrupt bit shared by all cores when one of two things happen: 1) <BR>PITCH_ACTIVE falls or 2) rising edge of this bit when PITCH_ACTIVE=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_SPARE: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_PITCH_PERIOD_TIME: Number of QME "timebase" hang pulse ticks per PITCH Period <BR>Must be set equal to (# QME Timebase Ticks per WOF Interval) / PERIOD_COUNT. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_RESET_ACTIVITY_PROXY: Manually resets "pending" Activity Proxy Accumulators in the Core DDP macro and CPMS that have not yet been scaled and added to the energy <BR>accumulator. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>WO_4P</small></TD>
<TD bgcolor=#FFFFFF><small>NC</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPMR_RESET_ENERGY_PROXY: Manually resets the Energy Proxy accumulated in the CPMS. <BR>Also resets the associated Period Proxy Accumulator. <BR>DD1 ERRATA (HW527566): writes to bit this have only 25% chance to reset. <BR>Workaround is to read PPSR and repeat writes to this bit until the reset occurs. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME WOF PITCH Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E940"</A>00000001C008E940 (PPE)<BR>
<A NAME="00000000200E8E94"</A>00000000200E8E94 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_WPCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>When written, activates the automated PITCH logic to manage the next interval (if enabled via WPMR). <BR>Intended to be written by QME after performing calculations in response to QME WCOR writes after the previous PITCH interval completes.  DD2: Writes to this register when PITCH_ACTIVE=1 are discarded and set CERR[PITCH_UPDATE_ERR] <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.WPCR_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_FTX_SAT_MAX_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_FTX_SAT_MIN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ACCERR_SAT_MAX_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ACCERR_SAT_MIN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_APP_SATURATED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.WPCR_STOP_STATE_OCCURRED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_BASE_THROTTLE_INDEX: The 6-bit Fine Decode Throttle Control Table index to use for this Core. <BR>Consumed by the PITCH mechanism as the starting Index for learning. <BR>Note: when WMPR[BUDGET_TYPE]=1, this setting is used as-is for Period0. Else, this setting >>1 (or 1/2 the throttle amount) is used as the starting <BR>point for Period0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_SPARE2: Implemented but not used <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_WOF_INTERVAL_TARGET: The 20-bit target "power" for PITCH to consume over the next WOF interval, to be divided up over the next PITCH_PERIOD_COUNT periods based on <BR>PITCH_BUDGET_TYPE. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_SPARE3: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PROXY_THRESH_SELECT: Selects the starting bit of the 8-bit range of the Proxy or Accum Error to compare with the Threshold at the end of the period when using <BR>characterization/analysis count mechanism in CCDR or ACDR in THRESH-proxy mode (when PITCH is enabled). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PROXY_CARRYOUT_SEL: Which carryout bit of the Power Proxy to feed into the PITCH Actual Period Proxy Counter. The value of this field is added to 24 to pick the carryout <BR>from which bit number of the 44-bit Energy Accumulator bit 24 to 39) feeds the 20-bit actual period proxy count. The QME code should set this based on <BR>the position of the first 1 in the PPSR [ENERGY_PROXY_UPPER] by using the cntlwz instruction. The goal should be to pick a value such that the MSB of <BR>the WOF_INTERVAL_TARGET starts with 0x2 such that we can measure if a workload goes up to 8x over budget during the interval. <BR>(Note that this field should be set to 0x2 or higher if PERIOD_COUNT=1). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:57</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PITCH_FTX_SAT_MAX: Records the "sticky" history of PITCH Fine Throttle Index saturating at Maximium Value 0x3F since this register was last read (Note: this is not set <BR>if the Base FTX is set to 0x3F at the beginning of the Interval). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PITCH_FTX_SAT_MIN: Records the "sticky" history of PITCH Fine Throttle Index saturating at Minimum Value 0x00 since this register was last read. (Note: this is not set <BR>if the Base FTX is set to 0x00 at the beginning of the Interval). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PITCH_ACCERR_SAT_MAX: Records the "sticky" history of PITCH Accumulated Proxy Error saturating at Maximum Value since this register was last read. <BR>NOTE: In practice, this is impossible since the value accumulated across all periods in an interval (IPT-APP) can never result in a positive number <BR>>20 bits and the ACCERR is reset to zero before every interval. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PITCH_ACCERR_SAT_MIN: Records the "sticky" history of PITCH Accumulated Proxy Error saturating at Minimum (Max Negative) Value since this register was last read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_PITCH_APP_SATURATED: Records the "sticky" history of PITCH Actual Period Proxy saturating at Maximium Value since this register was last read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_WPCR_STOP_STATE_OCCURRED: Replicated function that behaves the same way as the DDSR field of the same name. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME Power Proxy Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E980"</A>00000001C008E980 (PPE)<BR>
<A NAME="00000000200E8E98"</A>00000000200E8E98 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_PPSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Read-only register that returns the upper 40 bits of the Power Proxy (Energy Accumulator).  QME should read this in response to WCOR interrupts to gather information in performing the next WOF calculation. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ENERGY_ACC_Q_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_APP_ACCUM_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PPSR_FTX_SATURATED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PPSR_PITCH_SATURATED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ABORTED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ACTIVE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_ENERGY_PROXY_UPPER: Upper 32 bits of the 44-bit Energy Accumulator (Scaled Power Proxy) Value <BR>When DPPR[ENERGY_PROXY_RESET_MODE]=1, this value resets on read unless PITCH_ACTIVE=1, in which case the value read should be ignored. <BR>DD1 ERRATA (HW527566): reads have only 25% chance to reset this field. <BR>Workaround is to read it until it resets, but then will miss the power consumed during that time. <BR>This field is also reset if RESET_ENERGY_ON_SAMPLE_ENABLE=1 and CUCR[CORE_SAMPLE_ENABLED_LT]=0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_ENERGY_PROXY_LOWER: Upper 8 bits of the lower 12 bits of the 44-bit Energy Accumulator (Scaled Power Proxy) Value. Same behavior as previous field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_PERIOD_PROXY_REMAIN: When WPMR[PITCH_ENABLE]=1 and PITCH_ACTIVE=0, this field reflects the accumulated Energy proxy remaining after the last PITCH period ended, that must <BR>be used by Hcode to adjust the next calculation. Note that this value is scaled by the PROXY_CARRYOUT_SEL. <BR>This value resets on read to this register only when PITCH_ACTIVE=0. Note that this field is also is reset when CORE_SAMPLE_ENABLED_LT=0 and <BR>potentially by reads to PRSR where the same value is reflected in PRSR[ACTUAL_PERIOD_PROXY]. <BR>When PITCH_ACTIVE=1, this value is being actively used by the PITCH logic to accumulate the Actual Period Proxy (APP) and should be ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_FTX_SATURATED: FTX value saturated to max (0x3F) or min (0x00) during at least one pitch period, unless the Base FTX is set to 0x3F or 0x00 respectively at the <BR>beginning of the PITCH Interval. Read WPCR to see exactly which one occurred. <BR>This field resets on read only when PITCH_ACTIVE=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_PITCH_SATURATED: During at least one PITCH period, either: <BR>Actual Period Proxy saturated to max value. <BR>Accumulated Error saturated to max negative value <BR>Read WPCR to see exactly which one occurred. <BR>This field resets on read only when PITCH_ACTIVE=0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_PITCH_ABORTED: Either CORE SAMPLE was disabled (CORE_SAMPLE_ENABLED_LT=0) or OCP was active for two PITCH periods in a row, causing PITCH_ACTIVE to clear and PITCH <BR>to restore the BASE_THROTTLE_INDEX in its FTX register. <BR>This bit clears on writes to WPCR, unless CORE SAMPLE is disabled or OCP is active (if OCP_ABORT_ENABLE=1) in which case it is set and PITCH is not <BR>started. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_PITCH_ACTIVE: Indicates that the PITCH State machine is currently "Active" managing the Fine Throttle Index over multiple periods, based on a previous WPCR write. <BR>QME must poll for this to be cleared before proceeding with its calculations and writing the WPCR based on the new WOF Interval results. <BR>When this bit is set, reads do not reset the other fields of this register and the intermediate data contents of this register should be ignored. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME CPMS PITCH State Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008E9C0"</A>00000001C008E9C0 (PPE)<BR>
<A NAME="00000000200E8E9C"</A>00000000200E8E9C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_PSSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Read-only register that contains the final status and state of the  PITCH State  machine. <BR>The fields of this register are not stable until PITCH_ACTIVE=0, excluding PITCH_PERIOD_TIMER which continues to decrement unless it saturates. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ACCUM_ERROR_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_AVG_FTX_PHASE0_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_AVG_FTX_PHASE1_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_AVG_FTX_TOTAL_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_PERIOD_CNTR_Q_0_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_PERIOD_TIMER_Q_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_ACTIVE_PSSR_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_ACCUM_ERROR: Most significant bits of a signed number used by QME to determine how much over or under budget PITCH was during its programmed 16 (or 64) Periods. <BR>This number omits the bottom two bits so must be multiplied by 4. <BR>Note: this value is reset at the beginning of each new interval <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_AVG_FTX_PHASE0: The Average Throttle Index during Phase0 (first quarter) of PITCH, meaning for Periods 0..3 if PERIOD_COUNT=0, else Periods 0..15. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_AVG_FTX_PHASE1: The Average Throttle Index during first two Phases (first half) of PITCH, meaning for Periods 0..7 if PERIOD_COUNT=0, else Periods 0..31. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_AVG_FTX_TOTAL: The Average Throttle Index across all PITCH Periods. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_PITCH_PERIOD_NUMBER: Indicates which PITCH Period is currently active when PITCH_ACTIVE=1. <BR>If WPMR[PERIOD_COUNT]=0, forms a 4-bit count from 0 to 15. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_PITCH_SUB_PERIOD: If WPMR[PERIOD_COUNT]=1, appended to the period number to form a 6-bit count from 0 to 63. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_PITCH_PERIOD_TIMER: This field contains the value of the PITCH Period downcounter, divided by 2 since it omits the least significant bit, which decrements on "Hang Pulse" <BR>QME Timer Ticks. <BR>if PITCH_ACTIVE=1, the downcounter (which is loaded with WMPR [PITCH_PERIOD_TIME] at the beginning of the period) contains how many hang pulse timer <BR>ticks are left in the current PITCH Period. <BR>Else if PITCH_ACTIVE=0 the downcounter contains the number of ticks since the last PITCH period of the interval ended (starting at all 1s, saturating <BR>at all 0s). QME can use this to tell the amount of "slop" time between WOF ticks and the PITCH-controlled interval. DD1 ERRATA: starts at <BR>WPMR[PITCH_PERIOD_TIME] <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PSSR_PITCH_ACTIVE: Same as the field of the same name in the PPSR. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME Digital Power Proxy Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EA00"</A>00000001C008EA00 (PPE)<BR>
<A NAME="00000000200E8EA0"</A>00000000200E8EA0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DPMR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Modes to control power-proxy related functions in the core DDP macro. <BR>Writes to this register set a pending bit in CUCR to get shadowed into the Core Power Proxy macro. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DPMR_Q_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_POWER_PROXY_ENABLE: Enable the Power Proxy accumulation logic and counters. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_PROXY_CAL_MODE: Only set for bringup lab calibration usage. Causes the 16 proxy events, before any weighting has been applied, to be sent to PC where they will <BR>override the EMPATH counters content. <BR>Note that multi-bit event pre-processing and event swap/muxing is still performed. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_PIL_ENABLE: Reserved (Spare) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_DDP_ENABLE: Digital Droop Predict Enable. When set, uses sudden changes in power proxy to predict that a voltage droop scenario is likely to occur and take <BR>preventative small or large droop event actions. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_EMPATH_MODE_SEL: Controls the IFU THROTTLE ACTIVE EMPATH counter (EMPATH #9). <BR>1 only use IFU Throttle Active bit 1 (ignore Active bit0, inject case) <BR>0: Use IFU Throttle Active (bit0 OR bit1) <BR>NOTE: need to set this to 1 in the intifile <BR>Note: Other EMPATH counters can be alternately controlled as follows: <BR>scanonly latch in PC "chksw_emp15_mux_sel_q" controls EMPATH #15 <BR>0: count MMA Instructions issued <BR>1: count ALL instructions dispatched <BR>scanonly latch FTC_USE_BURST_COUNT_ON_EMPATH12 in FTC controls Sustained Droop EMPATH Counter (EMPATH #12): <BR>0: LARGE or SMALL run_slow state when droop condition is still present (excluding ADJ_WARN or DDP) <BR>1: Workload Burst Detected by DDP logic <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_DDP_DDS_ADJUST_EN: When set, enables mechanism to "catch up" the DDP with the actual timing margin detect by ORing into the top bits of the DDP deficit accumulator based <BR>on the inverse of the delta between the current DDS reading and the Large trip point. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPMR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME Digital Power Proxy Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EA40"</A>00000001C008EA40 (PPE)<BR>
<A NAME="00000000200E8EA4"</A>00000000200E8EA4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DPCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Configuration for power-proxy related functions for the Core Digital Power Proxy. <BR>Writes to this register set a pending bit in CUCR to get shadowed into the Core DDP macro. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DPCR_Q_0_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPCR_PROXY_SCALE_FACTOR: Power Proxy Scale Factor used in Power Proxy (Energy Accumulator) scaling based on Pstate (Voltage) or other metrics during runtime. <BR>Note: Higher Voltage means a larger value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPCR_PROXY_LEAKAGE_CONSTANT: Power Proxy Activity Constant used in Power Proxy (Energy Accumulator) scaling based on Pstate (Frequency) to account for "constant" dynamic power not <BR>included by power proxy events. Note: Faster Frequency means a smaller value. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPCR_DDP_RECHARGE_VALUE: 7-bit Digital Droop Predict recharge value, which changes with Pstate. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS QME Digital Proactive Predict Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EA80"</A>00000001C008EA80 (PPE)<BR>
<A NAME="00000001C008EAA0"</A>00000001C008EAA0 (PPE2)<BR>
<A NAME="00000001C008EAB0"</A>00000001C008EAB0 (PPE1)<BR>
<A NAME="00000000200E8EA8"</A>00000000200E8EA8 (SCOM)<BR>
<A NAME="00000000200E8EAA"</A>00000000200E8EAA (SCOM2)<BR>
<A NAME="00000000200E8EAB"</A>00000000200E8EAB (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_DPPR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Proactive & Predictive OCP settings. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DPPR_LAT_0.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.DPPR_LAT_1.LATC.L2(16:31) [0000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_WAITING_FOR_GRANT_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_LOCAL_MSB_MAX_Q_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_LOCAL_OVERAGE_Q_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_CNTR_Q_0_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_PITCH_OVERRIDE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.OCP_OVERRIDE_HISTORY_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>PPE2</small></TH><TH><small>PPE1</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PITCH_ABORT_INTERRUPT_ENABLE: Enables PITCH Aborts to send Event to QME to cause CPMS Interrupt0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PTSR_EVENT_SELECT: This field determines which threshold compares are used to send events to QME to set PTSR via CUCR.QME_EVENTS_PENDING bits 62 and 63 accordingly. <BR>When this bit is: <BR>0: The two PP0_THRESH_* and PP1_THRESH_* fields are each combined to form an 8-bit value against which to compare to the 8-bit OCP Local Tank value. <BR>Note if PTSR is being used and this bit is zero, OCP_ENABLE must also be set. <BR>1: If PITCH_ENABLE=0, the below PP[01]_THRESH_* fields are compared to PRSR[ACTUAL_PERIOD_PROXY]. Note when this bit is set DPMR[POWER_PROXY_ENABLE] <BR>must also be set. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_ENERGY_PROXY_RESET_MODE: When set, reading the PPSR also resets the Energy Proxy Accumulator. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PIL_THROTTLE_ENABLE: Reserved (Spare) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_THROTTLE_ENABLE: Enables the OverCurrent Prediction Throttle based on feedback from the Global Charge Deficit Tank. Are you down with OCP? Yeah, you know me! <BR>0: OCP does not throttle the Core <BR>1: OCP overrides the instruction throttle rate by making FTX requests based on Local Tank value, as per scanonly latch thresholds. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_INTERRUPT_ENABLE: Enables OCP threshold settings, configured via scanonly latches, to send an Event to QME to cause CPMS Interrupt0. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_ENABLE: Enables clocks to the OCP logic. This must be set when OCP_THROTTLE_ENABLE=1, PTSR feature is being used by WOF Hcode with PTSR_EVENT_SELECT=0, or the <BR>Global Tank is controlling the DPLL or being sampled by WOF Hcode. <BR>Note that when this bit is set, the QMCR[OCP_REQUEST_ENABLE] must also be set for each EQs request summary to be forwarded to the Global OCP logic. <BR>Setting this field to 1 resets the Local OCP Tank and associated state, including pending requests. Code must enable the Global OCP before enabling <BR>this bit. The OCP Global Tank in PBA can also cause DPLL frequency slew instead or in addition to instruction throttle response (which may interfere <BR>with PITCH). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_SPARE: Implemented but not used. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PP0_THRESH_SCALE: Power Proxy Threshold0 Scale Factor (4-bit) for use by the following field. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PP0_THRESH_VALUE: Power Proxy Threshold0 Compare Value (4-bit). <BR>When the 20-bit PRSR[ACTUAL_PERIOD_PROXY] meets or exceeds this field times 2^(16-PP0_THRESH_SCALE), an encoded event corresponding to <BR>CUCR.QME_EVENTS_PENDING bit 62 is sent to QME to set the PTSR. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PP1_THRESH_SCALE: Same description as PP0_THRESH_SCALE, but for Power Proxy Threshold1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLEAR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_PP1_THRESH_VALUE: Same description as PP0_THRESH_VALUE, but for Power Proxy Threshold1, <BR>which corresponds to CUCR.QME_EVENTS_PENDING bit 63. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_WAIT_FOR_GRANT: Request is outstanding to Global tank and waiting to get a Grant back. DD1 ERRATA: This feature is broken for DD1, only reporting in the cycle that <BR>the request pulse is asserted. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_LOCAL_MSB_MAX: Records the "sticky" maximum value of the Two MSB bits (0:1) of the Local Tank since this register was last read. This field resets to <BR>OCP_LOCAL_TANK_VALUE(0:1) when this register is read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_LOCAL_OVERAGE: Records the "sticky" maximum value of Local Tank bits (2:6) whenever Local Tank bits (0:1)="11". When this register is read, this field resets to all <BR>zeroes if Local Tank bits(0:1)!="11", else this field is set to the value of Local Tank bits (2:6). <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_LOCAL_TANK_VALUE: Local 10-bit tank value. When bits (0:1) are "11", OCP has detected an overthrottle condition, in which case bits (2:7) can be used to set FTX <BR>throttle, based on the OCP_ENABLE and OCP_FTX_TUNE settings. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_PITCH_OVERRIDE: The OCP Fine Throttle is currently overriding the Pitch FTX setting. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_DPPR_OCP_OVERRIDE_HISTORY: Records the "sticky" history of the previous field since this register was last read. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Proxy PRedict Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EAC0"</A>00000001C008EAC0 (PPE)<BR>
<A NAME="00000000200E8EAC"</A>00000000200E8EAC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_PRSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Register to sample change in Proxy directly. <BR>The 20-bit counter in this register is used by PITCH when it is enabled, otherwise is used to send threshold indications to PTSR.  Reads to this register are only accepted when QMCR.PTSR_READ_ENABLE=0. <BR>If QMCR.PTSR_READ_ENABLE=1, reads to this register are ignored and result in an invalid access return code. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.PITCH_APP_ACCUM_Q_0_INST.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_PPSR_PERIOD_PROXY_REMAIN: When WPMR[PITCH_ENABLE]=1 and PITCH_ACTIVE=0, this field reflects the accumulated Energy proxy remaining after the last PITCH period ended, that must <BR>be used by Hcode to adjust the next calculation. Note that this value is scaled by the PROXY_CARRYOUT_SEL. <BR>This value resets on read to this register only when PITCH_ACTIVE=0. Note that this field is also is reset when CORE_SAMPLE_ENABLED_LT=0 and <BR>potentially by reads to PRSR where the same value is reflected in PRSR[ACTUAL_PERIOD_PROXY]. <BR>When PITCH_ACTIVE=1, this value is being actively used by the PITCH logic to accumulate the Actual Period Proxy (APP) and should be ignored. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Margin Count Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EB00"</A>00000001C008EB00 (PPE)<BR>
<A NAME="00000000200E8EB0"</A>00000000200E8EB0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_MCCR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Controls the behavior of the MCSR register. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.MCCR_Q_0_INST.LATC.L2(1:7) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.MCCR_Q_0_INST.LATC.L2(9:15) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCCR_EVENT0_SEL: Chooses which event increments MCSR COUNT0, when this field is: <BR>000: MCSR COUNT0 disabled <BR>Single occurrence of a droop event leading to performance loss <BR>selects what to compare with FTC Event Data(4:6) <BR>001: "110" rising edge of a small throttle response <BR>010: "111" rising edge of a large throttle response <BR>011: "110" or "111" rising edge of a either throttle response <BR>Raw timing margin from 0 to 15 bins above the Large detect point. <BR>100: Cycles that the bin selected by Large Droop Bin plus 4-bit COUNT0_OFFSET was 0 (indicating loss of timing margin). <BR>How long actually throttling at a "full rate" <BR>including due to predicted response (slope & adj & ddp) <BR>selects what to compare with FTC Event Data(4:6) <BR>101:"110" or ("01X" and NOT ("011" and Event Data(7))) meaning number of cycles that small throttle was present and not in recovery phase <BR>110: "111`" or 100" meaning number of cycles that large droop was present and not in either recovery phase <BR>111: either small or large throttle present and not in recovery (OR of the two above) <BR>Note: that this definition is exactly the same as in DCCR except the OFFSET is replicated for each counter. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCCR_COUNT0_OFFSET: This field is added to the Large Droop Bin (FDCR[LARGE_DROOP_DETECT] + FDCR[TRIP_OFFSET] + FDCR[CAL_ADJ]) to select the DDS_DATA bin location to use <BR>for COUNT0 when the previous field is b100. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCCR_EVENT1_SEL: Same description as above field, but for MCSR COUNT1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCCR_COUNT1_OFFSET: Same description as above field, but for MCSR COUNT1. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>CPMS Core Margin Count Sample Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000001C008EB40"</A>00000001C008EB40 (PPE)<BR>
<A NAME="00000000200E8EB4"</A>00000000200E8EB4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>PCBSLEQ.CPMS0.CPMS_MCSR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>This register is similar to DMSR except it is only reset except by register reads (not by TTSR), is not read-protected by QMCR, and the fields are word right-aligned. <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.MCSR_DROOP0_COUNT_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>PCBSLEQ.CPMS0.CORE_THROTTLE.MCSR_DROOP1_COUNT_Q_0_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>PPE</small></TH><TH><small>SCOM</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCSR_COUNT0: Droop0 Count Value (24-bit). <BR>This value increments every time an event selected by MCCR EVENT0_SEL occurs, saturates to max value of 0xFFFFFF, and holds its value (is clock gated) <BR>when CUCR.CORE_SAMPLE_ENABLED_LT = 0. <BR>This field always resets to 0x0 on read of this register. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CPMS_MCSR_COUNT1: Same description as above, but for Droop1 Count. <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018000"</A>0000000020018000 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_MODE_LT_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_ADDR_PARITY_ERROR: abort_on_PCB_addr_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_PCB_WDATA_PARITY_ERROR: abort_on_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_MODE_REG_BIT_2: unused_mode_reg_bit_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ABORT_ON_DL_RETURN_WDATA_PARITY_ERROR: abort_on_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WATCHDOG_ENABLE: watchdog_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCOM_HANG_LIMIT: 0b11: 256, 0b10:512, 0b01:768, 0b00:1023</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_ALL_RINGS: set to logic 1 if all rings should be enable independent of ring address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_SELFRESET_ON_STATEVEC_PARITYERROR_ENABLE: fsm_selfreset_on_statevec_parityerror_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_PSCOM_MODE_LT: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018001"</A>0000000020018001 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_STATUS_ERROR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_ERR_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_ERR_TRAP_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_WDATA_PARITY_ERROR: Accumulated_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_ADDRESS_PARITY_ERROR: Accumulated_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_WDATA_PARITY_ERROR: Accumulated_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_DL_RETURN_P0_ERROR: Accumulated_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_RDATA_PARITY_ERROR: Accumulated_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_UL_P0_ERROR: Accumulated_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_INTERFACE_MACHINE: Accumulated_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PARITY_ERROR_ON_P2S_MACHINE: Accumulated_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Accumulated_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Accumulated_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Accumulated_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_LOCK_ERR: Accumulated_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_READ_WRITE_NVLD: Accumulated_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PSCOM_PARALLEL_ADDR_INVALID: Accumulated_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_PCB_COMMAND_PARITY_ERROR: Accumulated_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_GENERAL_TIMEOUT: Accumulated_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Accumulated_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUMULATED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Accumulated_satellite_acknowledge_invalid_register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_WDATA_PARITY_ERROR: Trapped_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_ADDRESS_PARITY_ERROR: Trapped_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_WDATA_PARITY_ERROR: Trapped_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_DL_RETURN_P0_ERROR: Trapped_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_RDATA_PARITY_ERROR: Trapped_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_UL_P0_ERROR: Trapped_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_INTERFACE_MACHINE: Trapped_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PARITY_ERROR_ON_P2S_MACHINE: Trapped_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULCCH: Trapped_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: Trapped_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_TIMEOUT_WHILE_WAITING_FOR_ULDCH: Trapped_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_LOCK_ERR: Trapped_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_READ_WRITE_NVLD: Trapped_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PSCOM_PARALLEL_ADDR_INVALID: Trapped_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_PCB_COMMAND_PARITY_ERROR: Trapped_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_GENERAL_TIMEOUT: Trapped_General_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: Trapped_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRAPPED_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: Trapped_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE error mask register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018002"</A>0000000020018002 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_ERROR_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_ERR_MASK_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_WDATA_PARITY_ERROR: mask_PCB_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_ADDRESS_PARITY_ERROR: mask_PCB_address_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_WDATA_PARITY_ERROR: mask_DL_return_wdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_DL_RETURN_P0_ERROR: mask_DL_return_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_RDATA_PARITY_ERROR: mask_UL_rdata_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UL_P0_ERROR: mask_UL_P0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_INTERFACE_MACHINE: mask_parity_error_on_interface_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PARITY_ERROR_ON_P2S_MACHINE: mask_parity_error_on_p2s_machine</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULCCH: mask_timeout_while_waiting_for_ULCCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_DLDCH_RETURN: mask_timeout_while_waiting_for_DLDCH_return</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TIMEOUT_WHILE_WAITING_FOR_ULDCH: mask_timeout_while_waiting_for_ULDCH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_LOCK_ERR: mask_pscom_lock_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_READ_WRITE_NVLD: mask_pscom_parallel_read_write_nvld</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PSCOM_PARALLEL_ADDR_INVALID: mask_pscom_parallel_addr_invalid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PCB_COMMAND_PARITY_ERROR: mask_PCB_command_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_GENERAL_TIMEOUT: mask_general_timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_ACCESS_VIOLATION: mask_satellite_acknowledge_access_violation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SATELLITE_ACKNOWLEDGE_INVALID_REGISTER: mask_satellite_acknowledge_invalid_register</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PSCOMLE Address Trap Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018003"</A>0000000020018003 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.ADDR_TRAP_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.ADDR_LAST_TRAP_LT_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.FSM_STATE_CAPTURE_LT_0_INST.LATC.L2(0:12) [0000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.SATELLITE_ACK_TRAP_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.PCB_REQ_MASTER_ADDR_TRAP_LT_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_ADDRESS_OF_LAST_TRANSACTION_WITH_ERROR: PCB_address_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PCB_READ_NOTWRITE_OF_LAST_TRANSACTION_WITH_ERROR: PCB_read_notwrite_of_last_transaction_with_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_ADDR_LAST_TRAP_LT: reserved_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SERIAL2PARALLEL_STATE_MACHINE_AT_TIME_OF_ERROR: Serial2Parallel_state_machine_at_time_of_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_RETURN_PARITY: Satellite acknoledge bit: set to 1 if no parity error detected of Sat.No and Ack-bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_WRITE_PARITY_ERROR: set if write parity error detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_ACCESS_VIOLATION: set if invalid read or write access detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SATELLITE_ACKNOWLEDGE_BIT_INVALID_REGISTER: set if invalid register address detected by satellite</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LAST_MASTERID: MasterID of the last non-internal PSCOM transation</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Lock Enable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018005"</A>0000000020018005 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_ENABLE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENABLE_RING_LOCKING: General enable of ring locking upon write to specific ring</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RESERVED_RING_LOCKING: reserved</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WRITE PROTECT RINGS Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018006"</A>0000000020018006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_RINGS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_RINGS_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_PROTECT_RINGS: write protect bit map for each ring</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Atomic Lock Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018007"</A>0000000020018007 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.ATOMIC_LOCK_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.ATOMIC_LOCK_ENABLE_MASK_Q_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ATOMIC_LOCK_MASK: bit mask for atomic locking on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Ring Fence Enable Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018008"</A>0000000020018008 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.PSC.PSC0.RING_FENCE_MASK_LATCH_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.PSC.PSC0.RING_FENCE_ENABLE_MASK_Q_INST.LATC.L2(1:31) [0000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RING_FENCE_ENABLE_MASK: bit mask for ring fenceing on a ring-by-ring basis</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018200"</A>0000000020018200 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018201"</A>0000000020018201 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018202"</A>0000000020018202 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018203"</A>0000000020018203 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018204"</A>0000000020018204 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018205"</A>0000000020018205 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018206"</A>0000000020018206 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018207"</A>0000000020018207 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018208"</A>0000000020018208 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018209"</A>0000000020018209 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018220"</A>0000000020018220 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018221"</A>0000000020018221 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018222"</A>0000000020018222 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018223"</A>0000000020018223 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018224"</A>0000000020018224 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018225"</A>0000000020018225 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018226"</A>0000000020018226 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018227"</A>0000000020018227 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018228"</A>0000000020018228 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018229"</A>0000000020018229 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA0.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018240"</A>0000000020018240 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018241"</A>0000000020018241 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018242"</A>0000000020018242 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018243"</A>0000000020018243 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018244"</A>0000000020018244 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018245"</A>0000000020018245 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018246"</A>0000000020018246 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018247"</A>0000000020018247 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018248"</A>0000000020018248 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018249"</A>0000000020018249 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018260"</A>0000000020018260 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018261"</A>0000000020018261 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018262"</A>0000000020018262 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018263"</A>0000000020018263 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018264"</A>0000000020018264 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018265"</A>0000000020018265 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018266"</A>0000000020018266 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018267"</A>0000000020018267 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018268"</A>0000000020018268 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018269"</A>0000000020018269 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA1.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018280"</A>0000000020018280 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018281"</A>0000000020018281 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018282"</A>0000000020018282 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018283"</A>0000000020018283 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018284"</A>0000000020018284 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018285"</A>0000000020018285 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018286"</A>0000000020018286 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018287"</A>0000000020018287 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018288"</A>0000000020018288 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018289"</A>0000000020018289 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A0"</A>00000000200182A0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A1"</A>00000000200182A1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A2"</A>00000000200182A2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A3"</A>00000000200182A3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A4"</A>00000000200182A4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A5"</A>00000000200182A5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A6"</A>00000000200182A6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A7"</A>00000000200182A7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A8"</A>00000000200182A8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182A9"</A>00000000200182A9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA2.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C0"</A>00000000200182C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C1"</A>00000000200182C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C2"</A>00000000200182C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C3"</A>00000000200182C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C4"</A>00000000200182C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C5"</A>00000000200182C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C6"</A>00000000200182C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C7"</A>00000000200182C7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C8"</A>00000000200182C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182C9"</A>00000000200182C9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E0"</A>00000000200182E0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E1"</A>00000000200182E1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E2"</A>00000000200182E2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E3"</A>00000000200182E3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E4"</A>00000000200182E4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E5"</A>00000000200182E5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E6"</A>00000000200182E6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E7"</A>00000000200182E7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E8"</A>00000000200182E8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200182E9"</A>00000000200182E9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.L3TRA3.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NOT IMPLEMENTED for DCAdj</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018300"</A>0000000020018300 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_INIT_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCAdj in to the HOLD mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018301"</A>0000000020018301 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_HOLD_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_HOLD_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCAdj in to the ADJUST moSET_SINGLE_STEP_MODEde</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018302"</A>0000000020018302 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ADJUST_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_Q_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ADJUST_MD_SET: Indicator that fsm should be put in adjust mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCAdj in to the ONE SHOT mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018303"</A>0000000020018303 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ONE_SHOT_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_Q_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ONE_SHOT_MD_SET1: Indicator that fsm should be put in oneshot mode part 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCAdj in to the SINGLE STEP mode; and set the number od steps to run</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018304"</A>0000000020018304 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_SINGLE_STEP_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_Q_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.SINGLE_STEP_COUNT_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_SINGLE_STEP_MD_SET: Indicator that fsm should be put in single step mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STEP_COUNT: number of adjust iterations</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sends the soft reset command to the DCAdj</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018305"</A>0000000020018305 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SOFT_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Enables the DCC override bit 0 and sets the overide value bits 4:11</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018306"</A>0000000020018306 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.DCC_OVERRIDE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SCOM2CLKADJ.OVR_1_ENA_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SCOM2CLKADJ.OVR_1_VAL_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OVR_ENABLE: DCC override enable signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OVR_VALUE: DCC override value - gray coded; see DCC docu</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the duty cycle target value; 64 or 63 means 50%</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018308"</A>0000000020018308 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DCC_TARGET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCC_TARGET_VALUE_BIN_Q_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TARGET_VALUE: DCC target value - binary (decimal) coded</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the delay for the low pass filter settlement time</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018309"</A>0000000020018309 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_LOW_PASS_DLY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.LOW_PASS_DLY_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOW_PASS_DELAY_VALUE: Delay for the r2r ladder/DAC settlement</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the delay for the r2r ladder/DAC settlement</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830A"</A>000000002001830A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DAC_DLY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DAC_DLY_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DAC_DELAY_VALUE: Delay for the r2r ladder/DAC settlement</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the delay for the comparator settlement and the travel time for the sense signal to the RLM</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830B"</A>000000002001830B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_COMP_DLY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.COMP_DLY_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COMP_DELAY_VALUE: Delay for the comparator settlement and the travel time for the sense signal to the RLM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set some special configurations for the adjustment bahaviuor</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830C"</A>000000002001830C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.CONFIG_REG_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INVERT_SENSE: Inverts the sensor signal meaning</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJUSTMENT_DIR: Inverts the adjustment direction</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHKSW_NO_OVR_PARATIY_ERROR: Override_parity_error generated by c_clk_dcadso_cntrl_leaf</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHKSW_NO_DCC_CONFIG_VISIBLE: Data read in default mode (read_status_bits) will not contain dcadj_dcc_config</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the Measure Mode Vector</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830D"</A>000000002001830D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_MEAS_MODE_VEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MEAS_MODE_VEC_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MEASURE_MODE_VECTOR: Measure Mode Vector: Chop signal setting for the 2 measurement phases 00; 01, 10,11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Increases the DCC by one step - only valid in hold mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830E"</A>000000002001830E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_INC_DCC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Decreases the DCC by one step - only valid in hold mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001830F"</A>000000002001830F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DEC_DCC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCC out latches to the given value</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018310"</A>0000000020018310 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.ACT_VALUE_GRAY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_VALUE: DCC value - gray coded; see DCC docu</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the DCAdj into the measure only mode for duty cycle measurements - only valid in hold mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018311"</A>0000000020018311 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_MEASURE_ONLY_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_Q_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_MEASURE_ONLY_MD_SET1: Indicator that fsm should be put in measure only mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Enables and sets the override for the pwr mgmt sync_enable signal</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018312"</A>0000000020018312 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ENABLE_OVERRIDE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.SYNC_OVERRIDE_ENA_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.SYNC_OVERRIDE_VAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ENA_OVR_ENA: Enable bit for sync_enable ovr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ENA_OVR_VAL: Value for the for sync_enable ovr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the Measurement History</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018316"</A>0000000020018316 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.MEASURE_HISTORY</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MEAS_RESULT_HISTORY_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MEASURE_HIST_VAL1: Measurement History Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MEASURE_HIST_VAL2: Measurement History Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the Measurement History</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018317"</A>0000000020018317 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.STATUS_BITS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=14><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.ONE_SHOT_STATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCC_SIGNALS_Q_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.ADJUST_ERROR_SIGNAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCS_DCADJ_SENSE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.WAIT_COUNT_PRELOAD1_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.WAIT_COUNT_PRELOAD2_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.WAIT_COUNT_PRELOAD3_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.WAIT_COUNT_EN_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCADJ_DCS_CHOP_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.STATE_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.COMP_CYCLE_Q_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.CONFIG_REG_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCADJ_DCC_CONFIG_INT(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_STATE: Active adjustment phase indicator during one shot mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_OVERFLOW: DCC overflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_UNDERFLOW: DCC underflow</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_LOCK: DCAdj Lock indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJUST_ERR: Adjustment Error indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCSENSE_IN: Sense Signal from Sensor</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRELOAD1: Loading Low Pass Wait Counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRELOAD2: Loading DAC wait counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRELOAD3: Loading Sense wait counter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAIT_CNT_EN: RLM waits for LowPassFilter</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHOP: Chop signal sent to sensor</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_STATE: Adjust FSM State</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COMP_CYCLE: Comp Cycle</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INVERT_SENSE: Inverts the sensor signal meaning</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJUSTMENT_DIR: Inverts the adjustment direction</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_CONFIG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the Measurement History</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018318"</A>0000000020018318 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.PHASE_MEASUREMENT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.PHASE_MEAS_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_MEAS1_VAL: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_MEAS2_VAL: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_MEAS3_VAL: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHASE_MEAS4_VAL: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the Measurement History</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018319"</A>0000000020018319 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.AVERAGE_MEASUREMENT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MEAS_RESULT_HISTORY_Q_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.INTERVAL_Q_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.INTERVAL_Q_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCC_TARGET_VALUE_BIN_Q_INST.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MEASURE_HIST_VAL1: Measurement History Value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INTERVAL_Q: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INTERVAL_Q: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TARGET_VALUE: DCC target value - binary (decimal) coded</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the Measurement History</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001831A"</A>000000002001831A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SINGLE_STEP_COUNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCC_SIGNALS_Q_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.ADJUST_ERROR_SIGNAL_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCS_DCADJ_SENSE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.DCC_CHANGE_Q_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.CONFIG_REG_Q_INST.LATC.L2(2:3) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.STATE_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.SINGLE_STEP_COUNT_Q_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_LOCK: DCAdj Lock indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJUST_ERR: Adjustment Error indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCSENSE_IN: Sense Signal from Sensor</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCC_CHANGE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHKSW_NO_OVR_PARATIY_ERROR: Override_parity_error generated by c_clk_dcadso_cntrl_leaf</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHKSW_NO_DCC_CONFIG_VISIBLE: Data read in default mode (read_status_bits) will not contain dcadj_dcc_config</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_STATE: Adjust FSM State</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STEP_COUNT: number of adjust iterations</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the MODE FSM STATE</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001831B"</A>000000002001831B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.MODE_FSM_STATE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.MODEFSM_PREV_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.C_CLK_DCADJ_LEAF_1.IS_MODEFSM_MEAS_ONLY [X]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_FSM_STATE: MODE FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:12</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_INIT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_HOLD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_START</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_LOAD_LP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_WAIT_LP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_LOAD_DAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_WAIT_DAC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_LOAD_SENS_EN</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_MEASURE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_COMP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_EVAL</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_FINISH</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_ERROR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_STATE_WAIT_LOCK</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_MODEFSM_HOLD</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_MODEFSM_ADJUST</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_MODEFSM_ONE_SHOT</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_MODEFSM_SINGLE_STP</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_MODEFSM_MEAS_ONLY</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the SkewAdj in to the INIT mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018320"</A>0000000020018320 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INIT_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the SkewAdj in to the HOLD mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018321"</A>0000000020018321 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_HOLD_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.OP_MODE_CNTL.OP_MODE_STATE_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_SINGLE_STEP_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ONE_SHOT_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ADJUST_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_HOLD_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_INIT_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the SkewAdj in to the ADJUST mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018322"</A>0000000020018322 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_ADJUST_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.OP_MODE_CNTL.OP_MODE_STATE_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_SINGLE_STEP_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ONE_SHOT_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO_SETPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_ADJUST_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_HOLD_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO_CLRPART</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SET_INIT_MD_SET: Indicator that fsm should be put in hold mode - set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the SkewAdj in to the ONE SHOT mode</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018323"</A>0000000020018323 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_ONE_SHOT_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the SkewAdj in to the SINGLE STEP mode; and set the number od steps to run</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018324"</A>0000000020018324 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SINGLE_STEP_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sends the soft reset command to the SkewAdj</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018325"</A>0000000020018325 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SOFT_RESET</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Enables the Core ProgDelay override bit 0 and sets the overide value bits 4:7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018326"</A>0000000020018326 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CORE_OVERRIDE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SCOM2CLKADJ.OVR_1_ENA_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SCOM2CLKADJ.OVR_1_VAL_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_OVR_ENABLE: Core ProgDelay override enable signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_OVR_VALUE: Core ProgDelay override value - gray coded; see ProgDelay docu</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Enables the Cache ProgDelay override bit 0 and sets the overide value bits 4:7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018327"</A>0000000020018327 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CACHE_OVERRIDE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SCOM2CLKADJ.OVR_2_ENA_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SCOM2CLKADJ.OVR_2_VAL_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_OVR_ENABLE: Cache ProgDelay override enable signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_OVR_VALUE: Cache ProgDelay override value - gray coded; see ProgDelay docu</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Sets the number of cycle to wait until next measurement after an adjust is applied</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018328"</A>0000000020018328 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_WAIT_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.WAIT_CNT_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WAIT_CNT_VALUE: Wait count value in binary format - default is 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set number of skew sensor toggles to be ignored</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018329"</A>0000000020018329 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_IGNORE_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.IGNORE_CNT_Q_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IGNORE_CNT_VALUE: Count of skew sensor toggles to be ignored - default is 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the is late signal for the core sensor</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832A"</A>000000002001832A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CORE_IS_LATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.INVERT_CORE_IS_LATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_IS_LATE_INVERT: Invert core_is_late signal - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the is late signal for the cache sensor</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832B"</A>000000002001832B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CACHE_IS_LATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.INVERT_CACHE_IS_LATE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_IS_LATE_INVERT: Invert cache_is_late signal - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the core prog delay config signals</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832C"</A>000000002001832C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CORE_PDLYS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.INVERT_CORE_PDLYS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLYS_INVERT: Invert core_pdly bit ordering - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the cache prog delay config signals</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832D"</A>000000002001832D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CACHE_PDLYS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.INVERT_CACHE_PDLYS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLYS_INVERT: Invert cache_pdly bit ordering - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the core prog delay config signals</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832E"</A>000000002001832E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SWAP_CORE_INC_DEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.SWAP_CORE_INC_DEC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_INC_DEC_INVERT: Swap core_inc_dec - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the cache prog delay config signals</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001832F"</A>000000002001832F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SWAP_CACHE_INC_DEC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.SWAP_CACHE_INC_DEC_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_INC_DEC_INVERT: Swap cache_inc_dec - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the core sync enable signal from power mgmt</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018330"</A>0000000020018330 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_OVERRIDE_CORE_SYNC_ENABLE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.OVERRIDE_CORE_SYNC_ENABLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.OVERRIDE_CORE_SYNC_VALUE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_SYNC_ENABLE_OVERRIDE: Invert core_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_SYNC_VALUE_OVERRIDE: Invert core_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to invert the cache sync enable signal from power mgmt</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018331"</A>0000000020018331 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_OVERRIDE_CACHE_SYNC_ENABLE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.OVERRIDE_CACHE_SYNC_ENABLE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.OVERRIDE_CACHE_SYNC_VALUE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_SYNC_ENABLE_OVERRIDE: Invert cache_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_SYNC_VALUE_OVERRIDE: Invert cache_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to stick the core sync done to the sync emable input signal</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018332"</A>0000000020018332 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_STICK_CORE_SYNC_DONE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.STICK_CORE_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_SYNC_DONE_STICK: Stick core_sync_done to core_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register to stick the cache sync done to the sync emable input signal</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018333"</A>0000000020018333 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_STICK_CACHE_SYNC_DONE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.STICK_CACHE_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_SYNC_DONE_STICK: Stick cache_sync_done to core_sync_enable - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Set the register set different chicken switches</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018335"</A>0000000020018335 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_CHICKEN_SWITCHES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CNTL_REGS.CHK_SWITCH_REG_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_ERROR: Stop on Error - 1:true; 0:false</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the states of the pdly FSMs - read vector 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018336"</A>0000000020018336 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.PDLY_FSM_STATES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_PDLY_FSM.PDLY_STATE_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_PDLY_FSM.PDLY_STATE_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_STATE: Core pdly FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_STATE: Cache pdly FSM state</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the states of the incDec FSM and history - read vector 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018337"</A>0000000020018337 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.INC_DEC_FSM_STATES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.INC_DEC_FSM.INC_DEC_STATE_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.INC_DEC_FSM_STATE_HIST_0_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.INC_DEC_FSM_STATE_HIST_1_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.INC_DEC_FSM_STATE_HIST_2_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.INC_DEC_FSM_STATE_HIST_3_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INC_DEC_STATE: incDec FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INC_DEC_FMS_HIST_0: Cache pdly fsm history: T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INC_DEC_FMS_HIST_1: Cache pdly fsm history: T-1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INC_DEC_FMS_HIST_2: Cache pdly fsm history: T-2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INC_DEC_FMS_HIST_3: Cache pdly fsm history: T-3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the states of the syncDone FSMs and sync enable & done signals - read vector 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018338"</A>0000000020018338 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SYNC_DONE_FSM_STATES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.SYNC_DONE.CORE_STATE_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.SYNC_DONE.CACHE_STATE_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_ENABLE_Q_INST.LATC.CSDFFQ1.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_ENABLE_Q_INST.LATC.CSDFFQ1.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_SYNC_DONE_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_SYNC_DONE_STATE: Core syncDone FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_SYNC_DONE_STATE: Cache syncDone FSM state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_ENABLE: Core sync enable signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_SYNC_DONE: Core sync done signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_ENABLE: Cache sync enable signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_SYNC_DONE: Cache sync done signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_ERR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_ERR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HOLD_MODE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ADJUST_MODE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SINGLE_STEP_MODE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INIT_MODE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_MODE_ACTIVE</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ONE_SHOT_ADJUSTED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKEW_ADJ_ACTIVE</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the is late signals for core (core vs L3) and cache (L3 vs Nest) sensors - read vector 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018339"</A>0000000020018339 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SENSOR_DATA</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_IS_LATE_SYNC_Q_INST.LATC.CSDFFQ1.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_IS_LATE_HIST_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_IS_LATE_SYNC_Q_INST.LATC.CSDFFQ1.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_IS_LATE_HIST_Q_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_IS_LATE: Core is late signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_IS_LATE_HIST: Core is late history: 4 last values @ eval state: T0, T-1; T-2, T-3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_IS_LATE: Cache is late signal</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_IS_LATE_HIST: Cache is late history: 4 last values @ eval state T0, T-1; T-2, T-3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the state history of the Core PDLY FSM - read vector 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001833A"</A>000000002001833A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CORE_PDLY_FSM_STATES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_PDLY_FSM_STATE_HIST_0_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_PDLY_FSM_STATE_HIST_1_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_PDLY_FSM_STATE_HIST_2_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CORE_PDLY_FSM_STATE_HIST_3_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_FMS_HIST_0: Core pdly fsm history: T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_FMS_HIST_1: Core pdly fsm history: T-1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_FMS_HIST_2: Core pdly fsm history: T-2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_PDLY_FMS_HIST_3: Core pdly fsm history: T-3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the state history of the Cache PDLY FSM - read vector 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001833B"</A>000000002001833B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CACHE_PDLY_FSM_STATES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_PDLY_FSM_STATE_HIST_0_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_PDLY_FSM_STATE_HIST_1_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_PDLY_FSM_STATE_HIST_2_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.CACHE_PDLY_FSM_STATE_HIST_3_Q_INST.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_FMS_HIST_0: Cache pdly fsm history: T0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_FMS_HIST_1: Cache pdly fsm history: T-1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_FMS_HIST_2: Cache pdly fsm history: T-2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_PDLY_FMS_HIST_3: Cache pdly fsm history: T-3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reads the state of the op_mde_fsm registes (T-1) - read vector 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001833C"</A>000000002001833C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.OP_MODE_FSM_STATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SKEWADJ_COMP.OP_MODE_CNTL.OP_MODE_STATE_PRE_Q_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OP_MODE_FSM: Reads the state of the op_mde_fsm registes (t-1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 0 for config component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E0"</A>00000000200183E0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#0.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#1.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#2.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#3.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#4.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#5.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#6.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#7.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#8.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#9.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#10.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#11.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#12.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DBG_LAT_REQ#13.LAT.DBG_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.DBG_PSC_SM_STATUS_INT(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.BKEND.TRACE_STATE_LAT_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.BKEND.TRACE_FREEZE_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.BKEND.CONDITION_HISTORY_Q_INST.LATC.L2(0:11) [000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>GLB_BRCST_MODE: global_broadcast_mode (0 to 2): <BR>100: dbg_trace_run & dbg_trace_freeze <BR>101: pc_tcdbg_trace_run_fncd & dbg_trace_freeze <BR>110: dbg_triggers_out(0 to 1) <BR>111: pc_tcdbg_triggers(0 to 1) (from core) <BR><BR> glb_brcst_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SEL_MODE: Select source for trace_run and bank <BR>001: core trace run & bank <BR>010: tp broadcast run & 0 <BR>011: tc_dbg_inter_brcst latched <BR>else: dbg_trace_run & dbg_trace_bank <BR><BR> trace_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG_SEL_MODE: Select source for tcdbg_trigger(0) <BR>10: global broadcast <BR>11: pc_tcdbg_trigger (from core) <BR>else: dbg_triggers_out(0:1) <BR><BR> trig_sel_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_XSTOP_SELECTION: enable trace stop on checkstop <BR> stop_on_xstop_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_RECOV_ERR_SELECTION: enabel trace stop on recoverable error <BR> stop_on_recov_err_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_SPATTN_SELECTION: enable trace stop on special attention <BR> stop_on_spattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_HOSTATTN_SELECTION: enable trace stop on host attention <BR> stop_on_hostattn_selection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREEZE_SEL_MODE: select freeze source: <BR>0: local debug freeze <BR>1: via broadcast: tp_tcdbg_glb_brcst(1) <BR><BR> master_clock_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE: master_clock_enable for debug macro <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace_run_on<BR> trace_run_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: 00 is stopped, 01 is run, 10 is run-n, 11 is wait-n <BR><BR> stopped_00_running_01_runn_10_waitn_11_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IS_FROZEN_STATUS: 1 is frozen (needs reset) <BR><BR> is_frozen_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst1_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION_HISTORY_STATUS: Shows which condition was triggered, 1xx is condition1, x1x is condition2 or 3, xx1 is condition2 timeout <BR> Shows last condition triggered before last trace_run activated (accumulate_history = 0) or accumulated conditions (accumulate_history = 1) <BR><BR> inst2_condition_history_status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused<BR> unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E1"</A>00000000200183E1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1 � unused, tied down <BR>011 select inst3_dbg_cond2 � unused, tied down <BR>012 select inst3_dbg_cond3 � unused, tied down <BR>013 select inst3_dbg_cond2timeout � unused, tied down <BR>014 select inst4_dbg_cond1 � unused, tied down <BR>015 select inst4_dbg_cond2 � unused, tied down <BR>016 select inst4_dbg_cond3 � unused, tied down <BR>017 select inst4_dbg_cond2timeout � unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp � unused, tied down <BR>021 select inst4_dbg_trig_sp � unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C1_COUNT_LT: inst1 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_COUNT_LT: inst1 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E2"</A>00000000200183E2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#0.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_1_B: inst1_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_A: inst1_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CROSS_COUPLE_SELECT_2_B: inst1_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E3"</A>00000000200183E3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 1 for front end 1 componet</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E4"</A>00000000200183E4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=64><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#0.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#1.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#2.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#3.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#4.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#5.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#6.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#7.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#8.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#9.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#10.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#11.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#12.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#13.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#14.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#15.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#16.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#17.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#18.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#19.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#20.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#21.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#22.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#23.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#24.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#25.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#26.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#27.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#28.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#29.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#30.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#31.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#32.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#33.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#34.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#35.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#36.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#37.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#38.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#39.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#40.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#41.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#42.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#43.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#44.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#45.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#46.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#47.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#48.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#49.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#50.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#51.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#52.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#53.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#54.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#55.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#56.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#57.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#58.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#59.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#60.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#61.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#62.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_A: Multiplexer for cond1_trig_in(0) <BR>000 select constant 0 <BR>001 select constant 1 <BR>-- CONDITION FEEDBACK -- <BR>002 select inst1_dbg_cond1 <BR>003 select inst1_dbg_cond2 <BR>004 select inst1_dbg_cond3 <BR>005 select inst1_dbg_cond2timeout <BR>006 select inst2_dbg_cond1 <BR>007 select inst2_dbg_cond2 <BR>008 select inst2_dbg_cond3 <BR>009 select inst2_dbg_cond2timeout <BR>010 select inst3_dbg_cond1 � unused, tied down <BR>011 select inst3_dbg_cond2 � unused, tied down <BR>012 select inst3_dbg_cond3 � unused, tied down <BR>013 select inst3_dbg_cond2timeout � unused, tied down <BR>014 select inst4_dbg_cond1 � unused, tied down <BR>015 select inst4_dbg_cond2 � unused, tied down <BR>016 select inst4_dbg_cond3 � unused, tied down <BR>017 select inst4_dbg_cond2timeout � unused, tied down <BR>018 select inst1_dbg_trig_sp <BR>019 select inst2_dbg_trig_sp <BR>020 select inst3_dbg_trig_sp � unused, tied down <BR>021 select inst4_dbg_trig_sp � unused, tied down <BR>022 select tctrc_tcdbg_trigger_a(0) <BR>023 select tctrc_tcdbg_trigger_b(0) <BR>024 select tctrc_tcdbg_trigger_a(0) and tctrc_tcdbg_trigger_b(0) <BR>025 select tctrc_tcdbg_trigger_a(1) <BR>026 select tctrc_tcdbg_trigger_b(1) <BR>027 select tctrc_tcdbg_trigger_a(1) and tctrc_tcdbg_trigger_b(1) <BR>028 select tctrc_tcdbg_trigger_a(2) <BR>029 select tctrc_tcdbg_trigger_b(2) <BR>030 select tctrc_tcdbg_trigger_a(2) and tctrc_tcdbg_trigger_b(2) <BR>031 select tctrc_tcdbg_trigger_a(3) <BR>032 select tctrc_tcdbg_trigger_b(3) <BR>033 select tctrc_tcdbg_trigger_a(3) and tctrc_tcdbg_trigger_b(3) <BR>034 select tctrc_tcdbg_trigger_a(4) <BR>035 select tctrc_tcdbg_trigger_b(4) <BR>036 select tctrc_tcdbg_trigger_a(4) and tctrc_tcdbg_trigger_b(4) <BR>037 select tctrc_tcdbg_trigger_a(5) <BR>038 select tctrc_tcdbg_trigger_b(5) <BR>039 select tctrc_tcdbg_trigger_a(5) and tctrc_tcdbg_trigger_b(5) <BR>040 select tctrc_tcdbg_trigger_a(6) <BR>041 select tctrc_tcdbg_trigger_b(6) <BR>042 select tctrc_tcdbg_trigger_a(6) and tctrc_tcdbg_trigger_b(6) <BR>043 select tctrc_tcdbg_trigger_a(7) <BR>044 select tctrc_tcdbg_trigger_b(7) <BR>045 select tctrc_tcdbg_trigger_a(7) and tctrc_tcdbg_trigger_b(7) <BR>046 select tctrc_tcdbg_trigger_a(8) <BR>047 select tctrc_tcdbg_trigger_b(8) <BR>048 select tctrc_tcdbg_trigger_a(8) and tctrc_tcdbg_trigger_b(8) <BR>049 select tctrc_tcdbg_trigger_a(9) <BR>050 select tctrc_tcdbg_trigger_b(9) <BR>051 select tctrc_tcdbg_trigger_a(9) and tctrc_tcdbg_trigger_b(9) <BR>052 select tctrc_tcdbg_trigger_a(10) <BR>053 select tctrc_tcdbg_trigger_b(10) <BR>054 select tctrc_tcdbg_trigger_a(10) and tctrc_tcdbg_trigger_b(10) <BR>055 select tctrc_tcdbg_trigger_a(11) <BR>056 select tctrc_tcdbg_trigger_b(11) <BR>057 select tctrc_tcdbg_trigger_a(11) and tctrc_tcdbg_trigger_b(11) <BR>058 select tctrc_tcdbg_trigger_a(12) <BR>059 select tctrc_tcdbg_trigger_b(12) <BR>060 select tctrc_tcdbg_trigger_a(12) and tctrc_tcdbg_trigger_b(12) <BR>061 select tctrc_tcdbg_trigger_a(13) <BR>062 select tctrc_tcdbg_trigger_b(13) <BR>063 select tctrc_tcdbg_trigger_a(13) and tctrc_tcdbg_trigger_b(13) <BR>064 select tctrc_tcdbg_trigger_a(14) <BR>065 select tctrc_tcdbg_trigger_b(14) <BR>066 select tctrc_tcdbg_trigger_a(14) and tctrc_tcdbg_trigger_b(14) <BR>-- LOGIC (UNIT) TRIGGERS -- <BR>EP: 0:3 L3C0, 4:7 L3C1, 8:9 GX, 10 TP (hang), 11 spare, 12:13 MCA, 14:15 spare <BR>ES: 0:4 L4C, 5:6 L4F, 7:8 TPTOD, 9 TP (hang), 10:15 spare <BR>067 select logic_trigger_in(0) <BR>068 select logic_trigger_in(1) <BR>069 select logic_trigger_in(2) <BR>070 select logic_trigger_in(3) <BR>071 select logic_trigger_in(4) <BR>072 select logic_trigger_in(5) <BR>073 select logic_trigger_in(6) <BR>074 select logic_trigger_in(7) <BR>075 select logic_trigger_in(8) <BR>076 select logic_trigger_in(9) <BR>077 select logic_trigger_in(10) <BR>078 select logic_trigger_in(11) <BR>079 select logic_trigger_in(12) <BR>080 select logic_trigger_in(13) <BR>081 select logic_trigger_in(14) <BR>082 select logic_trigger_in(15) <BR>083 select pc_tcdbg_trigger(0) <BR>084 select pc_tcdbg_trigger(1) <BR>085 select tctrc_tcdbg_glb_brcst(0) <BR>086 select tctrc_tcdbg_glb_brcst(1) <BR>087 select xstop_err <BR>088 select recov_err <BR>089 select spattn <BR>090 select hostattn <BR>091 select fir_dbg_local_xstop_err <BR>092 select tc_dbg_inter_brcst(0) <BR>093 select tc_dbg_inter_brcst(1) <BR>-- CORE TRIGGERS (EP chip only) -- <BR>Note: set core_slave_mode to honor ec[0:5]_tc_trace_run <BR>094 select core trigger 0: any rising edge of ec[0:5]_tc_trace_run(0) <BR>095 select core trigger 1: any rising edge of ec[0:5]_tc_trace_run(1) <BR>096 select core trigger 2: any falling edge of ec[0:5]_tc_trace_run(0) <BR>097 select core trigger 3: any falling edge of ec[0:5]_tc_trace_run(1) <BR>098 select glb_trig_or_trace_in(0) <BR>099 select glb_trig_or_trace_in(1) <BR>100 select core_local_brcst_trc(0) <BR>101 select core_local_brcst_trc(1) <BR>102 select glb_freeze_brcst_rec(0) <BR>103 select trig_2_extern_in(0) <BR>104 select trig_2_extern_in(1) <BR>105 select dbg_triggers_out(2) <BR>106 select dbg_triggers_out(3) <BR>107 select dbg_triggers_out(4) <BR>108 select dbg_triggers_out(5) <BR>109 select dbg_triggers_out(6) <BR>100 select tcdbg_trigger_in(0) <BR>111 select tcdbg_trigger_in(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND1_SEL_B: Multiplexer for cond1_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_A: Multiplexer for cond2_trig_in(0) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND2_SEL_B: Multiplexer for cond2_trig_in(1) <BR>Selection as cond1_trig_in(0) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_INAROW_MODE: front end instance 1 c1_inarow_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE1: front end instance 1 and trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE1: front end instance 1 inverted trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE1: front end instance 1 edge trigger mode condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_1: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_INAROW_MODE: front end instance 1 Counter 2 in-a-rwo mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_AND_TRIGGER_MODE2: front end instance 1 and trigger mode2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_NOT_TRIGGER_MODE2: front end instance 1 inverted (not) trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EDGE_TRIGGER_MODE2: front end instance 1edge trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_UNUSED_2: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE_RESET: front end instance 1 condition3 enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_TO_MODE: front end instance 1 exact timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C2TIMER_ON_C1: front end instance 1 reset condition2 timer on condition1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_ON_C0: front end instance 1 reset condition3 on condition0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_TO_MODE: front end instance 1 slow timeout mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_EXACT_RESET_C3_ON_TO: front end instance 1 exact reset condition3 on timeout</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C1_COUNT_LT: inst2 condition1 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_COUNT_LT: inst2 condition2 counter compare value</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_RESET_C3_SELECT: front end instance 1: reset condition3 for reset_c3_on_c0 <BR>0b100: dbg_cross_couple_triggers(4) <BR>0b101: dbg_cross_couple_triggers(12) <BR>0b110: dbg_cross_couple_triggers(20) <BR>0b111: dbg_cross_couple_triggers(28) <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 2 for fronte end 1 component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E5"</A>00000000200183E5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=45><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#64.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#65.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#66.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#67.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#68.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#69.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#70.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#71.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#72.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#73.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#74.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#75.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#76.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#77.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#78.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#79.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#80.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#81.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#82.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#83.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#84.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#85.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#86.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#87.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#88.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#89.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#90.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#91.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#92.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#93.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#94.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#95.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#96.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#97.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#98.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#99.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#100.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#101.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#102.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#103.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#104.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#105.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#106.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.NUM_OF_COND_COMP#1.LAT_REQ#107.LAT.COND_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_A: Cross coupling is the same of all selectors: <BR>00000 - selects inst1_cond1_trig_a <BR>00001 - selects inst1_cond1_trig_b <BR>00010 - selects inst1_cond2_trig_a <BR>00011 - selects inst1_cond2_trig_b <BR>00100 - selects inst1_condition1 <BR>00101 - selects inst1_condition2 <BR>00110 - selects inst1_condition3 <BR>00111 - selects inst1_cond2_timeout <BR>01000 - selects inst2_cond1_trig_a <BR>01001 - selects inst2_cond1_trig_b <BR>01010 - selects inst2_cond2_trig_a <BR>01011 - selects inst2_cond2_trig_b <BR>01100 - selects inst2_condition1 <BR>01101 - selects inst2_condition2 <BR>01110 - selects inst2_condition3 <BR>01111 - selects inst2_cond2_timeout <BR>10000 - selects inst3_cond1_trig_a <BR>10001 - selects inst3_cond1_trig_b <BR>10010 - selects inst3_cond2_trig_a <BR>10011 - selects inst3_cond2_trig_b <BR>10100 - selects inst3_condition1 <BR>10101 - selects inst3_condition2 <BR>10110 - selects inst3_condition3 <BR>10111 - selects inst3_cond2_timeout <BR>11000 - selects inst4_cond1_trig_a <BR>11001 - selects inst4_cond1_trig_b <BR>11010 - selects inst4_cond2_trig_a <BR>11011 - selects inst4_cond2_trig_b <BR>11100 - selects inst4_condition1 <BR>11101 - selects inst4_condition2 <BR>11110 - selects inst4_condition3 <BR>11111 - selects inst4_cond2_timeout <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_1_B: inst2_cross_couple_select_1_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_A: inst2_cross_couple_select_2_a</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CROSS_COUPLE_SELECT_2_B: inst2_cross_couple_select_2_b</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_TO_CMP_LT: compare value for special counter sp_cnt_lt in debug component 2</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183E6"</A>00000000200183E6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 10 for debug backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183ED"</A>00000000200183ED (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_TRACE_REG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=47><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#0.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#1.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#2.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#3.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#4.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#5.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#6.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#7.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#8.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#9.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#10.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#11.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#12.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#13.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#14.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#15.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#16.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#17.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#18.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#19.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#32.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#33.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#34.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#35.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#36.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#37.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#38.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#39.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#40.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#41.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#42.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#43.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#44.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#45.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#46.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#47.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#48.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#49.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#50.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#51.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#52.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#53.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#54.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#55.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#56.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#57.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_COND3_ENABLE: Enable of instance 1 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_COND3_ENABLE: Enable of instance 2 condition 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_COND3_ENABLE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_SLOW_LFSR_MODE: Enable slow lfsr mode of front end instance 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST3_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST4_SLOW_LFSR_MODE: UNUSED</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_TRIG_SEL: Select inst1 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_TRIG_SEL: Select inst1 condition2 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_TRIG_SEL: Select inst1 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_TRIG_SEL: Select inst2 condition1 for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_TRIG_SEL: Select inst2 condition2 trigger for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_TRIG_SEL: Select inst2 c2 time-out counter for output (external) triggers <BR>00 = do nothing <BR>01 = trigger_out(0) <BR>10 = trigger_out(1) <BR>11 = trigger_out(2) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_STOP: enable trigger on stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXT_TRIG_ON_FREEZE: enable trigger on freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS0_TRIG_SEL: Select which of the debug events of the debug front end component will be used for dbg_triggers_out(3) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_RAS1_TRIG_SEL: Select which of the debug event of the debug front end component s will be multiplexed to dbg_triggers_out(4) of the debug backend component <BR> 00001 = inst1_condition1_lt <BR> 00010 = inst1_cond2_3_event <BR> 00100 = inst1_cond2_timeout <BR> 01001 = inst2_condition1_lt <BR> 01010 = inst2_cond2_3_event <BR> 01100 = inst2_cond2_timeout <BR> 10001 = inst3_condition1_lt unused <BR> 10010 = inst3_cond2_3_event unused <BR> 10100 = inst3_cond2_timeout unused <BR> 11001 = inst4_condition1_lt unused <BR> 11010 = inst4_cond2_3_event unused <BR> 11100 = inst4_cond2_timeout unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TP_TRIG_SEL: select which of the debug events will be multiplexed to dbg_triggers_out(5 to 6) of the debug backend logic component <BR> 00 = triggers_out_lt(0) & triggers_out_lt(1) <BR> 01 = triggers_out_lt(0) & triggers_out_lt(2) <BR> 10 = triggers_out_lt(1) & triggers_out_lt(2) <BR> 11 = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DBG_ARM_SEL: select which of the debug events will be multiplexed to dbg_wat_arm (unused) <BR> XXXX = unused <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(0) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_LEVEL_SEL: Select additional conditions for output (external) trigger signal trigger_out(1) <BR>Note: some are N/A for zG+ (inst3/4 conditions are tied to zero) <BR>0001 = inst1_cond3_state_int(1) <BR>0010 = inst1_cond3_state_int(0) <BR>0011 = inst2_cond3_state_int(1) <BR>0100 = inst2_cond3_state_int(0) <BR>0101 = inst3_cond3_state_int(1) <BR>0110 = inst3_cond3_state_int(0) <BR>0111 = inst4_cond3_state_int(1) <BR>1000 = inst4_cond3_state_int(0) <BR>1001 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) <BR>1010 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) <BR>1011 = inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR>1100 = inst3_cond3_state_int(1) and inst4_cond3_state_int(1) <BR>1101 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) <BR>1110 = inst1_cond3_state_int(1) and inst2_cond3_state_int(1) and inst3_cond3_state_int(1) <BR>1111 = inst1_cond3_state_int(1) or inst2_cond3_state_int(1) or inst3_cond3_state_int(1) or inst4_cond3_state_int(1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug macro configuration register 11 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183EE"</A>00000000200183EE (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_TRACE_REG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=33><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#64.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#65.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#66.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#67.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#68.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#69.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#70.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#71.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#72.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#73.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#74.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#75.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#88.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#89.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#90.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#91.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#92.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#93.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#100.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#101.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#102.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#103.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#104.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#105.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#112.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#113.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#114.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#115.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#116.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#117.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#118.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#119.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_DO: Inst1 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_DO: Inst1 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_DO: Inst1 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_DO: inst2 action selection , condition1: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_DO: Inst2 action selection , condition2: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_DO: Inst2 action selection , c2_timeout: <BR>00 = nothing, 01 = start, <BR>10 = stop, 11 = run-N: start now, stop after n cycles <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_WAITN: for wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION1_ACTION_BANK: trace bank switch (inst1, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CONDITION2_ACTION_BANK: trace bank switch (inst1, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst1, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION1_ACTION_BANK: trace bank switch (inst2, condition1)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CONDITION2_ACTION_BANK: trace bank switch (inst2, condition2)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_C2_TIMEOUT_ACTION_BANK: trace bank switch (inst2, c2_timeout)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst1_condition1_lt <BR>001 = inst1_condition2_lt <BR>010 = inst1_condition3_lt <BR>011 = inst1_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST1_CHECKSTOP_MODE_SELECTOR: enable_fir_trig_xstop: enable checkstop on debug trigger: <BR>0 = disable checksop on debug trigger <BR>1 = enable checksop on debug trigger <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_LT: Select additional condition with fir_error_lt for dbg_fir_xstop_on_trig output: <BR>000 = inst2_condition1_lt <BR>001 = inst2_condition2_lt <BR>010 = inst2_condition3_lt <BR>011 = inst2_cond2_timeout_lt <BR>1XX = disable checkstop_mode <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>INST2_CHECKSTOP_MODE_SELECTOR: enable_fir_error_xstop: enable checkstop on fir error: <BR>0 = disable checkstop on fir error <BR>1 = enable checkstop on fir error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Debug Macro configuration register 12 for backend component</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183EF"</A>00000000200183EF (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DBG_TRACE_MODE_REG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=25><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#128.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#129.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#130.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#131.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#132.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#133.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#134.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#135.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#136.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#137.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#138.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#139.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#140.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#141.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#142.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#143.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#144.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#145.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#146.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#147.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#148.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#149.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#150.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.TRAC_LAT_REQ#151.LAT.TRAC_REG_MODE.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RUNN_COUNT_COMPARE_VALUE: Compare value for the run-N counter used in trace modes run-N and wait-N</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMM_FREEZE_MODE: immediate freeze mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STOP_ON_ERR: stop and freeze on xstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_ON_RUNN_MATCH: bank switch on runn match</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FORCE_TEST_MODE: force run-N condition to be true</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACCUM_HIST_MODE: accumulate history mode, do not clear history mode when trace_run active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FRZ_COUNT_ON_FRZ: freeze condition counters on trace freeze</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_BANK: extends bank signal so that it can be picked up by trace if slower trace macro (0x11 = 4:1, 0x10 = 3:1, 0x01 = 2:1, else 1x</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace start/stop/rest using scom command, use write data(0/1/2) = 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183F0"</A>00000000200183F0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.DEBUG_TRACE_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.DEBUG_TRACE_CONTROL(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_trace_reset</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>xtra / dedicated trace mode register for core triggers</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200183F1"</A>00000000200183F1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.EPS.DBG.XTRA_TRACE_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.EPS.DBG.CONFIG.XTRA_TRACE_MODE_LT_INST.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>XTRA_TRACE_MODE_DATA: xtra / dedicated trace mode register for core triggers</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018400"</A>0000000020018400 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018401"</A>0000000020018401 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018402"</A>0000000020018402 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018403"</A>0000000020018403 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018404"</A>0000000020018404 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018405"</A>0000000020018405 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018406"</A>0000000020018406 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018407"</A>0000000020018407 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018408"</A>0000000020018408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018409"</A>0000000020018409 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018440"</A>0000000020018440 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018441"</A>0000000020018441 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018442"</A>0000000020018442 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_TRCTRL_TRARR_RD_ACT: disable constant rd_act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018443"</A>0000000020018443 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018444"</A>0000000020018444 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018445"</A>0000000020018445 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018446"</A>0000000020018446 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018447"</A>0000000020018447 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018448"</A>0000000020018448 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018449"</A>0000000020018449 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>TPEQP.TPCL3.QMETRA0.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018600"</A>0000000020018600 (SCOM)<BR>
<A NAME="0000000020018601"</A>0000000020018601 (SCOM1)<BR>
<A NAME="0000000020018602"</A>0000000020018602 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L3 FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RDDSP_SEGR_MODE_ALL_MEM_UNAVAIL_ERR: When this error occurs, no members are available for a particular CGC. This will cause an infinite hang of a CI machine. There may be no members available due to a combination of line delete, way disable, and segr lco/qbit mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CHIP_CONTAINED_ERR: L3 attempted to master a CP (Castout/Push) command to the fabric when in chip_contained mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPO_TABLE_ERR: Access attempted to use invalid topology table entry. Access may be from CO, RD, PF or snoop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DRAM_POS_WORDLINE_FAIL: This error indicates at least 1 CE and 1 UE have occurred within 1 fabric data hang pulse interval. This is an indication that a wordline fail may be occurring.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RD_DF_CE_DET_NOT_LINDEL_REQ: CE detected along read dataflow. This may assert due to cache read, casthru, pf_byp. If we are configured to do a single line delete and detect a CE for a cache read from a snoop/read machine, then fir26 will assert instead (fir4 will not assert). If set to do continuous line deletes fir4 will assert on CE (fir26 will not assert).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RD_DF_UE_DET: UE detected along read dataflow. May assert due to cache read, casthru, pf_byp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RD_DF_SUE_DET: SUE detected along read dataflow. May assert due to cache read, casthru, pf_byp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_CE_FROM_PB: CE detected along write dataflow with data from PowerBus (Prefetch, LCO or Cache Inject)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_UE_FROM_PB: UE detected along write dataflow with data from PowerBus (Prefetch, LCO or Cache Inject)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_SUE_FROM_PB: SUE detected along write dataflow with data from PowerBus (Prefetch, LCO or Cache Inject)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_CE_FROM_L2_OR_WIHPC: CE detected along write dataflow with data from L2 CPI buffer or WIHPC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_UE_FROM_L2_OR_WIHPC: UE detected along write dataflow with data from L2 CPI buffer or WIHPC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WR_DF_SUE_FROM_L2_OR_WIHPC: SUE detected along write dataflow with data from L2 CPI buffer or WIHPC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DIR_RD_CE_DET: Directory CE Occured</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DIR_RD_UE_DET: Directory UE Occured</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DIR_RD_PHANTOM_ERROR: Directory error occured but no error found during re-read of the directory again</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PB_MAST_WR_ADDR_ERR: Received addr_error cresp on Snoop Machine or Castout Operation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PB_MAST_RD_ADDR_ERR: Received addr_error cresp for Prefetch Operation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PB_HANG_POLL: Asserts when the L3 returns presp_rty_other to a PowerBus hang.poll or hang.check RCMD. This is typically masked, but provides an indication that an operation hang has been detected and signalled.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LRU_INVAL_CNT: lru invalid count error. Violation of requirement that, when not in dmap or fixed-member mode, each group must have a member with lru_cnt=0 for 1st class and a member with lru_cnt=0 for 2nd class if there is a 2nd class member. Will not assert when an lru_cnt=0 is found for a member that is disabled. This error is typically masked because l3_lru_vic_sel_error is the true check for LRU errors. This is only a partial check (it doesn't check for multiple lru_cnt=0) and it can assert even when the LRU array contents are not used (error is in a class that isn't used) This error (missing lru_cnt=0) is recoverable - the L3 fails dispatch and then goes into random-victim- selection mode until it succeeds. This bit may assert despite no error if the group and config have changed since the last time the CGC was accessed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_FIR_SPARE20: spare20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_FIR_SPARE21: spare21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_FIR_SPARE22: spare22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_MACH_HANG_DETECTED: Prefetcj or Write Inject machine PowerBus data hang check</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_HW_CONTROL_ERR: Hardware Control Error. See Hardware Control Error Read0/1 SCOM Registers for details.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SNP_CACHE_INHIBIT_ERR: Cache Inhibited operation was hit in the L3 directory. This is usually a software bug.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LINE_DEL_CE_DONE: Snoop Machine or Read machine has performed a line delete from a cache read</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LCO_IN_NOT_PROX_ERR: Indicates that this l3 has snooped an incoming lco and in which the source (rcmdx_source) is not proxime. This is likely due to a programming error and could result in multiple owners of a line</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LRU_VIC_SEL_ERROR: Indicates the L3 is inserting a line and thus a victimization might be needed (if there are no invalid line in the CGC), but the L3 failed to select exactly one member for (possible) victimization. This asserts due to a LRU array bit error (lru_inval_cnt_err may also asserts). This may assert despite no error if the group and config have changed since the last time the CGC was accessed. This error is recoverable - the L3 fails dispatch and then goes into random-victim- selection mode until it succeeds, at which time (sometimes prior to this) the error is overwritten. On an L2-read or snoop, an LRU array is read, but errors aren't checked or corrected because there is no LRU array write.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_ALL_MEMBERS_DELETED_ERROR: All members are either column or line deleted in some CGC class</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LCO_IN_CHIPLET_ID_MISMATCH: Indicates that this l3 has snooped an incoming lco and we are the target however, our lco target id (set via SCOM in mode_reg1) does not match the chiplet id set by pb through input pins pb_ex_chiplet_id_dc Note that in chip-contained mode, the LCOs ID are often set to values that dont match the pb_ex_chiplet_id, thus this error is masked in that mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PB_MAST_WR_ACK_DEAD: Received ack_dead or ed_ack_dead cresp on CO, SN operation (pb write)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PB_MAST_RD_ACK_DEAD: Received ack_dead or ed_ack_dead cresp on PF operation (pb read)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018603"</A>0000000020018603 (SCOM)<BR>
<A NAME="0000000020018604"</A>0000000020018604 (SCOM1)<BR>
<A NAME="0000000020018605"</A>0000000020018605 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L3 FIR Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_rddsp_segr_mode_all_mem_unavail_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_chip_contained_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_topo_table_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_dram_pos_wordline_fail_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_rd_df_ce_det_not_lindel_req_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_rd_df_ue_det_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_rd_df_sue_det_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_ce_from_pb_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_ue_from_pb_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_sue_from_pb_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_ce_from_l2_or_wihpc_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_ue_from_l2_or_wihpc_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_wr_df_sue_from_l2_or_wihpc_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_dir_rd_ce_det_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_dir_rd_ue_det_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_dir_rd_phantom_error_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_pb_mast_wr_addr_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_pb_mast_rd_addr_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_pb_hang_poll_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_lru_inval_cnt_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_fir_spare20_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_fir_spare21_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_fir_spare22_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_mach_hang_detected_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_hw_control_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_snp_cache_inhibit_err_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_line_del_ce_done_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_lco_in_not_prox_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_lru_vic_sel_error_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_all_members_deleted_error_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_lco_in_chiplet_id_mismatch_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_pb_mast_wr_ack_dead_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_pb_mast_rd_ack_dead_mask</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>l3 FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018606"</A>0000000020018606 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>l3 FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>l3 FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018607"</A>0000000020018607 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>l3 FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1: Action1 select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Mode Register 1 - lco cfg register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860A"</A>000000002001860A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.MODE_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:38</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.MODE_REG1_LT_0_INST.LATC.L2(0:38) [000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LCO_ENABLE_CFG: When ON, enables L3.1 lateral cast outs. If on, the user MUST configure id and victim fields in this register! Also, when modifying any of the target IDs or victim bits while the machine is running, you must scom write this bit OFF first, and then write it back ON along with the other updates. A leading edge detect of 0 to 1 causes the logic to sample the other bits.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_MY_LCO_TARGET_ID_CFG: Sets the target id for this l3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LCO_TARGETS_CFG: Enable bits to allow sending an outbound LCO to the associated LCO-target-ID. Normally, two or more LCO-targets (other than the LCO-master) must be enabled. If no LCO-targets are enabled, Master-LCO must be disabled (dial l3_lco_enable_cfg=OFF). If only 1 LCO-target is enabled (self doesnt count), Master-LCO can be enabled by dial l3_lco_to_another_l3s_home_region_en_cfg=ON or l3_lco_heur_ck_dis_cfg=ON, but performance is quirky (recommend LCO disable instead) Typically there are two Sl domains (west and east) on a chip, where the even EQs are in the West, and the Odd EQs are in the East. In such an environment, all enabled LCO-targets should be among either the West, or the East domain (should not have targets in both domains). The physical target ids of each L3 is then mapped into the 2 West and East domains as follows: West = physical IDs 0-3, 8-11, 16-19, 24-27 East = physical IDs 4-7, 12-15, 20-23, 28-31 l3_lco_targets_cfg(6:9) -> 0:3 West (EQ0) l3_lco_targets_cfg(10:13) -> 4:7 East (EQ1) l3_lco_targets_cfg(14:17) -> 8:11 West (EQ2) l3_lco_targets_cfg(18:21) -> 12:15 East (EQ3) l3_lco_targets_cfg(22:25) -> 16:19 West (EQ4) l3_lco_targets_cfg(26:29) -> 20:23 East (EQ5) l3_lco_targets_cfg(30:33) -> 24:27 West (EQ6) l3_lco_targets_cfg(34:37) -> 28:31 East (EQ7)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CINJ_LCO_DIS_CFG: When on, disables acceptance of cache injects and LCOs. This is just for back-up purposes</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Cache Way Disable</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860B"</A>000000002001860B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.CAC_WAY_DIS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.CAC_WAY_DIS_REG_LT_0_INST.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CAC_WAY_DIS_CFG: Cache Way Disable. Each bit disables a pair of ways. When bit 0=1, way0 and way8 are disabled. When bit 1=1, way1 and way9 are disabled, etc. A cache-line is never inserted into a disabled way; however, a read-hit to a disabled way can still occur. Thus, this can be used to make segments of the cache effectively read-only. This register can also be used in the lab to arrange a stress mode in which the L3 more frequenctly casts out lines. This is typically done by setting this register to 01111111b, which make the L3 effectively a 2-way cache of 512KB in size.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Wifsm Inject Disable Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860C"</A>000000002001860C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.WIFSM_INJ_DIS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.WIFSM_INJ_DIS_REG_LT_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WIFSM_INJ_DIS_CFG: Limits the number of wifsms (per port) that can be used for injects (cl_dma_inj and pr_dma_inj). The use case for this is when this l3 is used as a backing l3 (there is another active on-chip l3 with l3_castout_to_backing_l3_en_cfg ON). Must be set to less than 4 if multiple injects to backing L3's can be pending at one time to ensure injects can't indefinitely hold off cache-L3 castouts <BR>Dial enums:<BR>DIS_0=>0b00<BR>DIS_1=>0b01<BR>DIS_2=>0b10<BR>DIS_3=>0b11</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Error Inject Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860D"</A>000000002001860D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.ERR_INJ_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.ERR_INJ_REG_LT_0_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SINGLE_CAC_ERR_INJ: When ON, injects a single error into the cache. Cleared by hardware when injection has occurred.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SOLID_CAC_ERR_INJ: When ON, injects a solid error into the cache</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CAC_ERR_INJ_TYPE: Define Cache Error Inject type <BR>Dial enums:<BR>INJ_CE_ERR=>0b00<BR>INJ_UE_ERR=>0b10<BR>INJ_SUE_ERR=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SINGLE_DIR_ERR_INJ: When ON, injects a single error into the directory. Cleared by hardware when injection has occurred.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SOLID_DIR_ERR_INJ: When ON, repeatedly injects an ECC error (must be a CE) into directory writes (not every directory write, and less often on bank 0 or 2). When l3_rand_dir_err_enable bit is ON, an error injected about 25% as often as when not ON. Error type must be set to CE.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DIR_ERR_INJ_TYPE: Define Directory Error Inject type, 0=CE; 1=UE. Note: this bit should not be altered while l3_single_dir_err_inj is ON. If this restriction is not followed it is unpredictable if a CE or UE will be injected. This bit must be 0 when l3_solid_dir_err_inj is on (solid UE not supported)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SINGLE_LRU_ERR_INJ: When ON, injects a bad value into the LRU array - two members with lru_cnt=0. Cleared by hardware when injection has occurred. Injected error doesn't always result in an error being detected because the error can be overwritten (with a good value) before it gets used.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_SOLID_LRU_ERR_INJ: When ON, continually injects a bad value into the LRU array</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 PRD Purge Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860E"</A>000000002001860E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.PRD_PURGE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.PRD_PURGE_REG_LT_0_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_PURGE_REQ: When ON, will initiate a purge of the type specified by the ttype field beginning at the address specified in the address field. This bit will remain ON until the purge is completed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_PURGE_TTYPE: This field specifies which kind of operation is to be done, full purge, single line purge, single line delete, full blind purge or dynamic purge. Dynamic purge is like a full purge, except that it starts without waiting for work pending in the L3 to complete. It is only used for lab stress purposes - it increases the probability of a purge encountering a collision. Real software does not use dynamic purge and waits for internally-pending transactions to complete before purge runs. Full-blind-purge causes lines to be invalidated without cast-outs regardless of state. Thus, modified data is discarded. This is used in the IPL process to clear the L3 while the fabric and/or memory is not on line. Full-blind-purge does not invalid TMCAM entries, thus no TM activity is allowed before a full-blind-purge. <BR>Dial enums:<BR>FULL_PURGE=>0b0000<BR>SNGL_PURGE=>0b0001<BR>SNGL_DELETE=>0b0010<BR>FULL_BLIND_PURGE=>0b0100<BR>DYNAMIC_PURGE=>0b0101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_LINE_DEL_ON_NEXT_CE: When ON, will cause RD and Snoop machines to delete the line on the next occurance of a CE. This bit will be cleared by hw when the line delete is done.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_LINE_DEL_ON_ALL_CE: When ON, will cause RD and Snoop machines to delete the line on every occurance of a CE.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_prd_purge_reserved_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_PURGE_BUSY_ERR: When ON, indicates that a purge was requested when this register was still busy from a previous purge request. The request that caused this bit to be set will be dropped.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_prd_purge_reserved_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_PURGE_MEMBER: Specifies the member for a purge. Values 0-15 = members 0-15. This field is only used for single line delete/purge. Full, blind and dynamic always purge all 16 ways of the cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PRD_PURGE_DIR_ADDR: Specifies the congruence class to begin the purge (addr46:56).</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Backing L3 Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001860F"</A>000000002001860F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.BACKING_L3_CTL_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.BACKING_L3_CTL_REG_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CASTOUT_TO_BACKING_L3_EN_CFG: When ON, converts all L3 castouts to lco transactions. The lco_target_id is based on addr(38:41) when the backing count is set to 16. See l3_backing_cnt_cfg for other address mappings when not 16.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_BACKING_CNT_CFG: The number of backing l3s. Determines how many bits of the address are used for generating the lco_target_id. backing_cnt_1 -> N/A -> lco_target_id = 0 backing_cnt_2 -> addr( 41) -> lco_target_id = 0-1 backing_cnt_4 -> addr(40:41) -> lco_target_id = 0-3 backing_cnt_8 -> addr(39:41) -> lco_target_id = 0-7 backing_cnt_16 -> addr(38:41) -> lco_target_id = 0-15 <BR>Dial enums:<BR>BACKING_CNT_1=>0b000<BR>BACKING_CNT_2=>0b001<BR>BACKING_CNT_4=>0b010<BR>BACKING_CNT_8=>0b011<BR>BACKING_CNT_16=>0b100</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Error Report Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018610"</A>0000000020018610 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.L3_ERR_RPT0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.ERR_RPT0_REGQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL0_BAD_HPC_ERR: l3sdrtl0_bad_hpc_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL1_BAD_HPC_ERR: l3sdrtl1_bad_hpc_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3CORTR_NO_LCO_TGTS_ERR: l3cortr_no_lco_tgts_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN0_RCMD_TTAG_P_ERR: sn0 rcmd_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN1_RCMD_TTAG_P_ERR: sn1 rcmd_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN0_RCMD_ADDR_P_ERR: sn0 rcmd_addr_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN1_RCMD_ADDR_P_ERR: sn1 rcmd_addr_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN0_CRESP_TTAG_P_ERR: sn0 cresp_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN1_CRESP_TTAG_P_ERR: sn1 cresp_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN0_CRESP_ATAG_P_ERR: sn0 cresp_atag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN1_CRESP_ATAG_P_ERR: sn1 cresp_atag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATA_RTAG_P_ERR: Has 2 conditions which cause it to assert. 1) An rtag parity error occured. 2) We are in cache-contained mode and a sn/pf/co is pendig on the fabric.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PF_UNSOLICITED_CRESP_ERR: pf_unsolicited_cresp_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN_UNSOLICITED_CRESP_ERR: sn_unsolicited_cresp_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CO_UNSOLICITED_CRESP_ERR: co_unsolicited_cresp_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_FP_MATE_CMD_ERR2: mc_fp_mate_cmd_err2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_FP_MATE_CMD_ERR3: mc_fp_mate_cmd_err3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FSM_P_ERR: An l3 state machine is no longer one-hot (detected a parity error).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WI_UNSOLICITED_DATA_ERR: wi_unsolicited_data_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PF_UNSOLICITED_DATA_ERR: pf_unsolicited_data_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TM_CAM_ERR: tm_cam_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COFSM_ADDR_ERR: cofsm_addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SNFSM_ADDR_ERR: snfsm_addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL0_CACHE_INHIBIT_ERR: l3sdrtl0_cache_inhibit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL1_CACHE_INHIBIT_ERR: l3sdrtl1_cache_inhibit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL2_CACHE_INHIBIT_ERR: l3sdrtl2_cache_inhibit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL3_CACHE_INHIBIT_ERR: l3sdrtl3_cache_inhibit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL2_BAD_HPC_ERR: l3sdrtl2_bad_hpc_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3SDRTL3_BAD_HPC_ERR: l3sdrtl3_bad_hpc_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN_MACHINE_HANG_ERR: sn_machine_hang_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RD_MACHINE_HANG_ERR: rd_machine_hang_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CI_MACHINE_HANG_ERR: ci_machine_hang_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CO_MACHINE_HANG_ERR: co_machine_hang_err</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 LRU Segregated LCO Mode Config Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018611"</A>0000000020018611 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.LRU_VIC_ALLOC_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.LRU_ALLOC_REG_LT_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_COLUMN_SEGR_COLUMN_CFG: Each bit corresponds to a directory member. When in segr_lco_mode (l3_column_alloc_md_cfg = segregated_lco_mode): On an L2 cast-out or L3 prefetch that results in an L3 cache insertions, only members with the associated bit ON can only be used. On an Incoming LCO, only members with the associated bit OFF can only be used. There must be at least one bit ON among bits 0:7 There must be at least one bit ON among bits 8:15 There must be at least one bit OFF among bits 0:7 There must be at least one bit OFF among bits 8:15 Examples: 12.5% L2/PF, 87.5% LCO: l3_column_segr_column_cfg=10000000_00000001b 25.0% L2/PF, 75.0% LCO: l3_column_segr_column_cfg=11000000_00000011b 37.5% L2/PF, 62.5% LCO: l3_column_segr_column_cfg=11100000_00000111b 50.0% L2/PF, 50.0% LCO: l3_column_segr_column_cfg=11110000_00001111b 62.5% L2/PF, 37.5% LCO: l3_column_segr_column_cfg=11111000_00011111b 75.0% L2/PF, 25,0% LCO: l3_column_segr_column_cfg=11111100_00111111b 87.5% L2/PF, 12.5% LCO: l3_column_segr_column_cfg=11111110_01111111b Many other combinations are possible. When in segr_qbit_mode (l3_column_alloc_md_cfg = segregated_qbit_mode): On an L2 cast-out or L3 prefetch that results in an L3 cache insertion, the members that can be used have the same value in the associated bit as the Qbit (On castout: l2_l3_ci_qbit_l3segrlru, on prefetch: l2_l3_rcr_mcfp_pbfp_ttype.bit3) when the L2 cast-out or prefetch was requested. On lines inserted via LCOs, only members with the the associated bit OFF can be used. There must be at least one bit ON among bits 0:7 There must be at least one bit ON among bits 8:15 There must be at least one bit OFF among bits 0:7 There must be at least one bit OFF among bits 8:15 Examples: 12.5% Qbit ON, 87.5% Qbit OFF: l3_column_segr_column_cfg=10000000_00000001b 25.0% Qbit ON, 75.0% Qbit OFF: l3_column_segr_column_cfg=11000000_00000011b 37.5% Qbit ON, 62.5% Qbit OFF: l3_column_segr_column_cfg=11100000_00000111b 50.0% Qbit ON, 50.0% Qbit OFF: l3_column_segr_column_cfg=11110000_00001111b 62.5% Qbit ON, 37.5% Qbit OFF: l3_column_segr_column_cfg=11111000_00011111b 75.0% Qbit ON, 25,0% Qbit OFF: l3_column_segr_column_cfg=11111100_00111111b 87.5% Qbit ON, 12.5% Qbit OFF: l3_column_segr_column_cfg=11111110_01111111b Many other combinations are possible.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_COLUMN_ALLOC_MD_CFG: * When in normal_mode, all members can be used for cache-line inserts. This is the only fully supported mode. Contact the L3 developers if you think you have a reason to change this mode. * segregated_lco_mode is not a fully supported mode. When in this mode, the value of l3_segr_column_cfg determines which members can be used for L2 castouts or L3 prefetch vs. incoming LCOs. Only supported when dial l3_cerrs_cfg_seqndd1_hw548687_en = ON * segregated_qbit_mode is not a fully supported mode. When in this mode, the value of l3_segr_column_cfg determines which members can be used for L2-cast-outs/L3-prefetches made with the qbit set vs. which members can be used for L2-cast-outs/L3-prefetches made with the qbit cleared. Incoming LCO's always use members associated with qbit cleared. Only supported when dial l3_cerrs_cfg_seqndd1_hw548687_en = ON <BR>Dial enums:<BR>NORMAL_MODE=>0b00<BR>SEGREGATED_LCO_MODE=>0b01<BR>SEGREGATED_QBIT_MODE=>0b10</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 PM Purge Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018613"</A>0000000020018613 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.PM_PURGE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.PM_PURGE_REG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PM_PURGE_REQ: When ON, will initiate a purge. This bit will remain ON until the purge is completed (or sucessfully aborted).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PM_PURGE_BUSY_ERR: When ON, indicates that a purge was requested after another pm purge had already been requested (and not yet completed). The second request (the one that caused this bit to be set) will be dropped. Once ON, this bit will not reset until another purge req comes in (i.e. setting (0) again</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PM_PURGE_ABORT: When ON, a purge will be aborted. This bit will clear once the pm purge has been sucessfully aborted. On a successful abort, it will also cause bit 0 to clear. This bit will only turn ON when there is a valid purge to abort (i.e. it will not stay ON if there was no pm purge to abort in the first place.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 phyp Purge Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018614"</A>0000000020018614 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.PHYP_PURGE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.PHYP_PURGE_REG_LT_0_INST.LATC.L2(0:26) [000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_PURGE_REQ: When ON, will initiate a purge of the type specified by the ttype field beginning at the address specified in the address field. This bit will remain ON until the purge is completed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_PURGE_TTYPE: This field specifies which kind of operation is to be done, full purge, single line purge, single line delete, full blind purge or dynamic purge. Dynamic purge is like a full purge, except that it starts without waiting for work pending in the L3 to complete. It is only used for lab stress purposes - it increases the probability of a purge encountering a collision. Real software does not use dynamic purge and waits for internally-pending transactions to complete before purge runs. <BR>Dial enums:<BR>FULL_PURGE=>0b0000<BR>SNGL_PURGE=>0b0001<BR>SNGL_DELETE=>0b0010<BR>FULL_BLIND_PURGE=>0b0100<BR>DYNAMIC_PURGE=>0b0101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WOR</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_LINE_DEL_ON_NEXT_CE: When ON, will cause RD and Snoop machines to delete the line on the next occurance of a CE. This bit will be reset by hw when the line delete is done.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_LINE_DEL_ON_ALL_CE: When ON, will cause RD and Snoop machines to delete the line on every occurance of a CE.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_phyp_purge_reserved_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_PURGE_BUSY_ERR: When ON, indicates that a purge was requested when this register was still busy from a previous purge request. The request that caused this bit to turn ON will be dropped.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_phyp_purge_reserved_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_PURGE_MEMBER: Specifies the member for a purge. Values 0-15 = members 0-15. This field is only used for single line delete/purge. Full, blind and dynamic always purge all 16 ways of the cache.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PHYP_PURGE_DIR_ADDR: Specifies the congruence class to begin the purge (addr 46:56).</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Line Deleted Members Count Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018615"</A>0000000020018615 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.LINE_DELETED_MEMBERS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.DELETED_MEMBERS_REG_LT_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LINE_DELETED_MEMBERS: L3 Line Deleted member count. This register captures the largest number of deleted members in any accessed congruence class. It can be cleared by a SCOM write and then continues monitoring</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 PM Fence RCMD Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018616"</A>0000000020018616 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.PM_L3_RCMD_DIS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.PM_RCMD_DIS_REG_LT_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PM_LCO_DIS_CFG: When ON, L3 will not accept incoming LCO transactions. This is enabled before a purge to ensure that the purge results in a completely empty cache</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_PM_RCMD_DIS_CFG: When ON, disables this L3 from snooping any rcmd (rcmdN_valid is forced low). This switch is the equivalent of L3_DISABLED_CFG</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Error Report Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018617"</A>0000000020018617 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.L3_ERR_RPT1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.ERR_RPT1_REGQ_E.HOLD_LATCH_INST.HOLD.LATC.L2(0:32) [000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PF_MACHINE_HANG_ERR: pf_machine_hang_err. This is typically masked since PowerBus reports the hang-poll error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WI_MACHINE_HANG_ERR: wi_machine_hang_err. This is typically masked since PowerBus reports the hang-poll error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3L2CTL_RD_OVERRUN_CK_ERR: l3l2ctl_rd_overrun_ck_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3L2CTL_PF_OVERRUN_CK_ERR: l3l2ctl_pf_overrun_ck_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3CICTL_CI_OVERRUN_CK_ERR: l3l2ctl_ci_overrun_ck_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3XMEMA0_DW_DIR_HIT_ERR: l3xmema0_dw_dir_hit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3XMEMA1_DW_DIR_HIT_ERR: l3xmema1_dw_dir_hit_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CAC_WR_INVAL_MEMBER_CCAR0: cache write to an invaid member</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CAC_RD_INVAL_MEMBER_CCAR0: cache read to an invalid member</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NC_CMD_REQ_ERR: nc_cmd_req_err: nc sent new command when pb wasn't expecting any new reqs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L2_CMD_REQ_ERR: l2_cmd_req_err: l2 sent new command when pb wasn't expecting any new reqs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CMD_REQ_ERR: l3_cmd_req_err: l3 sent new command when pb wasn't expecting any new reqs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_12_SPARE: err_rpt1_12_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_13_SPARE: err_rpt1_13_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_14_SPARE: err_rpt1_14_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_FP_MATE_CMD_ERR0: mc_fp_mate_cmd_err0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MC_FP_MATE_CMD_ERR1: mc_fp_mate_cmd_err1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PB_TOKEN_OVERFLOW_ERR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PB_TOKEN_UNDERFLOW_ERR:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_19_SPARE: err_rpt1_19_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_20_SPARE: err_rpt1_20_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PF_MACHINE_W4DT_HANG_ERR: pf_machine_w4dt_hang_err. This goes thru hdw control error so that it can be distinguished from WI</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WI_MACHINE_W4DT_HANG_ERR: wi_machine_w4dt_hang_err. This goes thru hdw control error so that it can be distinguished from PF</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CO_CRESP_ACK_DEAD_ERR: co_cresp_ack_dead_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_RPT1_24_SPARE: spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN2_RCMD_TTAG_P_ERR: sn2 rcmd_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN3_RCMD_TTAG_P_ERR: sn3 rcmd_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN2_RCMD_ADDR_P_ERR: sn2 rcmd_addr_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN3_RCMD_ADDR_P_ERR: sn3 rcmd_addr_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN2_CRESP_TTAG_P_ERR: sn2 cresp_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN3_CRESP_TTAG_P_ERR: sn3 cresp_ttag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN2_CRESP_ATAG_P_ERR: sn2 cresp_atag_p_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SN3_CRESP_ATAG_P_ERR: sn3 cresp_atag_p_err</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Topology Id Table 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018625"</A>0000000020018625 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL0_SCOM_RD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL0_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_00_VALID: L3 topology id table entry00 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_01_VALID: L3 topology id table entry01 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_02_VALID: L3 topology id table entry02 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_03_VALID: L3 topology id table entry03 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_04_VALID: L3 topology id table entry04 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_05_VALID: L3 topology id table entry05 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_06_VALID: L3 topology id table entry06 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_07_VALID: L3 topology id table entry07 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_00: L3 topology id entry 00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_01: L3 topology id entry 01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_02: L3 topology id entry 02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_03: L3 topology id entry 03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_04: L3 topology id entry 04</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_05: L3 topology id entry 05</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_06: L3 topology id entry 06</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_07: L3 topology id entry 07</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Topology Id Table 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018626"</A>0000000020018626 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL1_SCOM_RD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL1_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_08_VALID: L3 topology id table entry08 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_09_VALID: L3 topology id table entry09 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_10_VALID: L3 topology id table entry10 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_11_VALID: L3 topology id table entry11 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_12_VALID: L3 topology id table entry12 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_13_VALID: L3 topology id table entry13 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_14_VALID: L3 topology id table entry14 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_15_VALID: L3 topology id table entry15 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_08: L3 topology id entry 08</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_09: L3 topology id entry 09</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_10: L3 topology id entry 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_11: L3 topology id entry 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_12: L3 topology id entry 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_13: L3 topology id entry 13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_14: L3 topology id entry 14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_15: L3 topology id entry 15</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Topology Id Table 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018627"</A>0000000020018627 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL2_SCOM_RD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL2_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_16_VALID: L3 topology id table entry16 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_17_VALID: L3 topology id table entry17 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_18_VALID: L3 topology id table entry18 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_19_VALID: L3 topology id table entry19 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_20_VALID: L3 topology id table entry20 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_21_VALID: L3 topology id table entry21 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_22_VALID: L3 topology id table entry22 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_23_VALID: L3 topology id table entry23 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_16: L3 topology id entry 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_17: L3 topology id entry 17</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_18: L3 topology id entry 18</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_19: L3 topology id entry 19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_20: L3 topology id entry 20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_21: L3 topology id entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_22: L3 topology id entry 22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_23: L3 topology id entry 23</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Topology Id Table 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018628"</A>0000000020018628 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL3_SCOM_RD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL3_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_24_VALID: L3 topology id table entry24 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_25_VALID: L3 topology id table entry25 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_26_VALID: L3 topology id table entry26 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_27_VALID: L3 topology id table entry27 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_28_VALID: L3 topology id table entry28 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_29_VALID: L3 topology id table entry29 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_30_VALID: L3 topology id table entry30 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_31_VALID: L3 topology id table entry31 valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_24: L3 topology id entry 24</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_25: L3 topology id entry 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_26: L3 topology id entry 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_27: L3 topology id entry 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_28: L3 topology id entry 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_29: L3 topology id entry 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_30: L3 topology id entry 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_TOPOLOGY_TBL_ENTRY_31: L3 topology id entry 31</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Read Epsilon config register. This register must not be written while the L3 has any active state-machines.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018629"</A>0000000020018629 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.L3_RD_EPSILON_CFG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SN_RD_EPS_REG_LT_0_INST.LATC.L2(0:36) [0000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_RD_TIER0_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. Rd eps is use when providing intervention data Tier-0 value is used for local-node scope commands 1 maps to a count of 1 clk, 2 maps to a count of 2 clks, etc, but 0 (and 0xFFF) maps to the max value of 4095</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_RD_TIER1_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. Rd eps is use when providing intervention data Tier-1 value is used for near-node and group scope commands 1 maps to a count of 1 clk, 2 maps to a count of 2 clks, etc, but 0 (and 0xFFF) maps to the max value of 4095</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_RD_TIER2_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. Rd eps is use when providing intervention data Tier-2 value is used for remote-node and vectored-group scope commands 1 maps to a count of 1 clk, 2 maps to a count of 2 clks, etc, but 0 (and 0xFFF) maps to the max value of 4095</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RD_EPS_MODE_SEL_CFG: Controls tier selection for different cmd scope: mode1: use scope as tier selection, mode2: use largest tier (tier2) for all protection.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Write and Read/Write Epsilon config register. This register must not be written while the L3 has any active state-machines.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001862A"</A>000000002001862A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.L3_WR_EPSILON_CFG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.SN_WR_EPS_REG_LT_0_INST.LATC.L2(0:36) [0000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_WR_TIER1_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. This value is used for near-node and group scope commands of type castout and snoop push. Also used for local-node-scope of type snoop-push. 1 maps to a count of 1 clk, 2 maps to a count of 2 clks, etc, but 0 (and 0xFFF) maps to the max value of 4095</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_WR_TIER2_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. This value is used for remote-node and vectored-group scope commands of type castout and snoop push. 1 maps to a count of 1 clk, 2 maps to a count of 2 clks, etc, but 0 (and 0xFFF) maps to the max value of 4095</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_EN_WT4CR_WR_EPS_ON_LCO: Enable the use of write epsilon (tier0) for LCO commands. Default is to NOT use extended protection for LCOs (LCO get epsilon protection of zero clks).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_EN_WT4CR_WR_EXTENDED_MODE: Write Extended Mode. 0 (Default) means select epsilon tier based on scope. 1 means always use the largest tier for near-node and group scopes.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_EPS_STEP_MODE: Divider of L3 clock cycles to produce 'l3 step', which is used when epsilon counter is based on internal L3 clock rather than the pb_xx_epsilon_step input (dial l3_eps_cnt_use_l3_divider_en=ON). Note that 'l3 stop' (if used) goes through the eps_divider (l3_eps_divider_mode) This field is used for both read and write epsilons. The +1 effect is due to the counter reseting to 0 and running off the l3 clk. Range: 0x0 = step once every 16 cycles 0x1:0xf = divide by encoded value +1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_EPS_DIVIDER_MODE: Divide down the pb step/l3 step 0x0 = Max division; divide by 16 (1/16) 0x1:0xf = Divide by encoded value This field is used for both read and write epsilons.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EPS_CNT_USE_L3_DIVIDER_EN: 0 = eps step based on pb_step_transition 1 = eps step based on L3 clk This field is used for both read and write epsilons.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_WT4CR_WR_TIER0_EPS_VAL: Epsilon for extend protection after cresp for triangle protection. This value is used for local-node scope commands of type castout and LCO (use on LCO is modeable) (not used on snoop-push)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L3 Mode Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001862B"</A>000000002001862B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L3.L3_MISC.L3CERRS.MODE_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L3.L3_MISC.L3CERRS.MODE_REG0_LT_0_INST.LATC.L2(0:36) [0000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DISABLED_CFG: When on, disables this L3 from snooping (rcmdN_valid is forced low)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DMAP_CI_EN_CFG: When on, puts L3 into direct map mode based off addr(42:45). This only affect cache-insertions. Note that enabling hashing (l3_addr_hash_en_cfg) and enabling direct-map-mode results in a CGC mapping that may be unexpected. It is PROBABLY okay to change this bit dynamically (used to say: This bit must only be changed when the cache is empty (reset-with-ABIST-clear or purged))</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_RDSN_LINEDEL_UE_EN: When ON, enables RD and SN machines to line delete when they see cache read UEs. This needs to be set in IPL process</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_NO_ALLOCATE_MODE_EN: When ON, enables the L3 to enter a non-allocation mode after a cache UE occurs. If that occurs, mode_reg0(4) is set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_NO_ALLOCATE_MODE_ACTIVE: When ON, indicates that L3 is currently in non-allocation mode. Can be set via SCOM write or by hardware in response to a cache UE and mode_reg0(3) active In this mode, regular L2COs becomes cast-thru and new PFs are abandon via dispatch fail. Transactions already in flight are unaffected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CERRS_PF_CFG_SKIP_GRP_SCOPE_EN: When OFF (default), allow group scope to be used When ON, skip group scope and go directly to VGS (convert grp to VGS) Note this has no effect on nodal (LNS/NNS/RNS) commands. This mode is in case the Group MCD does not work or the system has a chip=group hierarchy.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CERRS_CO_MEM_ME_BEHAVIOR_CFG: Controls behavior of castout to memory when directory state=Me/Mepf (no effect on LCO) mem_me_drop causes the Me and Mepf to get dropped (never sent to memory). mem_me_always causes the Me and Mepf to set sent to memory (via PowerBus) as cp_me or cp_t (when SC) always mem_me_as_m causes the Me and Mepf to get sent to memory (via PowerBus) as cp_m or cp_t (when SC) always (P7 ckn sw). mem_me_cond causes the Me and Mepf to get sent to memory (via PowerBus) as cp_me or cp_t (when SC) if its address is outside the local node, otherwise it is dopped (default setting). <BR>Dial enums:<BR>MEM_ME_DROP=>0b00<BR>MEM_ME_ALWAYS=>0b01<BR>MEM_ME_AS_M=>0b10<BR>MEM_ME_COND=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_LCO_RTY_LIMIT_DISABLE: When ON, will never use an LCO retry limit count to change to CO_memory. Retried LCO's will always be retried as another LCO. Warning! if set this way (ON), a deadlock is possible among multiple L3 that each can't accept an LCO until they master on LCO (chip-contained mode never has they deadlock).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_spare_mode_reg0_09</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_spare_mode_reg0_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_ADDR_HASH_EN_CFG: When on, will enable hashing of the l3 address, aa46:54==aa37:45 XOR aa46:54. When this is used there is a corresponding dial in L2 that must be set: cfg_hash_l3_addr_en. Note that enabling hashing (here) and enabling direct-map-mode (l3_dmap_ci_en_cfg) results in a CGC mapping that may be unexpected. This bit must only be changed when the cache is empty (reset-with-ABIST-clear or purged).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_MSTR_RTY_BACKOFF_EN_CFG: When ON, enables prefetches to be paced by the number of retries that are occuring. Initially this dial should be OFF, then dynanmically turned ON (L2 and PCI should be setting their equivalent retry backoff dial in the same manner). The dials to control finer tuning of sample period, thresholds, reset values are controlled by slats in l3pbctl.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3CERRS_LCO_RETRY_THROTL_DIS: When ON, disables the throttling of incoming LCOs via retries, based on the heuristic mechanism. However, there is also a watermark that can prevent acceptance of LCOs (and is unaffected by this). See dial: l3_lco_activity_high_mark</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_HANG_POLL_PULSE_DIV: Poll Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DATA_POLL_PULSE_DIV: Data Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_spare_mode_reg0_22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23:29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l3_cfg_chip_addr_ext_mask_en</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CERRS_LRU_DECR_EN_CFG: When OFF (default), LRU count is decremented by a large enough value to ensure one or more members end up with count=1 When ON, LRU count is decremented by at most one, and the zero-count is selected from the lowest cnt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CERRS_LRU_DECR_PROB_SEL_CFG: Selects the probability of decrementing when l3_cerrs_lru_decr_en_cfg is ON 00 (default): 1/8 01 : 1/4 10 : 1/2 11 : 1/1 (always) This probability is multipled by the one from l3_cerrs_lru_decr_sub_sel_cfg For example, if this is 1/2 and l3_cerrs_lru_decr_sub_sel_cfg=1/3, then the total probability is 1/6.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_CERRS_LRU_DECR_SUB_SEL_CFG: Selects the sub probability of decrementing when l3_cerrs_lru_decr_en_cfg is ON 000 (default): 1/1 001 : 1/2 010 : 1/3 011 : 1/4 100 : 1/5 101 : 1/6 110 : 1/7 111 : 1/8 This probability is multipled by the one from l3_cerrs_lru_decr_prob_sel_cfg For example, if this is 1/3 and l3_cerrs_lru_decr_prob_sel_cfg=1/2, then the total probability is 1/6. A value of 0b000 reverts to DD1 behavior. (HW392166)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L3_DYN_INSTR_XLAT_LCO_HEUR_OVERRIDE_EN_CFG: When OFF (default), the lco heurstic mechanism can prevent lines marked as instruction (instr) or translate (xlat) from being lco'ed. When ON, the lco heuristic mechanism is ignored for instr/xlat lines.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018640"</A>0000000020018640 (SCOM)<BR>
<A NAME="0000000020018641"</A>0000000020018641 (SCOM1)<BR>
<A NAME="0000000020018642"</A>0000000020018642 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NCU FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:28) [00000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CONTROL_ERR: H/W control error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_CONTROL_ERR: TLBIE control error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_SLBIEG_SW_ERR: TLBIE or SLBIEG received illegal fields from core.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ST_ADDR_ERR: Store address machine received addr_err cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LD_ADDR_ERR: Load address machine received addr_err cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOLOGY_TABLE_ERR: Topology table error - tried accessing invalid entry</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PB_EARLY_HANG: One the NCU machines triggerd PB into early hang recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MSG_ADDR_ERR: MSGSND received addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STQ_DATA_PARITY_ERR: Store data parity error from regfile detected.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_TIMEOUT: Store timed out on PB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_MASTER_TIMEOUT: TLBIE master timed out on PB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_SNOOP_TIMEOUT: TLBIE snooper timed out waiting for core.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_CRESP_ADDR_ERR: IMA received addr_err cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_SYNC_ADDR_ERR: TLBIE/sync machine received addr_err cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PMISC_CRESP_ADDR_ERR: PMISC received address error cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNEXP_HTM_IMA_PACKET: cHTM logic recieve an HTM/IMA packet that it wasn't setup for</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_FIR: Spare fir bits.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TGT_NODAL_DINC_ERR: PPE write received ack_dead</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DARN_EN_ERR: Darn ttype while darn not enabled.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DARN_ADDR_ERR: Darn Address Error cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPARE_FIR: Spare fir bits.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018643"</A>0000000020018643 (SCOM)<BR>
<A NAME="0000000020018644"</A>0000000020018644 (SCOM1)<BR>
<A NAME="0000000020018645"</A>0000000020018645 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NCU FIR Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:28) [00000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_MASK: Fir mask.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018646"</A>0000000020018646 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NCU FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:28) [00000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018647"</A>0000000020018647 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>NCU FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:28) [00000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1: Action1 select for corresponding bit in FIR. <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864A"</A>000000002001864A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG_LT_0_INST.LATC.L2(0:48) [0000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTM_QUEUE_LIMIT: Determines how many HTM address tenures can be active at one time. <BR>Dial enums:<BR>4=>0b00<BR>1=>0b01<BR>2=>0b10<BR>3=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRASH_MODE_EN: Classic Trashmode - Enables trash mode where the powerbus is disabled so the NCU will send tlbie and ptesyncs through our PB bypass logic.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FENCE_TLBIE: SCOM tlbie fence.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DROP_PRIORITY_MASK: When to increase drop priority after a rty_drp cresp. <BR>Dial enums:<BR>EVERY64=>0b000<BR>EVERY32=>0b001<BR>EVERY16=>0b010<BR>EVERY8=>0b011<BR>EVERY4=>0b100<BR>EVERY2=>0b101<BR>ALWAYS=>0b110</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBI_GROUP_PUMP_EN: group pump tlbie.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SLBI_GROUP_PUMP_EN: group pump slbieg.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_PACING_CNT_EN: Enables tlbie pacing logic.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_CNT_WT4TX_CORE_EN: Allows tlbies waiting on previous tlbies to also count.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_DEC_RATE: snoop counter decrement rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_INC_RATE: snoop counter increment rate</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_CNT_THRESH: Threshold at which to respond to tlbi_chk and tlbi_op1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLB_CHK_WAIT_DEC: Wait tlbi_chk wait counter decrement rate.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SKIP_GRP_SCOPE_EN: If scope prediction is off and we started at node pump this dial forces us to skip right to VGS scope, only for ci-pr-wr and ci-pr-rd.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864B"</A>000000002001864B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG2_LT_0_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_POLL_PULSE_DIV: Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CP_DATA_POLL_PULSE_DIV: Store/Load Master data hang divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLB_SNOOP_DATA_POLL_PULSE_DIV: TLBIE Snooper data hang divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLB_STG1_HANG_POLL_PULSE_DIV: TLB master stg1 Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLB_STG2_HANG_POLL_PULSE_DIV: TLB master stg2 Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_TLB_DATA_POLL_PULSE_DIV: TLBIE Master data hang divider bits 0:9.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864C"</A>000000002001864C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG3_LT_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_STALL_EN: Enables NCU stalling the core if NCU are overflowing with tlbies.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_STALL_THRESHOLD: The # of tlbies pending needed before the NCU will start the stall count. Min is 1, Max is 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_STALL_CMPLT_CNT: The # of tlbies to be completed before NCU stops stalling the core. Minimum should be set is 1, max is 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_STALL_DELAY_CNT: The # of cycles we will wait while over threshold before actually stalling the core. This count is in increments of 128 cycles, up to 32K</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_PACING_MST_DLY_EN: Enables master causing next tlbie to delay due to heat response from current tlbie.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_PACING_PMU_THRESH: Heat map threshold for reporting tlbie stalling to pmu. 000 => greater than 0000000 001 => greater than 0000001 010 => greater than 0000010 011 => greater than 0000100 100 => greater than 0001000 101 => greater than 0010000 110 => greater than 0100000 111 => greater than 1000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SMF_ENABLE: Enables smf to use ra bit 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_OVERLAP_OP2_EN: Enables NCU snoopers to expect overlapping of tlbi_op2 with tlbi_set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU flush and error injection register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864D"</A>000000002001864D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.INJ_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.STQ_ERR_INJ_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.STQ_ERR_INJ_LT_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STQ_ERR_INJ: Stq error injection into STQ regfile. <BR>Dial enums:<BR>CLEAR=>0b00<BR>INJECT_ON_NEXT_WRITE=>0b10<BR>INJECT_CONTINUOUS=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000 <BR>Dial enums:<BR>CLEAR=>0b00<BR>INJECT_ON_NEXT_WRITE=>0b10<BR>INJECT_CONTINUOUS=>0b11</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU error rpt register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864E"</A>000000002001864E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.ERR_RPT_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCERR_RPT.HOLD_LATCH_INST.HOLD.LATC.L2(0:34) [00000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_OVERFLOW_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_ILLEGAL_STORE_SIZE: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_LD_AMO_SEQ_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR0_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR0_ATAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR1_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR1_ATAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR2_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR2_ATAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR3_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CR3_ATAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_SNP0_ADDR_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_SNP0_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_SNP1_ADDR_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_SNP1_TTAG_PERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PBARB_TRASHMODE_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR1_TLBIE_BAD_OP_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR1_MASTER_SEQ_ID_PAR_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR1_SNOOP_TLBIE_SEQ_PARITY_ERR: error rpt hold.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PURGE_LVL_ERR1: Purge_lvl falling before purge_done_lvl rise.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PURGE_LVL_ERR2: Purge_lvl rising before purge_done_lvl fall.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PURGE_ABORT_LVL_ERR1: Purge_abort_lvl rising when purge_lvl = 0.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PURGE_ABORT_LVL_ERR2: Purge_abort_lvl falling when purge_done_lvl = 1.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_PURGE_DONE_LVL_ERR1: Purge_done_lvl falling and purge_lvl or purge_abort_lvl = 1.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_IMA_FSM_TIMEOUT: IMA machine timeout.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_CORE_IS_DEAD_ERR: Core is dead signal unexpectedly dropped.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR1_UNEXP_SNPTLBCMP_NOT_MY_LPAR_ERR: Unexpected snptlbcmp or not_my_lpar seen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_TLB_DATA_PAR_ERR: Data parity error on tlbie/slbie request.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR19_LD_TGT_NODAL_DINC_ERR: ci-load targeted pump got rty_inc cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR19_ST_TGT_NODAL_DINC_ERR: ci-store targeted pump got rty_inc cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_TLBSM_FSM_PERR: Tlbie master state machine parrity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_XSQCT_FSM_PERR: Store queue state machine parrity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_LDCTL_FSM_PERR: Load state machine parrity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_SNCTL_FSM_PERR: Tlbie snooper state machine parrity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR0_UNEXP_IMA_DATA: IMA logic recieved unexpect data from PC.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001864F"</A>000000002001864F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_STATUS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_STATUS_REG_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_CORE0_REQ_ACTIVE: NCU is busy on core0 requests (loads/stores).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_CORE1_REQ_ACTIVE: NCU is busy on core1 requests (loads/stores).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_CORE_OR_SNP_REQ_ACTIVE: NCU is busy on core requests and snoops (loads/stores/snooped tlbies/slbiegs).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_ANY_REQ_ACTIVE: NCU is busy on anything, including IMA/PPE/HTM.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU special ci-load bar register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018650"</A>0000000020018650 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_SPEC_BAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_SPEC_BAR_REG_LT_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:49</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_SPEC_BAR_REG_LT_0_INST.LATC.L2(2:39) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPEC_BAR_EN: Enables NCU node pump only special ci-store/ci-load operations.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPEC_BAR_256K: Enables 256k size bar for special ci-store/ci-load ops.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPEC_BAR_ADDR: 16KB BAR address of the special ci-ops.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU darn BAR register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018651"</A>0000000020018651 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_DARN_BAR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_DARN_BAR_REG_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_DARN_BAR_REG_LT_0_INST.LATC.L2(1:40) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DARN_BAR_EN: Enables NCU RNG BAR register.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DARN_BAR_ADDR: 4KB BAR address of the darn ci-ops.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018652"</A>0000000020018652 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_SLOW_LPAR_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.TLBI_SLOW_LPAR_REG0_LT_0_INST.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY8_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY8_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY7_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY7_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY6_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY6_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY5_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY5_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU mode register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018653"</A>0000000020018653 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_SLOW_LPAR_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.TLBI_SLOW_LPAR_REG1_LT_0_INST.LATC.L2(0:51) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY4_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY4_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY3_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY3_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY2_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY2_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY1_LPAR_VALID: LPARID is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DELAY1_LPAR_ID: LPARID.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU Topology Table register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018654"</A>0000000020018654 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG0_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY00_VAL: Valid bit for Topotable entry 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY01_VAL: Valid bit for Topotable entry 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY02_VAL: Valid bit for Topotable entry 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY03_VAL: Valid bit for Topotable entry 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY04_VAL: Valid bit for Topotable entry 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY05_VAL: Valid bit for Topotable entry 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY06_VAL: Valid bit for Topotable entry 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY07_VAL: Valid bit for Topotable entry 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY00: Topotable entry 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY01: Topotable entry 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY02: Topotable entry 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY03: Topotable entry 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY04: Topotable entry 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY05: Topotable entry 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY06: Topotable entry 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY07: Topotable entry 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU Topology Table register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018655"</A>0000000020018655 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG1_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY08_VAL: Valid bit for Topotable entry 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY09_VAL: Valid bit for Topotable entry 9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY10_VAL: Valid bit for Topotable entry 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY11_VAL: Valid bit for Topotable entry 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY12_VAL: Valid bit for Topotable entry 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY13_VAL: Valid bit for Topotable entry 13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY14_VAL: Valid bit for Topotable entry 14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY15_VAL: Valid bit for Topotable entry 15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY08: Topotable entry 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY09: Topotable entry 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY10: Topotable entry 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY11: Topotable entry 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY12: Topotable entry 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY13: Topotable entry 13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY14: Topotable entry 14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY15: Topotable entry 15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU Topology Table register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018656"</A>0000000020018656 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG2_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY16_VAL: Valid bit for Topotable entry 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY17_VAL: Valid bit for Topotable entry 17</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY18_VAL: Valid bit for Topotable entry 18</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY19_VAL: Valid bit for Topotable entry 19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY20_VAL: Valid bit for Topotable entry 20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY21_VAL: Valid bit for Topotable entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY22_VAL: Valid bit for Topotable entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY23_VAL: Valid bit for Topotable entry 23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY16: Topotable entry 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY17: Topotable entry 17</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY18: Topotable entry 18</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY19: Topotable entry 19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY20: Topotable entry 20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY21: Topotable entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY22: Topotable entry 22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY23: Topotable entry 23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU Topology Table register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018657"</A>0000000020018657 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG3_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY24_VAL: Valid bit for Topotable entry 24</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY25_VAL: Valid bit for Topotable entry 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY26_VAL: Valid bit for Topotable entry 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY27_VAL: Valid bit for Topotable entry 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY28_VAL: Valid bit for Topotable entry 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY29_VAL: Valid bit for Topotable entry 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY30_VAL: Valid bit for Topotable entry 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY31_VAL: Valid bit for Topotable entry 31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY24: Topotable entry 24</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY25: Topotable entry 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY26: Topotable entry 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY27: Topotable entry 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY28: Topotable entry 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY29: Topotable entry 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY30: Topotable entry 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY31: Topotable entry 31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>NCU RCMD quiesce</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018658"</A>0000000020018658 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCMISC.NCSCOMS.NCU_RCMD_QUIESCE_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCMISC.NCSCOMS.NCU_RCMD_QUIESCE_REG_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_RCMD_QUIESCE: Quiesce all RCMDs</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM Collection Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018680"</A>0000000020018680 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_MODE_LT_0_INST.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_HTM_ENABLE: HTM enable, set by software to enable tracing logic</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_CORE_TRACE_ENABLE: Enables core HTM tracing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_LLAT_TRACE_ENABLE: Enables LLAT tracing NOTE - can't enable LLAT tracing while either Core or IMA tracing is enabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_IMA_TRACE_ENABLE: Enables core IMA tracing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_LLAT_CAPTURE_FAIL_DISP_DIS: EN - capture on assertion of l2_htm_llat_disp_req, i.e. any dispatch request DIS - capture on assertion of l2_htm_llat_disp_req AND l2_llat_htm_rcdisp_occurred, i.e. only on passed dispatch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_LLAT_CAPTURE_STORE_DIS: EN - capture on assertion of l2_htm_llat_disp_req, i.e. loads or stores DIS - capture on assertion of l2_htm_llat_disp_req AND l2_llat_htm_rcdisp_ld_not_st, i.e. only loads</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_LLAT_CAPTURE_PBL3_HIT_DIS: EN - capture on assertion of l2_llat_htm_pbl3hit_dval DIS - no capture on assertion of l2_llat_htm_pbl3hit_dval - enable embedded timestamp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_LLAT_IMBEDDED_TS: Enables imbedded time stamps for LLAT tracing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_CORE_CAPTURE_TRACE_FULL_ON_ERROR: En - When in error state, trace_full will be asserted to stall the core</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_CORE_LLAT_PAUSE_ON_PURGE: EN - LLAT tracing will NOT insert a stop marter in the trace when a purge command from pervasive is seen DIS - LLAT tracing will insert a stop marker in the trace whan a purge command from pervasive is seen</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_CORE_CAPTURE_HOLD_ACTIVE: NOTE - This is a deprecated mode that should not be set in P10 DIS - tc_pc_trace_active asserted when htsmc_mode_core_trace_enable=1 to purge the ERAT when entering and exitting trace EN - tc_pc_trace_active asserted when htsmc_mode_core_trace_enable=1 to purge the ERAT only at the beginning</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_SPARE_1TO2: Spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_WRAP: 0 = Stop trace when reach top of trace memory <BR>1 = Trace will continue until a stop trigger is received. Wrap to beginning <BR> of trace memory when the top has been reached <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_DIS_TSTAMP: 0 = write of timestamps enabled <BR>1 = disable writing of time stamps <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_SINGLE_TSTAMP: 0 = additional timestamp written on timer overflow <BR>1 = timestamp only before new record (if enabled) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_DIS_STALL: 0 = core execution stalls when buffer full, Core Trace only <BR>1 = core instruction trace stall disabled <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_MARKERS_ONLY: 0 = normal trace <BR>1 = ave only markers and enabled stamps <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_DIS_GROUP: 0 = Send cmd as programmed. Convert nodal to group scope <BR>1 = IF programmed to group or nodal, send as VGs <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_SPARES: spares</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MODE_VGTARGET: VG Target bits used in VGs mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM Trace Memory Configuration Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018681"</A>0000000020018681 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_MEM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_MEM_LT_0_INST.LATC.L2(0:48) [0000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_ALLOC: 0 = memory based address not configured <BR>1 = memory address configured <BR>This bit must be written to zero before setting since the HTM looks for the 0->1 transition to indicate the memory address has been updated <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_SCOPE: Configure the Scope used when writing the HTM Trace memory <BR>If the scope is not large enough, the HTM will get an address error <BR>IF the scope is too large, HTM will experience excessive delay <BR>Set scope to system if chtm memory is on foreign link <BR><BR>Dial enums:<BR>LOCAL=>0b000<BR>NEAR=>0b010<BR>GROUP=>0b011<BR>REMOTE=>0b100<BR>VECTORED=>0b101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_PRIORITY: Configure the starting priority used when writing the HTM Trace memory. <BR><BR>Dial enums:<BR>LOW=>0b0<BR>HIGH=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_SIZE_SMALL: 0 = Trace Mem Size from 512M to 256G <BR>1 = Trace Mem Size from 16M to 8G <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_SPARE: spare bits <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_BASE: Trace memory base address (8:39). The Trace Memory Base Address must be aligned on a Trace Memory Size boundary <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_MEM_SIZE: When htmsc_mem_size_small=0, these bits define the mask to bits (26:35) of the Trace Memory Base Address and define the size of the trace memory between 512MB and 256GB <BR>When htmsc_mem_size_small=1, these bits define the mask to bits (31:39) of the Trace Memory Base address and define the size of the trace memory between 16MB and 8GB <BR><BR>Dial enums:<BR>512M_OR_16M=>0b000000000<BR>1G_OR_32M=>0b000000001<BR>2G_OR_64M=>0b000000011<BR>4G_OR_128M=>0b000000111<BR>8G_OR_256M=>0b000001111<BR>16G_OR_512M=>0b000011111<BR>32G_OR_1G=>0b000111111<BR>64G_OR_2G=>0b001111111<BR>128G_OR_4G=>0b011111111<BR>256G_OR_8G=>0b111111111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000 <BR>Dial enums:<BR>512M_OR_16M=>0b000000000<BR>1G_OR_32M=>0b000000001<BR>2G_OR_64M=>0b000000011<BR>4G_OR_128M=>0b000000111<BR>8G_OR_256M=>0b000001111<BR>16G_OR_512M=>0b000011111<BR>32G_OR_1G=>0b000111111<BR>64G_OR_2G=>0b001111111<BR>128G_OR_4G=>0b011111111<BR>256G_OR_8G=>0b111111111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM Trace Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018682"</A>0000000020018682 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=19><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STATA_LT_0_INST.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_3_INST.LATC.L2(3) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_4_INST.LATC.L2(4) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_5_INST.LATC.L2(5) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_6_INST.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_7_INST.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_8_INST.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_9_INST.LATC.L2(9) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_10_INST.LATC.L2(10) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_11_INST.LATC.L2(11) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_12_INST.LATC.L2(12) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_13_INST.LATC.L2(13) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_14_INST.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_15_INST.LATC.L2(15) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_16_INST.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_17_INST.LATC.L2(17) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_STAT_LT_18_INST.LATC.L2(18:19) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_PURGE_IN_PROG: Purge in Progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_PURGE_DONE: Purge Done</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_CRESP_OV: Not set in CHTM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_REPAIR: Address Repair: Asserted on occurence of address error to indicate the need of software to clear and update HTM_MEM. Will stay high until HTM_MEM updated</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_BUF_WAIT: Buffer Waiting: Asserted on condition of data buffers full in tracing state. Any markers, stamps, and trace data will be lost</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STATUS_TRIG_DROPPED_LT: Buffer Overrun Trigger: Asserted on buffer overrun due to trigger lost. Cleared on the writing of 1 to the Reset Trigger bit, htmsc_trig_reset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_ADDR_ERROR: Address Error: Asserted on address error when write buffer was allocated. Need to set new address range</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STATUS_REC_DROPPED_LT: Buffer Overrun Data: Asserted on buffer overrun due to trace data lost. Cleared on the writing of 1 to the Reset Trigger bit, htmsc_trig_reset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_INIT: INIT: Asserted when htm_cofsm is in Init state PRE_REQ: Asserted when htm_cofsm is in Pre-req state READY: Asserted when htm_cofsm is in Ready state TRACING: Asserted when htm_cofsm is in Tracing state PAUSED: Asserted when htm_cofsm is in Paused state FLUSH: Asserted when htm_cofsm is in Flush state COMPLETE: Asserted when htm_cofsm is in Complete state ENABLE: Asserted when htm_cofsm is in Enable state STAMP: Asserted when htm_cofsm is in Stamp state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_PREREQ:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_READY:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_TRACING:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_PAUSED:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_FLUSH:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_COMPLETE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_ENABLE:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMCO_STATUS_STAMP:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STATUS_SCOM_ERROR: SCOM ERROR: Asserted to indicate to the htm that a scom error indication was received from the scom satellite. Cleared on the writing of 1 to the Reset Trigger bit, htmsc_trig_reset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STATUS_UNUSED: NHTM Only. Unused in CHTM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM Last Address Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018683"</A>0000000020018683 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_LAST</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:56</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_LAST_LT_12_INST.LATC.L2(12:56) [000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTM_LAST_ADDRESS: The last cache line address of the memory trace. Guaranteed valid only when HTM is in the Complete state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM SCOM Trigger Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018684"</A>0000000020018684 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_TRIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_TRIG_LT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_START: Start trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_STOP: Stop trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_PAUSE: Pause trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_STOP_ALT: Stop trigger 2. Legacy bit that used to be the Freeze Trigger in P6 implementation</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_RESET: Reset trigger</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_MARK_VALID: Mark type valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_TRIG_MARK_TYPE: Mark type is put into Mark Record when bit 5 is set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM Trigger Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018685"</A>0000000020018685 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_CTRL_LT_0_INST.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_TRIG: Local Trigger Forwarding <BR>00 local triggers are not forwarded to the PowerBus, it is inserted into the trace when tracing. Both local and global triggers control the HTM <BR>01 local triggers are not forwarded to the PowerBus, it is inserted into the trace when tracing. Only local triggers control the HTM <BR>1x local triggers are forwarded to the PowerBus, it is not inserted into the trace when tracing. Only global triggers control the HTM <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_MTSPR_TRIG: MTSPR Trigger Control <BR>0 = ignore MTSPR trace triggers <BR>1 = treat MTSPR trace triggers as local triggers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_MTSPR_MARK: MTSPR Marker Control <BR>0 = ignore MTSPR trace markers <BR>1 = treat MTSPR trace markers as local markers <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_MARK: MTSPR Marker Forwarding/Insertion <BR>00 local markers are not forwarded to the PowerBus. Both local and global markers are inserted into the trace <BR>01 local markers are not forwarded to the PowerBus. Only local markers are inserted into the trace <BR>10 local markers are forwarded to the PowerBus. Only global markers are inserted into the trace <BR>11 local markers are forwarded to the PowerBus. Markers are not inserted into the trace <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_DBG0_STOP: Stop on Local DBG_Trigger0 to PC <BR>1 = stop on local trace debug trigger 0 <BR>0 = ignore debug trigger 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_DBG1_STOP: Stop on Local DBG Trigger1 to PC <BR>1 = stop on local trace debug trigger 1 <BR>0 = ignore debug trigger 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_RUN_STOP: Stop on Trace Run Falling <BR>1 = stop trace on falling edge of tcdgb_tchtm_trace_run <BR>0 = ignore signal tcdgb_tchtm_trace_run <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_CHIP0_STOP: Stop on PC_TC_DBG_Trigger0 <BR>1 = stop trigger Core Debug Trigger 0 <BR>0 = ignore Core Debug Trigger 0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_CHIP1_STOP: Stop on PC_TC_DBG_Trigger1 <BR>1 = stop trigger on Core Debug trigger 1 <BR>0 = ignore Core debug Trigger 1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_SPARE1112: Spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_XSTOP_STOP: Stop on XSTOP <BR>1 = stop trigger on chiplet XSTOP <BR>0 = ignore chiplet XSTOP <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_CTRL_SPARE1415: Spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Was the HTM Per Thread Run Counter, now nothing</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018686"</A>0000000020018686 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_PTRC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Was the Memory Access Counter, now nothing </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Was the HTM Carry Select Register, now nothing</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018687"</A>0000000020018687 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_CSEL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020018688"</A>0000000020018688 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.MEM_OP_CTR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM IMA STATUS</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001868A"</A>000000002001868A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=7><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_0_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_1_INST.LATC.L2(1) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_2_INST.LATC.L2(2) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_3_INST.LATC.L2(3:4) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_5_INST.LATC.L2(5:11) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS_LT_12_INST.LATC.L2(12:15) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_ERROR: IMA ERROR :NCU transfer error. Deasserted after performing the CHTM HPMC-IMA reset sequence.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_TRACE_ACTIVE: IMA Trace Active: IMA idle indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_PDBAR_ERROR: PDBAR Parity Error. Deasserted after performing the CHTM HPMC-IMA reset sequence.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_RESERVED: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_FSM: Display Current IMA FSM State <BR>01 Disabled <BR>02 Idle <BR>04 Clear <BR>08 Capture <BR>10 Write LDBAR <BR>20 Write PDBAR <BR>40 Error <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_COUNT: Number of writes completed to LDBAR or PDBAR address. Counts 0 to 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HTM IMA PDBAR</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002001868B"</A>000000002001868B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_PDBAR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_PDBAR_LT_0_INST.LATC.L2(1:52) [0000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_PDBAR_SPARE1TO4:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_PDBAR_SCOPE: Configure the Scope used for direct memory write <BR>The scope will be forced to a group minimum unless HTM_MODE(dis_force_group)=1 <BR>Foreign scope is not supported <BR><BR>Dial enums:<BR>LOCAL=>0b000<BR>NEAR=>0b001<BR>GROUP=>0b011<BR>REMOTE=>0b100<BR>VECTORED=>0b101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_PDBAR_SPARE8TO11:</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HTMSC_IMA_PDBAR: IMA Write Physical Base Address PDBAR spare bit 1 to 4 PDBAR spare bit 8 to 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 FIR Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028000"</A>0000000020028000 (SCOM)<BR>
<A NAME="0000000020028001"</A>0000000020028001 (SCOM1)<BR>
<A NAME="0000000020028002"</A>0000000020028002 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.FIR_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L2 FIR Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_RD_CE: H/W Trigger Mechanism at point cache read occurs that detects a CE by ECCCK on RC/CO/SN read. Note: PRD counts the number of these and then will trigger LineDelete.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_RD_UE: H/W Trigger Mechanism at point cache read occurs that detects a UE(non SUE) by ECCCK on RC/CO/SN read.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_RD_SUE: H/W Trigger Mechanism at point cache read occurs that detects a SUE by ECCCK on RC/CO/SN read.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HW_DIR_INTIATED_LINE_DELETE_OCCURRED: H/W intiated Line Delete occured (Id state injected into the dir) by RC or SN machine.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_UE_SUE_DETECTED_ON_MODIFIED_LINE_BY_CO: L2 Castout where L2 cache read detected UE/SUE and Line is M,Mu,T,Tn</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_UE_SUE_DETECTED_ON_NON_MODIFIED_LINE_BY_CO: L2 Castout where L2 cache read detected UE/SUE and Line is Me,Te,Ten,Sl,S</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIR_CE_DETECTED: L2 corrected a CE in the L2 directory</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIR_UE_DETECTED: L2 detected a UE in the L2 directory</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIR_STUCK_BIT_CE: L2 detected a SBCE in the L2 directory</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIR_SBCE_REPAIR_FAILED: PEC attempted to repair and CO a SBCE condition but failed(eg CO disp failed). Cache line was lost.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MULTIPLE_DIR_ERRORS_DETECTED: DEPRICATED: THIS FIR BIT SHOULD ALWAYS BE MASKED. Multiple CE/UE deteceted between 2 hang 'early hang' pulse time window</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LRU_READ_ERROR_DETECTED: LRU array has illegal valu in it(due to flipped bit)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_POWERBUS_DATA_TIMEOUT: RC timed out waiting for powerbus to return data.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NCU_POWERBUS_DATA_TIMEOUT: NCU timed out waiting for powerbus to return data.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HW_CONTROL_ERROR: Internal h/w control error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LRU_ALL_MEMBERS_IN_CGC_ARE_LINE_DELETED: All members in a single congruence class has been deleted</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_INHIBITED_HIT_CACHEABLE_ERROR: Cache Inhibited Ld/St hit a line in the L2 cache. SW error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_LOAD_RECEIVED_PB_CRESP_ADR_ERR: RC was doing a fabric op on behalf of a load and got an cresp=addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_STORE_RECEIVED_PB_CRESP_ADR_ERR: RC was doing a fabric op on behalf of a store and got an cresp=addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_POWBUS_DATA_CE_ERR_FROM_F2CHK: RC incoming Power Bus data had a CE error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_POWBUS_DATA_UE_ERR_FROM_F2CHK: RC incoming Power Bus data had a UE error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_POWBUS_DATA_SUE_ERR_FROM_F2CHK: RC incoming Power Bus data had a SUE error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TGT_NODAL_REQ_DINC_ERR: Targetted nodal request got rty_inc cresp.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RC_LOAD_RECEIVED_PB_CRESP_ADR_ERR_FOR_HYP: RC was doing a fabric op on behalf of a load and got an cresp=addr_err for hyp memory</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RCDAT_RD_PARITY_ERR: RCDAT read parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CO_PSH_RECEIVED_PB_CRESP_ADR_ERR: CO or SNP was doing a fabric op on behalf of a store and got an cresp=addr_err</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LVDIR_PERR: LVDIR took a parity error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LPCRD_TOPOTABLE_SW_CFG_ERR: bad topology table config software error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DARN_DATA_TIMEOUT: Darn timed out waiting for data.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EARLY_HANG_WARNING: Early hang in L2.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_CONTAINED_UNEXP_CO_PUSH: Unexpected cast-out or push during chip_contained mode, maybe also during host-boot before memory available. Mask after host-boot memory ipl.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rsvd</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PEC_PH3_TIMEOUT: PEC Phase3 timeout, recoverable problem, information only.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare2to1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CACHE_RD_CE_AND_UE: Cache read CE and UE popped within a short hang pulse. Could be a triple bit error.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare1to1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028003"</A>0000000020028003 (SCOM)<BR>
<A NAME="0000000020028004"</A>0000000020028004 (SCOM1)<BR>
<A NAME="0000000020028005"</A>0000000020028005 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.FIR_MASK_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L2 FIR Mask Register <BR></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L2_FIR_MASK: L2 Fir mask reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 FIR Action0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028006"</A>0000000020028006 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.FIR_ACTION0_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L2 FIR Action0 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION0: Action0 select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 FIR Action1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028007"</A>0000000020028007 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.FIR_ACTION1_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF>L2 FIR Action1 Register </TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.SCOMFIR.PAR_OFF.LEM_FIR.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR_ACTION1: Action1 select for corresponding bit in FIR <BR> (Action0,Action1) = Action Select <BR> (0,0) = Checkstop Error <BR> (0,1) = Recoverable Error <BR> (1,0) = Reserved <BR> (1,1) = Local Core Checkstop <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 Mode Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800A"</A>000000002002800A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.MODE_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.MODE_REG0_LT_0_INST.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_LRU_DIRECT_MAP: See workbook section on L2 LRU Logic for legal combinations of LRU mode bit settings(not all combinations are supported). Enables direct mapped LRU mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RANDOM_EN: See workbook section on L2 LRU Logic for legal combinations of LRU mode bit settings(not all combinations are supported). Enables random LRU mode.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_SINGLE_MEM_EN: See workbook section on L2 LRU Logic for legal combinations of LRU mode bit settings(not all combinations are supported). Enables only 1 member per congruence class to be used.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_SINGLE_MEM: See workbook section on L2 LRU Logic for legal combinations of LRU mode bit settings(not all combinations are supported). One-hot member to use in single member mode. <BR>Dial enums:<BR>FLUSH_STATE=>0b00000000<BR>SET0=>0b10000000<BR>SET1=>0b01000000<BR>SET2=>0b00100000<BR>SET3=>0b00010000<BR>SET4=>0b00001000<BR>SET5=>0b00000100<BR>SET6=>0b00000010<BR>SET7=>0b00000001</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_L3_DIS: Indicates that the L3 below the L2 is disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CO_SOFT_PURGE_ME_SX_EN: Enables CO soft purge on shared. All Me and Sx cachelines are dropped when they are cast-out of the L2.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CO_SOFT_PURGE_ALL_LINES_EN: Enables CO soft purge on modified. All Mx and Tx cachelines are dropped when they are cast-out of the L2. This mode is ONLY intended for use at bootup where s/w id destroying the boot-code pre-loaded into the L2 by flushing the L2. Note: While this bit is set, if ICSWs or Part64B lines are attempted, the COFSM will discard these ops.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DCBZ_TRASHMODE_EN: Enable RC, for L2 trash mode, to treat 128B-marked stores or DCBZs such that RC will no go to the powerbus but instead pretend like it received a cresp=go_m. S/W Restriction: ICSW and ICSWcr instructions should NOT be issued while in this mode(reproducable trash mode) since this will cause the COFSM to go to the powerbus. If trash is being run as non-reproducable(ie PB active), then ICSW/ICSWcr can be sent and the COFSM will attempt them on the power bus.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CAC_ERR_REPAIR_EN: Cache error repair enable. Enables RC and SN to trigger a purge action (of the line they are working on) if they detect a CE/UE/SUE on a cache read.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_LINEDEL_ON_CAC_UE_EN: Enable line delete on cache ue(or s/w trig_det ce). L2 RC/SN, upon detecting UE(or s/w trig_det ce) on a cache read, will trigger a purge of the line and write the dir=Id. The Id will cause the L2 to never allocate into this physical location (ie the L2 assumes these cache line cells are damaged. Note: if this bit is set to Disable, then sw trig_det ce should not be activated. If sw trig_det is activated, the RC will purge the line on CE, but the sw trig_det ce masking will never reset since it is waiting for the RC to indicate it wrote an Id on behalf of the ce(which this bit prevented)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_HW_TRIG_LINEDEL_LDDISP_CE_EN: Warning: this is for lab debug ONLY!!! Enable line delete on detection of any RC dispatch of a Load that is a L2hit that results is a cache CE or UE (SUE will not trigger the LineDelete). Upon detecting CE/UE on a cache read, will trigger a purge of the line and write the dir=Id. The Id will cause the L2 to never allocate into this physical location (ie the L2 assumes these cache line cells are damaged). Warning: this aggressive LineDelete policy could cause soft CE's to quickly form a large number of LineDelete locations in the cache (ie to the point where a cgc in the L2 has been completely LineDeleted away...causing a hang). This lab-only mode is intended for early-bringup parts.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_L2_PB_ARB_RATE_SEL: Selects how fast the L2 requests to the PB <BR>Dial enums:<BR>FULL_RATE=>0b000<BR>CAN_L3PF=>0b001<BR>EVERY64_CAN_L3PF=>0b100<BR>EVERY128_CAN_L3PF=>0b101<BR>EVERY256_CAN_L3PF=>0b110<BR>EVERY512_CAN_L3PF=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_HASH_L3_ADDR_EN: Enables L3 address hash, must be set at same time as L3's hash_en bit.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_RC_FRC_DISP_EQ_NTM_INIG_SI_TO_RCR_EN: Enables TM trash mode where In or Ig goes to L3 instead of PB.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_CHIP_CONTAINED_MODE_EN: Enable L2 to fake 0's data to the core for ci-loads.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_Q_BIT_TID_MASK: QOS bits help PB and MC arbitrate.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_HASH_L2_ADDR_EN: Enables L2 address hash. 40:43 xor 48:51</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spares1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_STQ_PF_EN: Enables store spawned prefetching.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spares2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_PERFMON_INFO_SRC_ED_SEL: Selects ed dcache info to include Sl interventions.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35:37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spares3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_SKIP_GRP_SCOPE_EN: Forces RCs to skip group scope when upgrading from LN scope, used for chip=group PB settings.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_TM_DTT_DIS: Disables TM dynamic thread throttling.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mode_reg0_spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 Mode Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800B"</A>000000002002800B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.MODE_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.MODE_REG1_LT_0_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_ECCCK_CE_UE_SUE_ERR_DET_DIS: When 1, causes eccck CE,UE,SUE to all be <BR> gated off from being seen by RC/CO/SN and FIR logic (ie rcdsp masks ECCCK signals). <BR>This bit is meant as a fail-safe mode. <BR>All errors will be ignored by RC/CO/SN <BR>FIR bits wont get set <BR>SUE data that is brought in or forms due to misses will LOSE is SUE stamp <BR> on the next L2 ld/st hit (ie RC ignores all errors and assumes data should be used as is <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_ECCCK_UE_SUE_DET_DIS: When 1, causes eccck UE,SUE to all be gated off <BR> from being seen by RC/CO/SN and FIR logic (ie rcdsp masks ECCCK signals. <BR>This bit should NOT be actived. Can reulst in hang conditions if SUE/UE form. <BR>When SUE/UE causes DERR to be sent to the core and RC ignores this and fails to resent data. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_DYN_TRACE_MODE: Force l2 debug traces to use RC/SN/STQ modes instead of scan setup <BR>Dial enums:<BR>OFF=>0b00<BR>RC_MODE_C=>0b01<BR>SN_MODE_D=>0b10<BR>STQ_MODE_E=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_POLL_PULSE_DIV: Hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DATA_POLL_PULSE_DIV: Data hang pulse divider.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mode_reg1_spare1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_SMT_MODE_ROTATION_EN: When 1, Enables perfmon thread information rotation. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mode_reg1_spare2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_TID_ROTATE_PLS_RATE: Time period the L2 will stay oin a given thread before switching to next thread. <BR>Dial enums:<BR>EVERY_2K=>0b000<BR>EVERY_256=>0b010<BR>EVERY_1K=>0b011<BR>EVERY_4K=>0b101<BR>EVERY_8K=>0b110<BR>EVERY_16K=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CFG_MASTER_RTY_BACKOFF_EN: When 1, enables master retry backoff mechanism. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mode_reg1_spare3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_L23_EVENT_TID_SEL_EN: When 1, enables thread selection for perfmon info on. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PM_L23_EVENT_TID_SEL_NUM: Which thread. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 Error Injection Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800C"</A>000000002002800C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.ERR_INJ_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.ERR_INJ_REG_LT_0_INST.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.ERR_INJ_REG_LT_0_INST.LATC.L2(3:13) [00000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_DW_TYPE: 000 => disable error injection <BR>001 => dir CE inject next write <BR>010 => dir CE inject every write <BR>011 => dir CE inject 1 of the writes <BR>100 => rsv <BR>101 => dir UE inject on next write <BR>110 => rsv <BR>111 => rsv <BR><BR>Dial enums:<BR>DW_ERR_INJ_DIS=>0b000<BR>DW_CE_NEXT=>0b001<BR>DW_CE_EVERY=>0b010<BR>DW_CE_LFSR=>0b011<BR>DW_UE_NEXT=>0b101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0 <BR>Dial enums:<BR>DW_ERR_INJ_DIS=>0b000<BR>DW_CE_NEXT=>0b001<BR>DW_CE_EVERY=>0b010<BR>DW_CE_LFSR=>0b011<BR>DW_UE_NEXT=>0b101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_CW_TYPE: 0000 => disable error injection <BR>0001 => rsv <BR>0010 => rsv <BR>0011 => rsv <BR>0100 => CE injection next write <BR> one 32B sector if RC cw_vect has one 32B sector marked in 1st 64B <BR> first two 32B sectors if 1st two sectors of RC cw_vect are being written <BR>0101 => CE injection every write(all 32B sectors written ar currupted) <BR>0110 => CE injection 25 of the writes <BR> one 32B sectore if RC cw_vect has one 32B sector marked in 1st 64B <BR> first two 32B sectors if 1st two sectors of RC cw_vect are being written <BR>0100 => rsv <BR>1000 => UE injection next write (see CE rules) <BR>1001 => UE injection every write(see CE rules) <BR>1010 => rsv <BR>1011 => rsv <BR>1100 => SUE injection next write(see CE rules) <BR>1101 => SUE injection every write(see CE rules) <BR>1110 => rsv <BR>1111 => rsv <BR><BR>Dial enums:<BR>CW_ERR_INJ_DIS=>0b0000<BR>CW_CE_NEXT=>0b0100<BR>CW_CE_EVERY=>0b0101<BR>CW_CE_LFSR=>0b0110<BR>CW_UE_NEXT=>0b1000<BR>CW_UE_EVERY=>0b1001<BR>CW_SUE_NEXT=>0b1100<BR>CW_SUE_EVERY=>0b1101</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_STQ_TYPE: 00 => disable error injection <BR>01 => rsv <BR>10 => parity injection next write (into stq cra) <BR>11 => parity injection every write (into stq cra <BR><BR>Dial enums:<BR>STQ_ERR_INJ_DIS=>0b00<BR>STQ_PE_NEXT=>0b10<BR>STQ_PE_EVERY=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_CPI_TYPE: 000 => disable error injection <BR>001 => rsv <BR>010 => rsv <BR>011 => rsv <BR>100 => CE injection next write (via eccck)(1st 64B read in 128B currupted) <BR>101 => CE injection every write (via eccck) (all 128B read in 128B currupted) <BR>110 => UE injection next write (via eccck) <BR>111 => UE injection every write (via eccck) <BR><BR>Dial enums:<BR>CPI_ERR_INJ_DIS=>0b000<BR>CPI_CE_NEXT=>0b100<BR>CPI_CE_EVERY=>0b101<BR>CPI_UE_NEXT=>0b110<BR>CPI_UE_EVERY=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_LVDIR_EN: enables lvdir write error injection, every 32 cycles, can be switched to every 1k with scan bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_LRU_EN: enables lru write error injection, every 32 cycles, can be switched to every 1k with scan bit <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>L2 One Shot Line Delete on next CE Trigger Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800D"</A>000000002002800D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.LINEDEL_TRIG_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.LINEDEL_TRIG_REG_LT_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINEDEL_TRIG: When this register is written and this trigger the L2 to do a LineDelete on the next RC Load Hit CE (or <BR>UE...just in case CE migrated to UE) it detects (only one RC should be triggered to do so if multiple dispatches <BR>occuring each with their own CE). <BR> <BR>Once this bit is set, the L2 must mask future setting FIR Bit0(l2rcdsp_fir_rccosn_cr_ce_err) until <BR>after this l2f2ctl_scom_ldel_on_cr_ce_or_ue_done is set(ie CE LineDel is Purged) . <BR> <BR>PRD Firmware will go through the following sequence: <BR> 1) PRD detect FIR Bit0(l2rcdsp_fir_rccosn_cr_ce_err) for X times in a given time period <BR> 2a) PRD Trigger LineDel on CE by setting LineDel_CE_Trig Reg(bit0) <BR> this MUST now gate future setting of FIR Bit0(l2rcdsp_fir_rccosn_cr_ce_err) until <BR> h/w sets LineDel_CE_Trig Reg(bit1) in step3 (05/27/08) <BR> 2b) PRD writes FIR Bit0 (l2rcdsp_fir_rccosn_cr_ce_err) to 0 <BR> 3) h/w watches for next CE(or UE since CE might of mutated to UE) to do a LineDel on a cr of a <BR> CE/UE. h/w will set LineDel_CE_Trig Reg(bit1) <BR> 4) Optional s/w Step: <BR> PRD detects is LineDel_CE_Trig Reg(bit1) set and then: <BR> a) PRD write LineDel_CE_Trig Reg(bit0:1)=00 (ie clears trig and status) <BR> 5) Increment total number of Line Deletes installed in the L2 cache (limit 6??)... <BR> If PRD:LineDelCntr > 6, then put this process in _guarded_ <BR> Else, PRD return to step 1 (to wait for next FIR bit0 setting <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINEDEL_DONE: Linedelete done status bit. Must be written back to 0 before next line delete trigger. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LINEDEL_SPARE: spare bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PRD Purge Engine Command Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800E"</A>000000002002800E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.PRD_PURGE_CMD_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PRD_PRG_CMD_REG_LT_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PRD_PRG_CMD_REG_LT_0_INST.LATC.L2(5:7) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PRD_PRG_CMD_REG_LT_0_INST.LATC.L2(8:21) [00000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_TRIGGER: When this register is written and this trigger bit is being loaded with a 1, this will cause the Purge Engine Mechanism to start up. Note: the reg_busy must be 0 (ie completion bit set) before the state of any of the purge_cmd register is changed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_TYPE: 0000 L2 Cache_Flush <BR> mem(0:2), addr(48:55), bank (ra56), must all be set to 0s. (see Note1) <BR>0010 L2 Dir Line_Delete <BR> mem(0:2), addr(48:55), bank (ra56), must be set to the directory entry being deleted. <BR> The RC will victimize entry and write directory to Id (see note1). <BR>0011 L2 Cache_mini_flush <BR> mem(0:2) and bank must be set to 0. addr(48:55) can be set to any cgc. L2 will flush <BR> all 8 members in the next 32 cgc <BR><BR>Dial enums:<BR>L2CAC_FLUSH=>0b0000<BR>L2DIR_LINE_DEL=>0b0010<BR>L2CAC_MINI_FLUSH=>0b0011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000 <BR>Dial enums:<BR>L2CAC_FLUSH=>0b0000<BR>L2DIR_LINE_DEL=>0b0010<BR>L2CAC_MINI_FLUSH=>0b0011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_REG_BUSY: Command Register is waiting to be serviced by purge statemachine.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_PRGSM_BUSY_ON_THIS: Purge machine has taken this register's command.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_PRGSM_BUSY: Purge machine is currently busy.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_MEM: member associated with L2 LineDelete commands For a L2 Cache_Flush command, member(0:2) must be set to 0b000.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_CGC: cgc address for L2 Line_Delete commands For a L2 Cache_Flush command, cgc(0:8) must be set to 0x000.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_BANK: bank for L2 Line_Delete commands For a L2 Cache_Flush command, bank must be set to 0.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PRD_PURGE_CMD_ERR: Tried to write cmd_reg while cmd_reg_busy = 1 or illegal ttype.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PHYP Purge Engine Command Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002800F"</A>000000002002800F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.PHYP_PURGE_CMD_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PHYP_PRG_CMD_REG_LT_0_INST.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PHYP_PRG_CMD_REG_LT_0_INST.LATC.L2(5:7) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.PHYP_PRG_CMD_REG_LT_0_INST.LATC.L2(8:21) [00000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_TRIGGER: When this register is written and this trigger bit is being loaded with a 1, this will cause the Purge Engine Mechanism to start up. Note: the reg_busy must be 0 (ie completion bit set) before the state of any of the purge_cmd register is changed.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_TYPE: 0000 L2 Cache_Flush <BR> mem(0:2), addr(48:55), bank (ra56), must all be set to 0s. (see Note1) <BR>0010 L2 Dir Line_Delete <BR> mem(0:2), addr(48:55), bank (ra56), must be set to the directory entry being deleted. <BR> The RC will victimize entry and write directory to Id (see note1). <BR>0011 L2 Cache_mini_flush <BR> mem(0:2) and bank must be set to 0. addr(48:55) can be set to any cgc. L2 will flush <BR> all 8 members in the next 32 cgc <BR><BR>Dial enums:<BR>L2CAC_FLUSH=>0b0000<BR>L2DIR_LINE_DEL=>0b0010<BR>L2CAC_MINI_FLUSH=>0b0011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000 <BR>Dial enums:<BR>L2CAC_FLUSH=>0b0000<BR>L2DIR_LINE_DEL=>0b0010<BR>L2CAC_MINI_FLUSH=>0b0011</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_REG_BUSY: Command Register is waiting to be serviced by purge statemachine.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_PRGSM_BUSY_ON_THIS: Purge machine has taken this register's command.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_PRGSM_BUSY: Purge machine is currently busy.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_MEM: member associated with L2 LineDelete commands For a L2 Cache_Flush command, member(0:2) must be set to 0b000.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_CGC: cgc address for L2 Line_Delete commands For a L2 Cache_Flush command, cgc(0:7) must be set to 0x00.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_BANK: bank for L2 Line_Delete commands For a L2 Cache_Flush command, bank must be set to 0.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PHYP_PURGE_CMD_ERR: Tried to write cmd_reg while cmd_reg_busy = 1 or illegal ttype.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RD EPS REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028010"</A>0000000020028010 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.RD_EPS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.RD_EPS_VALUE_REG_LT_0_INST.LATC.L2(0:35) [000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIER0_RD_EPS_VALUE: tier0 read epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIER1_RD_EPS_VALUE: tier1 read epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIER2_RD_EPS_VALUE: tier2 read epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>WR EPS REGISTER</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028011"</A>0000000020028011 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.WR_EPS_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.WR_EPS_VALUE_REG_LT_0_INST.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIER1_WR_EPS_VALUE: write epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIER2_WR_EPS_VALUE: write epsilon</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EPS_DIVIDER_MODE: epsilon count divider 0 => 16, non-zero => itself</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EPS_MODE_SEL: Sets how long each cresp case should wait <BR>Dial enums:<BR>MODE1=>0b0<BR>MODE2=>0b1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EPS_CNT_USE_L2_DIVIDER_EN: Use L2 clocks instead of PB step.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>L2_EPS_STEP_MODE: l2 epsilon step count, only if eps_cnt_use_l2_divider_en = 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ERROR REPORT REGISTER0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028012"</A>0000000020028012 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.ERR_RPT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.L2CTL_ERR_RPT2TO1.HOLD_LATCH_INST.HOLD.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCCO_FSM_PARITY_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCCTL_RLD_BARRIER_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCCTL_SNP_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCCTL_TLBIE_ACK_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCCTL_SYNC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCCTL_VSYNC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_TMCTL_TIDX_TEND_LDST_SEQ_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RVCTL_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_SRCTL0_BAD_HPC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_SRCTL1_BAD_HPC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_SRCTL2_BAD_HPC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_SRCTL3_BAD_HPC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_PBARB_FSM_REQ_OVERFLOW_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_PBARB_TRASHMODE_PB_REQ_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_L3PF_MACH_DONE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD0_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD1_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD2_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD3_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR0_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR0_ATAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR1_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR1_ATAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR2_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR2_ATAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR3_TTAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_CR3_ATAG_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD0_ADDR_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD1_ADDR_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD2_ADDR_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCMD3_ADDR_PERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR9_PEC_PHASE3_TIMEOUT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR9_PEC_PHASE4_SAME_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR9_PEC_PHASE4_RCCO_DISP_FAIL: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR9_PEC_PHASE5_TIMEOUT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_B01_BOTH_ACTIVE: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_PHANTOM_B01_REQ: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RC_UNEXP_F2_DATA_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RC_UNEXP_PURG_HIT_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCX_UNEXP_IDLE_PBL3_DATA_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCX_UNEXP_IDLE_PB_CRESP_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_COX_UNEXP_IDLE_PB_CRESP_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>ERROR REPORT REGISTER1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028013"</A>0000000020028013 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.ERR_RPT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.L2CTL_ERR_RPT2TO1.HOLD_LATCH_INST.HOLD.LATC.L2(42:73) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCX_UNEXP_IDLE_L3_CRESP_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCX_UNEXP_IDLE_L3_DWDONE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RCX_UNEXP_PB_RC_DTAG_PCHK_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_DW_SET_REF_WITH_FLAG_IDLE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_KILL_REF_WITH_FLAG_IDLE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_DW_SET_SI_BY_MACH: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_PD_DIR_MULT_HIT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_B0_SD_DIR_MULT_HIT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_B1_SD_DIR_MULT_HIT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_B2_SD_DIR_MULT_HIT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_B3_SD_DIR_MULT_HIT: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_STQ_TEMP_MARK_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_HANG_WAITING_FOR_FP_MATE: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_BAD_FP_MATE: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_LSU_TAG_REUSE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_IFU_MULT_REQ_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_IFU_LATE_CANCEL_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_XPF_MULT_REQ_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_XLT_QUEUE_OVRFLW_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_L3PF_REQ_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_NCU_TID_DONE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_REQ_DEC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR11_LRU_MEM_INVALID_ABCD: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR11_LRU_MEM_INVALID_EFGH: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_STQ_COMING_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_STQ_OVERFLOW_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_STQ_BOUNCE_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_RC_PBBUS_SFSTAT_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_TMA_LARXA_VS_FRCMISS_SV_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR22_RC_TGT_NODAL_REQ_CRESP_DINC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR22_SN_TGT_NODAL_REQ_CRESP_DINC_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FIR14_SNX_FSM_PARITY_ERR: err_rpt hold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology table entries 0 to 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028014"</A>0000000020028014 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.TOPOTABLE0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.TOPOTBL0_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY00_VAL: Valid bit for Topotable entry 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY01_VAL: Valid bit for Topotable entry 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY02_VAL: Valid bit for Topotable entry 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY03_VAL: Valid bit for Topotable entry 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY04_VAL: Valid bit for Topotable entry 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY05_VAL: Valid bit for Topotable entry 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY06_VAL: Valid bit for Topotable entry 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY07_VAL: Valid bit for Topotable entry 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY00: Topotable entry 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY01: Topotable entry 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY02: Topotable entry 2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY03: Topotable entry 3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY04: Topotable entry 4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY05: Topotable entry 5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY06: Topotable entry 6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY07: Topotable entry 7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology table entries 0 to 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028015"</A>0000000020028015 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.TOPOTABLE1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.TOPOTBL1_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY08_VAL: Valid bit for Topotable entry 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY09_VAL: Valid bit for Topotable entry 9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY10_VAL: Valid bit for Topotable entry 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY11_VAL: Valid bit for Topotable entry 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY12_VAL: Valid bit for Topotable entry 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY13_VAL: Valid bit for Topotable entry 13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY14_VAL: Valid bit for Topotable entry 14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY15_VAL: Valid bit for Topotable entry 15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY08: Topotable entry 8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY09: Topotable entry 9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY10: Topotable entry 10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY11: Topotable entry 11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY12: Topotable entry 12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY13: Topotable entry 13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY14: Topotable entry 14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY15: Topotable entry 15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology table entries 0 to 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028016"</A>0000000020028016 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.TOPOTABLE2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.TOPOTBL2_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY16_VAL: Valid bit for Topotable entry 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY17_VAL: Valid bit for Topotable entry 17</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY18_VAL: Valid bit for Topotable entry 18</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY19_VAL: Valid bit for Topotable entry 19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY20_VAL: Valid bit for Topotable entry 20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY21_VAL: Valid bit for Topotable entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY22_VAL: Valid bit for Topotable entry 22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY23_VAL: Valid bit for Topotable entry 23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY16: Topotable entry 16</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY17: Topotable entry 17</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY18: Topotable entry 18</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY19: Topotable entry 19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY20: Topotable entry 20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY21: Topotable entry 21</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY22: Topotable entry 22</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY23: Topotable entry 23</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Topology table entries 0 to 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028017"</A>0000000020028017 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2.L2MISC.L2CERRS.TOPOTABLE3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2.L2MISC.L2CERRS.TOPOTBL3_LT_0_INST.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY24_VAL: Valid bit for Topotable entry 24</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY25_VAL: Valid bit for Topotable entry 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY26_VAL: Valid bit for Topotable entry 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY27_VAL: Valid bit for Topotable entry 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY28_VAL: Valid bit for Topotable entry 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY29_VAL: Valid bit for Topotable entry 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY30_VAL: Valid bit for Topotable entry 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY31_VAL: Valid bit for Topotable entry 31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY24: Topotable entry 24</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY25: Topotable entry 25</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY26: Topotable entry 26</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY27: Topotable entry 27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY28: Topotable entry 28</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY29: Topotable entry 29</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY30: Topotable entry 30</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TOPOTABLE_ENTRY31: Topotable entry 31</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028040"</A>0000000020028040 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028041"</A>0000000020028041 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028042"</A>0000000020028042 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_RD_ACT_OR_ACTIVATE_CROSS: Disable scom read act. In cross: activate cross control of traces</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CROSS_DISABLE_SCOM_RD_ACT: In cross: Disable scom read act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028043"</A>0000000020028043 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028044"</A>0000000020028044 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028045"</A>0000000020028045 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028046"</A>0000000020028046 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028047"</A>0000000020028047 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028048"</A>0000000020028048 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028049"</A>0000000020028049 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028080"</A>0000000020028080 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028081"</A>0000000020028081 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028082"</A>0000000020028082 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_RD_ACT_OR_ACTIVATE_CROSS: Disable scom read act. In cross: activate cross control of traces</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CROSS_DISABLE_SCOM_RD_ACT: In cross: Disable scom read act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028083"</A>0000000020028083 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028084"</A>0000000020028084 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028085"</A>0000000020028085 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028086"</A>0000000020028086 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028087"</A>0000000020028087 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028088"</A>0000000020028088 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028089"</A>0000000020028089 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.L2TRA.TR1.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IMA Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028400"</A>0000000020028400 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.IMA.IMA_EVENT_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:34</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.IMA.IMA_EVENT_MASKQ.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:45</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.IMA.IMA_EVENT_MASKQ.LATC.L2(5:14) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_IC_TAP: 000 = ~.5ms <BR>001 = ~1ms <BR>010 = ~4ms <BR>011 = ~16ms <BR>100 = ~64ms <BR>101 = ~256ms <BR>110 = ~1s <BR>111 = ~4s <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_DIS_WRAP: Only do one round of data collection and stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_FREEZE: Freeze IMA counters preventing IMA from posting</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_EN_D_PRE: Count prefetches on L1 data cache reloads</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_EN_I_PRE: Count prefetches on L1 instruction cache reloads</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_ONE_EVENT: Only sample one thread and event</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39:40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_EVENT_VTID: VTID for One Event Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_EVENT_MASK_EVENT_SELECT: Selects event for One Event Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>IMA Trace Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028401"</A>0000000020028401 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.IMA.IMA_TRACE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:33</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.IMA.IMA_TRACEQ.LATC.L2(0:33) [0000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:40</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.IMA.IMA_TRACEQ.LATC.L2(34:38) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.IMA.IMA_TRACEQ.LATC.L2(39:46) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_TRACE_SAMPSEL: Overflow on this CPMC* register freezes sampling and initiates a post to memory <BR>Dial enums:<BR>CPMC1=>0b00<BR>CPMC2=>0b01<BR>CPMC3=>0b10<BR>CPMC4=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_TRACE_CPMC_LOAD: Load this value into CPMC selected by SAMPSEL at sampling start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:35</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_TRACE_CPMC1SEL: Selects event to count for CPMC1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43:47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_TRACE_CPMC2SEL: Selects event to count for CPMC2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IMA_TRACE_BUFFERSIZE: Buffer Size <BR>Dial enums:<BR>4K_ENTRIES=>0b000<BR>8K_ENTRIES=>0b001<BR>16K_ENTRIES=>0b010<BR>32K_ENTRIES=>0b011<BR>64K_ENTRIES=>0b100<BR>128K_ENTRIES=>0b101<BR>256K_ENTRIES=>0b110<BR>512K_ENTRIES=>0b111</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000 <BR>Dial enums:<BR>4K_ENTRIES=>0b000<BR>8K_ENTRIES=>0b001<BR>16K_ENTRIES=>0b010<BR>32K_ENTRIES=>0b011<BR>64K_ENTRIES=>0b100<BR>128K_ENTRIES=>0b101<BR>256K_ENTRIES=>0b110<BR>512K_ENTRIES=>0b111</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SCOMC for PMU indirect SCOM access</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028408"</A>0000000020028408 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMCQ.LATC.L2(0:16) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcrc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcr0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcr1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcr2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcr3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mmcra</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sier</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>siera</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sierb</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15:16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>thread_id</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PMU SCOM Data Register indirect</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028409"</A>0000000020028409 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMDQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Enable for PMU indirect SCOM access</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002840A"</A>000000002002840A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMC_EN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.PMU_SCOMC_ENQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>enable_indirect_pmu_scom</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SPR Core Error Report Hold Out Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002840B"</A>000000002002840B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.SPR_CORE_HOLD_OUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.SPR_CORE_HOLD_OUT(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.PTID_SWAP_SM_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.SPR_CORE_HOLD_OUT(13:35) [00000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ima_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ptid_swap_sm_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:12</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmut0_spr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmut1_spr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmut2_spr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmut3_spr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc_spr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scommable Hardware Implementation Detail Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002840C"</A>000000002002840C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.SHID0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.SHID0Q.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trig2_trace_en</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dis_trace_spr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Hypervisor Curent State</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002840D"</A>000000002002840D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.HV_STATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.VTX_MSR_HV(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.VTX_MSR_PR(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt0_msr_hv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt1_msr_hv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt2_msr_hv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt3_msr_hv</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt0_msr_pr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt1_msr_pr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt2_msr_pr</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt3_msr_pr</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF></TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002840E"</A>000000002002840E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.CORE_FUSES</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.CORE_FUSESQ.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ext_memory_dis</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>flop_control</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vmx_crypto_dis</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OCC SCOM Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028410"</A>0000000020028410 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.OCC_SCOMC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.OCC_SCOMCQ.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:56</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>OCC_SCOMD_address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>OCC SCOM Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028411"</A>0000000020028411 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.OCC_SCOMD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.OCC_SCOMDQ.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core Thread State for self-restore</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028412"</A>0000000020028412 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMC.CORE_THREAD_STATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.CORE_THDSTATE(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT0_PSSCR_Q_4_INST.LATC.L2(18:21) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT1_PSSCR_Q_4_INST.LATC.L2(18:21) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT2_PSSCR_Q_4_INST.LATC.L2(18:21) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT3_PSSCR_Q_4_INST.LATC.L2(18:21) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.CORE_THDSTATE(48:55) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VTX_POW_STATE_Q_0_INST.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.CORE_THDSTATE(60:63) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt0_psscr_rl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt1_psscr_rl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt2_psscr_rl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt3_psscr_rl</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt0_stop_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt1_stop_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt2_stop_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>vt3_stop_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:61</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lpar_mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fused_core_mode</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thread Info Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028413"</A>0000000020028413 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMC.THREAD_INFO</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.THREAD_INFO_Q_0_INST.LATC.L2(0:17) [000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.THREAD_INFO_Q_18_INST.LATC.L2(18:21) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.THREAD_INFO_Q_22_INST.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.SMT_CHANGE_IN_PROGRESS_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.FTC_CORE_UCODE_REQUEST_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.FTC_RECOVERY_REQUEST_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.SMT_DOWN_BLOCKED_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID0_V: Read-only: Indicates if VTID0 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID1_V: Read-only: Indicates if VTID1 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID2_V: Read-only: Indicates if VTID2 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID3_V: Read-only: Indicates if VTID3 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_PTID0_V: Read-only: Indicates if PTID0 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_PTID1_V: Read-only: Indicates if PTID1 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_PTID2_V: Read-only: Indicates if PTID2 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_PTID3_V: Read-only: Indicates if PTID3 is valid.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_SMT_MODE: Read-only: SMT Mode <BR>Dial enums:<BR>ST=>0b00<BR>RESERVED=>0b01<BR>SMT2=>0b10<BR>SMT4=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID0_TO_PTID_MAP: Read-only: PTID mapping of VTID0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID1_TO_PTID_MAP: Read-only: PTID mapping of VTID1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID2_TO_PTID_MAP: Read-only: PTID mapping of VTID2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_VTID3_TO_PTID_MAP: Read-only: PTID mapping of VTID3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_THREAD_ACTIVE: Each bit indicates that the corresponding VTID is activated for RAM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSCOM_PURGE: Set to force pscom purge. (Unused)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_ACTION_IN_PROGRESS: Read-Only: Indicates that the thread action state machine is active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_CORE_UCODE_REQUEST: Read-Only: Indicates PMC is requesting throttling to quiesce during microcode for thread reconfig or recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FTC_RECOVERY_REQUEST: Read-Only: Indicates ftc_core_ucode_request is for recovery, not thread reconfig</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THREAD_INFO_SMT_DOWN_BLOCKED: Read-only: Indicates SMT down switching is blocked by PMC_Update(2).</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>PMC Update Register - Direct injects into logic - no latches, except bits 0:2!!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028414"</A>0000000020028414 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMC.PMC_UPDATE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT0_PSSCR_PLS(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT1_PSSCR_PLS(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT2_PSSCR_PLS(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT3_PSSCR_PLS(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMC.VT3_PSSCR_SRR1(0:2) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc_reg_msr_s_on_sreset</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc_reg_dis_xfer_tfac</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc_reg_block_smt_down</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:30</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pmc_reg_xfer_tfac</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_vt0_pm_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:36</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt0_pls</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37:39</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt0_srr1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_vt1_pm_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:44</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt1_pls</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt1_srr1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_vt2_pm_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:52</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt2_pls</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:55</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt2_srr1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>write_vt3_pm_state</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57:60</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt3_pls</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>psscr_vt3_srr1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HID register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028415"</A>0000000020028415 (SCOM)<BR>
<A NAME="0000000020000FC0"</A>0000000020000FC0 (SPR_T0_H)<BR>
<A NAME="0000000020000FC1"</A>0000000020000FC1 (SPR_T1_H)<BR>
<A NAME="0000000020000FC2"</A>0000000020000FC2 (SPR_T2_H)<BR>
<A NAME="0000000020000FC3"</A>0000000020000FC3 (SPR_T3_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PMU.SPRCOR.HID</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:16</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.PMU.SPRCOR.HIDQ.LATC.L2(0:16) [00000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>one_ppc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EN_INSTRUC_TRACE: Enable enhanced tracing (hardware instruction trace)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FLUSH_IC: Flush the icache dir and the IEADIR on a transition from 0 to 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EN_ATTN: Enable Support Processor attn instruction</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HILE: The contents of this bit are copied into the MSR[LE] by interrupts that set MSR[HV] = '1'</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DIS_RECOVERY: Disable processor recovery mechanism</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MEGAMOUTH: Store ordering for megamouth adapters</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PREFETCH_RESET: Reset the prefetch queues</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RADIX_MODE: Radix Mode; 0-HPT mode, 1-Radix mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DCACHE_PARTITIONED: D cache is partitioned by thread in a balanced method such that each active thread is allowed to use an equal portion of the cache</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ICACHE_PARTITIONED: I cache is partitioned by thread in a balanced method such that each active thread is allowed to use an equal portion of the cache</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HID_SPARE_11: Spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLASS0_SHARING: Dis_class0_sharing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_MU_PIDR_SHARING: Disable LSU/MU pidr_sharing</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_EM_HID_14: Disable MU EM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_MU_64KOPT: LSU/MU 64KOpt</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HID_MU_CTXTTAG_EQ_TID: Force MMU Context Tag equal to TID</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core Fault Isolation Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028440"</A>0000000020028440 (SCOM)<BR>
<A NAME="0000000020028441"</A>0000000020028441 (SCOM1)<BR>
<A NAME="0000000020028442"</A>0000000020028442 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_FIR</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIRC_SCOM.LOCALFIR.FIR.FIR.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IF_SRAM_REC_ERROR: IFU SRAM recoverable error (ICACHE parity error, etc)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TC_FIR_XSTOP_ERROR: TC checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IF_RFILE_REC_ERROR: IFU RegFile recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IF_RFILE_XSTOP_ERROR: IFU RegFile core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IF_LOG_REC_ERROR: IFU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>IF_LOG_XSTOP_ERROR: IFU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_6: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VS_VSMM_ACC_ERR: VSU Inference Accumulator recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_RECOV_XSTOP_ERROR: Recovery core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VS_STF_ERROR: VSU Slice Targeted File (STF) recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_10: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_LOG_REC_ERROR: ISU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_LOG_XSTOP_ERROR: ISU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_13: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_MCHK_AND_ME_EQ_0_ERROR: MCHK received while ME=0 - non recoverable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_L2_UE_ERROR: UE from L2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_L2_UE_OVER_THRES_ERROR: Number of UEs from L2 above threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SD_L2_CI_UE_ERROR: UE on CI load</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_TLB_P_ERROR: MMU TLB parity recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_SLB_P_ERROR: MMU SLB parity recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_20: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_CXT_P_ERROR: MMU CXT recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_LOG_XSTOP_ERROR: MMU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_SYS_XSTOP_ERROR: MMU system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VS_LOG_REC_ERROR: VSU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VS_LOG_XSTOP_ERROR: VSU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_RECOV_IN_MAINT_ERROR: Thread in maintenance mode and receives recovery request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_27: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_SYS_XSTOP_ERROR: PC system checkstop - Recoverable error received when recovery disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_SRAM_PARITY_ERROR: LSU SRAM recoverable error (DCACHE parity error, ERAT parity error, etc)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_SETDELETE_ERROR: LSU set deleted</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_RFILE_REC_ERROR: LSU RegFile recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_RFILE_XSTOP_ERROR: LSU RegFile core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_TLB_MULTIHIT_ERROR: MMU TLB multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MU_SLB_MULTIHIT_ERROR: MMU SLB multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_DERAT_MULTIHIT_ERROR: LSU ERAT multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_FWD_PROGRESS_ERROR: PC forward progress error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_LOG_REC_ERROR: LSU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_LOG_XSTOP_ERROR: LSU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_39: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_40: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LS_SYS_XSTOP_ERROR: LSU system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_42: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_THREAD_HANG_REC_ERROR: PC thread hang recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_44: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_LOG_XSTOP_ERROR: PC logic checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TFX_XSTOP_ERROR: PC TimeBase Facility checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_TFAC_XSTOP_ERROR: PC TimeBase Facility checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_48: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_49: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_50: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_51: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_HANG_RECOVERY_FAILED: Hang Recovery Failed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_CORE_HANG_DETECT_ERROR: Core Hang detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>UNUSED_54: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_NEST_HANG_DETECT_ERROR: Nest Hang detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_OTHER_CORE_CHIPLET_REC_ERROR: Other Core Chiplet recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_OTHER_CORE_CHIPLET_XSTOP_ERROR: Other Core Chiplet core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_OTHER_CORE_CHIPLET_SYS_XSTOP_ERROR: Other Core Chiplet system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_SCOM_ERROR: SCOM satellite error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_XSTOP_ON_DBG_TRIGGER_ERROR: Debug Trigger error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_FW_INJ_REC_ERROR: SCOM or Firmware recoverable error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_FW_INJ_XSTOP_ERROR: Firmware checkstop error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PC_PHYP_XSTOP_ERROR: PHYP checkstop via SPRC/SPRD</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core FIR Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028443"</A>0000000020028443 (SCOM)<BR>
<A NAME="0000000020028444"</A>0000000020028444 (SCOM1)<BR>
<A NAME="0000000020028445"</A>0000000020028445 (SCOM2)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_FIRMASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIRC_SCOM.LOCALFIR.FIR.FIR_MASK.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM2</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_IF_SRAM_REC_ERROR: IFU SRAM recoverable error (ICACHE parity error, etc)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_TC_FIR_XSTOP_ERROR: TC checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_IF_RFILE_REC_ERROR: IFU RegFile recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_IF_RFILE_XSTOP_ERROR: IFU RegFile core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_IF_LOG_REC_ERROR: IFU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_IF_LOG_XSTOP_ERROR: IFU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_6: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VS_VSMM_ACC_ERROR: VSU Inference Accumulator recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_RECOV_XSTOP_ERROR: Recovery core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_VS_STF_ERROR: VSU Slice Targeted File (STF) recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_10: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_LOG_REC_ERROR: ISU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_LOG_XSTOP_ERROR: ISU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_13: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_MCHK_AND_ME_EQ_0_ERROR: MCHK received while ME=0 - non recoverable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_L2_UE_ERROR: UE from L2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_L2_UE_OVER_THRES_ERROR: Number of UEs from L2 above threshold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_SD_L2_CI_UE_ERROR: UE on CI load</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_TLB_P_ERROR: MMU TLB parity recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_SLB_P_ERROR: MMU SLB parity recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_20: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_CXT_P_ERROR: MMU CXT recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_LOG_XSTOP_ERROR: MMU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_SYS_XSTOP_ERROR: MMU system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_VS_LOG_REC_ERROR: VSU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_VS_LOG_XSTOP_ERROR: VSU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_RECOV_IN_MAINT_ERROR: Thread in maintenance mode and receives recovery request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_27: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_SYS_XSTOP_ERROR: PC system checkstop - Recoverable error received when recovery disabled</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_SRAM_PARITY_ERROR: LSU SRAM recoverable error (DCACHE parity error, ERAT parity error, etc)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_SETDELETE_ERROR: LSU set deleted</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_RFILE_REC_ERROR: LSU RegFile recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_RFILE_XSTOP_ERROR: LSU RegFile core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_TLB_MULTIHIT_ERROR: MMU TLB multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_MU_SLB_MULTIHIT_ERROR: MMU SLB multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_DERAT_MULTIHIT_ERROR: LSU ERAT multi hit error occurred</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_FWD_PROGRESS_ERROR: PC forward progress error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_LOG_REC_ERROR: LSU logic recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_LOG_XSTOP_ERROR: LSU logic core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_39: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_40: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_LS_SYS_XSTOP_ERROR: LSU system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_42: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_THREAD_HANG_REC_ERROR: PC thread hang recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_44: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_LOG_XSTOP_ERROR: PC logic checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_TFX_XSTOP_ERROR: PC TimeBase Facility checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_TFAC_XSTOP_ERROR: PC TimeBase Facility checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_48: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_49: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_50: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_51: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_HANG_RECOVERY_FAILED: Hang Recovery Failed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_CORE_HANG_DETECT_ERROR: Core Hang detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_UNUSED_54: reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_NEST_HANG_DETECT_ERROR: Nest Hang detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_OTHER_CORE_CHIPLET_REC_ERROR: Other Core Chiplet recoverable error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_OTHER_CORE_CHIPLET_XSTOP_ERROR: Other Core Chiplet core checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_OTHER_CORE_CHIPLET_SYS_XSTOP_ERROR: Other Core Chiplet system checkstop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_SCOM_ERROR: SCOM satellite error detected</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_XSTOP_ON_DBG_TRIGGER_ERROR: Debug Trigger error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_FW_INJ_REC_ERROR: SCOM or Firmware recoverable error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_FW_INJ_XSTOP_ERROR: Firmware checkstop error inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD bgcolor=#FFFFFF><small>WO_AND</small></TD>
<TD bgcolor=#FFFFFF><small>WO_OR</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASK_PC_PHYP_XSTOP_ERROR: PHYP checkstop via SPRC/SPRD</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core FIR Action 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028446"</A>0000000020028446 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_ACTION0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIRC_SCOM.LOCALFIR.FIR.DO_ACTION0.FIR_ACTION0.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_SRAM_REC_ERROR: IFU SRAM recoverable error (ICACHE parity error, etc) <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_TC_FIR_XSTOP_ERROR: TC checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_RFILE_REC_ERROR: IFU RegFile recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_RFILE_XSTOP_ERROR: IFU RegFile core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_LOG_REC_ERROR: IFU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_LOG_XSTOP_ERROR: IFU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_6: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_VSMM_ACC_ERROR: VSU Inference Accumulator recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_RECOV_XSTOP_ERROR: Recovery core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_STF_ERROR: VSU Slice Targeted File recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_10: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_LOG_REC_ERROR: ISU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_LOG_XSTOP_ERROR: ISU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_13: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_MCHK_AND_ME_EQ_0_ERROR: MCHK received while ME=0 - non recoverable <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_UE_ERROR: UE from L2 <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_UE_OVER_THRES_ERROR: Number of UEs from L2 above threshold <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_CI_UE_ERROR: UE on CI load <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_TLB_P_ERROR: MMU TLB parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SLB_P_ERROR: MMU SLB parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_20: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_CXT_P_ERROR: MMU CXT parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_LOG_XSTOP_ERROR: MMU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SYS_XSTOP_ERROR: MMU system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_LOG_REC_ERROR: VSU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_LOG_XSTOP_ERROR: VSU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_RECOV_IN_MAINT_ERROR: Thread in maintenance mode and receives recovery request <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_27: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_SYS_XSTOP_ERROR: PC system checkstop - Recoverable error received when recovery disabled <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SRAM_PARITY_ERROR: LSU SRAM recoverable error (DCACHE parity error, ERAT parity error, etc) <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SETDELETE_ERROR: LSU set deleted <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_RFILE_REC_ERROR: LSU RegFile recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_RFILE_XSTOP_ERROR: LSU RegFile core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_TLB_MULTIHIT_ERROR: MMU TLB multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SLB_MULTIHIT_ERROR: MMU SLB multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_DERAT_MULTIHIT_ERROR: LSU ERAT multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FWD_PROGRESS_ERROR: PC forward progress error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_LOG_REC_ERROR: LSU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_LOG_XSTOP_ERROR: LSU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_39: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_40: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SYS_XSTOP_ERROR: LSU system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_42: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_THREAD_HANG_REC_ERROR: PC thread hang recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_44: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_LOG_XSTOP_ERROR: PC logic checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_TFX_XSTOP_ERROR: PC TimeBase Facility checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_TFAC_XSTOP_ERROR: PC TimeBase Facility checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_48: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_49: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_50: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_51: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_HANG_RECOVERY_FAILED: Hang Recovery Failed <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_CORE_HANG_DETECT_ERROR: Core Hang detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_54: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_NEST_HANG_DETECT_ERROR: Nest Hang detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_REC_ERROR: Other Core Chiplet recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_XSTOP_ERROR: Other Core Chiplet core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_SYS_XSTOP_ERROR: Other Core Chiplet system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_SCOM_ERROR: SCOM satellite error detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_XSTOP_ON_DBG_TRIGGER_ERROR: Debug Trigger error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FW_INJ_REC_ERROR: SCOM or Firmware recoverable error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FW_INJ_XSTOP_ERROR: Firmware checkstop error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_PHYP_XSTOP_ERROR: PHYP checkstop via SPRC/SPRD <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core FIR Action 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028447"</A>0000000020028447 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_ACTION1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIRC_SCOM.LOCALFIR.FIR.DO_ACTION1.FIR_ACTION1.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_SRAM_REC_ERROR: IFU SRAM recoverable error (ICACHE parity error, etc) <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_TC_FIR_XSTOP_ERROR: TC checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_RFILE_REC_ERROR: IFU RegFile recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_RFILE_XSTOP_ERROR: IFU RegFile core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_LOG_REC_ERROR: IFU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_IF_LOG_XSTOP_ERROR: IFU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_6: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_VSMM_ACC_ERROR: VSU Inference Accumulator recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_RECOV_XSTOP_ERROR: Recovery core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_STF_ERROR: VSU Slice Targeted File recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_10: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_LOG_REC_ERROR: ISU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_LOG_XSTOP_ERROR: ISU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_13: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_MCHK_AND_ME_EQ_0_ERROR: MCHK received while ME=0 - non recoverable <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_UE_ERROR: UE from L2 <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_UE_OVER_THRES_ERROR: Number of UEs from L2 above threshold <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_SD_L2_CI_UE_ERROR: UE on CI load <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_TLB_P_ERROR: MMU TLB parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SLB_P_ERROR: MMU SLB parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_20: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_CXT_P_ERROR: MMU CXT parity recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_LOG_XSTOP_ERROR: MMU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SYS_XSTOP_ERROR: MMU system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_LOG_REC_ERROR: VSU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_VS_LOG_XSTOP_ERROR: VSU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_RECOV_IN_MAINT_ERROR: Thread in maintenance mode and receives recovery request <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_27: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_SYS_XSTOP_ERROR: PC system checkstop - Recoverable error received when recovery disabled <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SRAM_PARITY_ERROR: LSU SRAM recoverable error (DCACHE parity error, ERAT parity error, etc) <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SETDELETE_ERROR: LSU set deleted <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_RFILE_REC_ERROR: LSU RegFile recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_RFILE_XSTOP_ERROR: LSU RegFile core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_TLB_MULTIHIT_ERROR: MMU TLB multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_MU_SLB_MULTIHIT_ERROR: MMU SLB multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_DERAT_MULTIHIT_ERROR: LSU ERAT multi hit error occurred <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FWD_PROGRESS_ERROR: PC forward progress error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_LOG_REC_ERROR: LSU logic recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_LOG_XSTOP_ERROR: LSU logic core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_39: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_40: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_LS_SYS_XSTOP_ERROR: LSU system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_42: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_THREAD_HANG_REC_ERROR: PC thread hang recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_44: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_LOG_XSTOP_ERROR: PC logic checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_TFX_XSTOP_ERROR: PC TimeBase Facility checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_TFAC_XSTOP_ERROR: PC TimeBase Facility checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_48: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_49: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_50: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_51: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_HANG_RECOVERY_FAILED: Hang Recovery Failed <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_CORE_HANG_DETECT_ERROR: Core Hang detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_UNUSED_54: reserved <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_NEST_HANG_DETECT_ERROR: Nest Hang detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_REC_ERROR: Other Core Chiplet recoverable error <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_XSTOP_ERROR: Other Core Chiplet core checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_OTHER_CORE_CHIPLET_SYS_XSTOP_ERROR: Other Core Chiplet system checkstop <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_SCOM_ERROR: SCOM satellite error detected <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_XSTOP_ON_DBG_TRIGGER_ERROR: Debug Trigger error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FW_INJ_REC_ERROR: SCOM or Firmware recoverable error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_FW_INJ_XSTOP_ERROR: Firmware checkstop error inject <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTION_PC_PHYP_XSTOP_ERROR: PHYP checkstop via SPRC/SPRD <BR>Dial enums:<BR>SYS_XSTOP=>0b00<BR>RECOV_ERR=>0b01<BR>NO_ACTION=>0b10<BR>LOCAL_XSTOP=>0b11</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Core Who-s-on-first Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028448"</A>0000000020028448 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_WOF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIRC_SCOM.LOCALFIR.FIR.WOF_LAT_YES.WOF.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_if_sram_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_tc_fir_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_if_rfile_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_if_rfile_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_if_log_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_if_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_vs_vsmm_acc_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_recov_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_vs_stf_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_log_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_mchk_and_me_eq_0_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_l2_ue_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_l2_ue_over_thres_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_sd_l2_ci_ue_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_tlb_p_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_slb_p_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_cxt_p_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_sys_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_vs_log_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_vs_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_recov_in_maint_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_27</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_sys_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_sram_parity_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_setdelete_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_rfile_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_rfile_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_tlb_multihit_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_mu_slb_multihit_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_derat_multihit_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_fwd_progress_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_log_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_39</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_40</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_ls_sys_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_42</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_thread_hang_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_44</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_log_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>46</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_tfx_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>47</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_tfac_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_48</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_49</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_50</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_51</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_hang_recovery_failed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_core_hang_detect_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_unused_54</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_nest_hang_detect_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_other_core_chiplet_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_other_core_chiplet_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_other_core_chiplet_sys_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>59</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_scom_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_xstop_on_dbg_trigger_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_fw_inj_rec_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_fw_inj_xstop_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WCLRREG</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wof_pc_phyp_xstop_error</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Direct injects into logic - no latches!!</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028449"</A>0000000020028449 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.THRCTL.TCTLCOM.DIRECT_CONTROLS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt0_clear_maint</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt0_sreset_request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt0_core_step</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt0_core_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt0_core_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:10</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt1_clear_maint</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt1_sreset_request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt1_core_step</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt1_core_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt1_core_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:18</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt2_clear_maint</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt2_sreset_request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt2_core_step</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt2_core_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt2_core_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:26</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt3_clear_maint</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt3_sreset_request</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt3_core_step</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt3_core_start</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dc_vt3_core_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Reports core local checkstop as a system checkstop when enabled</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844A"</A>000000002002844A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.CORE_SYS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.CORE_SYS_ENABLEQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_sys_enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Recovery Forward Progress Controls</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844B"</A>000000002002844B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.RECOV_FWD_PROG_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RECOV_FWD_PROG_CTRLQ.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reset_fwd_prog</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fwd_prog_thold</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Recovery Threshold</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844C"</A>000000002002844C (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.RECOV_THOLD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RECOV_THRESHOLDQ.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>threshold_limit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>THRESHOLD_RESET: 00 disable 01 reset after 1 hang pulse 10 reset after 2 hang pulse</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Error Injection Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844D"</A>000000002002844D (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.FIR_ERR_INJ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.ERR_INJQ.LATC.L2(0:24) [0000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_LSU: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_IFU: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_ISU: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_VSU: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_PC: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TO_MMU: Error Injection</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_PULSE_OR_LEVEL: 0 inject is a pulse, 1 inject is a level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CLEAR_STICKY_LEVEL: Clear sticky latch used for level</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_SCOM_WRITE: SCOM write</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TRIGGER: Trigger 0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TRIGGER1: Trigger 1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TOD_TAP: TOD-tap</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_BLOCK: block select 00 - disable block by HV mode 01 - block if any thread is in HV mode 10 - block if all threads are in HV mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_DELAY_AFTER_BLOCK: inject is delayed for 32 cycle after block</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_RECOVERY_BLK: injection is blocked during recovery active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_RECOVERY_BLK_EXTEND: extend recovery block till forward progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_TAP_SEL: tap select 0000 => .5 ms 0001 => 1.0 ms 0010 => 2.0 ms 0011 => 4.1 ms 0100 => 8.2 ms 0101 => 16.4 ms 0110 => 32.8 ms 0111 => 65.5 ms 1000 => 131.0 ms 1001 => 262.1 ms 1010 => 524.3 ms 1011 => 1.0 s 1100 => 2.0 s 1101 => 4.2 s 1110 => 8.4 s 1111 => 16.8 s</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_HYP_BLOCK: 0xx => ignore HV and PR bits 1HP => block inject if MSR(HV) = H amd MSR(PR) = P for any active thread</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERR_INJ_RECONFIG_BLOCK: Error injection is blocked during reconfig microcode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RAM Instruction Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844E"</A>000000002002844E (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.RAM_MODEREG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RAM_MODEREGQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_MODE_ENABLE: RAM mode enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RAM Instruction Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002844F"</A>000000002002844F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.RAM_CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RAM_CTRLQ.LATC.L2(0:39) [0000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_VTID: VTID for RAM instruction</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:5</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PPC_PREDCD: PPC Pre-Decode for RAM instruction</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:39</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PPC_INSTR: PPC Instruction for RAM</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RAM Instruction Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028450"</A>0000000020028450 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.RAM_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF>Secure=true</TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RAM_STATUSQ.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_CONTROL_ACCESS_DURING_RECOV: Read-Only: RAM SCOM access occurred while recovery or reconfig in progress</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_COMPLETION: Read-Only: RAM instruction completed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RAM_EXCEPTION: Read-Only: Exception occurred during RAM.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LSU_EMPTY: Read-Only: LSU is empty</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>FIR/RECOV Error Report Hold Out Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028451"</A>0000000020028451 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.FIR.FIR_HOLD_OUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=21><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.CY_FIR_LOCAL_XSTOP_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.CY_FIR_RECOV_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.CY_FIR_SYS_XSTOP_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIR_ERR_INJ_REC_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIR_ERR_INJ_XSTP_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIR_PARITY_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.FIR_SCOM_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.L2_UE_OVER_THRES_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.PHYP_ERR_INJ_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RAM_EXCEPTION_XSTOP_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RAM_INSTR_REG_ACCESS_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RECOV_ERR_DURING_RAM_MODE_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RECOV_ERR_DURING_SMT_MODE_CHANGE_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.HOLD_OUT(13:19) [0000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.XSTOP_ON_DBG_TRIGGER_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.RECONFIG_ERR_DURING_RAM_MODE_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.STF_ERR_DURING_RECONFIG_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.SPR_SCOM_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.TRACE1_SCOM_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.FIR.TRACE2_SCOM_ERR_Q_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>cy_fir_local_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>cy_fir_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>cy_fir_sys_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fir_err_inj_rec_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fir_err_inj_xstp_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fir_parity_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fir_scom_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>l2_ue_over_thres_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>phyp_err_inj_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ram_exception_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ram_instr_reg_access_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>recov_err_during_ram_mode_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>recov_err_during_smt_mode_change_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ecc_ref_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fwd_prog_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reconfig_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>recov_abist_timeout_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>recov_disabled_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rcvy_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sd_log_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xstop_on_dbg_trigger_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>reconfig_err_during_ram_mode_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>stf_err_during_reconfig_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_scom_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace1_scom_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>trace2_scom_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Hang Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028452"</A>0000000020028452 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.THRCTL.TCTLCOM.HANG_CONTROL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HANG_CONTROLQ.LATC.L2(0:41) [000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CORE_HANG_LIMIT: Core hang limit <BR> 3_hang_pulses => 0x9F -- by default <BR> 5_hang_pulses => 0x27 <BR> 10_hang_pulses => 0xA1 <BR> 50_hang_pulses => 0x99 <BR> 100_hang_pulses => 0x2D <BR> 150_hang_pulses => 0xF6 <BR> 200_hang_pulses => 0x64 <BR><BR>Dial enums:<BR>3_HANG_PULSES=>0b10011111<BR>5_HANG_PULSES=>0b00100111<BR>10_HANG_PULSES=>0b10100001<BR>50_HANG_PULSES=>0b10011001<BR>100_HANG_PULSES=>0b00101101<BR>150_HANG_PULSES=>0b11110110<BR>200_HANG_PULSES=>0b01100100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NEST_HANG_LIMIT: Nest hang limit <BR> 20_hang_pulses => 0x5F <BR> 50_hang_pulses => 0x99 <BR> 100_hang_pulses => 0x2D -- by default <BR> 150_hang_pulses => 0xF6 <BR> 200_hang_pulses => 0x64 <BR><BR>Dial enums:<BR>20_HANG_PULSES=>0b01011111<BR>50_HANG_PULSES=>0b10011001<BR>100_HANG_PULSES=>0b00101101<BR>150_HANG_PULSES=>0b11110110<BR>200_HANG_PULSES=>0b01100100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>RETURN_GOOD_ON_COMP: Return good on completion without waiting for a hang_pulse after seen completion</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17:24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>COMP_CNT_LIMIT: Completion count mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>HANG_REC_LIMIT: Hang rec limit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>USE_HANG_REC_LIMIT: Use hang rec limit</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29:33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ACTIVE_MASK: Active mask latch for hang condition enable/disable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34:41</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TLBIE_STALL_LIMIT: tlbie stall limit <BR> 20_hang_pulses => 0x5F <BR> 50_hang_pulses => 0x99 -- by default <BR> 100_hang_pulses => 0x2D <BR> 150_hang_pulses => 0xF6 <BR> 200_hang_pulses => 0x64 <BR><BR>Dial enums:<BR>20_HANG_PULSES=>0b01011111<BR>50_HANG_PULSES=>0b10011001<BR>100_HANG_PULSES=>0b00101101<BR>150_HANG_PULSES=>0b11110110<BR>200_HANG_PULSES=>0b01100100</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000 <BR>Dial enums:<BR>20_HANG_PULSES=>0b01011111<BR>50_HANG_PULSES=>0b10011001<BR>100_HANG_PULSES=>0b00101101<BR>150_HANG_PULSES=>0b11110110<BR>200_HANG_PULSES=>0b01100100</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RAS Mode Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028453"</A>0000000020028453 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.THRCTL.TCTLCOM.RAS_MODEREG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:57</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_MODEREGQ.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_MODEREGQ.LATC.L2(2:3) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:55</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MR_DIS_PMON_INTR: Disable performance monitor interrupts</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MR_FENCE_INTERRUPTS: Force fence interrupts to ISU</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:61</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MR_BLOCK_HMI_IN_MAINT: Block HMI interrupt in maintenance mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MR_FENCE_INTR_ON_CHECKSTOP: Disable the fencing of an interrupt to ISU if checkstop occurs</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>RAS Status Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028454"</A>0000000020028454 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUSQ.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUSQ.LATC.L2(6:11) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:21</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUSQ.LATC.L2(12:17) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:29</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUSQ.LATC.L2(18:23) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUSQ.LATC.L2(24) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_CORE_MAINT: VT0 is in Core Maintenance Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_THREAD_QUIESCED: VT0 is quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_ICT_EMPTY: VT0 Instruction Completion Table is empty</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_LSU_QUIESCED: VT0 LSU and MMU are quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_STEP_SUCCESS: VT0 step instruction successfully completed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT0_MACHINE_DRAINED: VT0 IFU machine is drained</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_CORE_MAINT: VT1 is in Core Maintenance Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_THREAD_QUIESCED: VT1 is quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_ICT_EMPTY: VT1 Instruction Completion Table is empty</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_LSU_QUIESCED: VT1 LSU and MMU are quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_STEP_SUCCESS: VT1 step instruction successfully completed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT1_MACHINE_DRAINED: VT1 IFU machine is drained</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_CORE_MAINT: VT2 is in Core Maintenance Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_THREAD_QUIESCED: VT2 is quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_ICT_EMPTY: VT2 Instruction Completion Table is empty</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_LSU_QUIESCED: VT2 LSU ard MMU are quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_STEP_SUCCESS: VT2 step instruction successfully completed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT2_MACHINE_DRAINED: VT2 IFU machine is drained</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:23</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_CORE_MAINT: VT3 is in Core Maintenance Mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_THREAD_QUIESCED: VT3 is quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_ICT_EMPTY: VT3 Instruction Completion Table is empty</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_LSU_QUIESCED: VT3 LSU and MMU are quiesced</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_STEP_SUCCESS: VT3 step instruction successfully completed</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>VT3_MACHINE_DRAINED: VT3 IFU machine is drained</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>NEST_ACTIVE: Nest is active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Thread Control Error Report Hold Out Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028455"</A>0000000020028455 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.THRCTL.TCTLCOM.THRCTL_HOLD_OUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=18><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(4:5) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(6) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(7:11) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(8) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:17</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(12:13) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(14) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:25</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(15:19) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(16) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27:28</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(20:21) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(22) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:36</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(23:27) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(24) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38:39</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(28:29) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(30) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.THRCTL.TCTLCOM.HOLD_OUTQ.LATC.L2(31) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_core_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_core_hung_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_core_step_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_hang_detect_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_hang_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_nest_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ppc_complete_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_recov_in_maint_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_thread_ctl_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_core_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_core_hung_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_core_step_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_hang_detect_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_hang_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_nest_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ppc_complete_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_recov_in_maint_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_thread_ctl_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_core_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_core_hung_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_core_step_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_hang_detect_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_hang_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_nest_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ppc_complete_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_recov_in_maint_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_thread_ctl_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_core_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_core_hung_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_core_step_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_hang_detect_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_hang_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>38</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_nest_hang_detect_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ppc_complete_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_recov_in_maint_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_thread_ctl_state_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SCOM Control Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028480"</A>0000000020028480 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.SCOMC</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:60</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.CX_SCOMCQ.LATC.L2(54:60) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MODE_CX_SCOMC: 0000xxx = SCRATCH xx SPR <BR>0001xxx = TFMR xx SPR <BR>0010xxx = PURR xx SPR <BR>0011xxx = SPURR xx SPR <BR>0100xxx = DEC xx SPR <BR>0111000 = SPR_MODE <BR>0111001 = AVP Output Pin <BR>0111010 = Core Checkstop req <BR>0111011 = SPATTN SPR <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SCOM Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028481"</A>0000000020028481 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.SCOMD</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=1><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SPR_MODE register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028484"</A>0000000020028484 (SCOM)<BR>
<A NAME="0000000020000038"</A>0000000020000038 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.SPR_MODE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.MODEREGQ.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.MODEREGQ.LATC.L2(6:13) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:9</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:15</small></TD>
<TD bgcolor=#FFFFFF><small>WO_1P</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_TFAC_ERR_INJ: Timefac Error Inject</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT0_SEL: Allows SCOMC write of bits 54:60 of Logical T0 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT1_SEL: Allows SCOMC write of bits 54:60 of Logical T1 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT2_SEL: Allows SCOMC write of bits 54:60 of Logical T2 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT3_SEL: Allows SCOMC write of bits 54:60 of Logical T3 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT4_SEL: Allows SCOMC write of bits 54:60 of Logical T4 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT5_SEL: Allows SCOMC write of bits 54:60 of Logical T5 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT6_SEL: Allows SCOMC write of bits 54:60 of Logical T6 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SPR_MODEREG_SPRC_LT7_SEL: Allows SCOMC write of bits 54:60 of Logical T7 SPRC</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Control register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028485"</A>0000000020028485 (SCOM)<BR>
<A NAME="0000000020000220"</A>0000000020000220 (SPR_T0)<BR>
<A NAME="0000000020000221"</A>0000000020000221 (SPR_T1)<BR>
<A NAME="0000000020000222"</A>0000000020000222 (SPR_T2)<BR>
<A NAME="0000000020000223"</A>0000000020000223 (SPR_T3)<BR>
<A NAME="0000000020000260"</A>0000000020000260 (SPR_T0_H)<BR>
<A NAME="0000000020000261"</A>0000000020000261 (SPR_T1_H)<BR>
<A NAME="0000000020000262"</A>0000000020000262 (SPR_T2_H)<BR>
<A NAME="0000000020000263"</A>0000000020000263 (SPR_T3_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.CTRL</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:55</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.CTRLQ.LATC.L2(48:55) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.CTRL(63) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b000000000000000000000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T0_RUN_Q: Logical Thread 0 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T1_RUN_Q: Logical Thread 1 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T2_RUN_Q: Logical Thread 2 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T3_RUN_Q: Logical Thread 3 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T4_RUN_Q: Logical Thread 4 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T5_RUN_Q: Logical Thread 5 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T6_RUN_Q: Logical Thread 6 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CTRL_T7_RUN_Q: Logical Thread 7 Run Latch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56:62</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>63</small></TD>
<TD bgcolor=#FFFFFF><small>NCX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>run_latch</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028486"</A>0000000020028486 (SCOM)<BR>
<A NAME="0000000020000000"</A>0000000020000000 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH0Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028487"</A>0000000020028487 (SCOM)<BR>
<A NAME="0000000020000001"</A>0000000020000001 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH1Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028488"</A>0000000020028488 (SCOM)<BR>
<A NAME="0000000020000002"</A>0000000020000002 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH2Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028489"</A>0000000020028489 (SCOM)<BR>
<A NAME="0000000020000003"</A>0000000020000003 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH3Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848A"</A>000000002002848A (SCOM)<BR>
<A NAME="0000000020000004"</A>0000000020000004 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH4Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848B"</A>000000002002848B (SCOM)<BR>
<A NAME="0000000020000005"</A>0000000020000005 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH5Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848C"</A>000000002002848C (SCOM)<BR>
<A NAME="0000000020000006"</A>0000000020000006 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH6Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Scratch Register 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848D"</A>000000002002848D (SCOM)<BR>
<A NAME="0000000020000007"</A>0000000020000007 (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SCR7</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFR.SCRATCH7Q.LATC.L2(58:63) [000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Virtual Thread 0 HMER register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848E"</A>000000002002848E (SCOM2)<BR>
<A NAME="0000000020028492"</A>0000000020028492 (SCOM1)<BR>
<A NAME="0000000020000540"</A>0000000020000540 (SPR_T0_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.V0_HMER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VT0_HMERQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_MALFUNCTION_ALERT: a processor core in the system has checkstopped (broadcasted signal)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_PROC_RCVY_DONE: a recovery has occured for errorbits not masked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_SUSPEND_MODE: Suspend mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_TFAC_ERR: Error for other registers in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_TFX_ERR: Error for TFX in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_SPURR_SCALE_LIMIT: Spurr Scale Limit reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_XSCOM_FAIL: an XSCOM operation ended with bad status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_XSCOM_DONE: an XSOM operation ended</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_PROC_RCVY_AGAIN: Recovery occured while bit 2 is still set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_SCOM_FIR_HMI: SCOM set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_THD_WAKE_BLOCKED_TM_SUSPEND: Thread wake-up blocked by TM Suspend</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_TRIG_FIR_HMI: Debug-Trigger set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V0_HMER_XSCOM_STATUS: 000 = no error <BR>001 = XSCOM blocked due to pending error <BR>010 = chiplet offline <BR>011 = partial good <BR>100 = invalid address / address error <BR>101 = clock error <BR>110 = parity eror <BR>111 = time out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Virtual Thread 1 HMER register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002848F"</A>000000002002848F (SCOM2)<BR>
<A NAME="0000000020028493"</A>0000000020028493 (SCOM1)<BR>
<A NAME="0000000020000541"</A>0000000020000541 (SPR_T1_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.V1_HMER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VT1_HMERQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_MALFUNCTION_ALERT: a processor core in the system has checkstopped (broadcasted signal)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_PROC_RCVY_DONE: a recovery has occured for errorbits not masked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_SUSPEND_MODE: Suspend mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_TFAC_ERR: Error for other registers in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_TFX_ERR: Error for TFX in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_SPURR_SCALE_LIMIT: Spurr Scale Limit reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_XSCOM_FAIL: an XSCOM operation ended with bad status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_XSCOM_DONE: an XSOM operation ended</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_PROC_RCVY_AGAIN: Recovery occured while bit 2 is still set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_SCOM_FIR_HMI: SCOM set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_THD_WAKE_BLOCKED_TM_SUSPEND: Thread wake-up blocked by TM Suspend</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_TRIG_FIR_HMI: Debug-Trigger set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V1_HMER_XSCOM_STATUS: 000 = no error <BR>001 = XSCOM blocked due to pending error <BR>010 = chiplet offline <BR>011 = partial good <BR>100 = invalid address / address error <BR>101 = clock error <BR>110 = parity eror <BR>111 = time out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Virtual Thread 2 HMER register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028490"</A>0000000020028490 (SCOM2)<BR>
<A NAME="0000000020028494"</A>0000000020028494 (SCOM1)<BR>
<A NAME="0000000020000542"</A>0000000020000542 (SPR_T2_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.V2_HMER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VT2_HMERQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_MALFUNCTION_ALERT: a processor core in the system has checkstopped (broadcasted signal)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_PROC_RCVY_DONE: a recovery has occured for errorbits not masked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_SUSPEND_MODE: Suspend mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_TFAC_ERR: Error for other registers in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_TFX_ERR: Error for TFX in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_SPURR_SCALE_LIMIT: Spurr Scale Limit reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_XSCOM_FAIL: an XSCOM operation ended with bad status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_XSCOM_DONE: an XSOM operation ended</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_PROC_RCVY_AGAIN: Recovery occured while bit 2 is still set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_SCOM_FIR_HMI: SCOM set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_THD_WAKE_BLOCKED_TM_SUSPEND: Thread wake-up blocked by TM Suspend</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_TRIG_FIR_HMI: Debug-Trigger set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V2_HMER_XSCOM_STATUS: 000 = no error <BR>001 = XSCOM blocked due to pending error <BR>010 = chiplet offline <BR>011 = partial good <BR>100 = invalid address / address error <BR>101 = clock error <BR>110 = parity eror <BR>111 = time out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Virtual Thread 3 HMER register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028491"</A>0000000020028491 (SCOM2)<BR>
<A NAME="0000000020028495"</A>0000000020028495 (SCOM1)<BR>
<A NAME="0000000020000543"</A>0000000020000543 (SPR_T3_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.V3_HMER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VT3_HMERQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_MALFUNCTION_ALERT: a processor core in the system has checkstopped (broadcasted signal)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_PROC_RCVY_DONE: a recovery has occured for errorbits not masked</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_SUSPEND_MODE: Suspend mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_TFAC_ERR: Error for other registers in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_TFX_ERR: Error for TFX in timefac details in TFMR</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_SPURR_SCALE_LIMIT: Spurr Scale Limit reached</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_XSCOM_FAIL: an XSCOM operation ended with bad status</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_XSCOM_DONE: an XSOM operation ended</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_PROC_RCVY_AGAIN: Recovery occured while bit 2 is still set</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_15</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_SCOM_FIR_HMI: SCOM set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_THD_WAKE_BLOCKED_TM_SUSPEND: Thread wake-up blocked by TM Suspend</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_TRIG_FIR_HMI: Debug-Trigger set FIR bit to cause recovery</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_19</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_20</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21:23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>RWX_WAND</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>V3_HMER_XSCOM_STATUS: 000 = no error <BR>001 = XSCOM blocked due to pending error <BR>010 = chiplet offline <BR>011 = partial good <BR>100 = invalid address / address error <BR>101 = clock error <BR>110 = parity eror <BR>111 = time out <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>HMEER enable register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028496"</A>0000000020028496 (SCOM)<BR>
<A NAME="0000000020000544"</A>0000000020000544 (SPR_T0_H)<BR>
<A NAME="0000000020000545"</A>0000000020000545 (SPR_T1_H)<BR>
<A NAME="0000000020000546"</A>0000000020000546 (SPR_T2_H)<BR>
<A NAME="0000000020000547"</A>0000000020000547 (SPR_T3_H)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.HMEER</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.HMEERQ.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>enable</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028497"</A>0000000020028497 (SCOM2)<BR>
<A NAME="0000000020028498"</A>0000000020028498 (SCOM1)<BR>
<A NAME="0000000020028499"</A>0000000020028499 (SCOM)<BR>
<A NAME="000000002000003B"</A>000000002000003B (SPRD)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.SPATTN</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.ATTNREGQ.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM2</small></TH><TH><small>SCOM1</small></TH><TH><small>SCOM</small></TH><TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt0_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt0_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt0_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt0_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt1_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt1_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt1_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt1_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt2_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt2_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt2_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt2_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt3_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt3_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt3_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt3_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt4_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>17</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt4_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt4_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt4_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt5_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt5_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt5_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt5_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt6_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt6_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt6_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt6_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt7_spr_instr_stop</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt7_attn_complete</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt7_core_checkstop_recovery_handshake</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_OR</small></TD>
<TD bgcolor=#FFFFFF><small>WOX_AND</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt7_core_code_to_sp</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Special Attention Mask Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002849A"</A>000000002002849A (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.SPATTN_MASK</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.ATTNREG_MSKQ.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt0_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt1_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt2_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt3_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>16:19</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt4_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt5_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt6_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lt7_spattn_mask</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TFAC Transfer State Machine. Data(0:1)=10 -> set to Inactive. Data(0:1)=01 -> set to Active. All other encodes will be ignored & SM will retain state</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002849B"</A>000000002002849B (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TFX_SM</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFX.TFAC_XFER_SMQ.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Active</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Load</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Send</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>WO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>Receive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:63</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SPURR AUTO-SCALE DETECT CYCLE COUNT SCOM</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="000000002002849F"</A>000000002002849F (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SPURR_FREQ_DETECT_CYC_CNT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TFDP.TFP.SPUR_ACCUM.F_SHADOW0.FREQ_DETECT.CYCLE_COUNTER.CYCLE_COUNTQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CYCLE_COUNT: cycle count used by auto frequency scale detector Represents the upper eight bits of a 13-bit cycle counter that counts the number of core clock cycles in the last interval of 16 TOD steps.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SPURR FREQUENCY SCALE SCOM</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A0"</A>00000000200284A0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SPURR_FREQ_SCALE</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TFDP.TFP.F_SHADOW5.SPUR_FREQ_SCALE_SCOMQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCALE_OVERRIDE_EN: frequency scale override enable (default=0b1) Reading this bit will return the value that was written.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>SCALE_FACTOR: frequency scale factor in 64ths (default=0b1000000) Reading these bits will return the value that was written.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>SPURR FREQUENCY REFERENCE SCOM</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A1"</A>00000000200284A1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.SPURR_FREQ_REF</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TFDP.TFP.F_SHADOW5.SPUR_FREQ_REF_SCOMQ.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREQUENCY_REFERENCE: frequency reference override <BR> Represents the reference cycle count in twos complement form for 16 TOD step intervals, <BR> dropping the 5 LSBs before forming the complement. <BR> Reading these bits will return the value that was written. <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000000000000000000000000000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>POWER MANAGEMENT EVENT SELECTS</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A2"</A>00000000200284A2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.PWM_EVENTS</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TFDP.TFP.F_SHADOW5.PWM_EVENTSQ.LATC.L2(0:31) [00000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b00000000000000000000000000000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_32: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33:39</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREQ_SCALE_A_THRESHOLD: Frequency scale lower threshold A (default = 0b1000000)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_40: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>41:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>FREQ_SCALE_B_THRESHOLD: Frequency scale upper threshold B (default = 0b1000000</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_48: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:51</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_A_THRESHOLD: P-state lower threshold A</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_52: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:55</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PSTATE_B_THRESHOLD: P-state upper threshold B</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>56</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_56: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>57</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_57: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EVENT_MUX_SELECTS: Event mux select 00: Frequency threshold compares A and B (against scale used by SPURR before PMCR fraction) 01: P-state threshold compares A and B (against value in PMCR) 10: PMCM threshold compare (from PMCR) || Max Psav Mode (from PMCR) 11: PMCM threshold compare (from PMCR) || PMCM compare (actual)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_60: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>61</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PWM_EVENTS_RESERVED_61: Reserved</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>62:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PMCM_THRESHOLD: PMCM threshold</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Timebase read from chip TOD</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_READ</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>58:59</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TB_0.TB_HIQ.LATC.L2(58:59) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:59</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>RO</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>constant=0b0000</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=000 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC000</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:54</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>55:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=001 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC001</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:53</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=010 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC010</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:52</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=011 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC011</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:51</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=100 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC100</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:50</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=101 No: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC101</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:49</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>50:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=110 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC110</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:48</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TOD Time Of Day (mttod) for sync_bit_sel=111 Note: the TOD_SYNCxxx registers cannot be tested together by regchk in one run.</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284A3"</A>00000000200284A3 (SCOM1)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TOD_SYNC111</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.TFC.TFMRQ.LATC.L2(47:50) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM1</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:47</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TIMEBASE: Timebase Register</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48:59</small></TD>
<TD bgcolor=#FFFFFF><small>n/a</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>not implemented</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>60:63</small></TD>
<TD bgcolor=#FFFFFF><small>WOX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CHIP_TOD_STATUS: Chip Time of Day Status</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>VSU Error Report Hold Out Register 00:00 = sprg_prty_err_hold 01:01 = hsprg_prty_err_hold 02:02 = usprg_prty_err_hold 03:03 = stf02_multi_error_hold 04:04 = stk02_error_hold_t01 05:05 = stk02_error_hold_t23 06:06 = stk13_error_hold_t01 07:07 = stk13_error_hold_t23 08:08 = xfvc_error_hold(0) 09:09 = xfvc_error_hold(1) 10:10 = stf13_multi_error_hold 11:11 = mm_error_hold(0) 12:12 = mm_error_hold(1) 13:13 = mm_error_hold(2) 14:14 = mm_corr_error_hold 15:15 = bf_residue_err_hold 16:16 = pca0_prty_err_hold 17:17 = pca1_prty_err_hold 18:18 = vs_pc_stf_err_hold 19:19 = vs_pc_xfvc_err_hold</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284B6"</A>00000000200284B6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.VSU_HOLD_OUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:19</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VSU_HOLD_OUTQ.LATC.L2(0:19) [00000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.VSU_HOLD_OUT_REG(20:63) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>TFAC Error Report Hold Out Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200284B7"</A>00000000200284B7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.COMMON.SPR_COMMON.TFAC_HOLD_OUT</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:43</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.TFAC_HOLD_OUT_REG(0:43) [00000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.COMMON_SCOM_ERPT_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.COMMON.SPR_COMMON.TFAC_HOLD_OUT_REG(45:63) [0000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfc_spr_control_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfc_spr_firmware_control_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfp_spr_purr_accum_oflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfp_spr_spurr_scale_limit_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_purr_oflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_spurr_oflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfc_spr_tbst_corrupt_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfc_spr_pcnt_tb_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:27</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfd_spr_pcnt_dec_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfd_spr_pcnt_hdec_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>29</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_tb_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>30</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_vtb_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>31:34</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_dec_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_hdec_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36:39</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_purr_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>40:43</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_spurr_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>44</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>common_scom_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>45:47</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfx_spr_tfac_xfer_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>48</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>tfr_spr_scr_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>49:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small></small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028600"</A>0000000020028600 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.IFU.IFRE.IFCER.ERR_RPT_HOLD_OUT(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_eat_overflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_eat_underflow_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_eatag_mismatches_ifar_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_ifar_parity_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_lnk_stk_or_cc_pty_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffbc_multi_thread_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifflc_write_coll_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffcp_ciabr_perr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdfe_ibuf_overrun_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdfe_idu_fetch_length_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_5</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028601"</A>0000000020028601 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.IFU.IFRE.IFCER.ERR_RPT_HOLD_OUT(16:31) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifdctl_ibuf_perr_hold_out_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbsc_mfspr_log_crit_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbsc_mfspr_log_noncrit_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbsc_mfspr_rfile_crit_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbsc_mfspr_rfile_noncrit_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_comp_rfile_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_s0_nia_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_rfile_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_refetch_outofrange_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_eat_tail_beyond_head_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffmsr_msr_data_perr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffrc_isu_refetch_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffrc_refetch_eat_p_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbsc_spr_parity_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hfscr_fscr_parity_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028602"</A>0000000020028602 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.IFU.IFRE.IFCER.ERR_RPT_HOLD_OUT(32:47) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbqd_bq2_branch_addr_parity_check_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbqd_bq2_branch_target_addr_parity_check_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbqd_bq2_bcql_parity_check_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbqd_bq2_bcqa_parity_check_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbbc_brex_eatag_out_of_range_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbbc_brex_flush_checker_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbbc_brex_uncond_pred_not_taken_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbbx_branch_address_p_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifbbx_target_address_p_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffec_eadir_wrt_or_eadir_cmodx_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffec_icache_pe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffec_idir_pty_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffec_ifar_check1_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffec_ifar_check2_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffpf_ifar_vld_in_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffpf_l2_reload_coming_err_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028603"</A>0000000020028603 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.IFU.IFRE.IFCER.ERR_RPT_HOLD_OUT(48:63) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ifffd_alias_table_parity_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffpf_multi_rldm_has_same_ea_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffcp_ciabr_perr_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_cn2_save_ea_eatag_pty_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>iffac_cn2_cmp_eatag_lookup_pty_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_53_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_54_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_55_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_56_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_57_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_58_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_59_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_60_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_61_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_62_unused</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>hold_out_63_unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028640"</A>0000000020028640 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=15><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.PC_ERR_INJ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCC_T0_HEAD_TAIL_XSTOP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCC_T1_HEAD_TAIL_XSTOP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCC_T2_HEAD_TAIL_XSTOP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCC_T3_HEAD_TAIL_XSTOP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCC_BLOCK_TROUBLE_ERROR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDCCC_COMP0_XSTOP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(7:9) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.WAT_INJECT_INT_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDQ_DISP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDQ_ISSMUX_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDQ_BRDCAST_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDQ_LSU_WKUP_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDXM_ERR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>pc_err_inj_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdcc_t0_head_tail_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdcc_t1_head_tail_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdcc_t2_head_tail_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdcc_t3_head_tail_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdcc_block_trouble_error</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdccc_comp0_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdccc_comp1_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdccc_comp2_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdccc_comp3_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>wat_inject_int_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdq_disp_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdq_issmux_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdq_brdcast_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdq_lsu_wkup_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028641"</A>0000000020028641 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDXM_ERR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(1:5) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDXS_ERR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(27:31) [00000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxm_err_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdxs_err_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_4</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028642"</A>0000000020028642 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=15><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(32) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T0_SS_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T1_SS_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T2_SS_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T3_SS_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T0_SS_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T1_SS_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T2_SS_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T3_SS_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T0_CCC_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T2_CCC_LTAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T0_CCC_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_T2_CCC_STAG_LTZ_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(45:47) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sds_err_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t0_ss_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t1_ss_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t2_ss_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t3_ss_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t0_ss_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t1_ss_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t2_ss_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t3_ss_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t0_ccc_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t2_ccc_ltag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t0_ccc_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_t2_ccc_stag_ltz_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdp_wat_t0_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdp_wat_t1_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdp_wat_t2_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028643"</A>0000000020028643 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(48) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_RCOV_ERR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:4) [00000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_XSTOP_ERR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDD_STFTAG_HANG_ERR_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_T0_MCHK_AND_ME_EQ_0_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_T1_MCHK_AND_ME_EQ_0_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_T2_MCHK_AND_ME_EQ_0_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdp_wat_t3_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_rcov_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_rcov_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_rcov_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_rcov_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_rcov_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_xstop_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sdd_stftag_hang_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_t0_mchk_and_me_eq_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_t1_mchk_and_me_eq_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_t2_mchk_and_me_eq_0</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Unit Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028644"</A>0000000020028644 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.SDE_T3_MCHK_AND_ME_EQ_0_Q_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.SD.SDP.SDCR.ERR_RPT_HOLD_OUT(65:79) [000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sde_t3_mchk_and_me_eq_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>unused15</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 0 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028680"</A>0000000020028680 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T0CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T0CTL.CAC_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T1CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T1CTL.CAC_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T2CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t0_ctl_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t1_ctl_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_1</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 1 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028681"</A>0000000020028681 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T2CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(2:3) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T2CTL.CAC_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T3CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUEXH.T3CTL.CAC_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:2) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUICL.MMUICLCTL.CORE_PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t2_ctl_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>t3_ctl_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 2 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028682"</A>0000000020028682 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=6><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUICL.MMUICLCTL.CORE_PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(4:6) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUICL.MMUICLCTL.SYS_PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5:10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUPIPE.PYL_WRAP.DF.DIR_ERR_BUS_OUT_CG_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11:12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUPIPE.PYL_WRAP.DF.DIR_ERR_BUS_OUT_FR_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUPIPE.PYL_WRAP.DF.DIR_ERR_BUS_OUT_CG_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(6:8) [000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>core_prot_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sys_prot_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>sys_prot_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_fr_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_fr_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_8</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 3 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028683"</A>0000000020028683 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=4><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUPIPE.PYL_WRAP.DF.DIR_ERR_BUS_OUT_CG_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(9:14) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUPRV.CTL.MSC.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:5) [000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUSPR.CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dir_err_bus_hold_out_cg_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>prv_prot_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_3</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 4 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028684"</A>0000000020028684 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=5><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUSPR.CTL.PROT_ERR_BUS_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(4:6) [000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3:6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUXMQ.XMQ_XSTOP_COLLECTION_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7:8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUXMQ.XREQ.MUX1.XMQ_MUX1_CXT_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:1) [00]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUXMQ.XENT.CTL.XMQ_PYL_OVERRUN_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:6) [0000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spr_prot_err_bus_hold_out_6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_xstop_collection_err_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_xstop_collection_err_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_xstop_collection_err_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_xstop_collection_err_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_cxt_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_cxt_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_6</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>MMU Error Report Hold Out 5 Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028685"</A>0000000020028685 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.MU.MMU_HOLD_OUT5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MMUXMQ.XENT.CTL.XMQ_PYL_OVERRUN_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(7) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.MU.MUERRC.SCOM_PARITY_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>xmq_ovr_err_bus_hold_out_7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_parity_error_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C0"</A>00000000200286C0 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD0_DCAC_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_perr_hold_out_DCAC15</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C1"</A>00000000200286C1 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD1_DCAC_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC8</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC9</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_perr_hold_out_DCAC15</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C2"</A>00000000200286C2 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.FMT_LD0_SETP_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.FMT_LD1_SETP_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld0_setp_perr_hold_out_set7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>fmt_ld1_setp_perr_hold_out_set7</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C3"</A>00000000200286C3 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_ST0_EADIR_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_ST1_EADIR_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st0_eadir_err_hold_out_set7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_st1_eadir_err_hold_out_set7</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C4"</A>00000000200286C4 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.MP3_RADA_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RC5_SNOOP_RADA_PERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:7) [00000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>mp3_rada_err_hold_out_set7</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set4</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set5</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set6</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_snoop_rada_err_hold_out_set7</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C5"</A>00000000200286C5 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=11><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD0_DCAC_TAG_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD1_DCAC_TAG_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD0_EADIR_PERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RES_LD1_EADIR_PERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD0_ACC_LLQ_RF_PERR_RECOV_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD1_ACC_LLQ_RF_PERR_RECOV_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.ERTO_MP2_ERATMHE_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.ERTO_MP2_ERRPT_ERAT_PARITY_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.ERTO_MP3_ERRPT_FMISS_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:3) [0000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_MP5_BAD_LMQ_RESPONSE_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_dcac_tag_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_dcac_tag_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld0_eadir_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>res_ld1_eadir_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld0_acc_llq_rf_perr_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld1_acc_llq_rf_perr_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_eratmhe_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_erat_parity_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp3_errpt_fmiss_err_hold_out_0</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp3_errpt_fmiss_err_hold_out_1</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp3_errpt_fmiss_err_hold_out_2</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp3_errpt_fmiss_err_hold_out_3</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_mp5_bad_lmq_response_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 6</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C6"</A>00000000200286C6 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG6</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=14><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_RC4_RLD_INV_RD_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_RC7_RLD_SAME_SCTR_TWICE_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_RC6_SSP_RC6_RLD_SNP_BTW_BEATS_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_KILLED_CDF_FOR_CI_LOAD_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_MP4_3_IEQ1_FETCHES_SAME_TID_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC0_OVERFLOW_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC0_ENTRY_NO_LONGER_UNALIGN_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC0_UA_RIGHT_W_NO_UA_LEFT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC0_OP_BOTH_UA_LEFT_AND_UA_RIGHT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC1_OVERFLOW_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC1_ENTRY_NO_LONGER_UNALIGN_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC1_UA_RIGHT_W_NO_UA_LEFT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LGC1_OP_BOTH_UA_LEFT_AND_UA_RIGHT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_rc4_rld_inv_rd_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_rc7_rld_same_sctr_twice_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_rc6_ssp_rc6_rld_snp_btw_beats_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_killed_cdf_for_ci_load_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_mp4_3_ieq1_fetches_same_tid_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc0_overflow_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc0_entry_no_longer_unalign_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc0_ua_right_w_no_ua_left_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc0_op_both_ua_left_and_ua_right_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc1_overflow_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc1_entry_no_longer_unalign_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc1_ua_right_w_no_ua_left_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lgc1_op_both_ua_left_and_ua_right_err_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 7</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C7"</A>00000000200286C7 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG7</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=9><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LRQ0_OVERFLOW_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LRQ1_OVERFLOW_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RSVT_LD0_RES_MULTILMQ_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RSVT_LD1_RES_MULTILMQ_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DMAG_ST0_RES_EADIR_MULTIHIT_RECOV_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DMAG_ST1_RES_EADIR_MULTIHIT_RECOV_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DMAG_ST0_RES_EADIR_MULTIHIT_XSTOP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DMAG_ST1_RES_EADIR_MULTIHIT_XSTOP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lrq0_overflow_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lrq1_overflow_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rsvt_ld0_res_multilmq_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rsvt_ld1_res_multilmq_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dmag_st0_res_eadir_multihit_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dmag_st1_res_eadir_multihit_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dmag_st0_res_eadir_multihit_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dmag_st1_res_eadir_multihit_xstop_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 8</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C8"</A>00000000200286C8 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG8</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=13><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FIN_LD_STFWD_AND_BLOCK_DVAL_STFWD_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLS_LD_FINAL_PASS_AND_NO_FINISH_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLSP1_REJECT_AND_FINISH_ON_SAME_OP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLSP1_DVAL_AND_SLEEP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLSP1_DVAL_AND_WAKEUP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLSP1_HYPV_TRAP_DETECT_AND_NTC_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FIN_LD_STFWD_AND_BLOCK_DVAL_STFWD_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLS_LD_FINAL_PASS_AND_NO_FINISH_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLSP1_REJECT_AND_FINISH_ON_SAME_OP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLSP1_DVAL_AND_SLEEP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLSP1_DVAL_AND_WAKEUP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLSP1_HYPV_TRAP_DETECT_AND_NTC_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_fin_ld_stfwd_and_block_dval_stfwd_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_fls_ld_final_pass_and_no_finish_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_flsp1_reject_and_finish_on_same_op_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_flsp1_dval_and_sleep_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_flsp1_dval_and_wakeup_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_flsp1_hypv_trap_detect_and_ntc_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_fin_ld_stfwd_and_block_dval_stfwd_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_fls_ld_final_pass_and_no_finish_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_flsp1_reject_and_finish_on_same_op_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_flsp1_dval_and_sleep_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_flsp1_dval_and_wakeup_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_flsp1_hypv_trap_detect_and_ntc_err_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286C9"</A>00000000200286C9 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=15><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DALC_MP3_L1WK_MP_ACCESS_CONCURRENTLY_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RACP_MP4_RC5_RADIR_MULTIHIT_RECOV_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RACP_MP4_RC5_RADIR_MULTIHIT_XSTOP_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_RC4_SSP_DRAIN_AND_SNOOP_CONCURRENTLY_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LMQ_MP4_INVALID_LMQ_ENTRY_LHR_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LLQ_ERROR_ENTRY_RELAUNCH_PENDING_INVALID_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LLQ_ERROR_ENTRY_INVALID_WAIT_STATE_CHANGE_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LLQ_ERROR_FINISH_WAIT_STATE_NON_ZERO_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SCOM_PARITY_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RC5_STORE_DRAIN_PARITY_ERROR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.DCACHE_DYNAM_SET_DELETED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SETP_DYNAM_SET_DELETED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EADIR_DYNAM_SET_DELETED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.RADA_DYNAM_SET_DELETED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dalc_mp3_l1wk_mp_access_concurrently_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>racp_mp4_rc5_radir_multihit_recov_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>racp_mp4_rc5_radir_multihit_xstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_rc4_ssp_drain_and_snoop_concurrently_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>lmq_mp4_invalid_lmq_entry_lhr_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>llq_error_entry_relaunch_pending_invalid_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>llq_error_entry_invalid_wait_state_change_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>llq_error_finish_wait_state_non_zero_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>scom_parity_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rc5_store_drain_parity_error_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>dcache_dynam_set_deleted_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>setp_dynam_set_deleted_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>eadir_dynam_set_deleted_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>rada_dynam_set_deleted_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 10</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286CA"</A>00000000200286CA (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG10</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=15><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES0_FLSP1_HYPV_TRAP_DETECT_AND_NTC_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES1_FLSP1_HYPV_TRAP_DETECT_AND_NTC_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_RTYPE_MISMATCH_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_STEAL_OP_DURING_RECONFIG_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_TM_DISCARD_STORAGE_OVERFLOW_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_UNEXPECTED_NTCACK_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_UNEXPECTED_SYNCACK_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_PASTE_EXCEPTION_DURING_RECONFIG_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_SNOOPTLBIE_RECEIVED_WITH_SNOOPTLBIE_IN_PROGRESS_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_PTEUPDATE_RECEIVED_WITH_PTEUPDATE_IN_PROGRESS_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD0_ACC_LLQ_RF_PERR_NRECOV_CORECHKSTOP_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD1_ACC_LLQ_RF_PERR_NRECOV_CORECHKSTOP_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD0_ACC_LLQ_RF_PERR_NRECOV_SYSCHKSTOP_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.LD1_ACC_LLQ_RF_PERR_NRECOV_SYSCHKSTOP_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes0_flsp1_hypv_trap_detect_and_ntc_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes1_flsp1_hypv_trap_detect_and_ntc_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_rtype_mismatch_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_steal_op_during_reconfig_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_tm_discard_storage_overflow_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_unexpected_ntcack_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_unexpected_syncack_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_paste_exception_during_reconfig_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_snooptlbie_received_with_snooptlbie_in_progress_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_pteupdate_received_with_pteupdate_in_progress_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld0_acc_llq_rf_perr_nrecov_corechkstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld1_acc_llq_rf_perr_nrecov_corechkstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld0_acc_llq_rf_perr_nrecov_syschkstop_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ld1_acc_llq_rf_perr_nrecov_syschkstop_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 11</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286CB"</A>00000000200286CB (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG11</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.ERTO_MP2_ERRPT_FMISS_ERR_OUT_0_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0:15) [0000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_00</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_01</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_02</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_03</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_04</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_05</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_06</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_07</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_08</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_09</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_10</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_12</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_13</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_14</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>erto_mp2_errpt_fmiss_err_hold_out_15</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 12</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286CC"</A>00000000200286CC (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG12</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=17><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES0_ALLOC_COLLISION_ON_NON_DERAT_OP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES0_BOTH_SRQZ_HAS_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES0_NON_OW_STORE_HAS_MULTIPLE_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES0_OW_STORE_HAS_TOO_MANY_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES1_ALLOC_COLLISION_ON_NON_DERAT_OP_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES1_BOTH_SRQZ_HAS_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES1_NON_OW_STORE_HAS_MULTIPLE_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXES1_OW_STORE_HAS_TOO_MANY_DATA_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_RES_FM_VIOLATION_WITH_MV_HIT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_RES_FM_VIOLATION_WITH_MV_HIT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FIN_LD_FINAL_PASS_AND_DVAL_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLS_LD_OP_UNEXPECTED_FINISH_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL0_FLS_SECURITY_LD_FINISH_W_EXCPT_AND_DVAL_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FIN_LD_FINAL_PASS_AND_DVAL_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLS_LD_OP_UNEXPECTED_FINISH_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.EXEL1_FLS_SECURITY_LD_FINISH_W_EXCPT_AND_DVAL_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes0_alloc_collision_on_non_derat_op_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes0_both_srqz_has_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes0_non_ow_store_has_multiple_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes0_ow_store_has_too_many_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes1_alloc_collision_on_non_derat_op_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes1_both_srqz_has_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes1_non_ow_store_has_multiple_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exes1_ow_store_has_too_many_data_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_res_fm_violation_with_mv_hit_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_res_fm_violation_with_mv_hit_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_fls_ld_final_pass_and_dval_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_fls_ld_op_unexpected_finish_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel0_fls_security_ld_finish_w_excpt_and_dval_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>13</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_fls_ld_final_pass_and_dval_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_fls_ld_op_unexpected_finish_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>15</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>exel1_fls_security_ld_finish_w_excpt_and_dval_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>LSU error report hold_out register 13</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="00000000200286CD"</A>00000000200286CD (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.LS.LS.LSU_HOLD_OUT_REG13</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=14><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_XFVC_UPDATE_PASS_FAIL_NOT_ONE_HOT_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_SRQZ01_AGN_INVAL_WALK_V_BOTH_ACTIVE_SAME_CYCLE_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_ATOMIC_PTEUPDATE_RECEIVED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_RECONFIG_L2_NOT_EMPTY_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_RECONFIG_NOT_QUIESCED_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQD_DRAINING_INVALID_TTYPE_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_RC7_DRAIN_V_NO_REQ_ACTIVE_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_PTEUPDATE_RECEIVED_WITH_NO_FIELDS_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_LS_L2_ST_G_SHOULD_NOT_BE_SET_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_LS_L2_ST_ORD_G_SHOULD_NOT_BE_SET_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_MU_LS_ST_RC_RA60_EQUALS_0_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_NCU_STORE_32B_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.LS.LS.LSERRC.SRQP_STORE_0B_ERR_OUT_INST.HOLD_LATCH_INST.HOLD.LATC.L2(0) [0]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_xfvc_update_pass_fail_not_one_hot_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_srqz01_agn_inval_walk_v_both_active_same_cycle_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_atomic_pteupdate_received_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>3</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_reconfig_L2_not_empty_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_reconfig_not_quiesced_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>5</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqd_draining_invalid_ttype_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_rc7_drain_v_no_req_active_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>7</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_pteupdate_received_with_no_fields_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_ls_l2_st_g_should_not_be_set_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>9</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_ls_l2_st_ord_g_should_not_be_set_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_mu_ls_st_rc_ra60_equals_0_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_ncu_store_32B_err_hold_out</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>srqp_store_0B_err_hold_out</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A40"</A>0000000020028A40 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A41"</A>0000000020028A41 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A42"</A>0000000020028A42 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_RD_ACT_OR_ACTIVATE_CROSS: Disable scom read act. In cross: activate cross control of traces</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CROSS_DISABLE_SCOM_RD_ACT: In cross: Disable scom read act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A43"</A>0000000020028A43 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A44"</A>0000000020028A44 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A45"</A>0000000020028A45 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A46"</A>0000000020028A46 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A47"</A>0000000020028A47 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A48"</A>0000000020028A48 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A49"</A>0000000020028A49 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE1.TR.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array High Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A80"</A>0000000020028A80 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_HI_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HI_DATA: Trace Array Data 0:63</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>Trace Array Low Data Register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A81"</A>0000000020028A81 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_LO_DATA_REG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=8><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TRACE_DATA_LT_INST.LATC.L2(64:95) [00000000000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_LAST_BANK_LT_INST.LATC.L2(0:8) [000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_LAST_BANK_VALID_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_WRITE_ON_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_RUN_LT_INST.LATC.L2(0) [0]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.SAMP.TR_HOLD_ADDRESS_LT_INST.LATC.L2(0:9) [0000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:31</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LO_DATA: Trace Array Data 64:95</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32:41</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_ADDRESS: Trace Address</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>42:50</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK: Trace Last Bank</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>51</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_LAST_BANK_VALID: Trace Last Bank Valid</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>52</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_WRITE_ON_RUN: Trace Write-On-Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>53</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUNNING: Trace Run indicator</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>54:63</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_HOLD_ADDRESS: Trace Hold Address (pointing to last entry)</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trace control configuration register</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A82"</A>0000000020028A82 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRCTRL_CONFIG</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:27</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.CTRL.SCOMABLE_0.TRCTRL_CONFIG_Q_INST.LATC.L2(0:27) [0000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>STORE_ON_TRIG_MODE: enable store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>WRITE_ON_RUN_MODE: NOT IMPLEMENTED, use TRACE_TRDATA_CONFIG_9 bit 0 instead: force unconditional write when trace_run</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>EXTEND_TRIG_MODE: counter value for extended trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>BANK_MODE: enable bank mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>11</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ENH_TRACE_MODE: Suppress writing timestamps in store on trigger mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>12:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>LOCAL_CLOCK_GATE_CONTROL: local clock gate control selection: x0 = normal clock gating; x1, = rd_act to trace array turned off</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_SELECT_CONTROL: selector for 2 sets of external trace bus multiplexers <BR>tra_mux0_sel(0:1) and tra_mux1_sel(0:1) <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_HOLD_OFF: hold trace_off when trace_run input is inactive</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>19</small></TD>
<TD bgcolor=#FFFFFF><small>ROX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STATUS: Actual current ORed status of trace_run inputs (trace_run from debug macro and unit logic)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>20</small></TD>
<TD bgcolor=#FFFFFF><small>RWX</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_RUN_STICKY: trace_run sticky bit, set by trace_run, reset by write to trace_control_reg</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_BANK_EDGE_DETECT: disable trace bank edge detect mode</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_SCOM_RD_ACT_OR_ACTIVATE_CROSS: Disable scom read act. In cross: activate cross control of traces</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASTER_CLOCK_ENABLE_INT: master clock enable switch</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CROSS_DISABLE_SCOM_RD_ACT: In cross: Disable scom read act</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>25:27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRACE_CONTROL_UNUSED: unused</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 0</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A83"</A>0000000020028A83 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_0</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(0:63) [0000000000000000000000000000000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:63</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_0_TO_63: Trace data compression mask for trace bus bits 0 to 63. '1' means record an entry when this bit changes, '0' means ignore this bit. Setting the mask to all zeros will result in no trace entries being recorded just from bit changes.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 1</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A84"</A>0000000020028A84 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_1</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.SCOMABLE_CMP_MSK.CMP_MSK_INITONE_Q_0_INST.LATC.L2(64:87) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>CMP_MSK_LT_B_64_TO_87: Trace data compression mask for bits 64 to 87. See TRACE_TRDATA_CONFIG_0 for meaning of bits.</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 2</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A85"</A>0000000020028A85 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_2</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.PATA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.PATB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNA: pattern_match_pata_0_to_23: pattern A for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNB: pattern_match_patb_0_to_23: pattern B for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 3</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A86"</A>0000000020028A86 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_3</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.PATC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.PATD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERNC: pattern_match_patc_0_to_23: pattern C for trace data compare function</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>PATTERND: pattern_match_patd_0_to_23: pattern D for trace data compare function</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 4</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A87"</A>0000000020028A87 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_4</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.MSKA_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.MSKB_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKA: mska: mask bits for pattern A trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKB: mskb: mask bits for pattern B trace data compare function: set to 1 to mask off individual bits</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 5</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A88"</A>0000000020028A88 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_5</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=3><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.MSKC_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.PATTERN_MISR.MSKD_Q_INST.LATC.L2(0:23) [000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:23</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKC: mskc</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>24:47</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MASKD: mskd</small></TD></TR>
</TABLE>
<BR>




<TABLE class="scomtable";>
<COL width="70">
<COL width="40">
<COL width="40">
<COL width="40">
<COL width="710">
<TR><TH align=center colspan=5 bgcolor=#FFFFFF>trdata configuration register 9</TH></TR>
<TR><TH bgcolor=#FFFFFF>Addr:</TH><TD colspan=4 bgcolor=#FFFFFF>
<A NAME="0000000020028A89"</A>0000000020028A89 (SCOM)<BR>
</TD></TR>
<TR><TH bgcolor=#FFFFFF>Name:</TH><TD colspan=4 bgcolor=#FFFFFF>ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_9</TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Constant(s):</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>Comments:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH bgcolor=#FFFFFF><small>SelectedAttributes:</small></TH><TD colspan=4 bgcolor=#FFFFFF></TD></TR>
<TR><TH rowspan=2><small>Latches</small></TH><TD>Bits</TD><TD colspan=3>Latch Name [flushval]</TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0:37</small></TD><TD colspan=3 bgcolor=#FFFFFF><small>ECP.EC.PC.TRACE2.TR.TR0.DATA.SCOMABLE_CTRL.TRDATA_SCOM_CTRL_Q_0_INST.LATC.L2(0:37) [00000000000000000000000000000000000000]</small></TD></TR>
<TR><TH><small>Bit(s)</small></TH><TH><small>SCOM</small></TH><TD></TD><TD></TD>
<TD colspan=1 align=left><strong><small>Dial: Description<strong></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>0</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DISABLE_COMPRESSION: Disable Trace Data Compression (store data every cycle)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>1</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_BIT_COMPRESSION_CARE_MASK: Take into account (care about) changes in the Error bit for trace data compression (default = 0)</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>2:3</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHA_MUXSEL: Match PATTERNA against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>4:5</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHB_MUXSEL: Match PATTERNB against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>6:7</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHC_MUXSEL: Match PATTERNC against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>8:9</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCHD_MUXSEL: Match PATTERND against: <BR>0b00 = Trace bus bits (00:23) <BR>0b01 = Trace bus bits (24:47) <BR>0b10 = Trace bus bits (48:71) <BR>0b11 = Trace bus bits (72:87) | 8 zeroes <BR><BR>Dial enums:<BR>BITS_00_TO_23=>0b00<BR>BITS_24_TO_47=>0b01<BR>BITS_48_TO_71=>0b10<BR>BITS_72_TO_87_Z8=>0b11</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>10:13</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG0_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>14:17</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG0_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>18:21</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_OR_MASK: NOTE: the OR of all selected MATCHes is ORd with result of TRIG1_AND <BR>0b1XXX selects MATCHA OR <BR>0bX1XX selects MATCHB OR <BR>0bXX1X selects MATCHC OR <BR>0bXXX1 selects MATCHD OR <BR>0b0000 selects to not OR any MATCHes to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>22:25</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_AND_MASK: NOTE: the AND of following selected MATCHes is ORd with result of TRIG1_OR <BR>0b1XXX selects MATCHA AND <BR>0bX1XX selects MATCHB AND <BR>0bXX1X selects MATCHC AND <BR>0bXXX1 selects MATCHD AND <BR>0b0000 selects to not AND any MATCHes together to form TRIG1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>26</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_NOT_MODE: Invert TRIG0 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>27</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_NOT_MODE: Invert TRIG1 before using it <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>28:31</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>MATCH_NOT_MODE: Invert the match polarity before using it to form a TRIGger <BR>0b1000 inverts MATCHA <BR>0b0100 inverts MATCHB <BR>0b0010 inverts MATCHC <BR>0b0001 inverts MATCHD <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>32</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_MASK: 0 to compare the trace error bit, 1 to ignore it and always match. No, we don't think this makes sense either.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>33</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>ERROR_CMP_PATTERN: Value to compare trace error against <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>34</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG0_ERR_CMP: Include (via OR) error comparison result into trig0 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>35</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>TRIG1_ERR_CMP: Include (via OR) error comparison result into trig1 <BR></small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>36</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>DD1_STRETCH_TRIGGER_PULSES: (DD1 workaround) Stretch trigger output pulses to two clocks. Must be enabled for MCFAST and L2FAST traces.</small></TD></TR>
<TR><TD bgcolor=#FFFFFF><small>37</small></TD>
<TD bgcolor=#FFFFFF><small>RW</small></TD>
<TD></TD><TD></TD>
<TD colspan=1 bgcolor=#FFFFFF><small>spare_lt</small></TD></TR>
</TABLE>
<BR>




<A NAME="listing"><strong>Address listing</strong></A><BR>
Back to <A HREF="#top">top</A><BR>
<A HREF="#00000001C00880C0">00000001C00880C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000001C00880E0">00000001C00880E0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000001C00880F0">00000001C00880F0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000000200E880C">00000000200E880C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000000200E880E">00000000200E880E PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000000200E880F">00000000200E880F PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCR</A><BR>
<A HREF="#00000001C00881C0">00000001C00881C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_SRC</A><BR>
<A HREF="#00000000200E881C">00000000200E881C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_SRC</A><BR>
<A HREF="#00000001C0088200">00000001C0088200 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OTR</A><BR>
<A HREF="#00000000200E8820">00000000200E8820 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OTR</A><BR>
<A HREF="#00000001C0088240">00000001C0088240 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_FSP</A><BR>
<A HREF="#00000000200E8824">00000000200E8824 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_FSP</A><BR>
<A HREF="#00000001C0088280">00000001C0088280 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OCC</A><BR>
<A HREF="#00000000200E8828">00000000200E8828 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_OCC</A><BR>
<A HREF="#00000001C00882C0">00000001C00882C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_HYP</A><BR>
<A HREF="#00000000200E882C">00000000200E882C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SSH_HYP</A><BR>
<A HREF="#00000001C0088300">00000001C0088300 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OTR</A><BR>
<A HREF="#00000000200E8830">00000000200E8830 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OTR</A><BR>
<A HREF="#00000001C0088340">00000001C0088340 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_FSP</A><BR>
<A HREF="#00000000200E8834">00000000200E8834 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_FSP</A><BR>
<A HREF="#00000001C0088380">00000001C0088380 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OCC</A><BR>
<A HREF="#00000000200E8838">00000000200E8838 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_OCC</A><BR>
<A HREF="#00000001C00883C0">00000001C00883C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_HYP</A><BR>
<A HREF="#00000000200E883C">00000000200E883C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SPWU_HYP</A><BR>
<A HREF="#00000001C0088400">00000001C0088400 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000001C0088420">00000001C0088420 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000001C0088430">00000001C0088430 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000000200E8840">00000000200E8840 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000000200E8842">00000000200E8842 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000000200E8843">00000000200E8843 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_SCSR</A><BR>
<A HREF="#00000001C0088500">00000001C0088500 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS0</A><BR>
<A HREF="#00000000200E8850">00000000200E8850 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS0</A><BR>
<A HREF="#00000001C0088540">00000001C0088540 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS1</A><BR>
<A HREF="#00000000200E8854">00000000200E8854 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS1</A><BR>
<A HREF="#00000001C0088580">00000001C0088580 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS2</A><BR>
<A HREF="#00000000200E8858">00000000200E8858 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS2</A><BR>
<A HREF="#00000001C00885C0">00000001C00885C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS3</A><BR>
<A HREF="#00000000200E885C">00000000200E885C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PSCRS3</A><BR>
<A HREF="#00000001C0088600">00000001C0088600 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMCRS</A><BR>
<A HREF="#00000000200E8860">00000000200E8860 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMCRS</A><BR>
<A HREF="#00000001C0088640">00000001C0088640 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMSRS</A><BR>
<A HREF="#00000000200E8864">00000000200E8864 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_PMSRS</A><BR>
<A HREF="#00000001C0088680">00000001C0088680 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_RMOR</A><BR>
<A HREF="#00000000200E8868">00000000200E8868 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_RMOR</A><BR>
<A HREF="#00000001C0088700">00000001C0088700 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_DCSR</A><BR>
<A HREF="#00000000200E8870">00000000200E8870 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_DCSR</A><BR>
<A HREF="#00000001C0088740">00000001C0088740 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CIIR</A><BR>
<A HREF="#00000000200E8874">00000000200E8874 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CIIR</A><BR>
<A HREF="#00000001C0088780">00000001C0088780 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CISR</A><BR>
<A HREF="#00000000200E8878">00000000200E8878 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CISR</A><BR>
<A HREF="#00000001C00887C0">00000001C00887C0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CSIR</A><BR>
<A HREF="#00000000200E887C">00000000200E887C PCBSLEQ.QME.QME_REGS.PCR_C0.QME_CSIR</A><BR>
<A HREF="#00000001C0088800">00000001C0088800 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000001C0088820">00000001C0088820 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000001C0088830">00000001C0088830 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000000200E8880">00000000200E8880 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000000200E8882">00000000200E8882 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000000200E8883">00000000200E8883 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_TFCSR</A><BR>
<A HREF="#00000001C0088A00">00000001C0088A00 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_QOSR</A><BR>
<A HREF="#00000000200E88A0">00000000200E88A0 PCBSLEQ.QME.QME_REGS.PCR_C0.QME_QOSR</A><BR>
<A HREF="#00000001C008E000">00000001C008E000 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000001C008E020">00000001C008E020 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000001C008E030">00000001C008E030 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000000200E8E00">00000000200E8E00 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000000200E8E02">00000000200E8E02 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000000200E8E03">00000000200E8E03 PCBSLEQ.CPMS0.CPMS_CGCSR</A><BR>
<A HREF="#00000001C008E040">00000001C008E040 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000001C008E060">00000001C008E060 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000001C008E070">00000001C008E070 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000000200E8E04">00000000200E8E04 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000000200E8E06">00000000200E8E06 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000000200E8E07">00000000200E8E07 PCBSLEQ.CPMS0.CPMS_RVCSR</A><BR>
<A HREF="#00000001C008E100">00000001C008E100 PCBSLEQ.CPMS0.CPMS_CERR</A><BR>
<A HREF="#00000000200E8E10">00000000200E8E10 PCBSLEQ.CPMS0.CPMS_CERR</A><BR>
<A HREF="#00000001C008E140">00000001C008E140 PCBSLEQ.CPMS0.CPMS_CERRMSK</A><BR>
<A HREF="#00000000200E8E14">00000000200E8E14 PCBSLEQ.CPMS0.CPMS_CERRMSK</A><BR>
<A HREF="#00000001C008E180">00000001C008E180 PCBSLEQ.CPMS0.CPMS_ASSR</A><BR>
<A HREF="#00000000200E8E18">00000000200E8E18 PCBSLEQ.CPMS0.CPMS_ASSR</A><BR>
<A HREF="#00000001C008E1C0">00000001C008E1C0 PCBSLEQ.CPMS0.CPMS_PFETDLY</A><BR>
<A HREF="#00000000200E8E1C">00000000200E8E1C PCBSLEQ.CPMS0.CPMS_PFETDLY</A><BR>
<A HREF="#00000001C008E200">00000001C008E200 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000001C008E220">00000001C008E220 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000001C008E230">00000001C008E230 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000000200E8E20">00000000200E8E20 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000000200E8E22">00000000200E8E22 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000000200E8E23">00000000200E8E23 PCBSLEQ.CPMS0.CPMS_L3_PFETCNTL</A><BR>
<A HREF="#00000001C008E240">00000001C008E240 PCBSLEQ.CPMS0.CPMS_L3_PFETSTAT</A><BR>
<A HREF="#00000000200E8E24">00000000200E8E24 PCBSLEQ.CPMS0.CPMS_L3_PFETSTAT</A><BR>
<A HREF="#00000001C008E280">00000001C008E280 PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000001C008E2A0">00000001C008E2A0 PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000001C008E2B0">00000001C008E2B0 PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000000200E8E28">00000000200E8E28 PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000000200E8E2A">00000000200E8E2A PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000000200E8E2B">00000000200E8E2B PCBSLEQ.CPMS0.CPMS_CL2_PFETCNTL</A><BR>
<A HREF="#00000001C008E2C0">00000001C008E2C0 PCBSLEQ.CPMS0.CPMS_CL2_PFETSTAT</A><BR>
<A HREF="#00000000200E8E2C">00000000200E8E2C PCBSLEQ.CPMS0.CPMS_CL2_PFETSTAT</A><BR>
<A HREF="#00000001C008E300">00000001C008E300 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000001C008E320">00000001C008E320 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000001C008E330">00000001C008E330 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000000200E8E30">00000000200E8E30 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000000200E8E32">00000000200E8E32 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000000200E8E33">00000000200E8E33 PCBSLEQ.CPMS0.CPMS_MMA_PFETCNTL</A><BR>
<A HREF="#00000001C008E340">00000001C008E340 PCBSLEQ.CPMS0.CPMS_MMA_PFETSTAT</A><BR>
<A HREF="#00000000200E8E34">00000000200E8E34 PCBSLEQ.CPMS0.CPMS_MMA_PFETSTAT</A><BR>
<A HREF="#00000001C008E380">00000001C008E380 PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000001C008E3A0">00000001C008E3A0 PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000001C008E3B0">00000001C008E3B0 PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000000200E8E38">00000000200E8E38 PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000000200E8E3A">00000000200E8E3A PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000000200E8E3B">00000000200E8E3B PCBSLEQ.CPMS0.CPMS_MMAR</A><BR>
<A HREF="#00000001C008E3C0">00000001C008E3C0 PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000001C008E3E0">00000001C008E3E0 PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000001C008E3F0">00000001C008E3F0 PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000000200E8E3C">00000000200E8E3C PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000000200E8E3E">00000000200E8E3E PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000000200E8E3F">00000000200E8E3F PCBSLEQ.CPMS0.CPMS_CUCR</A><BR>
<A HREF="#00000001C008E400">00000001C008E400 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000001C008E420">00000001C008E420 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000001C008E430">00000001C008E430 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000000200E8E40">00000000200E8E40 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000000200E8E42">00000000200E8E42 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000000200E8E43">00000000200E8E43 PCBSLEQ.CPMS0.CPMS_FDCR</A><BR>
<A HREF="#00000001C008E440">00000001C008E440 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000001C008E460">00000001C008E460 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000001C008E470">00000001C008E470 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000000200E8E44">00000000200E8E44 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000000200E8E46">00000000200E8E46 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000000200E8E47">00000000200E8E47 PCBSLEQ.CPMS0.CPMS_FDIR</A><BR>
<A HREF="#00000001C008E480">00000001C008E480 PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000001C008E4A0">00000001C008E4A0 PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000001C008E4B0">00000001C008E4B0 PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000000200E8E48">00000000200E8E48 PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000000200E8E4A">00000000200E8E4A PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000000200E8E4B">00000000200E8E4B PCBSLEQ.CPMS0.CPMS_FLMR</A><BR>
<A HREF="#00000001C008E4C0">00000001C008E4C0 PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000001C008E4E0">00000001C008E4E0 PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000001C008E4F0">00000001C008E4F0 PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000000200E8E4C">00000000200E8E4C PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000000200E8E4E">00000000200E8E4E PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000000200E8E4F">00000000200E8E4F PCBSLEQ.CPMS0.CPMS_FMMR</A><BR>
<A HREF="#00000001C008E500">00000001C008E500 PCBSLEQ.CPMS0.CPMS_DDSR</A><BR>
<A HREF="#00000000200E8E50">00000000200E8E50 PCBSLEQ.CPMS0.CPMS_DDSR</A><BR>
<A HREF="#00000001C008E540">00000001C008E540 PCBSLEQ.CPMS0.CPMS_DHCR</A><BR>
<A HREF="#00000000200E8E54">00000000200E8E54 PCBSLEQ.CPMS0.CPMS_DHCR</A><BR>
<A HREF="#00000001C008E580">00000001C008E580 PCBSLEQ.CPMS0.CPMS_DHDR</A><BR>
<A HREF="#00000000200E8E58">00000000200E8E58 PCBSLEQ.CPMS0.CPMS_DHDR</A><BR>
<A HREF="#00000001C008E5C0">00000001C008E5C0 PCBSLEQ.CPMS0.CPMS_DESR</A><BR>
<A HREF="#00000000200E8E5C">00000000200E8E5C PCBSLEQ.CPMS0.CPMS_DESR</A><BR>
<A HREF="#00000001C008E600">00000001C008E600 PCBSLEQ.CPMS0.CPMS_DCCR</A><BR>
<A HREF="#00000000200E8E60">00000000200E8E60 PCBSLEQ.CPMS0.CPMS_DCCR</A><BR>
<A HREF="#00000001C008E640">00000001C008E640 PCBSLEQ.CPMS0.CPMS_DMSR</A><BR>
<A HREF="#00000000200E8E64">00000000200E8E64 PCBSLEQ.CPMS0.CPMS_DMSR</A><BR>
<A HREF="#00000001C008E680">00000001C008E680 PCBSLEQ.CPMS0.CPMS_SDSR</A><BR>
<A HREF="#00000000200E8E68">00000000200E8E68 PCBSLEQ.CPMS0.CPMS_SDSR</A><BR>
<A HREF="#00000001C008E6C0">00000001C008E6C0 PCBSLEQ.CPMS0.CPMS_ESCR</A><BR>
<A HREF="#00000000200E8E6C">00000000200E8E6C PCBSLEQ.CPMS0.CPMS_ESCR</A><BR>
<A HREF="#00000001C008E700">00000001C008E700 PCBSLEQ.CPMS0.CPMS_CCCR</A><BR>
<A HREF="#00000000200E8E70">00000000200E8E70 PCBSLEQ.CPMS0.CPMS_CCCR</A><BR>
<A HREF="#00000001C008E740">00000001C008E740 PCBSLEQ.CPMS0.CPMS_CCDR</A><BR>
<A HREF="#00000000200E8E74">00000000200E8E74 PCBSLEQ.CPMS0.CPMS_CCDR</A><BR>
<A HREF="#00000001C008E800">00000001C008E800 PCBSLEQ.CPMS0.CPMS_DTIR</A><BR>
<A HREF="#00000000200E8E80">00000000200E8E80 PCBSLEQ.CPMS0.CPMS_DTIR</A><BR>
<A HREF="#00000001C008E840">00000001C008E840 PCBSLEQ.CPMS0.CPMS_DTCR</A><BR>
<A HREF="#00000000200E8E84">00000000200E8E84 PCBSLEQ.CPMS0.CPMS_DTCR</A><BR>
<A HREF="#00000001C008E880">00000001C008E880 PCBSLEQ.CPMS0.CPMS_DTTR</A><BR>
<A HREF="#00000000200E8E88">00000000200E8E88 PCBSLEQ.CPMS0.CPMS_DTTR</A><BR>
<A HREF="#00000001C008E900">00000001C008E900 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000001C008E920">00000001C008E920 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000001C008E930">00000001C008E930 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000000200E8E90">00000000200E8E90 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000000200E8E92">00000000200E8E92 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000000200E8E93">00000000200E8E93 PCBSLEQ.CPMS0.CPMS_WPMR</A><BR>
<A HREF="#00000001C008E940">00000001C008E940 PCBSLEQ.CPMS0.CPMS_WPCR</A><BR>
<A HREF="#00000000200E8E94">00000000200E8E94 PCBSLEQ.CPMS0.CPMS_WPCR</A><BR>
<A HREF="#00000001C008E980">00000001C008E980 PCBSLEQ.CPMS0.CPMS_PPSR</A><BR>
<A HREF="#00000000200E8E98">00000000200E8E98 PCBSLEQ.CPMS0.CPMS_PPSR</A><BR>
<A HREF="#00000001C008E9C0">00000001C008E9C0 PCBSLEQ.CPMS0.CPMS_PSSR</A><BR>
<A HREF="#00000000200E8E9C">00000000200E8E9C PCBSLEQ.CPMS0.CPMS_PSSR</A><BR>
<A HREF="#00000001C008EA00">00000001C008EA00 PCBSLEQ.CPMS0.CPMS_DPMR</A><BR>
<A HREF="#00000000200E8EA0">00000000200E8EA0 PCBSLEQ.CPMS0.CPMS_DPMR</A><BR>
<A HREF="#00000001C008EA40">00000001C008EA40 PCBSLEQ.CPMS0.CPMS_DPCR</A><BR>
<A HREF="#00000000200E8EA4">00000000200E8EA4 PCBSLEQ.CPMS0.CPMS_DPCR</A><BR>
<A HREF="#00000001C008EA80">00000001C008EA80 PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000001C008EAA0">00000001C008EAA0 PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000001C008EAB0">00000001C008EAB0 PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000000200E8EA8">00000000200E8EA8 PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000000200E8EAA">00000000200E8EAA PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000000200E8EAB">00000000200E8EAB PCBSLEQ.CPMS0.CPMS_DPPR</A><BR>
<A HREF="#00000001C008EAC0">00000001C008EAC0 PCBSLEQ.CPMS0.CPMS_PRSR</A><BR>
<A HREF="#00000000200E8EAC">00000000200E8EAC PCBSLEQ.CPMS0.CPMS_PRSR</A><BR>
<A HREF="#00000001C008EB00">00000001C008EB00 PCBSLEQ.CPMS0.CPMS_MCCR</A><BR>
<A HREF="#00000000200E8EB0">00000000200E8EB0 PCBSLEQ.CPMS0.CPMS_MCCR</A><BR>
<A HREF="#00000001C008EB40">00000001C008EB40 PCBSLEQ.CPMS0.CPMS_MCSR</A><BR>
<A HREF="#00000000200E8EB4">00000000200E8EB4 PCBSLEQ.CPMS0.CPMS_MCSR</A><BR>
<A HREF="#0000000020018000">0000000020018000 TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_MODE_REG</A><BR>
<A HREF="#0000000020018001">0000000020018001 TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_STATUS_ERROR_REG</A><BR>
<A HREF="#0000000020018002">0000000020018002 TPEQP.TPCL3.EPS.PSC.PSC0.PSCOM_ERROR_MASK</A><BR>
<A HREF="#0000000020018003">0000000020018003 TPEQP.TPCL3.EPS.PSC.PSC0.ADDR_TRAP_REG</A><BR>
<A HREF="#0000000020018005">0000000020018005 TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_ENABLE_REG</A><BR>
<A HREF="#0000000020018006">0000000020018006 TPEQP.TPCL3.EPS.PSC.PSC0.WRITE_PROTECT_RINGS_REG</A><BR>
<A HREF="#0000000020018007">0000000020018007 TPEQP.TPCL3.EPS.PSC.PSC0.ATOMIC_LOCK_MASK_LATCH_REG</A><BR>
<A HREF="#0000000020018008">0000000020018008 TPEQP.TPCL3.EPS.PSC.PSC0.RING_FENCE_MASK_LATCH_REG</A><BR>
<A HREF="#0000000020018200">0000000020018200 TPEQP.TPCL3.L3TRA0.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018201">0000000020018201 TPEQP.TPCL3.L3TRA0.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018202">0000000020018202 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018203">0000000020018203 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018204">0000000020018204 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018205">0000000020018205 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018206">0000000020018206 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018207">0000000020018207 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018208">0000000020018208 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018209">0000000020018209 TPEQP.TPCL3.L3TRA0.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018220">0000000020018220 TPEQP.TPCL3.L3TRA0.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018221">0000000020018221 TPEQP.TPCL3.L3TRA0.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018222">0000000020018222 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018223">0000000020018223 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018224">0000000020018224 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018225">0000000020018225 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018226">0000000020018226 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018227">0000000020018227 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018228">0000000020018228 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018229">0000000020018229 TPEQP.TPCL3.L3TRA0.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018240">0000000020018240 TPEQP.TPCL3.L3TRA1.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018241">0000000020018241 TPEQP.TPCL3.L3TRA1.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018242">0000000020018242 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018243">0000000020018243 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018244">0000000020018244 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018245">0000000020018245 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018246">0000000020018246 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018247">0000000020018247 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018248">0000000020018248 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018249">0000000020018249 TPEQP.TPCL3.L3TRA1.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018260">0000000020018260 TPEQP.TPCL3.L3TRA1.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018261">0000000020018261 TPEQP.TPCL3.L3TRA1.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018262">0000000020018262 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018263">0000000020018263 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018264">0000000020018264 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018265">0000000020018265 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018266">0000000020018266 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018267">0000000020018267 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018268">0000000020018268 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018269">0000000020018269 TPEQP.TPCL3.L3TRA1.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018280">0000000020018280 TPEQP.TPCL3.L3TRA2.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018281">0000000020018281 TPEQP.TPCL3.L3TRA2.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018282">0000000020018282 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018283">0000000020018283 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018284">0000000020018284 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018285">0000000020018285 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018286">0000000020018286 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018287">0000000020018287 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018288">0000000020018288 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018289">0000000020018289 TPEQP.TPCL3.L3TRA2.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#00000000200182A0">00000000200182A0 TPEQP.TPCL3.L3TRA2.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#00000000200182A1">00000000200182A1 TPEQP.TPCL3.L3TRA2.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#00000000200182A2">00000000200182A2 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#00000000200182A3">00000000200182A3 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#00000000200182A4">00000000200182A4 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#00000000200182A5">00000000200182A5 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#00000000200182A6">00000000200182A6 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#00000000200182A7">00000000200182A7 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#00000000200182A8">00000000200182A8 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#00000000200182A9">00000000200182A9 TPEQP.TPCL3.L3TRA2.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#00000000200182C0">00000000200182C0 TPEQP.TPCL3.L3TRA3.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#00000000200182C1">00000000200182C1 TPEQP.TPCL3.L3TRA3.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#00000000200182C2">00000000200182C2 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#00000000200182C3">00000000200182C3 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#00000000200182C4">00000000200182C4 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#00000000200182C5">00000000200182C5 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#00000000200182C6">00000000200182C6 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#00000000200182C7">00000000200182C7 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#00000000200182C8">00000000200182C8 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#00000000200182C9">00000000200182C9 TPEQP.TPCL3.L3TRA3.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#00000000200182E0">00000000200182E0 TPEQP.TPCL3.L3TRA3.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#00000000200182E1">00000000200182E1 TPEQP.TPCL3.L3TRA3.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#00000000200182E2">00000000200182E2 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#00000000200182E3">00000000200182E3 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#00000000200182E4">00000000200182E4 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#00000000200182E5">00000000200182E5 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#00000000200182E6">00000000200182E6 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#00000000200182E7">00000000200182E7 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#00000000200182E8">00000000200182E8 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#00000000200182E9">00000000200182E9 TPEQP.TPCL3.L3TRA3.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018300">0000000020018300 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_INIT_MODE</A><BR>
<A HREF="#0000000020018301">0000000020018301 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_HOLD_MODE</A><BR>
<A HREF="#0000000020018302">0000000020018302 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ADJUST_MODE</A><BR>
<A HREF="#0000000020018303">0000000020018303 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ONE_SHOT_MODE</A><BR>
<A HREF="#0000000020018304">0000000020018304 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_SINGLE_STEP_MODE</A><BR>
<A HREF="#0000000020018305">0000000020018305 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SOFT_RESET</A><BR>
<A HREF="#0000000020018306">0000000020018306 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.DCC_OVERRIDE</A><BR>
<A HREF="#0000000020018308">0000000020018308 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DCC_TARGET</A><BR>
<A HREF="#0000000020018309">0000000020018309 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_LOW_PASS_DLY</A><BR>
<A HREF="#000000002001830A">000000002001830A TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DAC_DLY</A><BR>
<A HREF="#000000002001830B">000000002001830B TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_COMP_DLY</A><BR>
<A HREF="#000000002001830C">000000002001830C TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_CONFIG</A><BR>
<A HREF="#000000002001830D">000000002001830D TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_MEAS_MODE_VEC</A><BR>
<A HREF="#000000002001830E">000000002001830E TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_INC_DCC</A><BR>
<A HREF="#000000002001830F">000000002001830F TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DEC_DCC</A><BR>
<A HREF="#0000000020018310">0000000020018310 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_DEC</A><BR>
<A HREF="#0000000020018311">0000000020018311 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_MEASURE_ONLY_MODE</A><BR>
<A HREF="#0000000020018312">0000000020018312 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SET_ENABLE_OVERRIDE</A><BR>
<A HREF="#0000000020018316">0000000020018316 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.MEASURE_HISTORY</A><BR>
<A HREF="#0000000020018317">0000000020018317 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.STATUS_BITS</A><BR>
<A HREF="#0000000020018318">0000000020018318 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.PHASE_MEASUREMENT</A><BR>
<A HREF="#0000000020018319">0000000020018319 TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.AVERAGE_MEASUREMENT</A><BR>
<A HREF="#000000002001831A">000000002001831A TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.SINGLE_STEP_COUNT</A><BR>
<A HREF="#000000002001831B">000000002001831B TPEQP.TPCL3.CLK_ADJ_00.DCADJ_WRAP.DCADJ.MODE_FSM_STATE_REG</A><BR>
<A HREF="#0000000020018320">0000000020018320 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INIT_MODE</A><BR>
<A HREF="#0000000020018321">0000000020018321 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_HOLD_MODE</A><BR>
<A HREF="#0000000020018322">0000000020018322 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_ADJUST_MODE</A><BR>
<A HREF="#0000000020018323">0000000020018323 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_ONE_SHOT_MODE</A><BR>
<A HREF="#0000000020018324">0000000020018324 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SINGLE_STEP_MODE</A><BR>
<A HREF="#0000000020018325">0000000020018325 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SOFT_RESET</A><BR>
<A HREF="#0000000020018326">0000000020018326 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CORE_OVERRIDE</A><BR>
<A HREF="#0000000020018327">0000000020018327 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CACHE_OVERRIDE</A><BR>
<A HREF="#0000000020018328">0000000020018328 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_WAIT_CNT</A><BR>
<A HREF="#0000000020018329">0000000020018329 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_IGNORE_CNT</A><BR>
<A HREF="#000000002001832A">000000002001832A TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CORE_IS_LATE</A><BR>
<A HREF="#000000002001832B">000000002001832B TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CACHE_IS_LATE</A><BR>
<A HREF="#000000002001832C">000000002001832C TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CORE_PDLYS</A><BR>
<A HREF="#000000002001832D">000000002001832D TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_INVERT_CACHE_PDLYS</A><BR>
<A HREF="#000000002001832E">000000002001832E TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SWAP_CORE_INC_DEC</A><BR>
<A HREF="#000000002001832F">000000002001832F TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_SWAP_CACHE_INC_DEC</A><BR>
<A HREF="#0000000020018330">0000000020018330 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_OVERRIDE_CORE_SYNC_ENABLE</A><BR>
<A HREF="#0000000020018331">0000000020018331 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_OVERRIDE_CACHE_SYNC_ENABLE</A><BR>
<A HREF="#0000000020018332">0000000020018332 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_STICK_CORE_SYNC_DONE</A><BR>
<A HREF="#0000000020018333">0000000020018333 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_STICK_CACHE_SYNC_DONE</A><BR>
<A HREF="#0000000020018335">0000000020018335 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SET_CHICKEN_SWITCHES</A><BR>
<A HREF="#0000000020018336">0000000020018336 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.PDLY_FSM_STATES</A><BR>
<A HREF="#0000000020018337">0000000020018337 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.INC_DEC_FSM_STATES</A><BR>
<A HREF="#0000000020018338">0000000020018338 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SYNC_DONE_FSM_STATES</A><BR>
<A HREF="#0000000020018339">0000000020018339 TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.SENSOR_DATA</A><BR>
<A HREF="#000000002001833A">000000002001833A TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CORE_PDLY_FSM_STATES</A><BR>
<A HREF="#000000002001833B">000000002001833B TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.CACHE_PDLY_FSM_STATES</A><BR>
<A HREF="#000000002001833C">000000002001833C TPEQP.TPCL3.CLK_ADJ_00.SKEW_WRAP.SKEWADJ.OP_MODE_FSM_STATE</A><BR>
<A HREF="#00000000200183E0">00000000200183E0 TPEQP.TPCL3.EPS.DBG.DBG_MODE_REG</A><BR>
<A HREF="#00000000200183E1">00000000200183E1 TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_1</A><BR>
<A HREF="#00000000200183E2">00000000200183E2 TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_2</A><BR>
<A HREF="#00000000200183E3">00000000200183E3 TPEQP.TPCL3.EPS.DBG.DBG_INST1_COND_REG_3</A><BR>
<A HREF="#00000000200183E4">00000000200183E4 TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_1</A><BR>
<A HREF="#00000000200183E5">00000000200183E5 TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_2</A><BR>
<A HREF="#00000000200183E6">00000000200183E6 TPEQP.TPCL3.EPS.DBG.DBG_INST2_COND_REG_3</A><BR>
<A HREF="#00000000200183ED">00000000200183ED TPEQP.TPCL3.EPS.DBG.DBG_TRACE_REG_0</A><BR>
<A HREF="#00000000200183EE">00000000200183EE TPEQP.TPCL3.EPS.DBG.DBG_TRACE_REG_1</A><BR>
<A HREF="#00000000200183EF">00000000200183EF TPEQP.TPCL3.EPS.DBG.DBG_TRACE_MODE_REG_2</A><BR>
<A HREF="#00000000200183F0">00000000200183F0 TPEQP.TPCL3.EPS.DBG.DEBUG_TRACE_CONTROL</A><BR>
<A HREF="#00000000200183F1">00000000200183F1 TPEQP.TPCL3.EPS.DBG.XTRA_TRACE_MODE</A><BR>
<A HREF="#0000000020018400">0000000020018400 TPEQP.TPCL3.QMETRA0.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018401">0000000020018401 TPEQP.TPCL3.QMETRA0.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018402">0000000020018402 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018403">0000000020018403 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018404">0000000020018404 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018405">0000000020018405 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018406">0000000020018406 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018407">0000000020018407 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018408">0000000020018408 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018409">0000000020018409 TPEQP.TPCL3.QMETRA0.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018440">0000000020018440 TPEQP.TPCL3.QMETRA0.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020018441">0000000020018441 TPEQP.TPCL3.QMETRA0.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020018442">0000000020018442 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020018443">0000000020018443 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020018444">0000000020018444 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020018445">0000000020018445 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020018446">0000000020018446 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020018447">0000000020018447 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020018448">0000000020018448 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020018449">0000000020018449 TPEQP.TPCL3.QMETRA0.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020018600">0000000020018600 ECP.L3.L3_MISC.L3CERRS.FIR_REG</A><BR>
<A HREF="#0000000020018601">0000000020018601 ECP.L3.L3_MISC.L3CERRS.FIR_REG</A><BR>
<A HREF="#0000000020018602">0000000020018602 ECP.L3.L3_MISC.L3CERRS.FIR_REG</A><BR>
<A HREF="#0000000020018603">0000000020018603 ECP.L3.L3_MISC.L3CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018604">0000000020018604 ECP.L3.L3_MISC.L3CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018605">0000000020018605 ECP.L3.L3_MISC.L3CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018606">0000000020018606 ECP.L3.L3_MISC.L3CERRS.FIR_ACTION0_REG</A><BR>
<A HREF="#0000000020018607">0000000020018607 ECP.L3.L3_MISC.L3CERRS.FIR_ACTION1_REG</A><BR>
<A HREF="#000000002001860A">000000002001860A ECP.L3.L3_MISC.L3CERRS.MODE_REG1</A><BR>
<A HREF="#000000002001860B">000000002001860B ECP.L3.L3_MISC.L3CERRS.CAC_WAY_DIS_REG</A><BR>
<A HREF="#000000002001860C">000000002001860C ECP.L3.L3_MISC.L3CERRS.WIFSM_INJ_DIS_REG</A><BR>
<A HREF="#000000002001860D">000000002001860D ECP.L3.L3_MISC.L3CERRS.ERR_INJ_REG</A><BR>
<A HREF="#000000002001860E">000000002001860E ECP.L3.L3_MISC.L3CERRS.PRD_PURGE_REG</A><BR>
<A HREF="#000000002001860F">000000002001860F ECP.L3.L3_MISC.L3CERRS.BACKING_L3_CTL_REG</A><BR>
<A HREF="#0000000020018610">0000000020018610 ECP.L3.L3_MISC.L3CERRS.L3_ERR_RPT0_REG</A><BR>
<A HREF="#0000000020018611">0000000020018611 ECP.L3.L3_MISC.L3CERRS.LRU_VIC_ALLOC_REG</A><BR>
<A HREF="#0000000020018613">0000000020018613 ECP.L3.L3_MISC.L3CERRS.PM_PURGE_REG</A><BR>
<A HREF="#0000000020018614">0000000020018614 ECP.L3.L3_MISC.L3CERRS.PHYP_PURGE_REG</A><BR>
<A HREF="#0000000020018615">0000000020018615 ECP.L3.L3_MISC.L3CERRS.LINE_DELETED_MEMBERS_REG</A><BR>
<A HREF="#0000000020018616">0000000020018616 ECP.L3.L3_MISC.L3CERRS.PM_L3_RCMD_DIS_REG</A><BR>
<A HREF="#0000000020018617">0000000020018617 ECP.L3.L3_MISC.L3CERRS.L3_ERR_RPT1_REG</A><BR>
<A HREF="#0000000020018625">0000000020018625 ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL0_SCOM_RD</A><BR>
<A HREF="#0000000020018626">0000000020018626 ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL1_SCOM_RD</A><BR>
<A HREF="#0000000020018627">0000000020018627 ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL2_SCOM_RD</A><BR>
<A HREF="#0000000020018628">0000000020018628 ECP.L3.L3_MISC.L3CERRS.TOPOLOGY_TBL3_SCOM_RD</A><BR>
<A HREF="#0000000020018629">0000000020018629 ECP.L3.L3_MISC.L3CERRS.L3_RD_EPSILON_CFG_REG</A><BR>
<A HREF="#000000002001862A">000000002001862A ECP.L3.L3_MISC.L3CERRS.L3_WR_EPSILON_CFG_REG</A><BR>
<A HREF="#000000002001862B">000000002001862B ECP.L3.L3_MISC.L3CERRS.MODE_REG0</A><BR>
<A HREF="#0000000020018640">0000000020018640 ECP.NC.NCMISC.NCSCOMS.FIR_REG</A><BR>
<A HREF="#0000000020018641">0000000020018641 ECP.NC.NCMISC.NCSCOMS.FIR_REG</A><BR>
<A HREF="#0000000020018642">0000000020018642 ECP.NC.NCMISC.NCSCOMS.FIR_REG</A><BR>
<A HREF="#0000000020018643">0000000020018643 ECP.NC.NCMISC.NCSCOMS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018644">0000000020018644 ECP.NC.NCMISC.NCSCOMS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018645">0000000020018645 ECP.NC.NCMISC.NCSCOMS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020018646">0000000020018646 ECP.NC.NCMISC.NCSCOMS.FIR_ACTION0_REG</A><BR>
<A HREF="#0000000020018647">0000000020018647 ECP.NC.NCMISC.NCSCOMS.FIR_ACTION1_REG</A><BR>
<A HREF="#000000002001864A">000000002001864A ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG</A><BR>
<A HREF="#000000002001864B">000000002001864B ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG2</A><BR>
<A HREF="#000000002001864C">000000002001864C ECP.NC.NCMISC.NCSCOMS.NCU_MODE_REG3</A><BR>
<A HREF="#000000002001864D">000000002001864D ECP.NC.NCMISC.NCSCOMS.INJ_REG</A><BR>
<A HREF="#000000002001864E">000000002001864E ECP.NC.NCMISC.NCSCOMS.ERR_RPT_REG</A><BR>
<A HREF="#000000002001864F">000000002001864F ECP.NC.NCMISC.NCSCOMS.NCU_STATUS_REG</A><BR>
<A HREF="#0000000020018650">0000000020018650 ECP.NC.NCMISC.NCSCOMS.NCU_SPEC_BAR_REG</A><BR>
<A HREF="#0000000020018651">0000000020018651 ECP.NC.NCMISC.NCSCOMS.NCU_DARN_BAR_REG</A><BR>
<A HREF="#0000000020018652">0000000020018652 ECP.NC.NCMISC.NCSCOMS.NCU_SLOW_LPAR_REG0</A><BR>
<A HREF="#0000000020018653">0000000020018653 ECP.NC.NCMISC.NCSCOMS.NCU_SLOW_LPAR_REG1</A><BR>
<A HREF="#0000000020018654">0000000020018654 ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG0</A><BR>
<A HREF="#0000000020018655">0000000020018655 ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG1</A><BR>
<A HREF="#0000000020018656">0000000020018656 ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG2</A><BR>
<A HREF="#0000000020018657">0000000020018657 ECP.NC.NCMISC.NCSCOMS.NCU_TOPOTABLE_REG3</A><BR>
<A HREF="#0000000020018658">0000000020018658 ECP.NC.NCMISC.NCSCOMS.NCU_RCMD_QUIESCE_REG</A><BR>
<A HREF="#0000000020018680">0000000020018680 ECP.NC.NCCHTM.NCCHTSC.HTM_MODE</A><BR>
<A HREF="#0000000020018681">0000000020018681 ECP.NC.NCCHTM.NCCHTSC.HTM_MEM</A><BR>
<A HREF="#0000000020018682">0000000020018682 ECP.NC.NCCHTM.NCCHTSC.HTM_STAT</A><BR>
<A HREF="#0000000020018683">0000000020018683 ECP.NC.NCCHTM.NCCHTSC.HTM_LAST</A><BR>
<A HREF="#0000000020018684">0000000020018684 ECP.NC.NCCHTM.NCCHTSC.HTM_TRIG</A><BR>
<A HREF="#0000000020018685">0000000020018685 ECP.NC.NCCHTM.NCCHTSC.HTM_CTRL</A><BR>
<A HREF="#0000000020018686">0000000020018686 ECP.NC.NCCHTM.NCCHTSC.HTM_PTRC</A><BR>
<A HREF="#0000000020018687">0000000020018687 ECP.NC.NCCHTM.NCCHTSC.HTM_CSEL</A><BR>
<A HREF="#0000000020018688">0000000020018688 ECP.NC.NCCHTM.NCCHTSC.MEM_OP_CTR</A><BR>
<A HREF="#000000002001868A">000000002001868A ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_STATUS</A><BR>
<A HREF="#000000002001868B">000000002001868B ECP.NC.NCCHTM.NCCHTSC.HTM_IMA_PDBAR</A><BR>
<A HREF="#0000000020028000">0000000020028000 ECP.L2.L2MISC.L2CERRS.FIR_REG</A><BR>
<A HREF="#0000000020028001">0000000020028001 ECP.L2.L2MISC.L2CERRS.FIR_REG</A><BR>
<A HREF="#0000000020028002">0000000020028002 ECP.L2.L2MISC.L2CERRS.FIR_REG</A><BR>
<A HREF="#0000000020028003">0000000020028003 ECP.L2.L2MISC.L2CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020028004">0000000020028004 ECP.L2.L2MISC.L2CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020028005">0000000020028005 ECP.L2.L2MISC.L2CERRS.FIR_MASK_REG</A><BR>
<A HREF="#0000000020028006">0000000020028006 ECP.L2.L2MISC.L2CERRS.FIR_ACTION0_REG</A><BR>
<A HREF="#0000000020028007">0000000020028007 ECP.L2.L2MISC.L2CERRS.FIR_ACTION1_REG</A><BR>
<A HREF="#000000002002800A">000000002002800A ECP.L2.L2MISC.L2CERRS.MODE_REG0</A><BR>
<A HREF="#000000002002800B">000000002002800B ECP.L2.L2MISC.L2CERRS.MODE_REG1</A><BR>
<A HREF="#000000002002800C">000000002002800C ECP.L2.L2MISC.L2CERRS.ERR_INJ_REG</A><BR>
<A HREF="#000000002002800D">000000002002800D ECP.L2.L2MISC.L2CERRS.LINEDEL_TRIG_REG</A><BR>
<A HREF="#000000002002800E">000000002002800E ECP.L2.L2MISC.L2CERRS.PRD_PURGE_CMD_REG</A><BR>
<A HREF="#000000002002800F">000000002002800F ECP.L2.L2MISC.L2CERRS.PHYP_PURGE_CMD_REG</A><BR>
<A HREF="#0000000020028010">0000000020028010 ECP.L2.L2MISC.L2CERRS.RD_EPS_REG</A><BR>
<A HREF="#0000000020028011">0000000020028011 ECP.L2.L2MISC.L2CERRS.WR_EPS_REG</A><BR>
<A HREF="#0000000020028012">0000000020028012 ECP.L2.L2MISC.L2CERRS.ERR_RPT0</A><BR>
<A HREF="#0000000020028013">0000000020028013 ECP.L2.L2MISC.L2CERRS.ERR_RPT1</A><BR>
<A HREF="#0000000020028014">0000000020028014 ECP.L2.L2MISC.L2CERRS.TOPOTABLE0</A><BR>
<A HREF="#0000000020028015">0000000020028015 ECP.L2.L2MISC.L2CERRS.TOPOTABLE1</A><BR>
<A HREF="#0000000020028016">0000000020028016 ECP.L2.L2MISC.L2CERRS.TOPOTABLE2</A><BR>
<A HREF="#0000000020028017">0000000020028017 ECP.L2.L2MISC.L2CERRS.TOPOTABLE3</A><BR>
<A HREF="#0000000020028040">0000000020028040 ECP.L2TRA.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020028041">0000000020028041 ECP.L2TRA.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020028042">0000000020028042 ECP.L2TRA.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020028043">0000000020028043 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020028044">0000000020028044 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020028045">0000000020028045 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020028046">0000000020028046 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020028047">0000000020028047 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020028048">0000000020028048 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020028049">0000000020028049 ECP.L2TRA.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020028080">0000000020028080 ECP.L2TRA.TR1.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020028081">0000000020028081 ECP.L2TRA.TR1.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020028082">0000000020028082 ECP.L2TRA.TR1.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020028083">0000000020028083 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020028084">0000000020028084 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020028085">0000000020028085 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020028086">0000000020028086 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020028087">0000000020028087 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020028088">0000000020028088 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020028089">0000000020028089 ECP.L2TRA.TR1.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020028400">0000000020028400 ECP.EC.PC.IMA.IMA_EVENT_MASK</A><BR>
<A HREF="#0000000020028401">0000000020028401 ECP.EC.PC.IMA.IMA_TRACE</A><BR>
<A HREF="#0000000020028408">0000000020028408 ECP.EC.PC.PMU.SPRCOR.PMU_SCOMC</A><BR>
<A HREF="#0000000020028409">0000000020028409 ECP.EC.PC.PMU.SPRCOR.PMU_SCOMD</A><BR>
<A HREF="#000000002002840A">000000002002840A ECP.EC.PC.PMU.SPRCOR.PMU_SCOMC_EN</A><BR>
<A HREF="#000000002002840B">000000002002840B ECP.EC.PC.PMU.SPRCOR.SPR_CORE_HOLD_OUT</A><BR>
<A HREF="#000000002002840C">000000002002840C ECP.EC.PC.PMU.SPRCOR.SHID0</A><BR>
<A HREF="#000000002002840D">000000002002840D ECP.EC.PC.PMU.SPRCOR.HV_STATE</A><BR>
<A HREF="#000000002002840E">000000002002840E ECP.EC.PC.PMU.SPRCOR.CORE_FUSES</A><BR>
<A HREF="#0000000020028410">0000000020028410 ECP.EC.PC.PMU.SPRCOR.OCC_SCOMC</A><BR>
<A HREF="#0000000020028411">0000000020028411 ECP.EC.PC.PMU.SPRCOR.OCC_SCOMD</A><BR>
<A HREF="#0000000020028412">0000000020028412 ECP.EC.PC.PMC.CORE_THREAD_STATE</A><BR>
<A HREF="#0000000020028413">0000000020028413 ECP.EC.PC.PMC.THREAD_INFO</A><BR>
<A HREF="#0000000020028414">0000000020028414 ECP.EC.PC.PMC.PMC_UPDATE</A><BR>
<A HREF="#0000000020028415">0000000020028415 ECP.EC.PC.PMU.SPRCOR.HID</A><BR>
<A HREF="#0000000020028440">0000000020028440 ECP.EC.PC.FIR.CORE_FIR</A><BR>
<A HREF="#0000000020028441">0000000020028441 ECP.EC.PC.FIR.CORE_FIR</A><BR>
<A HREF="#0000000020028442">0000000020028442 ECP.EC.PC.FIR.CORE_FIR</A><BR>
<A HREF="#0000000020028443">0000000020028443 ECP.EC.PC.FIR.CORE_FIRMASK</A><BR>
<A HREF="#0000000020028444">0000000020028444 ECP.EC.PC.FIR.CORE_FIRMASK</A><BR>
<A HREF="#0000000020028445">0000000020028445 ECP.EC.PC.FIR.CORE_FIRMASK</A><BR>
<A HREF="#0000000020028446">0000000020028446 ECP.EC.PC.FIR.CORE_ACTION0</A><BR>
<A HREF="#0000000020028447">0000000020028447 ECP.EC.PC.FIR.CORE_ACTION1</A><BR>
<A HREF="#0000000020028448">0000000020028448 ECP.EC.PC.FIR.CORE_WOF</A><BR>
<A HREF="#0000000020028449">0000000020028449 ECP.EC.PC.THRCTL.TCTLCOM.DIRECT_CONTROLS</A><BR>
<A HREF="#000000002002844A">000000002002844A ECP.EC.PC.FIR.CORE_SYS</A><BR>
<A HREF="#000000002002844B">000000002002844B ECP.EC.PC.FIR.RECOV_FWD_PROG_CTRL</A><BR>
<A HREF="#000000002002844C">000000002002844C ECP.EC.PC.FIR.RECOV_THOLD</A><BR>
<A HREF="#000000002002844D">000000002002844D ECP.EC.PC.FIR.FIR_ERR_INJ</A><BR>
<A HREF="#000000002002844E">000000002002844E ECP.EC.PC.FIR.RAM_MODEREG</A><BR>
<A HREF="#000000002002844F">000000002002844F ECP.EC.PC.FIR.RAM_CTRL</A><BR>
<A HREF="#0000000020028450">0000000020028450 ECP.EC.PC.FIR.RAM_STATUS</A><BR>
<A HREF="#0000000020028451">0000000020028451 ECP.EC.PC.FIR.FIR_HOLD_OUT</A><BR>
<A HREF="#0000000020028452">0000000020028452 ECP.EC.PC.THRCTL.TCTLCOM.HANG_CONTROL</A><BR>
<A HREF="#0000000020028453">0000000020028453 ECP.EC.PC.THRCTL.TCTLCOM.RAS_MODEREG</A><BR>
<A HREF="#0000000020028454">0000000020028454 ECP.EC.PC.THRCTL.TCTLCOM.RAS_STATUS</A><BR>
<A HREF="#0000000020028455">0000000020028455 ECP.EC.PC.THRCTL.TCTLCOM.THRCTL_HOLD_OUT</A><BR>
<A HREF="#0000000020028480">0000000020028480 ECP.EC.PC.COMMON.SPR_COMMON.SCOMC</A><BR>
<A HREF="#0000000020028481">0000000020028481 ECP.EC.PC.COMMON.SPR_COMMON.SCOMD</A><BR>
<A HREF="#0000000020028484">0000000020028484 ECP.EC.PC.COMMON.SPR_COMMON.SPR_MODE</A><BR>
<A HREF="#0000000020028485">0000000020028485 ECP.EC.PC.COMMON.SPR_COMMON.CTRL</A><BR>
<A HREF="#0000000020028486">0000000020028486 ECP.EC.PC.SCR0</A><BR>
<A HREF="#0000000020028487">0000000020028487 ECP.EC.PC.SCR1</A><BR>
<A HREF="#0000000020028488">0000000020028488 ECP.EC.PC.SCR2</A><BR>
<A HREF="#0000000020028489">0000000020028489 ECP.EC.PC.SCR3</A><BR>
<A HREF="#000000002002848A">000000002002848A ECP.EC.PC.SCR4</A><BR>
<A HREF="#000000002002848B">000000002002848B ECP.EC.PC.SCR5</A><BR>
<A HREF="#000000002002848C">000000002002848C ECP.EC.PC.SCR6</A><BR>
<A HREF="#000000002002848D">000000002002848D ECP.EC.PC.SCR7</A><BR>
<A HREF="#000000002002848E">000000002002848E ECP.EC.PC.COMMON.SPR_COMMON.V0_HMER</A><BR>
<A HREF="#0000000020028492">0000000020028492 ECP.EC.PC.COMMON.SPR_COMMON.V0_HMER</A><BR>
<A HREF="#000000002002848F">000000002002848F ECP.EC.PC.COMMON.SPR_COMMON.V1_HMER</A><BR>
<A HREF="#0000000020028493">0000000020028493 ECP.EC.PC.COMMON.SPR_COMMON.V1_HMER</A><BR>
<A HREF="#0000000020028490">0000000020028490 ECP.EC.PC.COMMON.SPR_COMMON.V2_HMER</A><BR>
<A HREF="#0000000020028494">0000000020028494 ECP.EC.PC.COMMON.SPR_COMMON.V2_HMER</A><BR>
<A HREF="#0000000020028491">0000000020028491 ECP.EC.PC.COMMON.SPR_COMMON.V3_HMER</A><BR>
<A HREF="#0000000020028495">0000000020028495 ECP.EC.PC.COMMON.SPR_COMMON.V3_HMER</A><BR>
<A HREF="#0000000020028496">0000000020028496 ECP.EC.PC.COMMON.SPR_COMMON.HMEER</A><BR>
<A HREF="#0000000020028497">0000000020028497 ECP.EC.PC.COMMON.SPR_COMMON.SPATTN</A><BR>
<A HREF="#0000000020028498">0000000020028498 ECP.EC.PC.COMMON.SPR_COMMON.SPATTN</A><BR>
<A HREF="#0000000020028499">0000000020028499 ECP.EC.PC.COMMON.SPR_COMMON.SPATTN</A><BR>
<A HREF="#000000002002849A">000000002002849A ECP.EC.PC.COMMON.SPR_COMMON.SPATTN_MASK</A><BR>
<A HREF="#000000002002849B">000000002002849B ECP.EC.PC.TFX_SM</A><BR>
<A HREF="#000000002002849F">000000002002849F ECP.EC.PC.SPURR_FREQ_DETECT_CYC_CNT</A><BR>
<A HREF="#00000000200284A0">00000000200284A0 ECP.EC.PC.SPURR_FREQ_SCALE</A><BR>
<A HREF="#00000000200284A1">00000000200284A1 ECP.EC.PC.SPURR_FREQ_REF</A><BR>
<A HREF="#00000000200284A2">00000000200284A2 ECP.EC.PC.PWM_EVENTS</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_READ</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC000</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC001</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC010</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC011</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC100</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC101</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC110</A><BR>
<A HREF="#00000000200284A3">00000000200284A3 ECP.EC.PC.TOD_SYNC111</A><BR>
<A HREF="#00000000200284B6">00000000200284B6 ECP.EC.PC.COMMON.SPR_COMMON.VSU_HOLD_OUT</A><BR>
<A HREF="#00000000200284B7">00000000200284B7 ECP.EC.PC.COMMON.SPR_COMMON.TFAC_HOLD_OUT</A><BR>
<A HREF="#0000000020028600">0000000020028600 ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT0</A><BR>
<A HREF="#0000000020028601">0000000020028601 ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT1</A><BR>
<A HREF="#0000000020028602">0000000020028602 ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT2</A><BR>
<A HREF="#0000000020028603">0000000020028603 ECP.EC.IFU.IFRE.IFCER.UNIT_HOLD_OUT3</A><BR>
<A HREF="#0000000020028640">0000000020028640 ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT0</A><BR>
<A HREF="#0000000020028641">0000000020028641 ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT1</A><BR>
<A HREF="#0000000020028642">0000000020028642 ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT2</A><BR>
<A HREF="#0000000020028643">0000000020028643 ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT3</A><BR>
<A HREF="#0000000020028644">0000000020028644 ECP.EC.SD.SDP.SDCR.UNIT_HOLD_OUT4</A><BR>
<A HREF="#0000000020028680">0000000020028680 ECP.EC.MU.MMU_HOLD_OUT0</A><BR>
<A HREF="#0000000020028681">0000000020028681 ECP.EC.MU.MMU_HOLD_OUT1</A><BR>
<A HREF="#0000000020028682">0000000020028682 ECP.EC.MU.MMU_HOLD_OUT2</A><BR>
<A HREF="#0000000020028683">0000000020028683 ECP.EC.MU.MMU_HOLD_OUT3</A><BR>
<A HREF="#0000000020028684">0000000020028684 ECP.EC.MU.MMU_HOLD_OUT4</A><BR>
<A HREF="#0000000020028685">0000000020028685 ECP.EC.MU.MMU_HOLD_OUT5</A><BR>
<A HREF="#00000000200286C0">00000000200286C0 ECP.EC.LS.LS.LSU_HOLD_OUT_REG0</A><BR>
<A HREF="#00000000200286C1">00000000200286C1 ECP.EC.LS.LS.LSU_HOLD_OUT_REG1</A><BR>
<A HREF="#00000000200286C2">00000000200286C2 ECP.EC.LS.LS.LSU_HOLD_OUT_REG2</A><BR>
<A HREF="#00000000200286C3">00000000200286C3 ECP.EC.LS.LS.LSU_HOLD_OUT_REG3</A><BR>
<A HREF="#00000000200286C4">00000000200286C4 ECP.EC.LS.LS.LSU_HOLD_OUT_REG4</A><BR>
<A HREF="#00000000200286C5">00000000200286C5 ECP.EC.LS.LS.LSU_HOLD_OUT_REG5</A><BR>
<A HREF="#00000000200286C6">00000000200286C6 ECP.EC.LS.LS.LSU_HOLD_OUT_REG6</A><BR>
<A HREF="#00000000200286C7">00000000200286C7 ECP.EC.LS.LS.LSU_HOLD_OUT_REG7</A><BR>
<A HREF="#00000000200286C8">00000000200286C8 ECP.EC.LS.LS.LSU_HOLD_OUT_REG8</A><BR>
<A HREF="#00000000200286C9">00000000200286C9 ECP.EC.LS.LS.LSU_HOLD_OUT_REG9</A><BR>
<A HREF="#00000000200286CA">00000000200286CA ECP.EC.LS.LS.LSU_HOLD_OUT_REG10</A><BR>
<A HREF="#00000000200286CB">00000000200286CB ECP.EC.LS.LS.LSU_HOLD_OUT_REG11</A><BR>
<A HREF="#00000000200286CC">00000000200286CC ECP.EC.LS.LS.LSU_HOLD_OUT_REG12</A><BR>
<A HREF="#00000000200286CD">00000000200286CD ECP.EC.LS.LS.LSU_HOLD_OUT_REG13</A><BR>
<A HREF="#0000000020028A40">0000000020028A40 ECP.EC.PC.TRACE1.TR.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020028A41">0000000020028A41 ECP.EC.PC.TRACE1.TR.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020028A42">0000000020028A42 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020028A43">0000000020028A43 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020028A44">0000000020028A44 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020028A45">0000000020028A45 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020028A46">0000000020028A46 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020028A47">0000000020028A47 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020028A48">0000000020028A48 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020028A49">0000000020028A49 ECP.EC.PC.TRACE1.TR.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
<A HREF="#0000000020028A80">0000000020028A80 ECP.EC.PC.TRACE2.TR.TR0.TRACE_HI_DATA_REG</A><BR>
<A HREF="#0000000020028A81">0000000020028A81 ECP.EC.PC.TRACE2.TR.TR0.TRACE_LO_DATA_REG</A><BR>
<A HREF="#0000000020028A82">0000000020028A82 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRCTRL_CONFIG</A><BR>
<A HREF="#0000000020028A83">0000000020028A83 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_0</A><BR>
<A HREF="#0000000020028A84">0000000020028A84 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_1</A><BR>
<A HREF="#0000000020028A85">0000000020028A85 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_2</A><BR>
<A HREF="#0000000020028A86">0000000020028A86 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_3</A><BR>
<A HREF="#0000000020028A87">0000000020028A87 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_4</A><BR>
<A HREF="#0000000020028A88">0000000020028A88 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_5</A><BR>
<A HREF="#0000000020028A89">0000000020028A89 ECP.EC.PC.TRACE2.TR.TR0.TRACE_TRDATA_CONFIG_9</A><BR>
Back to <A HREF="#top">top</A><BR>
</BODY>
</HTML>
