// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/27/2018 18:00:50"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU3 (
	Clk,
	A,
	B,
	student_id,
	Op,
	Neg,
	yn,
	R1);
input 	Clk;
input 	[7:0] A;
input 	[7:0] B;
input 	[3:0] student_id;
input 	[15:0] Op;
output 	Neg;
output 	[6:0] yn;
output 	[3:0] R1;

// Design Ports Information
// Neg	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[0]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[1]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[2]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[3]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[4]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[5]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// yn[6]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[9]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[10]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[11]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[12]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[13]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[14]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[15]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[0]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[1]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[5]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[4]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[6]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[3]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[2]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[7]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Op[8]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// student_id[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab6_v.sdo");
// synopsys translate_on

wire \Add0~0_combout ;
wire \Add1~3 ;
wire \Add0~2_combout ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add0~4_combout ;
wire \Add1~6_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \process_0~0_combout ;
wire \Selector3~0_combout ;
wire \Equal0~1_combout ;
wire \Selector2~2_combout ;
wire \Result~0_combout ;
wire \Selector2~4_combout ;
wire \Selector1~1_combout ;
wire \Selector1~5_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \LessThan0~1_cout ;
wire \LessThan0~3_cout ;
wire \LessThan0~5_cout ;
wire \LessThan0~7_cout ;
wire \LessThan0~9_cout ;
wire \LessThan0~11_cout ;
wire \LessThan0~13_cout ;
wire \LessThan0~14_combout ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal2~0_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \Neg~0_combout ;
wire \Neg~reg0_regout ;
wire \process_0~1_combout ;
wire \process_0~2_combout ;
wire \yn[1]~reg0feeder_combout ;
wire \yn[1]~reg0_regout ;
wire \yn[2]~0_combout ;
wire \yn[2]~reg0_regout ;
wire \yn[3]~reg0_regout ;
wire \yn[5]~reg0feeder_combout ;
wire \yn[5]~reg0_regout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal2~1_combout ;
wire \Equal1~1_combout ;
wire \Equal2~2_combout ;
wire \Equal4~0_combout ;
wire \WideNor0~1_combout ;
wire \Equal5~0_combout ;
wire \Equal5~1_combout ;
wire \Equal7~0_combout ;
wire \Selector3~3_combout ;
wire \Equal3~0_combout ;
wire \Add1~0_combout ;
wire \Equal8~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \Selector3~4_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~2_combout ;
wire \Equal4~1_combout ;
wire \WideNor0~3_combout ;
wire \Selector3~5_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Selector2~1_combout ;
wire \Selector2~3_combout ;
wire \Selector2~5_combout ;
wire \Selector2~0_combout ;
wire \Selector2~6_combout ;
wire \Result~1_combout ;
wire \Selector1~4_combout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \Selector1~6_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Selector0~5_combout ;
wire \Selector0~0_combout ;
wire \Result~2_combout ;
wire \Selector0~4_combout ;
wire \Selector0~6_combout ;
wire [7:0] Result;
wire [3:0] \student_id~combout ;
wire [7:0] \A~combout ;
wire [15:0] \Op~combout ;
wire [7:0] \B~combout ;


// Location: LCCOMB_X63_Y16_N10
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\B~combout [0] & (\A~combout [0] $ (VCC))) # (!\B~combout [0] & (\A~combout [0] & VCC))
// \Add0~1  = CARRY((\B~combout [0] & \A~combout [0]))

	.dataa(\B~combout [0]),
	.datab(\A~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N26
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\A~combout [1] & ((\B~combout [1] & (!\Add1~1 )) # (!\B~combout [1] & (\Add1~1  & VCC)))) # (!\A~combout [1] & ((\B~combout [1] & ((\Add1~1 ) # (GND))) # (!\B~combout [1] & (!\Add1~1 ))))
// \Add1~3  = CARRY((\A~combout [1] & (\B~combout [1] & !\Add1~1 )) # (!\A~combout [1] & ((\B~combout [1]) # (!\Add1~1 ))))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h694D;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N12
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\A~combout [1] & ((\B~combout [1] & (\Add0~1  & VCC)) # (!\B~combout [1] & (!\Add0~1 )))) # (!\A~combout [1] & ((\B~combout [1] & (!\Add0~1 )) # (!\B~combout [1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\A~combout [1] & (!\B~combout [1] & !\Add0~1 )) # (!\A~combout [1] & ((!\Add0~1 ) # (!\B~combout [1]))))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N28
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\B~combout [2] $ (\A~combout [2] $ (\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\B~combout [2] & (\A~combout [2] & !\Add1~3 )) # (!\B~combout [2] & ((\A~combout [2]) # (!\Add1~3 ))))

	.dataa(\B~combout [2]),
	.datab(\A~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h964D;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N14
cycloneii_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\B~combout [2] $ (\A~combout [2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\B~combout [2] & ((\A~combout [2]) # (!\Add0~3 ))) # (!\B~combout [2] & (\A~combout [2] & !\Add0~3 )))

	.dataa(\B~combout [2]),
	.datab(\A~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N30
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = \B~combout [3] $ (\Add1~5  $ (!\A~combout [3]))

	.dataa(vcc),
	.datab(\B~combout [3]),
	.datac(vcc),
	.datad(\A~combout [3]),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3CC3;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N8
cycloneii_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\A~combout [1] & (((!\student_id~combout [0] & \A~combout [0])) # (!\student_id~combout [1]))) # (!\A~combout [1] & (!\student_id~combout [0] & (\A~combout [0] & !\student_id~combout [1])))

	.dataa(\student_id~combout [0]),
	.datab(\A~combout [0]),
	.datac(\A~combout [1]),
	.datad(\student_id~combout [1]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h40F4;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N10
cycloneii_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\student_id~combout [2] & (\LessThan1~0_combout  & \A~combout [2])) # (!\student_id~combout [2] & ((\LessThan1~0_combout ) # (\A~combout [2])))

	.dataa(vcc),
	.datab(\student_id~combout [2]),
	.datac(\LessThan1~0_combout ),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hF330;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N12
cycloneii_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\LessThan1~1_combout  & ((\A~combout [3]) # (!\student_id~combout [3]))) # (!\LessThan1~1_combout  & (!\student_id~combout [3] & \A~combout [3]))

	.dataa(\LessThan1~1_combout ),
	.datab(\student_id~combout [3]),
	.datac(\A~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hB2B2;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N6
cycloneii_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (\A~combout [5] & (((\A~combout [4] & !\student_id~combout [0])) # (!\student_id~combout [1]))) # (!\A~combout [5] & (!\student_id~combout [1] & (\A~combout [4] & !\student_id~combout [0])))

	.dataa(\A~combout [5]),
	.datab(\student_id~combout [1]),
	.datac(\A~combout [4]),
	.datad(\student_id~combout [0]),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'h22B2;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N24
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\A~combout [0] & (((\Equal4~1_combout  & !\B~combout [0])) # (!\WideNor0~0_combout )))

	.dataa(\Equal4~1_combout ),
	.datab(\A~combout [0]),
	.datac(\B~combout [0]),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0233;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N12
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\Equal1~1_combout  & (\Equal1~0_combout  & (\Op~combout [0] & !\Op~combout [8])))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Op~combout [0]),
	.datad(\Op~combout [8]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0080;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N2
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\A~combout [1] & (\B~combout [1] & ((\Equal5~1_combout ) # (\Equal8~0_combout )))) # (!\A~combout [1] & (!\B~combout [1] & ((\Equal8~0_combout ))))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(\Equal5~1_combout ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'h9980;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N28
cycloneii_lcell_comb \Result~0 (
// Equation(s):
// \Result~0_combout  = \A~combout [1] $ (\B~combout [1])

	.dataa(\A~combout [1]),
	.datab(vcc),
	.datac(\B~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Result~0_combout ),
	.cout());
// synopsys translate_off
defparam \Result~0 .lut_mask = 16'h5A5A;
defparam \Result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N18
cycloneii_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = (\Equal4~0_combout  & (\Op~combout [6] & (!\Op~combout [4] & \Result~0_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(\Op~combout [6]),
	.datac(\Op~combout [4]),
	.datad(\Result~0_combout ),
	.cin(gnd),
	.combout(\Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~4 .lut_mask = 16'h0800;
defparam \Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N18
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\B~combout [2] & (\Add1~4_combout  & (\Equal1~4_combout ))) # (!\B~combout [2] & ((\Equal3~0_combout ) # ((\Add1~4_combout  & \Equal1~4_combout ))))

	.dataa(\B~combout [2]),
	.datab(\Add1~4_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hD5C0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N20
cycloneii_lcell_comb \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (\B~combout [2] & ((\Equal7~0_combout ) # ((\Add0~4_combout  & \Equal0~2_combout )))) # (!\B~combout [2] & (\Add0~4_combout  & (\Equal0~2_combout )))

	.dataa(\B~combout [2]),
	.datab(\Add0~4_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = 16'hEAC0;
defparam \Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N6
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\B~combout [3] & (((\Add1~6_combout  & \Equal1~4_combout )))) # (!\B~combout [3] & ((\Equal3~0_combout ) # ((\Add1~6_combout  & \Equal1~4_combout ))))

	.dataa(\B~combout [3]),
	.datab(\Equal3~0_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hF444;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N8
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Equal8~0_combout  & ((\B~combout [3] $ (!\A~combout [3])))) # (!\Equal8~0_combout  & (\Equal5~1_combout  & (\B~combout [3] & \A~combout [3])))

	.dataa(\Equal8~0_combout ),
	.datab(\Equal5~1_combout ),
	.datac(\B~combout [3]),
	.datad(\A~combout [3]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hE00A;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N10
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\Selector0~1_combout ) # ((\Selector0~2_combout ) # ((\A~combout [3] & \Equal7~0_combout )))

	.dataa(\Selector0~1_combout ),
	.datab(\Selector0~2_combout ),
	.datac(\A~combout [3]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hFEEE;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[11]));
// synopsys translate_off
defparam \Op[11]~I .input_async_reset = "none";
defparam \Op[11]~I .input_power_up = "low";
defparam \Op[11]~I .input_register_mode = "none";
defparam \Op[11]~I .input_sync_reset = "none";
defparam \Op[11]~I .oe_async_reset = "none";
defparam \Op[11]~I .oe_power_up = "low";
defparam \Op[11]~I .oe_register_mode = "none";
defparam \Op[11]~I .oe_sync_reset = "none";
defparam \Op[11]~I .operation_mode = "input";
defparam \Op[11]~I .output_async_reset = "none";
defparam \Op[11]~I .output_power_up = "low";
defparam \Op[11]~I .output_register_mode = "none";
defparam \Op[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[2]));
// synopsys translate_off
defparam \Op[2]~I .input_async_reset = "none";
defparam \Op[2]~I .input_power_up = "low";
defparam \Op[2]~I .input_register_mode = "none";
defparam \Op[2]~I .input_sync_reset = "none";
defparam \Op[2]~I .oe_async_reset = "none";
defparam \Op[2]~I .oe_power_up = "low";
defparam \Op[2]~I .oe_register_mode = "none";
defparam \Op[2]~I .oe_sync_reset = "none";
defparam \Op[2]~I .operation_mode = "input";
defparam \Op[2]~I .output_async_reset = "none";
defparam \Op[2]~I .output_power_up = "low";
defparam \Op[2]~I .output_register_mode = "none";
defparam \Op[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[0]));
// synopsys translate_off
defparam \student_id[0]~I .input_async_reset = "none";
defparam \student_id[0]~I .input_power_up = "low";
defparam \student_id[0]~I .input_register_mode = "none";
defparam \student_id[0]~I .input_sync_reset = "none";
defparam \student_id[0]~I .oe_async_reset = "none";
defparam \student_id[0]~I .oe_power_up = "low";
defparam \student_id[0]~I .oe_register_mode = "none";
defparam \student_id[0]~I .oe_sync_reset = "none";
defparam \student_id[0]~I .operation_mode = "input";
defparam \student_id[0]~I .output_async_reset = "none";
defparam \student_id[0]~I .output_power_up = "low";
defparam \student_id[0]~I .output_register_mode = "none";
defparam \student_id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[1]));
// synopsys translate_off
defparam \student_id[1]~I .input_async_reset = "none";
defparam \student_id[1]~I .input_power_up = "low";
defparam \student_id[1]~I .input_register_mode = "none";
defparam \student_id[1]~I .input_sync_reset = "none";
defparam \student_id[1]~I .oe_async_reset = "none";
defparam \student_id[1]~I .oe_power_up = "low";
defparam \student_id[1]~I .oe_register_mode = "none";
defparam \student_id[1]~I .oe_sync_reset = "none";
defparam \student_id[1]~I .operation_mode = "input";
defparam \student_id[1]~I .output_async_reset = "none";
defparam \student_id[1]~I .output_power_up = "low";
defparam \student_id[1]~I .output_register_mode = "none";
defparam \student_id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N16
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_cout  = CARRY((\B~combout [0] & !\A~combout [0]))

	.dataa(\B~combout [0]),
	.datab(\A~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\LessThan0~1_cout ));
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0022;
defparam \LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N18
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_cout  = CARRY((\B~combout [1] & (\A~combout [1] & !\LessThan0~1_cout )) # (!\B~combout [1] & ((\A~combout [1]) # (!\LessThan0~1_cout ))))

	.dataa(\B~combout [1]),
	.datab(\A~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~1_cout ),
	.combout(),
	.cout(\LessThan0~3_cout ));
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h004D;
defparam \LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N20
cycloneii_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_cout  = CARRY((\B~combout [2] & ((!\LessThan0~3_cout ) # (!\A~combout [2]))) # (!\B~combout [2] & (!\A~combout [2] & !\LessThan0~3_cout )))

	.dataa(\B~combout [2]),
	.datab(\A~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~3_cout ),
	.combout(),
	.cout(\LessThan0~5_cout ));
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'h002B;
defparam \LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N22
cycloneii_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_cout  = CARRY((\A~combout [3] & ((!\LessThan0~5_cout ) # (!\B~combout [3]))) # (!\A~combout [3] & (!\B~combout [3] & !\LessThan0~5_cout )))

	.dataa(\A~combout [3]),
	.datab(\B~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~5_cout ),
	.combout(),
	.cout(\LessThan0~7_cout ));
// synopsys translate_off
defparam \LessThan0~7 .lut_mask = 16'h002B;
defparam \LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N24
cycloneii_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_cout  = CARRY((\A~combout [4] & (\B~combout [4] & !\LessThan0~7_cout )) # (!\A~combout [4] & ((\B~combout [4]) # (!\LessThan0~7_cout ))))

	.dataa(\A~combout [4]),
	.datab(\B~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~7_cout ),
	.combout(),
	.cout(\LessThan0~9_cout ));
// synopsys translate_off
defparam \LessThan0~9 .lut_mask = 16'h004D;
defparam \LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N26
cycloneii_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_cout  = CARRY((\A~combout [5] & ((!\LessThan0~9_cout ) # (!\B~combout [5]))) # (!\A~combout [5] & (!\B~combout [5] & !\LessThan0~9_cout )))

	.dataa(\A~combout [5]),
	.datab(\B~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~9_cout ),
	.combout(),
	.cout(\LessThan0~11_cout ));
// synopsys translate_off
defparam \LessThan0~11 .lut_mask = 16'h002B;
defparam \LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N28
cycloneii_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_cout  = CARRY((\B~combout [6] & ((!\LessThan0~11_cout ) # (!\A~combout [6]))) # (!\B~combout [6] & (!\A~combout [6] & !\LessThan0~11_cout )))

	.dataa(\B~combout [6]),
	.datab(\A~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\LessThan0~11_cout ),
	.combout(),
	.cout(\LessThan0~13_cout ));
// synopsys translate_off
defparam \LessThan0~13 .lut_mask = 16'h002B;
defparam \LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N30
cycloneii_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = (\B~combout [7] & ((\LessThan0~13_cout ) # (!\A~combout [7]))) # (!\B~combout [7] & (\LessThan0~13_cout  & !\A~combout [7]))

	.dataa(\B~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [7]),
	.cin(\LessThan0~13_cout ),
	.combout(\LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~14 .lut_mask = 16'hA0FA;
defparam \LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[10]));
// synopsys translate_off
defparam \Op[10]~I .input_async_reset = "none";
defparam \Op[10]~I .input_power_up = "low";
defparam \Op[10]~I .input_register_mode = "none";
defparam \Op[10]~I .input_sync_reset = "none";
defparam \Op[10]~I .oe_async_reset = "none";
defparam \Op[10]~I .oe_power_up = "low";
defparam \Op[10]~I .oe_register_mode = "none";
defparam \Op[10]~I .oe_sync_reset = "none";
defparam \Op[10]~I .operation_mode = "input";
defparam \Op[10]~I .output_async_reset = "none";
defparam \Op[10]~I .output_power_up = "low";
defparam \Op[10]~I .output_register_mode = "none";
defparam \Op[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[9]));
// synopsys translate_off
defparam \Op[9]~I .input_async_reset = "none";
defparam \Op[9]~I .input_power_up = "low";
defparam \Op[9]~I .input_register_mode = "none";
defparam \Op[9]~I .input_sync_reset = "none";
defparam \Op[9]~I .oe_async_reset = "none";
defparam \Op[9]~I .oe_power_up = "low";
defparam \Op[9]~I .oe_register_mode = "none";
defparam \Op[9]~I .oe_sync_reset = "none";
defparam \Op[9]~I .operation_mode = "input";
defparam \Op[9]~I .output_async_reset = "none";
defparam \Op[9]~I .output_power_up = "low";
defparam \Op[9]~I .output_register_mode = "none";
defparam \Op[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[12]));
// synopsys translate_off
defparam \Op[12]~I .input_async_reset = "none";
defparam \Op[12]~I .input_power_up = "low";
defparam \Op[12]~I .input_register_mode = "none";
defparam \Op[12]~I .input_sync_reset = "none";
defparam \Op[12]~I .oe_async_reset = "none";
defparam \Op[12]~I .oe_power_up = "low";
defparam \Op[12]~I .oe_register_mode = "none";
defparam \Op[12]~I .oe_sync_reset = "none";
defparam \Op[12]~I .operation_mode = "input";
defparam \Op[12]~I .output_async_reset = "none";
defparam \Op[12]~I .output_power_up = "low";
defparam \Op[12]~I .output_register_mode = "none";
defparam \Op[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y22_N16
cycloneii_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\Op~combout [11] & (!\Op~combout [10] & (!\Op~combout [9] & !\Op~combout [12])))

	.dataa(\Op~combout [11]),
	.datab(\Op~combout [10]),
	.datac(\Op~combout [9]),
	.datad(\Op~combout [12]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[0]));
// synopsys translate_off
defparam \Op[0]~I .input_async_reset = "none";
defparam \Op[0]~I .input_power_up = "low";
defparam \Op[0]~I .input_register_mode = "none";
defparam \Op[0]~I .input_sync_reset = "none";
defparam \Op[0]~I .oe_async_reset = "none";
defparam \Op[0]~I .oe_power_up = "low";
defparam \Op[0]~I .oe_register_mode = "none";
defparam \Op[0]~I .oe_sync_reset = "none";
defparam \Op[0]~I .operation_mode = "input";
defparam \Op[0]~I .output_async_reset = "none";
defparam \Op[0]~I .output_power_up = "low";
defparam \Op[0]~I .output_register_mode = "none";
defparam \Op[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N28
cycloneii_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (\Equal1~1_combout  & (\Equal1~0_combout  & !\Op~combout [0]))

	.dataa(\Equal1~1_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\Op~combout [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0808;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[3]));
// synopsys translate_off
defparam \Op[3]~I .input_async_reset = "none";
defparam \Op[3]~I .input_power_up = "low";
defparam \Op[3]~I .input_register_mode = "none";
defparam \Op[3]~I .input_sync_reset = "none";
defparam \Op[3]~I .oe_async_reset = "none";
defparam \Op[3]~I .oe_power_up = "low";
defparam \Op[3]~I .oe_register_mode = "none";
defparam \Op[3]~I .oe_sync_reset = "none";
defparam \Op[3]~I .operation_mode = "input";
defparam \Op[3]~I .output_async_reset = "none";
defparam \Op[3]~I .output_power_up = "low";
defparam \Op[3]~I .output_register_mode = "none";
defparam \Op[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[4]));
// synopsys translate_off
defparam \Op[4]~I .input_async_reset = "none";
defparam \Op[4]~I .input_power_up = "low";
defparam \Op[4]~I .input_register_mode = "none";
defparam \Op[4]~I .input_sync_reset = "none";
defparam \Op[4]~I .oe_async_reset = "none";
defparam \Op[4]~I .oe_power_up = "low";
defparam \Op[4]~I .oe_register_mode = "none";
defparam \Op[4]~I .oe_sync_reset = "none";
defparam \Op[4]~I .operation_mode = "input";
defparam \Op[4]~I .output_async_reset = "none";
defparam \Op[4]~I .output_power_up = "low";
defparam \Op[4]~I .output_register_mode = "none";
defparam \Op[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[6]));
// synopsys translate_off
defparam \Op[6]~I .input_async_reset = "none";
defparam \Op[6]~I .input_power_up = "low";
defparam \Op[6]~I .input_register_mode = "none";
defparam \Op[6]~I .input_sync_reset = "none";
defparam \Op[6]~I .oe_async_reset = "none";
defparam \Op[6]~I .oe_power_up = "low";
defparam \Op[6]~I .oe_register_mode = "none";
defparam \Op[6]~I .oe_sync_reset = "none";
defparam \Op[6]~I .operation_mode = "input";
defparam \Op[6]~I .output_async_reset = "none";
defparam \Op[6]~I .output_power_up = "low";
defparam \Op[6]~I .output_register_mode = "none";
defparam \Op[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[5]));
// synopsys translate_off
defparam \Op[5]~I .input_async_reset = "none";
defparam \Op[5]~I .input_power_up = "low";
defparam \Op[5]~I .input_register_mode = "none";
defparam \Op[5]~I .input_sync_reset = "none";
defparam \Op[5]~I .oe_async_reset = "none";
defparam \Op[5]~I .oe_power_up = "low";
defparam \Op[5]~I .oe_register_mode = "none";
defparam \Op[5]~I .oe_sync_reset = "none";
defparam \Op[5]~I .operation_mode = "input";
defparam \Op[5]~I .output_async_reset = "none";
defparam \Op[5]~I .output_power_up = "low";
defparam \Op[5]~I .output_register_mode = "none";
defparam \Op[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N8
cycloneii_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\Op~combout [4] & (!\Op~combout [6] & !\Op~combout [5]))

	.dataa(vcc),
	.datab(\Op~combout [4]),
	.datac(\Op~combout [6]),
	.datad(\Op~combout [5]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0003;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[1]));
// synopsys translate_off
defparam \Op[1]~I .input_async_reset = "none";
defparam \Op[1]~I .input_power_up = "low";
defparam \Op[1]~I .input_register_mode = "none";
defparam \Op[1]~I .input_sync_reset = "none";
defparam \Op[1]~I .oe_async_reset = "none";
defparam \Op[1]~I .oe_power_up = "low";
defparam \Op[1]~I .oe_register_mode = "none";
defparam \Op[1]~I .oe_sync_reset = "none";
defparam \Op[1]~I .operation_mode = "input";
defparam \Op[1]~I .output_async_reset = "none";
defparam \Op[1]~I .output_power_up = "low";
defparam \Op[1]~I .output_register_mode = "none";
defparam \Op[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N30
cycloneii_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!\Op~combout [2] & (!\Op~combout [3] & (\Equal2~0_combout  & \Op~combout [1])))

	.dataa(\Op~combout [2]),
	.datab(\Op~combout [3]),
	.datac(\Equal2~0_combout ),
	.datad(\Op~combout [1]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h1000;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[8]));
// synopsys translate_off
defparam \Op[8]~I .input_async_reset = "none";
defparam \Op[8]~I .input_power_up = "low";
defparam \Op[8]~I .input_register_mode = "none";
defparam \Op[8]~I .input_sync_reset = "none";
defparam \Op[8]~I .oe_async_reset = "none";
defparam \Op[8]~I .oe_power_up = "low";
defparam \Op[8]~I .oe_register_mode = "none";
defparam \Op[8]~I .oe_sync_reset = "none";
defparam \Op[8]~I .operation_mode = "input";
defparam \Op[8]~I .output_async_reset = "none";
defparam \Op[8]~I .output_power_up = "low";
defparam \Op[8]~I .output_register_mode = "none";
defparam \Op[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N22
cycloneii_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (!\Op~combout [7] & (\Equal1~2_combout  & (\Equal1~3_combout  & !\Op~combout [8])))

	.dataa(\Op~combout [7]),
	.datab(\Equal1~2_combout ),
	.datac(\Equal1~3_combout ),
	.datad(\Op~combout [8]),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h0040;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N4
cycloneii_lcell_comb \Neg~0 (
// Equation(s):
// \Neg~0_combout  = (\LessThan0~14_combout  & \Equal1~4_combout )

	.dataa(vcc),
	.datab(\LessThan0~14_combout ),
	.datac(vcc),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Neg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Neg~0 .lut_mask = 16'hCC00;
defparam \Neg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y15_N5
cycloneii_lcell_ff \Neg~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Neg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Neg~reg0_regout ));

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[3]));
// synopsys translate_off
defparam \student_id[3]~I .input_async_reset = "none";
defparam \student_id[3]~I .input_power_up = "low";
defparam \student_id[3]~I .input_register_mode = "none";
defparam \student_id[3]~I .input_sync_reset = "none";
defparam \student_id[3]~I .oe_async_reset = "none";
defparam \student_id[3]~I .oe_power_up = "low";
defparam \student_id[3]~I .oe_register_mode = "none";
defparam \student_id[3]~I .oe_sync_reset = "none";
defparam \student_id[3]~I .operation_mode = "input";
defparam \student_id[3]~I .output_async_reset = "none";
defparam \student_id[3]~I .output_power_up = "low";
defparam \student_id[3]~I .output_register_mode = "none";
defparam \student_id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \student_id[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\student_id~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(student_id[2]));
// synopsys translate_off
defparam \student_id[2]~I .input_async_reset = "none";
defparam \student_id[2]~I .input_power_up = "low";
defparam \student_id[2]~I .input_register_mode = "none";
defparam \student_id[2]~I .input_sync_reset = "none";
defparam \student_id[2]~I .oe_async_reset = "none";
defparam \student_id[2]~I .oe_power_up = "low";
defparam \student_id[2]~I .oe_register_mode = "none";
defparam \student_id[2]~I .oe_sync_reset = "none";
defparam \student_id[2]~I .operation_mode = "input";
defparam \student_id[2]~I .output_async_reset = "none";
defparam \student_id[2]~I .output_power_up = "low";
defparam \student_id[2]~I .output_register_mode = "none";
defparam \student_id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N0
cycloneii_lcell_comb \process_0~1 (
// Equation(s):
// \process_0~1_combout  = (\process_0~0_combout  & ((\A~combout [6]) # (!\student_id~combout [2]))) # (!\process_0~0_combout  & (\A~combout [6] & !\student_id~combout [2]))

	.dataa(\process_0~0_combout ),
	.datab(\A~combout [6]),
	.datac(vcc),
	.datad(\student_id~combout [2]),
	.cin(gnd),
	.combout(\process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~1 .lut_mask = 16'h88EE;
defparam \process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N14
cycloneii_lcell_comb \process_0~2 (
// Equation(s):
// \process_0~2_combout  = ((\A~combout [7] & (\student_id~combout [3] & !\process_0~1_combout )) # (!\A~combout [7] & ((\student_id~combout [3]) # (!\process_0~1_combout )))) # (!\LessThan1~2_combout )

	.dataa(\LessThan1~2_combout ),
	.datab(\A~combout [7]),
	.datac(\student_id~combout [3]),
	.datad(\process_0~1_combout ),
	.cin(gnd),
	.combout(\process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~2 .lut_mask = 16'h75F7;
defparam \process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y11_N16
cycloneii_lcell_comb \yn[1]~reg0feeder (
// Equation(s):
// \yn[1]~reg0feeder_combout  = \process_0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\yn[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yn[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \yn[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N17
cycloneii_lcell_ff \yn[1]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\yn[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\yn[1]~reg0_regout ));

// Location: LCCOMB_X64_Y11_N14
cycloneii_lcell_comb \yn[2]~0 (
// Equation(s):
// \yn[2]~0_combout  = !\process_0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\yn[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \yn[2]~0 .lut_mask = 16'h00FF;
defparam \yn[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N15
cycloneii_lcell_ff \yn[2]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\yn[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\yn[2]~reg0_regout ));

// Location: LCFF_X64_Y15_N15
cycloneii_lcell_ff \yn[3]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\process_0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\yn[3]~reg0_regout ));

// Location: LCCOMB_X64_Y11_N0
cycloneii_lcell_comb \yn[5]~reg0feeder (
// Equation(s):
// \yn[5]~reg0feeder_combout  = \process_0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\process_0~2_combout ),
	.cin(gnd),
	.combout(\yn[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \yn[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \yn[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y11_N1
cycloneii_lcell_ff \yn[5]~reg0 (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\yn[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\yn[5]~reg0_regout ));

// Location: LCCOMB_X64_Y17_N26
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\Op~combout [2] & (!\Op~combout [3] & (\Equal2~0_combout  & !\Op~combout [1])))

	.dataa(\Op~combout [2]),
	.datab(\Op~combout [3]),
	.datac(\Equal2~0_combout ),
	.datad(\Op~combout [1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[7]));
// synopsys translate_off
defparam \Op[7]~I .input_async_reset = "none";
defparam \Op[7]~I .input_power_up = "low";
defparam \Op[7]~I .input_register_mode = "none";
defparam \Op[7]~I .input_sync_reset = "none";
defparam \Op[7]~I .oe_async_reset = "none";
defparam \Op[7]~I .oe_power_up = "low";
defparam \Op[7]~I .oe_register_mode = "none";
defparam \Op[7]~I .oe_sync_reset = "none";
defparam \Op[7]~I .operation_mode = "input";
defparam \Op[7]~I .output_async_reset = "none";
defparam \Op[7]~I .output_power_up = "low";
defparam \Op[7]~I .output_register_mode = "none";
defparam \Op[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N10
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (\Equal0~0_combout  & !\Op~combout [7]))

	.dataa(\Equal0~1_combout ),
	.datab(vcc),
	.datac(\Equal0~0_combout ),
	.datad(\Op~combout [7]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h00A0;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N0
cycloneii_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!\Op~combout [0] & (!\Op~combout [1] & !\Op~combout [8]))

	.dataa(vcc),
	.datab(\Op~combout [0]),
	.datac(\Op~combout [1]),
	.datad(\Op~combout [8]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0003;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[15]));
// synopsys translate_off
defparam \Op[15]~I .input_async_reset = "none";
defparam \Op[15]~I .input_power_up = "low";
defparam \Op[15]~I .input_register_mode = "none";
defparam \Op[15]~I .input_sync_reset = "none";
defparam \Op[15]~I .oe_async_reset = "none";
defparam \Op[15]~I .oe_power_up = "low";
defparam \Op[15]~I .oe_register_mode = "none";
defparam \Op[15]~I .oe_sync_reset = "none";
defparam \Op[15]~I .operation_mode = "input";
defparam \Op[15]~I .output_async_reset = "none";
defparam \Op[15]~I .output_power_up = "low";
defparam \Op[15]~I .output_register_mode = "none";
defparam \Op[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[14]));
// synopsys translate_off
defparam \Op[14]~I .input_async_reset = "none";
defparam \Op[14]~I .input_power_up = "low";
defparam \Op[14]~I .input_register_mode = "none";
defparam \Op[14]~I .input_sync_reset = "none";
defparam \Op[14]~I .oe_async_reset = "none";
defparam \Op[14]~I .oe_power_up = "low";
defparam \Op[14]~I .oe_register_mode = "none";
defparam \Op[14]~I .oe_sync_reset = "none";
defparam \Op[14]~I .operation_mode = "input";
defparam \Op[14]~I .output_async_reset = "none";
defparam \Op[14]~I .output_power_up = "low";
defparam \Op[14]~I .output_register_mode = "none";
defparam \Op[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Op[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Op~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Op[13]));
// synopsys translate_off
defparam \Op[13]~I .input_async_reset = "none";
defparam \Op[13]~I .input_power_up = "low";
defparam \Op[13]~I .input_register_mode = "none";
defparam \Op[13]~I .input_sync_reset = "none";
defparam \Op[13]~I .oe_async_reset = "none";
defparam \Op[13]~I .oe_power_up = "low";
defparam \Op[13]~I .oe_register_mode = "none";
defparam \Op[13]~I .oe_sync_reset = "none";
defparam \Op[13]~I .operation_mode = "input";
defparam \Op[13]~I .output_async_reset = "none";
defparam \Op[13]~I .output_power_up = "low";
defparam \Op[13]~I .output_register_mode = "none";
defparam \Op[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y21_N28
cycloneii_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!\Op~combout [15] & (!\Op~combout [14] & !\Op~combout [13]))

	.dataa(vcc),
	.datab(\Op~combout [15]),
	.datac(\Op~combout [14]),
	.datad(\Op~combout [13]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0003;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N18
cycloneii_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!\Op~combout [7] & (\Equal2~1_combout  & (\Equal1~1_combout  & \Equal1~0_combout )))

	.dataa(\Op~combout [7]),
	.datab(\Equal2~1_combout ),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h4000;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N4
cycloneii_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\Op~combout [2] & (\Equal2~2_combout  & (!\Op~combout [3] & !\Op~combout [5])))

	.dataa(\Op~combout [2]),
	.datab(\Equal2~2_combout ),
	.datac(\Op~combout [3]),
	.datad(\Op~combout [5]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0004;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N12
cycloneii_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = (!\Equal0~2_combout  & (((\Op~combout [4]) # (!\Equal4~0_combout )) # (!\Op~combout [6])))

	.dataa(\Op~combout [6]),
	.datab(\Equal0~2_combout ),
	.datac(\Op~combout [4]),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~1 .lut_mask = 16'h3133;
defparam \WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N22
cycloneii_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\Op~combout [4] & (!\Op~combout [6] & \Op~combout [5]))

	.dataa(vcc),
	.datab(\Op~combout [4]),
	.datac(\Op~combout [6]),
	.datad(\Op~combout [5]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0300;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N20
cycloneii_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!\Op~combout [2] & (\Equal2~2_combout  & (!\Op~combout [3] & \Equal5~0_combout )))

	.dataa(\Op~combout [2]),
	.datab(\Equal2~2_combout ),
	.datac(\Op~combout [3]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0400;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N14
cycloneii_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\Op~combout [7] & (\Equal1~2_combout  & (\Equal0~0_combout  & !\Op~combout [8])))

	.dataa(\Op~combout [7]),
	.datab(\Equal1~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Op~combout [8]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0080;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N14
cycloneii_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\B~combout [0] & ((\Equal7~0_combout ) # ((\A~combout [0] & \Equal5~1_combout )))) # (!\B~combout [0] & (\A~combout [0] & ((\Equal7~0_combout ))))

	.dataa(\B~combout [0]),
	.datab(\A~combout [0]),
	.datac(\Equal5~1_combout ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hEE80;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N24
cycloneii_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!\Op~combout [2] & (\Equal2~0_combout  & (\Op~combout [3] & \Equal2~2_combout )))

	.dataa(\Op~combout [2]),
	.datab(\Equal2~0_combout ),
	.datac(\Op~combout [3]),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h4000;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\B~combout [0] & (\A~combout [0] $ (VCC))) # (!\B~combout [0] & ((\A~combout [0]) # (GND)))
// \Add1~1  = CARRY((\A~combout [0]) # (!\B~combout [0]))

	.dataa(\B~combout [0]),
	.datab(\A~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h66DD;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y18_N16
cycloneii_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (!\Op~combout [7] & (\Equal1~2_combout  & (\Equal0~0_combout  & \Op~combout [8])))

	.dataa(\Op~combout [7]),
	.datab(\Equal1~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Op~combout [8]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h4000;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N26
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Add0~0_combout  & (\Add1~0_combout  & ((\Equal1~4_combout )))) # (!\Add0~0_combout  & ((\Equal8~0_combout ) # ((\Add1~0_combout  & \Equal1~4_combout ))))

	.dataa(\Add0~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hDC50;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N12
cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~1_combout ) # ((!\B~combout [0] & \Equal3~0_combout ))

	.dataa(\B~combout [0]),
	.datab(vcc),
	.datac(\Equal3~0_combout ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hFF50;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N4
cycloneii_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Selector3~3_combout ) # ((\Selector3~2_combout ) # ((\Add0~0_combout  & !\WideNor0~1_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\WideNor0~1_combout ),
	.datac(\Selector3~3_combout ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hFFF2;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N0
cycloneii_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ((\Op~combout [2] $ (!\Op~combout [3])) # (!\Equal2~2_combout )) # (!\Equal2~0_combout )

	.dataa(\Op~combout [2]),
	.datab(\Equal2~0_combout ),
	.datac(\Op~combout [3]),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hB7FF;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N18
cycloneii_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = (!\Equal8~0_combout  & (\WideNor0~0_combout  & (!\Equal5~1_combout  & !\Equal7~0_combout )))

	.dataa(\Equal8~0_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~2 .lut_mask = 16'h0004;
defparam \WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N14
cycloneii_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (\Op~combout [4] & (!\Op~combout [6] & \Equal4~0_combout ))

	.dataa(vcc),
	.datab(\Op~combout [4]),
	.datac(\Op~combout [6]),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0C00;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N28
cycloneii_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = (\Equal1~4_combout ) # (((\Equal4~1_combout ) # (!\WideNor0~1_combout )) # (!\WideNor0~2_combout ))

	.dataa(\Equal1~4_combout ),
	.datab(\WideNor0~2_combout ),
	.datac(\Equal4~1_combout ),
	.datad(\WideNor0~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~3 .lut_mask = 16'hFBFF;
defparam \WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N0
cycloneii_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (\Selector3~0_combout ) # ((\Selector3~4_combout ) # ((Result[0] & !\WideNor0~3_combout )))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector3~4_combout ),
	.datac(Result[0]),
	.datad(\WideNor0~3_combout ),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'hEEFE;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y16_N1
cycloneii_lcell_ff \Result[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Selector3~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[0]));

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N8
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Equal3~0_combout  & (((\Add1~2_combout  & \Equal1~4_combout )) # (!\B~combout [1]))) # (!\Equal3~0_combout  & (\Add1~2_combout  & (\Equal1~4_combout )))

	.dataa(\Equal3~0_combout ),
	.datab(\Add1~2_combout ),
	.datac(\Equal1~4_combout ),
	.datad(\B~combout [1]),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hC0EA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N2
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (\Selector2~2_combout ) # ((\Selector2~1_combout ) # ((\Equal7~0_combout  & \A~combout [1])))

	.dataa(\Selector2~2_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\A~combout [1]),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hFFEA;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N4
cycloneii_lcell_comb \Selector2~5 (
// Equation(s):
// \Selector2~5_combout  = (\Add0~2_combout  & ((\Equal0~2_combout ) # ((\B~combout [1] & \Equal7~0_combout )))) # (!\Add0~2_combout  & (\B~combout [1] & ((\Equal7~0_combout ))))

	.dataa(\Add0~2_combout ),
	.datab(\B~combout [1]),
	.datac(\Equal0~2_combout ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~5 .lut_mask = 16'hECA0;
defparam \Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N10
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\A~combout [1] & (((!\B~combout [1] & \Equal4~1_combout )) # (!\WideNor0~0_combout )))

	.dataa(\A~combout [1]),
	.datab(\B~combout [1]),
	.datac(\Equal4~1_combout ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h1055;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N30
cycloneii_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\Selector2~4_combout ) # ((\Selector2~3_combout ) # ((\Selector2~5_combout ) # (\Selector2~0_combout )))

	.dataa(\Selector2~4_combout ),
	.datab(\Selector2~3_combout ),
	.datac(\Selector2~5_combout ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hFFFE;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y16_N31
cycloneii_lcell_ff \Result[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Selector2~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[1]));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N6
cycloneii_lcell_comb \Result~1 (
// Equation(s):
// \Result~1_combout  = \B~combout [2] $ (\A~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [2]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Result~1_combout ),
	.cout());
// synopsys translate_off
defparam \Result~1 .lut_mask = 16'h0FF0;
defparam \Result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N12
cycloneii_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Equal4~0_combout  & (\Op~combout [6] & (!\Op~combout [4] & \Result~1_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(\Op~combout [6]),
	.datac(\Op~combout [4]),
	.datad(\Result~1_combout ),
	.cin(gnd),
	.combout(\Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = 16'h0800;
defparam \Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N16
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\A~combout [2] & (((!\B~combout [2] & \Equal4~1_combout )) # (!\WideNor0~0_combout )))

	.dataa(\B~combout [2]),
	.datab(\WideNor0~0_combout ),
	.datac(\Equal4~1_combout ),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0073;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N0
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\B~combout [2] & (\A~combout [2] & ((\Equal8~0_combout ) # (\Equal5~1_combout )))) # (!\B~combout [2] & (\Equal8~0_combout  & ((!\A~combout [2]))))

	.dataa(\B~combout [2]),
	.datab(\Equal8~0_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hA844;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N6
cycloneii_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (\Selector1~1_combout ) # ((\Selector1~2_combout ) # ((\Equal7~0_combout  & \A~combout [2])))

	.dataa(\Selector1~1_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Selector1~2_combout ),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hFEFA;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N16
cycloneii_lcell_comb \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (\Selector1~5_combout ) # ((\Selector1~4_combout ) # ((\Selector1~0_combout ) # (\Selector1~3_combout )))

	.dataa(\Selector1~5_combout ),
	.datab(\Selector1~4_combout ),
	.datac(\Selector1~0_combout ),
	.datad(\Selector1~3_combout ),
	.cin(gnd),
	.combout(\Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = 16'hFFFE;
defparam \Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y16_N17
cycloneii_lcell_ff \Result[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Selector1~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[2]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N16
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = \B~combout [3] $ (\Add0~5  $ (\A~combout [3]))

	.dataa(vcc),
	.datab(\B~combout [3]),
	.datac(vcc),
	.datad(\A~combout [3]),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'hC33C;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N22
cycloneii_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (\Equal0~2_combout  & ((\Add0~6_combout ) # ((\B~combout [3] & \Equal7~0_combout )))) # (!\Equal0~2_combout  & (\B~combout [3] & ((\Equal7~0_combout ))))

	.dataa(\Equal0~2_combout ),
	.datab(\B~combout [3]),
	.datac(\Add0~6_combout ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'hECA0;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N20
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\A~combout [3] & (((!\B~combout [3] & \Equal4~1_combout )) # (!\WideNor0~0_combout )))

	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(\Equal4~1_combout ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h1033;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y15_N2
cycloneii_lcell_comb \Result~2 (
// Equation(s):
// \Result~2_combout  = \B~combout [3] $ (\A~combout [3])

	.dataa(\B~combout [3]),
	.datab(vcc),
	.datac(\A~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Result~2_combout ),
	.cout());
// synopsys translate_off
defparam \Result~2 .lut_mask = 16'h5A5A;
defparam \Result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y17_N2
cycloneii_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\Equal4~0_combout  & (\Op~combout [6] & (!\Op~combout [4] & \Result~2_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(\Op~combout [6]),
	.datac(\Op~combout [4]),
	.datad(\Result~2_combout ),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'h0800;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y16_N22
cycloneii_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = (\Selector0~3_combout ) # ((\Selector0~5_combout ) # ((\Selector0~0_combout ) # (\Selector0~4_combout )))

	.dataa(\Selector0~3_combout ),
	.datab(\Selector0~5_combout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~6 .lut_mask = 16'hFFFE;
defparam \Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y16_N23
cycloneii_lcell_ff \Result[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\Selector0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideNor0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Result[3]));

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Neg~I (
	.datain(\Neg~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Neg));
// synopsys translate_off
defparam \Neg~I .input_async_reset = "none";
defparam \Neg~I .input_power_up = "low";
defparam \Neg~I .input_register_mode = "none";
defparam \Neg~I .input_sync_reset = "none";
defparam \Neg~I .oe_async_reset = "none";
defparam \Neg~I .oe_power_up = "low";
defparam \Neg~I .oe_register_mode = "none";
defparam \Neg~I .oe_sync_reset = "none";
defparam \Neg~I .operation_mode = "output";
defparam \Neg~I .output_async_reset = "none";
defparam \Neg~I .output_power_up = "low";
defparam \Neg~I .output_register_mode = "none";
defparam \Neg~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[0]));
// synopsys translate_off
defparam \yn[0]~I .input_async_reset = "none";
defparam \yn[0]~I .input_power_up = "low";
defparam \yn[0]~I .input_register_mode = "none";
defparam \yn[0]~I .input_sync_reset = "none";
defparam \yn[0]~I .oe_async_reset = "none";
defparam \yn[0]~I .oe_power_up = "low";
defparam \yn[0]~I .oe_register_mode = "none";
defparam \yn[0]~I .oe_sync_reset = "none";
defparam \yn[0]~I .operation_mode = "output";
defparam \yn[0]~I .output_async_reset = "none";
defparam \yn[0]~I .output_power_up = "low";
defparam \yn[0]~I .output_register_mode = "none";
defparam \yn[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[1]~I (
	.datain(\yn[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[1]));
// synopsys translate_off
defparam \yn[1]~I .input_async_reset = "none";
defparam \yn[1]~I .input_power_up = "low";
defparam \yn[1]~I .input_register_mode = "none";
defparam \yn[1]~I .input_sync_reset = "none";
defparam \yn[1]~I .oe_async_reset = "none";
defparam \yn[1]~I .oe_power_up = "low";
defparam \yn[1]~I .oe_register_mode = "none";
defparam \yn[1]~I .oe_sync_reset = "none";
defparam \yn[1]~I .operation_mode = "output";
defparam \yn[1]~I .output_async_reset = "none";
defparam \yn[1]~I .output_power_up = "low";
defparam \yn[1]~I .output_register_mode = "none";
defparam \yn[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[2]~I (
	.datain(\yn[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[2]));
// synopsys translate_off
defparam \yn[2]~I .input_async_reset = "none";
defparam \yn[2]~I .input_power_up = "low";
defparam \yn[2]~I .input_register_mode = "none";
defparam \yn[2]~I .input_sync_reset = "none";
defparam \yn[2]~I .oe_async_reset = "none";
defparam \yn[2]~I .oe_power_up = "low";
defparam \yn[2]~I .oe_register_mode = "none";
defparam \yn[2]~I .oe_sync_reset = "none";
defparam \yn[2]~I .operation_mode = "output";
defparam \yn[2]~I .output_async_reset = "none";
defparam \yn[2]~I .output_power_up = "low";
defparam \yn[2]~I .output_register_mode = "none";
defparam \yn[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[3]~I (
	.datain(\yn[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[3]));
// synopsys translate_off
defparam \yn[3]~I .input_async_reset = "none";
defparam \yn[3]~I .input_power_up = "low";
defparam \yn[3]~I .input_register_mode = "none";
defparam \yn[3]~I .input_sync_reset = "none";
defparam \yn[3]~I .oe_async_reset = "none";
defparam \yn[3]~I .oe_power_up = "low";
defparam \yn[3]~I .oe_register_mode = "none";
defparam \yn[3]~I .oe_sync_reset = "none";
defparam \yn[3]~I .operation_mode = "output";
defparam \yn[3]~I .output_async_reset = "none";
defparam \yn[3]~I .output_power_up = "low";
defparam \yn[3]~I .output_register_mode = "none";
defparam \yn[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[4]));
// synopsys translate_off
defparam \yn[4]~I .input_async_reset = "none";
defparam \yn[4]~I .input_power_up = "low";
defparam \yn[4]~I .input_register_mode = "none";
defparam \yn[4]~I .input_sync_reset = "none";
defparam \yn[4]~I .oe_async_reset = "none";
defparam \yn[4]~I .oe_power_up = "low";
defparam \yn[4]~I .oe_register_mode = "none";
defparam \yn[4]~I .oe_sync_reset = "none";
defparam \yn[4]~I .operation_mode = "output";
defparam \yn[4]~I .output_async_reset = "none";
defparam \yn[4]~I .output_power_up = "low";
defparam \yn[4]~I .output_register_mode = "none";
defparam \yn[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[5]~I (
	.datain(\yn[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[5]));
// synopsys translate_off
defparam \yn[5]~I .input_async_reset = "none";
defparam \yn[5]~I .input_power_up = "low";
defparam \yn[5]~I .input_register_mode = "none";
defparam \yn[5]~I .input_sync_reset = "none";
defparam \yn[5]~I .oe_async_reset = "none";
defparam \yn[5]~I .oe_power_up = "low";
defparam \yn[5]~I .oe_register_mode = "none";
defparam \yn[5]~I .oe_sync_reset = "none";
defparam \yn[5]~I .operation_mode = "output";
defparam \yn[5]~I .output_async_reset = "none";
defparam \yn[5]~I .output_power_up = "low";
defparam \yn[5]~I .output_register_mode = "none";
defparam \yn[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \yn[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(yn[6]));
// synopsys translate_off
defparam \yn[6]~I .input_async_reset = "none";
defparam \yn[6]~I .input_power_up = "low";
defparam \yn[6]~I .input_register_mode = "none";
defparam \yn[6]~I .input_sync_reset = "none";
defparam \yn[6]~I .oe_async_reset = "none";
defparam \yn[6]~I .oe_power_up = "low";
defparam \yn[6]~I .oe_register_mode = "none";
defparam \yn[6]~I .oe_sync_reset = "none";
defparam \yn[6]~I .operation_mode = "output";
defparam \yn[6]~I .output_async_reset = "none";
defparam \yn[6]~I .output_power_up = "low";
defparam \yn[6]~I .output_register_mode = "none";
defparam \yn[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(Result[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(Result[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(Result[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(Result[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
