#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,173,82,193,82,219,48,16,93,57,142,129,148,54,76,
    63,160,211,163,167,7,124,162,211,67,135,105,33,211,27,133,
    38,28,90,95,60,138,189,193,102,36,203,181,228,153,152,43,
    253,111,216,149,9,105,46,156,144,173,157,125,79,210,238,219,
    149,114,120,26,35,154,223,62,10,176,51,114,10,250,5,40,
    128,107,246,2,80,2,116,0,105,0,130,241,8,212,8,116,
    8,105,72,56,4,12,97,37,160,24,195,63,128,123,128,63,
    233,24,138,8,22,241,30,5,170,30,104,196,130,60,199,230,
    211,224,30,144,89,84,250,114,121,139,185,27,168,119,100,230,
    221,178,63,55,181,107,141,82,216,122,106,118,241,61,219,82,
    249,255,98,207,88,236,146,28,4,72,5,75,38,125,164,58,
    29,177,162,219,49,235,190,39,24,121,184,199,178,153,161,50,
    246,61,115,176,217,48,217,133,111,118,225,33,204,23,113,200,
    234,56,169,253,64,70,163,78,154,214,56,147,27,149,236,42,
    60,46,75,199,2,171,136,76,252,150,43,219,39,147,101,181,
    212,152,101,110,226,129,54,69,167,24,114,92,215,55,232,249,
    124,189,206,74,148,5,149,62,38,120,37,91,169,221,225,208,
    132,5,254,237,176,206,105,137,99,22,90,102,246,153,225,84,
    231,125,174,208,186,41,185,45,47,88,151,41,233,104,189,247,
    7,46,208,90,121,131,103,221,106,69,7,134,93,182,49,181,
    197,31,173,209,179,170,245,121,158,78,94,27,38,184,251,90,
    214,133,116,166,237,127,117,216,97,204,133,109,141,61,37,147,
    148,70,99,114,87,154,206,150,221,186,170,147,27,212,39,201,
    178,171,84,145,252,254,242,57,121,169,85,77,239,91,202,181,
    90,206,22,9,254,166,226,61,205,169,248,25,71,155,167,162,
    79,142,27,110,134,245,42,9,61,191,157,185,127,59,220,188,
    109,220,121,176,185,172,215,23,236,47,243,235,112,125,167,156,
    219,178,200,137,56,18,71,193,35,217,233,192,94,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/zhoushuxin/gem5/build/X86/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    445,
    842);

} // anonymous namespace
