**Execution of the Task 4**


**Use the following instructions to get the gtkwave window**


ls - to check the contents of the folder


iverilog singh.v singh_tb.v - to simulate the verilog code and to check the errors


./a.out - to get the output and make vcd file to be ready open
![121](https://github.com/karthik-singh07/karthik-singh/assets/160622150/03d720ef-c681-42af-985e-c5e4412c4322)



![12](https://github.com/karthik-singh07/karthik-singh/assets/160622150/214cc80e-564c-4dde-a5ae-34fcd213917a)



**after running the command
gtkwave singh.vcd**


![WhatsApp Image 2024-03-20 at 15 22 27_d9abe8f3](https://github.com/karthik-singh07/karthik-singh/assets/160622150/2d8c2e5e-9c49-466b-b9b3-dc1c1f9f2f95)




**Before moving to the execution of the instructions let us understand few parts of a verilog code**

**-the code has been written in a systematic way and broken down into different parts**

1. Instruction Fetch Stage

![image](https://github.com/karthik-singh07/karthik-singh/assets/160622150/3045f1ca-22b6-4d45-bdc0-8fdd2bc1c02a)


2. Instruction Decode Stage


  ![image](https://github.com/karthik-singh07/karthik-singh/assets/160622150/0f764c8e-8f88-4627-af3e-7de8ca1fbf35)

3. Contents of registers and registers used

![image](https://github.com/karthik-singh07/karthik-singh/assets/160622150/c1838a83-d523-458c-9d7d-a9e34c8ccbb9)

4. Instructions Hardcoded

![image](https://github.com/karthik-singh07/karthik-singh/assets/160622150/65c092de-1c43-4a87-b131-2ee9ddc2d4f4)



**Lets move on to the execution Stage with Waveforms obtained for running the gtkwave abdul.vcd**


1. When instantiated module is selected we get all the registers and wires as shown in the below figure
![312796529-d0ad6822-9ef1-4424-89f5-4e8ea783609a](https://github.com/karthik-singh07/karthik-singh/assets/160622150/ecc9f111-4d40-4cd1-b2ae-be729d117a17)

 
2. Upon adding few signals the waves can be see as shown in the below figure
![312797005-edd173c1-6e89-4164-b5cb-b77a12d78c9b](https://github.com/karthik-singh07/karthik-singh/assets/160622150/0cecc3d7-73b6-4503-92e6-03fc60b3fd5a)

**Output showing the ADD Operation**

![WhatsApp Image 2024-03-20 at 17 07 52_ac83bf3a](https://github.com/karthik-singh07/karthik-singh/assets/160622150/f7cbcd0b-33bc-4e46-85c8-aebf05ea6118)



**Output showing the SUB Operation**


![WhatsApp Image 2024-03-20 at 17 15 40_cabe3700](https://github.com/karthik-singh07/karthik-singh/assets/160622150/6e02f760-48cb-4358-b276-ea81dd3ef975)

**Output showing the AND Operation**


![Uploading WhatsApp Image 2024-03-20 at 17.56.58_4630a533.jpgâ€¦]()


**Output showing the OR Operation**

![WhatsApp Image 2024-03-20 at 15 22 41_c4d628f5](https://github.com/karthik-singh07/karthik-singh/assets/160622150/66ca22a0-5b48-4944-ae76-81cf8c6379a7)


**Output showing the XOR Operation**


![WhatsApp Image 2024-03-20 at 15 22 52_31f59607](https://github.com/karthik-singh07/karthik-singh/assets/160622150/d1242879-d1c8-4a36-9684-cd85e6212436)








