# MNIST æ‰‹å†™æ•°å­—è¯†åˆ« - FPGAç¡¬ä»¶åŠ é€Ÿå®ç°

åŸºäºInt8é‡åŒ–ç¥ç»ç½‘ç»œçš„MNISTæ‰‹å†™æ•°å­—è¯†åˆ«ç³»ç»Ÿï¼Œé’ˆå¯¹èµ„æºå—é™FPGAè¿›è¡Œæè‡´ä¼˜åŒ–ã€‚

## é¡¹ç›®æ¦‚è¿°

æœ¬é¡¹ç›®å®ç°äº†ä¸€ä¸ªå®Œæ•´çš„MNISTæ‰‹å†™æ•°å­—è¯†åˆ«ç³»ç»Ÿï¼Œä»PyTorchæ¨¡å‹è®­ç»ƒåˆ°Verilogç¡¬ä»¶æè¿°è¯­è¨€çš„è‡ªåŠ¨ç”Ÿæˆï¼Œä¸“é—¨é’ˆå¯¹å°å‹FPGAï¼ˆ6,272 LUTï¼‰è¿›è¡Œäº†æ·±åº¦ä¼˜åŒ–ã€‚

## å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- Python 3.8+ (å·²å®‰è£…uvåŒ…ç®¡ç†å™¨)
- Icarus Verilog (ç”¨äºä»¿çœŸ)
- FPGAç»¼åˆå·¥å…· (Quartus/Vivado/Diamondç­‰)

### 1. è®­ç»ƒå¹¶ç”ŸæˆVerilog

```bash
cd mnist_model

# ä½¿ç”¨uvè¿è¡Œï¼ˆä¼šè‡ªåŠ¨ç®¡ç†è™šæ‹Ÿç¯å¢ƒï¼‰
uv run python main.py

# æˆ–è€…ä½¿ç”¨ç°æœ‰è™šæ‹Ÿç¯å¢ƒ
.venv/bin/python main.py
```

è¿™ä¸ªè¿‡ç¨‹ä¼šï¼š
1. è‡ªåŠ¨ä¸‹è½½MNISTæ•°æ®é›†
2. è®­ç»ƒ3-hiddenç¥ç»ç½‘ç»œï¼ˆ12 epochsï¼‰
3. é‡åŒ–ä¸ºInt8å‚æ•°
4. å¾®è°ƒä¼˜åŒ–å‡†ç¡®ç‡
5. ç”Ÿæˆ`verilog_src/mnist_model.v`å’Œæµ‹è¯•æ–‡ä»¶

**é¢„è®¡ç”¨æ—¶**: 2-5åˆ†é’Ÿï¼ˆå–å†³äºCPUï¼‰

### 2. ä»¿çœŸæµ‹è¯•

```bash
cd verilog_src
bash test.sh
```

è¾“å‡ºç¤ºä¾‹ï¼š
```
Test 1 PASSED: Label=7, Expected=7, Got= 7
Test 2 PASSED: Label=2, Expected=2, Got= 2
Test 3 PASSED: Label=1, Expected=1, Got= 1
Test 4 PASSED: Label=0, Expected=0, Got= 0
Test 5 PASSED: Label=4, Expected=4, Got= 4
```

### 3. FPGAç»¼åˆ

å°†`verilog_src/mnist_model.v`å¯¼å…¥æ‚¨çš„FPGAé¡¹ç›®ã€‚

**é‡è¦**: ç¡®ä¿ROMä½¿ç”¨Block RAMè€ŒéLUTï¼

#### Quartus (Intel/Altera)
åœ¨`.qsf`æ–‡ä»¶ä¸­æ·»åŠ ï¼š
```tcl
set_instance_assignment -name RAMSTYLE "M9K" -to "mnist_model:*|weight_rom"
```

#### Vivado (Xilinx)
Verilogä¸­å·²åŒ…å«å±æ€§ï¼š
```verilog
(* ram_style = "block" *) reg signed [7:0] weight_rom [0:2394];
```

#### Lattice Diamond
Verilogä¸­å·²åŒ…å«å±æ€§ï¼š
```verilog
(* syn_ramstyle = "block_ram" *) reg signed [7:0] weight_rom [0:2394];
```

## æ¥å£è¯´æ˜

### mnist_model æ¨¡å—

```verilog
module mnist_model(
    input wire clk,              // æ—¶é’Ÿ
    input wire rst,              // å¤ä½ï¼ˆé«˜ç”µå¹³æœ‰æ•ˆï¼‰
    input wire [783:0] image_in, // 784ä½äºŒå€¼å›¾åƒè¾“å…¥
    input wire start,            // å¼€å§‹è®¡ç®—ï¼ˆè„‰å†²ï¼‰
    output reg [3:0] digit_out,  // è¯†åˆ«ç»“æœ (0-9)
    output reg valid             // ç»“æœæœ‰æ•ˆæ ‡å¿—
);
```

**ä½¿ç”¨æµç¨‹**ï¼š
1. å‡†å¤‡å¥½784ä½å›¾åƒæ•°æ®åœ¨`image_in`
2. æ‹‰é«˜`start`ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ
3. ç­‰å¾…`valid`ä¿¡å·æ‹‰é«˜
4. è¯»å–`digit_out`ç»“æœ

### handwriting é¡¶å±‚æ¨¡å—

ç”¨äºä¸ARMä¸²è¡Œé€šä¿¡ï¼š

```verilog
module handwriting(
    input wire clk,              // æ—¶é’Ÿï¼ˆç”±ARMæä¾›ï¼‰
    input wire rst,              // å¤ä½
    input wire data_in,          // ä¸²è¡Œæ•°æ®è¾“å…¥ï¼ˆæ¯å‘¨æœŸ1ä½ï¼‰
    output wire busy,            // å¿™ç¢Œä¿¡å·
    output wire [3:0] digit_out, // è¯†åˆ«ç»“æœ
    output wire result_valid     // ç»“æœæœ‰æ•ˆ
);
```

**åè®®**ï¼š
- ARMè¿ç»­784ä¸ªæ—¶é’Ÿå‘¨æœŸå‘é€å›¾åƒæ•°æ®ï¼ˆæ¯å‘¨æœŸ1ä½ï¼‰
- è‡ªåŠ¨è§¦å‘æ¨ç†
- `result_valid`æ‹‰é«˜åè¯»å–ç»“æœ
- è¯¦è§`handwriting_module/README.md`

## ğŸ”§ æ¶æ„ä¼˜åŒ–

### ä¸²è¡ŒMACæ¶æ„

ä½¿ç”¨å•ä¸ª8ä½Ã—24ä½MACå•å…ƒï¼Œæ—¶åˆ†å¤ç”¨è®¡ç®—æ‰€æœ‰ç¥ç»å…ƒï¼š

```
Layer1: 3ä¸ªç¥ç»å…ƒ Ã— 784ä¸ªæƒé‡ = 2,355æ¬¡MAC
Layer2: 10ä¸ªç¥ç»å…ƒ Ã— 3ä¸ªæƒé‡ = 30æ¬¡MAC
Argmax: 10æ¬¡æ¯”è¾ƒ
æ€»è®¡: ~2,400ä¸ªæ—¶é’Ÿå‘¨æœŸ
```

### èµ„æºåˆ†é…

| ç»„ä»¶ | ä½å®½/å¤§å° | æ•°é‡ | èµ„æº |
|------|----------|------|------|
| ROM (weight_rom) | 8ä½ | 2,395 | **éœ€BRAM** |
| ç´¯åŠ å™¨ | 24ä½ | 1 | 24 FF |
| Layer1è¾“å‡º | 24ä½ | 3 | 72 FF |
| Layer2è¾“å‡º | 24ä½ | 10 | 240 FF |
| çŠ¶æ€æœº | 2ä½ | 1 | 2 FF |
| ç´¢å¼•è®¡æ•°å™¨ | 10+4ä½ | 2 | 14 FF |
| æ§åˆ¶é€»è¾‘ | - | - | ~500 LUT |

**é¢„ä¼°LUT**: 2,500-3,500ï¼ˆROMä½¿ç”¨BRAMæ—¶ï¼‰

### ä¼˜åŒ–å†ç¨‹

| ç‰ˆæœ¬ | Hidden | ROM(å­—èŠ‚) | å‡†ç¡®ç‡ | é¢„ä¼°LUT |
|------|--------|-----------|--------|---------|
| v1.0 | 16 | 12,730 | 93% | ~30,000 |
| v2.0 | 8 | 6,370 | 90% | ~13,600 |
| v3.0 | 6 | 4,780 | 88% | ~8,000 |
| v4.0 | 5 | 3,985 | 85% | ~6,500 |
| **v5.0** | **3** | **2,395** | **77%** | **<6,272** âœ“ |

## ğŸ“Š æµ‹è¯•ä¸éªŒè¯

### è‡ªåŠ¨åŒ–æµ‹è¯•

ç”Ÿæˆçš„`mnist_model_test.v`åŒ…å«5ä¸ªçœŸå®MNISTæ ·æœ¬çš„ä»¿çœŸæµ‹è¯•ã€‚

```bash
cd verilog_src
bash test.sh
```


## ğŸ¯ å‡†ç¡®ç‡æƒè¡¡

| é…ç½® | å‡†ç¡®ç‡ | ROM | é€‚ç”¨åœºæ™¯ |
|------|--------|-----|----------|
| 3-hidden | 77% | 2.4KB | æé™èµ„æºçº¦æŸ |
| 5-hidden | 85% | 4.0KB | å¹³è¡¡æ€§èƒ½å’Œèµ„æº |
| 8-hidden | 90% | 6.4KB | ä¼˜å…ˆå‡†ç¡®ç‡ |

**å½“å‰é»˜è®¤**: 3-hiddenï¼ˆæ»¡è¶³6,272 LUTçº¦æŸï¼‰

å¦‚éœ€æ›´é«˜å‡†ç¡®ç‡ï¼Œä¿®æ”¹`mnist_model/main.py`:
```python
self.fc1 = nn.Linear(784, 5, bias=True)  # æ”¹ä¸º5ä¸ªéšè—ç¥ç»å…ƒ
self.fc2 = nn.Linear(5, 10, bias=True)
```
