Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)


Start checking for open nets ... 

net(U0_ALU/copt_net_3786) has floating ports (dbId = 4318 idx_ = 0 numNodes = 2 numEdges = 0 numCmps = 2)
net(optlc_net_5162) has floating ports (dbId = 1 idx_ = 1 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_IN) has floating ports (dbId = 2 idx_ = 2 numNodes = 3 numEdges = 0 numCmps = 3)
net(FUN_RST) has floating ports (dbId = 5 idx_ = 5 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCAN_RST) has floating ports (dbId = 7 idx_ = 7 numNodes = 4 numEdges = 0 numCmps = 4)
net(TEST_MODE) has floating ports (dbId = 8 idx_ = 8 numNodes = 9 numEdges = 0 numCmps = 9)
net(TX_OUT) has floating ports (dbId = 9 idx_ = 9 numNodes = 3 numEdges = 0 numCmps = 3)
net(SCAN_IN_1) has floating ports (dbId = 11 idx_ = 10 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCAN_IN_2) has floating ports (dbId = 13 idx_ = 11 numNodes = 2 numEdges = 0 numCmps = 2)
net(SCAN_IN_3) has floating ports (dbId = 15 idx_ = 13 numNodes = 2 numEdges = 0 numCmps = 2)
net(cts0) has floating ports (dbId = 16 idx_ = 14 numNodes = 5 numEdges = 0 numCmps = 5)
net(SCAN_IN_4) has floating ports (dbId = 17 idx_ = 15 numNodes = 2 numEdges = 0 numCmps = 2)
net(U0_ASYN_FIFO/dftopt1) has floating ports (dbId = 19 idx_ = 16 numNodes = 4 numEdges = 0 numCmps = 4)
net(RST) has floating ports (dbId = 25 idx_ = 22 numNodes = 5 numEdges = 0 numCmps = 5)
net(FUN_REF_RST) has floating ports (dbId = 26 idx_ = 23 numNodes = 3 numEdges = 0 numCmps = 3)
net(FUN_UART_RST) has floating ports (dbId = 28 idx_ = 24 numNodes = 3 numEdges = 0 numCmps = 3)
net(dftopt35) has floating ports (dbId = 29 idx_ = 25 numNodes = 4 numEdges = 0 numCmps = 4)
net(RdEn) has floating ports (dbId = 31 idx_ = 26 numNodes = 3 numEdges = 0 numCmps = 3)
net(Rd_D_Vld) has floating ports (dbId = 32 idx_ = 27 numNodes = 4 numEdges = 0 numCmps = 4)
net(Busy) has floating ports (dbId = 33 idx_ = 28 numNodes = 5 numEdges = 0 numCmps = 5)
net(RX_VLD_SIG) has floating ports (dbId = 34 idx_ = 29 numNodes = 2 numEdges = 0 numCmps = 2)
net(dftopt36) has floating ports (dbId = 35 idx_ = 30 numNodes = 3 numEdges = 0 numCmps = 3)
net(SYNC_RX_VLD_SIG) has floating ports (dbId = 36 idx_ = 31 numNodes = 7 numEdges = 0 numCmps = 7)
net(F_FULL) has floating ports (dbId = 37 idx_ = 32 numNodes = 2 numEdges = 0 numCmps = 2)
net(ALU_OUT_VLD) has floating ports (dbId = 38 idx_ = 33 numNodes = 3 numEdges = 0 numCmps = 3)
net(EN) has floating ports (dbId = 39 idx_ = 34 numNodes = 2 numEdges = 0 numCmps = 2)
net(Gate_EN) has floating ports (dbId = 40 idx_ = 35 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_INC) has floating ports (dbId = 41 idx_ = 36 numNodes = 2 numEdges = 0 numCmps = 2)
net(RD_INC) has floating ports (dbId = 43 idx_ = 38 numNodes = 2 numEdges = 0 numCmps = 2)
net(U0_ALU/PLACE_HFSNET_193) has floating ports (dbId = 45 idx_ = 39 numNodes = 4 numEdges = 0 numCmps = 4)
net(U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSNET_53) has floating ports (dbId = 49 idx_ = 40 numNodes = 9 numEdges = 0 numCmps = 9)
net(U0_REG_FILE/PLACE_HFSNET_21) has floating ports (dbId = 52 idx_ = 41 numNodes = 7 numEdges = 0 numCmps = 7)
net(TX_CLK_DIV/net_aps_18) has floating ports (dbId = 53 idx_ = 42 numNodes = 2 numEdges = 0 numCmps = 2)
net(RX_CLK_DIV/net_aps_19) has floating ports (dbId = 54 idx_ = 43 numNodes = 2 numEdges = 0 numCmps = 2)
net(n17) has floating ports (dbId = 55 idx_ = 44 numNodes = 2 numEdges = 0 numCmps = 2)
net(U0_REG_FILE/PLACE_HFSNET_1) has floating ports (dbId = 57 idx_ = 45 numNodes = 7 numEdges = 0 numCmps = 7)
net(U0_REG_FILE/PLACE_HFSNET_80) has floating ports (dbId = 59 idx_ = 46 numNodes = 10 numEdges = 0 numCmps = 10)
net(U0_REG_FILE/PLACE_HFSNET_81) has floating ports (dbId = 60 idx_ = 47 numNodes = 8 numEdges = 0 numCmps = 8)
net(DEF_DIV_RATIO[7]) has floating ports (dbId = 61 idx_ = 48 numNodes = 5 numEdges = 0 numCmps = 5)
net(DEF_DIV_RATIO[6]) has floating ports (dbId = 62 idx_ = 49 numNodes = 6 numEdges = 0 numCmps = 6)
net(DEF_DIV_RATIO[5]) has floating ports (dbId = 63 idx_ = 50 numNodes = 6 numEdges = 0 numCmps = 6)
net(DEF_DIV_RATIO[4]) has floating ports (dbId = 64 idx_ = 51 numNodes = 6 numEdges = 0 numCmps = 6)
net(DEF_DIV_RATIO[3]) has floating ports (dbId = 65 idx_ = 52 numNodes = 7 numEdges = 0 numCmps = 7)
net(DEF_DIV_RATIO[2]) has floating ports (dbId = 66 idx_ = 53 numNodes = 6 numEdges = 0 numCmps = 6)
net(DEF_DIV_RATIO[1]) has floating ports (dbId = 67 idx_ = 54 numNodes = 8 numEdges = 0 numCmps = 8)
net(DEF_DIV_RATIO[0]) has floating ports (dbId = 68 idx_ = 55 numNodes = 6 numEdges = 0 numCmps = 6)
net(U0_REG_FILE/PLACE_HFSNET_3) has floating ports (dbId = 70 idx_ = 57 numNodes = 7 numEdges = 0 numCmps = 7)
net(U0_REG_FILE/PLACE_HFSNET_5) has floating ports (dbId = 72 idx_ = 58 numNodes = 7 numEdges = 0 numCmps = 7)
net(DIV_RATIO[2]) has floating ports (dbId = 74 idx_ = 59 numNodes = 4 numEdges = 0 numCmps = 4)
net(DIV_RATIO[1]) has floating ports (dbId = 75 idx_ = 60 numNodes = 5 numEdges = 0 numCmps = 5)
net(DIV_RATIO[0]) has floating ports (dbId = 76 idx_ = 61 numNodes = 3 numEdges = 0 numCmps = 3)
net(UART_CONFIG[7]) has floating ports (dbId = 77 idx_ = 62 numNodes = 3 numEdges = 0 numCmps = 3)
net(UART_CONFIG[6]) has floating ports (dbId = 78 idx_ = 63 numNodes = 2 numEdges = 0 numCmps = 2)
net(UART_CONFIG[2]) has floating ports (dbId = 82 idx_ = 64 numNodes = 8 numEdges = 0 numCmps = 8)
net(UART_CONFIG[1]) has floating ports (dbId = 83 idx_ = 65 numNodes = 4 numEdges = 0 numCmps = 4)
net(UART_CONFIG[0]) has floating ports (dbId = 84 idx_ = 66 numNodes = 9 numEdges = 0 numCmps = 9)
net(Wr_D[7]) has floating ports (dbId = 85 idx_ = 67 numNodes = 2 numEdges = 0 numCmps = 2)
net(Wr_D[6]) has floating ports (dbId = 86 idx_ = 68 numNodes = 10 numEdges = 0 numCmps = 10)
net(Wr_D[5]) has floating ports (dbId = 87 idx_ = 69 numNodes = 10 numEdges = 0 numCmps = 10)
net(Wr_D[4]) has floating ports (dbId = 88 idx_ = 70 numNodes = 9 numEdges = 0 numCmps = 9)
net(Wr_D[3]) has floating ports (dbId = 89 idx_ = 71 numNodes = 5 numEdges = 0 numCmps = 5)
net(Wr_D[2]) has floating ports (dbId = 90 idx_ = 72 numNodes = 3 numEdges = 0 numCmps = 3)
net(Wr_D[1]) has floating ports (dbId = 91 idx_ = 73 numNodes = 2 numEdges = 0 numCmps = 2)
net(Wr_D[0]) has floating ports (dbId = 92 idx_ = 74 numNodes = 9 numEdges = 0 numCmps = 9)
net(Addr[3]) has floating ports (dbId = 93 idx_ = 75 numNodes = 2 numEdges = 0 numCmps = 2)
net(Addr[2]) has floating ports (dbId = 94 idx_ = 76 numNodes = 5 numEdges = 0 numCmps = 5)
net(Addr[1]) has floating ports (dbId = 95 idx_ = 77 numNodes = 4 numEdges = 0 numCmps = 4)
net(Addr[0]) has floating ports (dbId = 96 idx_ = 78 numNodes = 2 numEdges = 0 numCmps = 2)
net(Rd_D[7]) has floating ports (dbId = 97 idx_ = 79 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[6]) has floating ports (dbId = 98 idx_ = 80 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[5]) has floating ports (dbId = 99 idx_ = 81 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[4]) has floating ports (dbId = 100 idx_ = 82 numNodes = 3 numEdges = 0 numCmps = 3)
net(Rd_D[3]) has floating ports (dbId = 101 idx_ = 83 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[2]) has floating ports (dbId = 102 idx_ = 84 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[1]) has floating ports (dbId = 103 idx_ = 85 numNodes = 4 numEdges = 0 numCmps = 4)
net(Rd_D[0]) has floating ports (dbId = 104 idx_ = 86 numNodes = 4 numEdges = 0 numCmps = 4)
net(dftopt41) has floating ports (dbId = 111 idx_ = 90 numNodes = 4 numEdges = 0 numCmps = 4)
net(dftopt42) has floating ports (dbId = 113 idx_ = 91 numNodes = 5 numEdges = 0 numCmps = 5)
net(RD_DATA[7]) has floating ports (dbId = 121 idx_ = 92 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[6]) has floating ports (dbId = 122 idx_ = 93 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[5]) has floating ports (dbId = 123 idx_ = 94 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[4]) has floating ports (dbId = 124 idx_ = 95 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[3]) has floating ports (dbId = 125 idx_ = 96 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[2]) has floating ports (dbId = 126 idx_ = 97 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[1]) has floating ports (dbId = 127 idx_ = 98 numNodes = 3 numEdges = 0 numCmps = 3)
net(RD_DATA[0]) has floating ports (dbId = 128 idx_ = 99 numNodes = 3 numEdges = 0 numCmps = 3)
net(RX_P_DATA[7]) has floating ports (dbId = 129 idx_ = 100 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[6]) has floating ports (dbId = 130 idx_ = 101 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[5]) has floating ports (dbId = 131 idx_ = 102 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[4]) has floating ports (dbId = 132 idx_ = 103 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[3]) has floating ports (dbId = 133 idx_ = 104 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[2]) has floating ports (dbId = 134 idx_ = 105 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[1]) has floating ports (dbId = 135 idx_ = 106 numNodes = 6 numEdges = 0 numCmps = 6)
net(RX_P_DATA[0]) has floating ports (dbId = 136 idx_ = 107 numNodes = 5 numEdges = 0 numCmps = 5)
net(SYNC_RX_P_DATA[7]) has floating ports (dbId = 137 idx_ = 108 numNodes = 4 numEdges = 0 numCmps = 4)
net(SYNC_RX_P_DATA[6]) has floating ports (dbId = 138 idx_ = 109 numNodes = 4 numEdges = 0 numCmps = 4)
net(SYNC_RX_P_DATA[5]) has floating ports (dbId = 139 idx_ = 110 numNodes = 5 numEdges = 0 numCmps = 5)
net(SYNC_RX_P_DATA[4]) has floating ports (dbId = 140 idx_ = 111 numNodes = 5 numEdges = 0 numCmps = 5)
net(SYNC_RX_P_DATA[3]) has floating ports (dbId = 141 idx_ = 112 numNodes = 5 numEdges = 0 numCmps = 5)
net(SYNC_RX_P_DATA[2]) has floating ports (dbId = 142 idx_ = 113 numNodes = 5 numEdges = 0 numCmps = 5)
net(SYNC_RX_P_DATA[1]) has floating ports (dbId = 143 idx_ = 114 numNodes = 6 numEdges = 0 numCmps = 6)
net(SYNC_RX_P_DATA[0]) has floating ports (dbId = 144 idx_ = 115 numNodes = 7 numEdges = 0 numCmps = 7)
net(ALU_OUT[15]) has floating ports (dbId = 145 idx_ = 116 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[14]) has floating ports (dbId = 146 idx_ = 117 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[13]) has floating ports (dbId = 147 idx_ = 118 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[12]) has floating ports (dbId = 148 idx_ = 119 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[11]) has floating ports (dbId = 149 idx_ = 120 numNodes = 3 numEdges = 0 numCmps = 3)
net(aps_rename_14_) has floating ports (dbId = 150 idx_ = 121 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[9]) has floating ports (dbId = 151 idx_ = 122 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[8]) has floating ports (dbId = 152 idx_ = 123 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[7]) has floating ports (dbId = 153 idx_ = 124 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[6]) has floating ports (dbId = 154 idx_ = 125 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[5]) has floating ports (dbId = 155 idx_ = 126 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[4]) has floating ports (dbId = 156 idx_ = 127 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[3]) has floating ports (dbId = 157 idx_ = 128 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[2]) has floating ports (dbId = 158 idx_ = 129 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[1]) has floating ports (dbId = 159 idx_ = 130 numNodes = 3 numEdges = 0 numCmps = 3)
net(ALU_OUT[0]) has floating ports (dbId = 160 idx_ = 131 numNodes = 3 numEdges = 0 numCmps = 3)
net(FUN[3]) has floating ports (dbId = 161 idx_ = 132 numNodes = 2 numEdges = 0 numCmps = 2)
net(FUN[2]) has floating ports (dbId = 162 idx_ = 133 numNodes = 7 numEdges = 0 numCmps = 7)
net(FUN[1]) has floating ports (dbId = 163 idx_ = 134 numNodes = 5 numEdges = 0 numCmps = 5)
net(FUN[0]) has floating ports (dbId = 164 idx_ = 135 numNodes = 4 numEdges = 0 numCmps = 4)
net(WR_DATA[7]) has floating ports (dbId = 165 idx_ = 136 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[6]) has floating ports (dbId = 166 idx_ = 137 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[5]) has floating ports (dbId = 167 idx_ = 138 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[4]) has floating ports (dbId = 168 idx_ = 139 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[3]) has floating ports (dbId = 169 idx_ = 140 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[2]) has floating ports (dbId = 170 idx_ = 141 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[1]) has floating ports (dbId = 171 idx_ = 142 numNodes = 2 numEdges = 0 numCmps = 2)
net(WR_DATA[0]) has floating ports (dbId = 172 idx_ = 143 numNodes = 2 numEdges = 0 numCmps = 2)
net(U0_REG_FILE/PLACE_HFSNET_7) has floating ports (dbId = 173 idx_ = 144 numNodes = 7 numEdges = 0 numCmps = 7)
net(U0_REG_FILE/PLACE_HFSNET_9) has floating ports (dbId = 175 idx_ = 145 numNodes = 6 numEdges = 0 numCmps = 6)
net(U0_REG_FILE/PLACE_HFSNET_11) has floating ports (dbId = 177 idx_ = 147 numNodes = 7 numEdges = 0 numCmps = 7)
net(U0_MUX2x1/N0) has floating ports (dbId = 182 idx_ = 148 numNodes = 2 numEdges = 0 numCmps = 2)
net(U1_MUX2x1/N0) has floating ports (dbId = 187 idx_ = 149 numNodes = 2 numEdges = 0 numCmps = 2)
net(U2_MUX2x1/N0) has floating ports (dbId = 192 idx_ = 150 numNodes = 2 numEdges = 0 numCmps = 2)
net(U3_MUX2x1/N0) has floating ports (dbId = 197 idx_ = 151 numNodes = 2 numEdges = 0 numCmps = 2)
net(U4_MUX2x1/N0) has floating ports (dbId = 202 idx_ = 152 numNodes = 2 numEdges = 0 numCmps = 2)
net(U5_MUX2x1/N0) has floating ports (dbId = 207 idx_ = 153 numNodes = 2 numEdges = 0 numCmps = 2)
net(U6_MUX2x1/N0) has floating ports (dbId = 212 idx_ = 154 numNodes = 2 numEdges = 0 numCmps = 2)
net(optlc_net_5163) has floating ports (dbId = 213 idx_ = 155 numNodes = 3 numEdges = 0 numCmps = 3)
net(U0_REG_FILE/PLACE_HFSNET_12) has floating ports (dbId = 217 idx_ = 156 numNodes = 9 numEdges = 0 numCmps = 9)
net(optlc_net_5164) has floating ports (dbId = 220 idx_ = 157 numNodes = 2 numEdges = 0 numCmps = 2)
net(U0_REG_FILE/PLACE_HFSNET_13) has floating ports (dbId = 224 idx_ = 158 numNodes = 6 numEdges = 0 numCmps = 6)
net(TX_CLK_DIV/test_so_gOb8) has floating ports (dbId = 227 idx_ = 159 numNodes = 4 numEdges = 0 numCmps = 4)
net(optlc_net_5165) has floating ports (dbId = 238 idx_ = 160 numNodes = 7 numEdges = 0 numCmps = 7)
net(RST_SYNC_2/cts0) has floating ports (dbId = 240 idx_ = 161 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N1) has floating ports (dbId = 242 idx_ = 162 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N6) has floating ports (dbId = 244 idx_ = 163 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N17) has floating ports (dbId = 245 idx_ = 164 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N18) has floating ports (dbId = 246 idx_ = 165 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N19) has floating ports (dbId = 247 idx_ = 166 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N20) has floating ports (dbId = 248 idx_ = 167 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N21) has floating ports (dbId = 249 idx_ = 168 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N22) has floating ports (dbId = 250 idx_ = 169 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N23) has floating ports (dbId = 251 idx_ = 170 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N24) has floating ports (dbId = 252 idx_ = 171 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N25) has floating ports (dbId = 253 idx_ = 172 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N26) has floating ports (dbId = 254 idx_ = 173 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N27) has floating ports (dbId = 255 idx_ = 174 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N28) has floating ports (dbId = 256 idx_ = 175 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N29) has floating ports (dbId = 257 idx_ = 176 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/N30) has floating ports (dbId = 258 idx_ = 177 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n11) has floating ports (dbId = 259 idx_ = 178 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n12) has floating ports (dbId = 260 idx_ = 179 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/add_25/carry[6]) has floating ports (dbId = 261 idx_ = 180 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/add_25/carry[5]) has floating ports (dbId = 262 idx_ = 181 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/add_25/carry[4]) has floating ports (dbId = 263 idx_ = 182 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/add_25/carry[3]) has floating ports (dbId = 264 idx_ = 183 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/add_25/carry[2]) has floating ports (dbId = 265 idx_ = 184 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/add_25/carry[1]) has floating ports (dbId = 266 idx_ = 185 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n2) has floating ports (dbId = 268 idx_ = 186 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n3) has floating ports (dbId = 269 idx_ = 187 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n4) has floating ports (dbId = 270 idx_ = 188 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n5) has floating ports (dbId = 271 idx_ = 189 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n6) has floating ports (dbId = 272 idx_ = 190 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n7) has floating ports (dbId = 273 idx_ = 191 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n8) has floating ports (dbId = 274 idx_ = 192 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n9) has floating ports (dbId = 275 idx_ = 193 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n10) has floating ports (dbId = 276 idx_ = 194 numNodes = 3 numEdges = 0 numCmps = 3)
net(TX_CLK_DIV/n13) has floating ports (dbId = 277 idx_ = 195 numNodes = 4 numEdges = 0 numCmps = 4)
net(TX_CLK_DIV/n14) has floating ports (dbId = 278 idx_ = 196 numNodes = 8 numEdges = 0 numCmps = 8)
net(TX_CLK_DIV/n15) has floating ports (dbId = 279 idx_ = 197 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n16) has floating ports (dbId = 280 idx_ = 198 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n17) has floating ports (dbId = 281 idx_ = 199 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n18) has floating ports (dbId = 282 idx_ = 200 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n19) has floating ports (dbId = 283 idx_ = 201 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n20) has floating ports (dbId = 284 idx_ = 202 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n21) has floating ports (dbId = 285 idx_ = 203 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n22) has floating ports (dbId = 286 idx_ = 204 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n23) has floating ports (dbId = 287 idx_ = 205 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n24) has floating ports (dbId = 288 idx_ = 206 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n25) has floating ports (dbId = 289 idx_ = 207 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n26) has floating ports (dbId = 290 idx_ = 208 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n27) has floating ports (dbId = 291 idx_ = 209 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n28) has floating ports (dbId = 292 idx_ = 210 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n29) has floating ports (dbId = 293 idx_ = 211 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n30) has floating ports (dbId = 294 idx_ = 212 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n31) has floating ports (dbId = 295 idx_ = 213 numNodes = 2 numEdges = 0 numCmps = 2)
net(TX_CLK_DIV/n32) has floating ports (dbId = 296 idx_ = 214 numNodes = 2 numEdges = 0 numCmps = 2)

... and 2783 more nets has floating ports 

Total number of nets = 3023, of which 0 are not extracted
Total number of open nets = 2983, of which 0 are frozen

Check 3023 nets, 2983 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   70  Alloctr   70  Proc 1716 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.antenna                                          :	 true                
detail.force_end_on_preferred_grid                      :	 true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/9 Partitions, Violations =	0
Checked	2/9 Partitions, Violations =	0
Checked	3/9 Partitions, Violations =	0
Checked	4/9 Partitions, Violations =	0
Checked	5/9 Partitions, Violations =	0
Checked	6/9 Partitions, Violations =	0
Checked	7/9 Partitions, Violations =	0
Checked	8/9 Partitions, Violations =	0
Checked	9/9 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   84  Alloctr   85  Proc 1716 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    7194 micron
Total Number of Contacts =             1355
Total Number of Wires =                1335
Total Number of PtConns =              209
Total Number of Routed Wires =       1335
Total Routed Wire Length =           7161 micron
Total Number of Routed Contacts =       1355
	Layer          M1 :          1 micron
	Layer          M2 :        448 micron
	Layer          M3 :       3701 micron
	Layer          M4 :       2719 micron
	Layer          M5 :        309 micron
	Layer          M6 :         14 micron
	Layer          M7 :          0 micron
	Layer          M8 :          0 micron
	Layer          M9 :          0 micron
	Via        VIA56C :          6
	Via        VIA45C :          4
	Via   VIA45C(rot) :         46
	Via        VIA34C :        469
	Via   VIA23C(rot) :        417
	Via        VIA12C :        265
	Via        VIA12B :        148

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 


Verify Summary:

Total number of nets = 3023, of which 0 are not extracted
Total number of open nets = 2983, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


