<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: ADC group regular - Sequencer scan length</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">ADC group regular - Sequencer scan length<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___l_l___driver.html">STM32F4xx_LL_Driver</a> &raquo; <a class="el" href="group___a_d_c___l_l.html">ADC</a> &raquo; <a class="el" href="group___a_d_c___l_l___exported___constants.html">ADC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2a7652f545e01619eeb6c6266abad125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga2a7652f545e01619eeb6c6266abad125">LL_ADC_REG_SEQ_SCAN_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2a7652f545e01619eeb6c6266abad125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9aa6483504ce412fef84e3cf2dd586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaba9aa6483504ce412fef84e3cf2dd586">LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</a>&#160;&#160;&#160;(                                             <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gaba9aa6483504ce412fef84e3cf2dd586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d83439cf87943b96824bf87edd1d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gae7d83439cf87943b96824bf87edd1d85">LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</a>&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gae7d83439cf87943b96824bf87edd1d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73bcb62cdd2acbca096e05256d957fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga73bcb62cdd2acbca096e05256d957fcc">LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</a>&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga73bcb62cdd2acbca096e05256d957fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be51256dbbf26cc7f9bf5cba735f8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga0be51256dbbf26cc7f9bf5cba735f8b4">LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td></tr>
<tr class="separator:ga0be51256dbbf26cc7f9bf5cba735f8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cfed1e9a3868eaf5d526db60fd2b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gae9cfed1e9a3868eaf5d526db60fd2b6d">LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gae9cfed1e9a3868eaf5d526db60fd2b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9618f7be22a0f9d5a0d37d10deb0ed8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga9618f7be22a0f9d5a0d37d10deb0ed8d">LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:ga9618f7be22a0f9d5a0d37d10deb0ed8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50dd937cf25333fa2d8d36390cde22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab50dd937cf25333fa2d8d36390cde22f">LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</a>&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gab50dd937cf25333fa2d8d36390cde22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7952a369ebb0715cccb6f71c7fe1591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7952a369ebb0715cccb6f71c7fe1591b">LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                                             )</td></tr>
<tr class="separator:ga7952a369ebb0715cccb6f71c7fe1591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d84b01feda8dfcb30bacc2d5f07d1a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga4d84b01feda8dfcb30bacc2d5f07d1a3">LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                               | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga4d84b01feda8dfcb30bacc2d5f07d1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b111a3b05cbd4e2f75e8e8e07c630c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab6b111a3b05cbd4e2f75e8e8e07c630c">LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gab6b111a3b05cbd4e2f75e8e8e07c630c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94627326da9dd0af8d799da3b91b086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gaa94627326da9dd0af8d799da3b91b086">LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:gaa94627326da9dd0af8d799da3b91b086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8947b8c34fc3d4818051c04e83ba8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7b8947b8c34fc3d4818051c04e83ba8b">LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td></tr>
<tr class="separator:ga7b8947b8c34fc3d4818051c04e83ba8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013964c54fbd3c7cd3c92c72c4037690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga013964c54fbd3c7cd3c92c72c4037690">LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga013964c54fbd3c7cd3c92c72c4037690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c034633c54f908a8ecc682d46e1081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#gab9c034633c54f908a8ecc682d46e1081">LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td></tr>
<tr class="separator:gab9c034633c54f908a8ecc682d46e1081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7185ebf4324a9d1a7e5e0ac194424494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___l_l___e_c___r_e_g___s_e_q___s_c_a_n___l_e_n_g_t_h.html#ga7185ebf4324a9d1a7e5e0ac194424494">LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td></tr>
<tr class="separator:ga7185ebf4324a9d1a7e5e0ac194424494"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2a7652f545e01619eeb6c6266abad125" name="ga2a7652f545e01619eeb6c6266abad125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a7652f545e01619eeb6c6266abad125">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_DISABLE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) </p>

</div>
</div>
<a id="ga4d84b01feda8dfcb30bacc2d5f07d1a3" name="ga4d84b01feda8dfcb30bacc2d5f07d1a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d84b01feda8dfcb30bacc2d5f07d1a3">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                               | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 10 ranks in the sequence </p>

</div>
</div>
<a id="gab6b111a3b05cbd4e2f75e8e8e07c630c" name="gab6b111a3b05cbd4e2f75e8e8e07c630c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b111a3b05cbd4e2f75e8e8e07c630c">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 11 ranks in the sequence </p>

</div>
</div>
<a id="gaa94627326da9dd0af8d799da3b91b086" name="gaa94627326da9dd0af8d799da3b91b086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa94627326da9dd0af8d799da3b91b086">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 12 ranks in the sequence </p>

</div>
</div>
<a id="ga7b8947b8c34fc3d4818051c04e83ba8b" name="ga7b8947b8c34fc3d4818051c04e83ba8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8947b8c34fc3d4818051c04e83ba8b">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 13 ranks in the sequence </p>

</div>
</div>
<a id="ga013964c54fbd3c7cd3c92c72c4037690" name="ga013964c54fbd3c7cd3c92c72c4037690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga013964c54fbd3c7cd3c92c72c4037690">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 14 ranks in the sequence </p>

</div>
</div>
<a id="gab9c034633c54f908a8ecc682d46e1081" name="gab9c034633c54f908a8ecc682d46e1081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c034633c54f908a8ecc682d46e1081">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 15 ranks in the sequence </p>

</div>
</div>
<a id="ga7185ebf4324a9d1a7e5e0ac194424494" name="ga7185ebf4324a9d1a7e5e0ac194424494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7185ebf4324a9d1a7e5e0ac194424494">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 16 ranks in the sequence </p>

</div>
</div>
<a id="gaba9aa6483504ce412fef84e3cf2dd586" name="gaba9aa6483504ce412fef84e3cf2dd586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9aa6483504ce412fef84e3cf2dd586">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS&#160;&#160;&#160;(                                             <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 2 ranks in the sequence </p>

</div>
</div>
<a id="gae7d83439cf87943b96824bf87edd1d85" name="gae7d83439cf87943b96824bf87edd1d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d83439cf87943b96824bf87edd1d85">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 3 ranks in the sequence </p>

</div>
</div>
<a id="ga73bcb62cdd2acbca096e05256d957fcc" name="ga73bcb62cdd2acbca096e05256d957fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73bcb62cdd2acbca096e05256d957fcc">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS&#160;&#160;&#160;(                              <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 4 ranks in the sequence </p>

</div>
</div>
<a id="ga0be51256dbbf26cc7f9bf5cba735f8b4" name="ga0be51256dbbf26cc7f9bf5cba735f8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0be51256dbbf26cc7f9bf5cba735f8b4">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                              )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 5 ranks in the sequence </p>

</div>
</div>
<a id="gae9cfed1e9a3868eaf5d526db60fd2b6d" name="gae9cfed1e9a3868eaf5d526db60fd2b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9cfed1e9a3868eaf5d526db60fd2b6d">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>                | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 6 ranks in the sequence </p>

</div>
</div>
<a id="ga9618f7be22a0f9d5a0d37d10deb0ed8d" name="ga9618f7be22a0f9d5a0d37d10deb0ed8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9618f7be22a0f9d5a0d37d10deb0ed8d">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>               )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 7 ranks in the sequence </p>

</div>
</div>
<a id="gab50dd937cf25333fa2d8d36390cde22f" name="gab50dd937cf25333fa2d8d36390cde22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab50dd937cf25333fa2d8d36390cde22f">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS&#160;&#160;&#160;(               <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 8 ranks in the sequence </p>

</div>
</div>
<a id="ga7952a369ebb0715cccb6f71c7fe1591b" name="ga7952a369ebb0715cccb6f71c7fe1591b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7952a369ebb0715cccb6f71c7fe1591b">&#9670;&nbsp;</a></span>LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>                                             )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC group regular sequencer enable with 9 ranks in the sequence </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
