

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 15 14:24:47 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %A" [src/EucHW.cpp:19]   --->   Operation 15 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %A_read" [src/EucHW.cpp:19]   --->   Operation 16 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %trunc_ln19" [src/EucHW.cpp:19]   --->   Operation 17 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %B" [src/EucHW.cpp:19]   --->   Operation 18 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i64 %B_read" [src/EucHW.cpp:19]   --->   Operation 19 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %trunc_ln19_1" [src/EucHW.cpp:19]   --->   Operation 20 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%sub_ln19 = sub i9 %sext_ln19, i9 %sext_ln19_1" [src/EucHW.cpp:19]   --->   Operation 21 'sub' 'sub_ln19' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i9 %sub_ln19" [src/EucHW.cpp:19]   --->   Operation 22 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.45ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 23 'mul' 'result' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 8, i32 15" [src/EucHW.cpp:19]   --->   Operation 24 'partselect' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i8 %trunc_ln19_2" [src/EucHW.cpp:19]   --->   Operation 25 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 8, i32 15" [src/EucHW.cpp:19]   --->   Operation 26 'partselect' 'trunc_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i8 %trunc_ln19_3" [src/EucHW.cpp:19]   --->   Operation 27 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.11ns)   --->   "%sub_ln19_1 = sub i9 %sext_ln19_3, i9 %sext_ln19_4" [src/EucHW.cpp:19]   --->   Operation 28 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 16, i32 23" [src/EucHW.cpp:19]   --->   Operation 29 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i8 %trunc_ln19_4" [src/EucHW.cpp:19]   --->   Operation 30 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 16, i32 23" [src/EucHW.cpp:19]   --->   Operation 31 'partselect' 'trunc_ln19_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i8 %trunc_ln19_5" [src/EucHW.cpp:19]   --->   Operation 32 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.11ns)   --->   "%sub_ln19_2 = sub i9 %sext_ln19_6, i9 %sext_ln19_7" [src/EucHW.cpp:19]   --->   Operation 33 'sub' 'sub_ln19_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 24, i32 31" [src/EucHW.cpp:19]   --->   Operation 34 'partselect' 'trunc_ln19_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i8 %trunc_ln19_6" [src/EucHW.cpp:19]   --->   Operation 35 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 24, i32 31" [src/EucHW.cpp:19]   --->   Operation 36 'partselect' 'trunc_ln19_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i8 %trunc_ln19_7" [src/EucHW.cpp:19]   --->   Operation 37 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.11ns)   --->   "%sub_ln19_3 = sub i9 %sext_ln19_9, i9 %sext_ln19_10" [src/EucHW.cpp:19]   --->   Operation 38 'sub' 'sub_ln19_3' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i9 %sub_ln19_3" [src/EucHW.cpp:19]   --->   Operation 39 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 40 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 32, i32 39" [src/EucHW.cpp:19]   --->   Operation 41 'partselect' 'trunc_ln19_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i8 %trunc_ln19_8" [src/EucHW.cpp:19]   --->   Operation 42 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 32, i32 39" [src/EucHW.cpp:19]   --->   Operation 43 'partselect' 'trunc_ln19_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i8 %trunc_ln19_9" [src/EucHW.cpp:19]   --->   Operation 44 'sext' 'sext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.11ns)   --->   "%sub_ln19_4 = sub i9 %sext_ln19_12, i9 %sext_ln19_13" [src/EucHW.cpp:19]   --->   Operation 45 'sub' 'sub_ln19_4' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 40, i32 47" [src/EucHW.cpp:19]   --->   Operation 46 'partselect' 'trunc_ln19_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i8 %trunc_ln19_s" [src/EucHW.cpp:19]   --->   Operation 47 'sext' 'sext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 40, i32 47" [src/EucHW.cpp:19]   --->   Operation 48 'partselect' 'trunc_ln19_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i8 %trunc_ln19_10" [src/EucHW.cpp:19]   --->   Operation 49 'sext' 'sext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.11ns)   --->   "%sub_ln19_5 = sub i9 %sext_ln19_15, i9 %sext_ln19_16" [src/EucHW.cpp:19]   --->   Operation 50 'sub' 'sub_ln19_5' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i9 %sub_ln19_5" [src/EucHW.cpp:19]   --->   Operation 51 'sext' 'sext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 52 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 48, i32 55" [src/EucHW.cpp:19]   --->   Operation 53 'partselect' 'trunc_ln19_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln19_18 = sext i8 %trunc_ln19_11" [src/EucHW.cpp:19]   --->   Operation 54 'sext' 'sext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 48, i32 55" [src/EucHW.cpp:19]   --->   Operation 55 'partselect' 'trunc_ln19_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln19_19 = sext i8 %trunc_ln19_12" [src/EucHW.cpp:19]   --->   Operation 56 'sext' 'sext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.11ns)   --->   "%sub_ln19_6 = sub i9 %sext_ln19_18, i9 %sext_ln19_19" [src/EucHW.cpp:19]   --->   Operation 57 'sub' 'sub_ln19_6' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %A_read, i32 56, i32 63" [src/EucHW.cpp:19]   --->   Operation 58 'partselect' 'trunc_ln19_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln19_21 = sext i8 %trunc_ln19_13" [src/EucHW.cpp:19]   --->   Operation 59 'sext' 'sext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %B_read, i32 56, i32 63" [src/EucHW.cpp:19]   --->   Operation 60 'partselect' 'trunc_ln19_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln19_22 = sext i8 %trunc_ln19_14" [src/EucHW.cpp:19]   --->   Operation 61 'sext' 'sext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.11ns)   --->   "%sub_ln19_7 = sub i9 %sext_ln19_21, i9 %sext_ln19_22" [src/EucHW.cpp:19]   --->   Operation 62 'sub' 'sub_ln19_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19_23 = sext i9 %sub_ln19_7" [src/EucHW.cpp:19]   --->   Operation 63 'sext' 'sext_ln19_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [3/3] (1.45ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 64 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 65 [2/3] (1.45ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 65 'mul' 'result' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 66 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 67 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [2/3] (1.45ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 68 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.56>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln19)   --->   "%result = mul i18 %sext_ln19_2, i18 %sext_ln19_2" [src/EucHW.cpp:19]   --->   Operation 69 'mul' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i9 %sub_ln19_1" [src/EucHW.cpp:19]   --->   Operation 70 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (4.46ns)   --->   "%mul_ln19 = mul i18 %sext_ln19_5, i18 %sext_ln19_5" [src/EucHW.cpp:19]   --->   Operation 71 'mul' 'mul_ln19' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i9 %sub_ln19_2" [src/EucHW.cpp:19]   --->   Operation 72 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (4.46ns)   --->   "%mul_ln19_1 = mul i18 %sext_ln19_8, i18 %sext_ln19_8" [src/EucHW.cpp:19]   --->   Operation 73 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_1)   --->   "%mul_ln19_2 = mul i18 %sext_ln19_11, i18 %sext_ln19_11" [src/EucHW.cpp:19]   --->   Operation 74 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i9 %sub_ln19_4" [src/EucHW.cpp:19]   --->   Operation 75 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.46ns)   --->   "%mul_ln19_3 = mul i18 %sext_ln19_14, i18 %sext_ln19_14" [src/EucHW.cpp:19]   --->   Operation 76 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_3)   --->   "%mul_ln19_4 = mul i18 %sext_ln19_17, i18 %sext_ln19_17" [src/EucHW.cpp:19]   --->   Operation 77 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln19_20 = sext i9 %sub_ln19_6" [src/EucHW.cpp:19]   --->   Operation 78 'sext' 'sext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (4.46ns)   --->   "%mul_ln19_5 = mul i18 %sext_ln19_20, i18 %sext_ln19_20" [src/EucHW.cpp:19]   --->   Operation 79 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 4.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln19_4)   --->   "%mul_ln19_6 = mul i18 %sext_ln19_23, i18 %sext_ln19_23" [src/EucHW.cpp:19]   --->   Operation 80 'mul' 'mul_ln19_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i18 %mul_ln19, i18 %result" [src/EucHW.cpp:19]   --->   Operation 81 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_1 = add i18 %mul_ln19_1, i18 %mul_ln19_2" [src/EucHW.cpp:19]   --->   Operation 82 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_3 = add i18 %mul_ln19_3, i18 %mul_ln19_4" [src/EucHW.cpp:19]   --->   Operation 83 'add' 'add_ln19_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_4 = add i18 %mul_ln19_5, i18 %mul_ln19_6" [src/EucHW.cpp:19]   --->   Operation 84 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.56>
ST_4 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19 = add i18 %mul_ln19, i18 %result" [src/EucHW.cpp:19]   --->   Operation 85 'add' 'add_ln19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln19_24 = sext i18 %add_ln19" [src/EucHW.cpp:19]   --->   Operation 86 'sext' 'sext_ln19_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_1 = add i18 %mul_ln19_1, i18 %mul_ln19_2" [src/EucHW.cpp:19]   --->   Operation 87 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln19_25 = sext i18 %add_ln19_1" [src/EucHW.cpp:19]   --->   Operation 88 'sext' 'sext_ln19_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.21ns)   --->   "%add_ln19_2 = add i19 %sext_ln19_25, i19 %sext_ln19_24" [src/EucHW.cpp:19]   --->   Operation 89 'add' 'add_ln19_2' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln19_26 = sext i19 %add_ln19_2" [src/EucHW.cpp:19]   --->   Operation 90 'sext' 'sext_ln19_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_3 = add i18 %mul_ln19_3, i18 %mul_ln19_4" [src/EucHW.cpp:19]   --->   Operation 91 'add' 'add_ln19_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln19_27 = sext i18 %add_ln19_3" [src/EucHW.cpp:19]   --->   Operation 92 'sext' 'sext_ln19_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln19_4 = add i18 %mul_ln19_5, i18 %mul_ln19_6" [src/EucHW.cpp:19]   --->   Operation 93 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln19_28 = sext i18 %add_ln19_4" [src/EucHW.cpp:19]   --->   Operation 94 'sext' 'sext_ln19_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.21ns)   --->   "%add_ln19_5 = add i19 %sext_ln19_28, i19 %sext_ln19_27" [src/EucHW.cpp:19]   --->   Operation 95 'add' 'add_ln19_5' <Predicate = true> <Delay = 2.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln19_29 = sext i19 %add_ln19_5" [src/EucHW.cpp:19]   --->   Operation 96 'sext' 'sext_ln19_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (2.25ns)   --->   "%result_2 = add i20 %sext_ln19_29, i20 %sext_ln19_26" [src/EucHW.cpp:19]   --->   Operation 97 'add' 'result_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 98 [10/10] (5.88ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 98 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 99 [9/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 99 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 100 [8/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 100 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 101 [7/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 101 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 102 [6/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 102 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 103 [5/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 103 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 104 [4/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 104 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 105 [3/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 105 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 106 [2/10] (7.00ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 106 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.10>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/10] (5.10ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i20 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 114 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 115 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln840" [src/EucHW.cpp:22]   --->   Operation 116 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [src/EucHW.cpp:23]   --->   Operation 117 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.57ns
The critical path consists of the following:
	wire read operation ('A_read', src/EucHW.cpp:19) on port 'A' (src/EucHW.cpp:19) [11]  (0 ns)
	'sub' operation ('sub_ln19', src/EucHW.cpp:19) [17]  (2.12 ns)
	'mul' operation of DSP[69] ('result', src/EucHW.cpp:19) [19]  (1.45 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'mul' operation of DSP[69] ('result', src/EucHW.cpp:19) [19]  (1.45 ns)

 <State 3>: 6.56ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', src/EucHW.cpp:19) [26]  (4.46 ns)
	'add' operation of DSP[69] ('add_ln19', src/EucHW.cpp:19) [69]  (2.1 ns)

 <State 4>: 6.57ns
The critical path consists of the following:
	'add' operation of DSP[69] ('add_ln19', src/EucHW.cpp:19) [69]  (2.1 ns)
	'add' operation ('add_ln19_2', src/EucHW.cpp:19) [73]  (2.22 ns)
	'add' operation ('result', src/EucHW.cpp:19) [81]  (2.25 ns)

 <State 5>: 5.89ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (5.89 ns)

 <State 6>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 7>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 8>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 9>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 10>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 11>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 12>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 13>: 7.01ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (7.01 ns)

 <State 14>: 5.1ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [82]  (5.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
