# 4.5.2.4 Extended Single-Operand (Format II) Instructions

Extended MSP430X Format II instructions are listed in Table 4-14.

<a id="table-4-14"></a>

| Mnemonic      | Operands | Operation                                                      | n       | V   | N   | Z   | C   |
| ------------- | -------- | -------------------------------------------------------------- | ------- | --- | --- | --- | --- |
| CALLA         | dst      | Call indirect to subroutine (20-bit address)                   |         | –   | –   | –   | –   |
| POPM.A        | #n, Rdst | Pop n 20-bit registers from stack                              | 1 to 16 | –   | –   | –   | –   |
| POPM.W        | #n, Rdst | Pop n 16-bit registers from stack                              | 1 to 16 | –   | –   | –   | –   |
| PUSHM.A       | #n, Rsrc | Push n 20-bit registers to stack                               | 1 to 16 | –   | –   | –   | –   |
| PUSHM.W       | #n, Rsrc | Push n 16-bit registers to stack                               | 1 to 16 | –   | –   | –   | –   |
| PUSHX(.B, .A) | src      | Push 8-, 16-, or 20-bit source to stack                        |         | –   | –   | –   | –   |
| RRCM(.A)      | #n, Rdst | Rotate right Rdst n bits through carry (16-, 20-bit register)  | 1 to 4  | 0   | \*  | \*  | \*  |
| RRUM(.A)      | #n, Rdst | Rotate right Rdst n bits unsigned (16-, 20-bit register)       | 1 to 4  | 0   | \*  | \*  | \*  |
| RRAM(.A)      | #n, Rdst | Rotate right Rdst n bits arithmetically (16-, 20-bit register) | 1 to 4  | 0   | \*  | \*  | \*  |
| RLAM(.A)      | #n, Rdst | Rotate left Rdst n bits arithmetically (16-, 20-bit register)  | 1 to 4  | \*  | \*  | \*  | \*  |
| RRCX(.B, .A)  | dst      | Rotate right dst through carry (8-, 16-, 20-bit data)          | 1       | 0   | \*  | \*  | \*  |
| RRUX(.B, .A)  | Rdst     | Rotate right dst unsigned (8-, 16-, 20-bit)                    | 1       | 0   | \*  | \*  | \*  |
| RRAX(.B, .A)  | dst      | Rotate right dst arithmetically                                | 1       | 0   | \*  | \*  | \*  |
| SWPBX(.A)     | dst      | Exchange low byte with high byte                               | 1       | –   | –   | –   | –   |
| SXTX(.A)      | Rdst     | Bit7 → bit8...bit19                                            | 1       | 0   | \*  | \*  | Z   |
| SXTX(.A)      | dst      | Bit7 → bit8...MSB                                              | 1       | 0   | \*  | \*  | Z   |

- \* = Status bit is affected.
- – = Status bit is not affected.
- 0 = Status bit is cleared.
- 1 = Status bit is set.

**Table 4-14. Extended Single-Operand Instructions**

The three possible addressing mode combinations for Format II instructions are shown in Figure 4-31.

<a id="figure-4-31"></a>

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | 0   | 0   | ZC  | \#  | A/L | 0   | 0   | RC  | RC  | RC  | RC  |
| OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | B/W | 0   | 0   | dst | dst | dst | dst |

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | 0   | 0   | 0   | 0   | A/L | 0   | 0   | 0   | 0   | 0   | 0   |
| OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | B/W | 1   | x   | dst | dst | dst | dst |

| 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 0   | 0   | 0   | 1   | 1   | 0   | 0   | 0   | 0   | A/L | 0   | 0   | D19 | D18 | D17 | D16 |
| OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | OC  | B/W | x   | 1   | dst | dst | dst | dst |
| D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |

- OC - Opcode
- RC - Repetition Count
- Dx - Destination Value<sub>bit</bit>

**Figure 4-31. Extended Format II Instruction Format**
