// Seed: 1796942802
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = (1'b0);
  wire id_3, id_4, id_5, id_6;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output tri id_2,
    output wand void id_3,
    input wand id_4,
    inout uwire id_5,
    output tri0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9
);
  wire id_11;
  module_0(
      id_11, id_11
  ); id_12(
      id_0, 1, 1, 1 - !id_6
  );
  wire id_13;
endmodule
