$comment
	File created using the following command:
		vcd file Elevador_BetaV2.msim.vcd -direction
$end
$date
	Thu May 11 16:48:34 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Elevador_BetaV2_vlg_vec_tst $end
$var reg 5 ! BC [4:0] $end
$var reg 5 " BE [4:0] $end
$var reg 1 # CLK $end
$var wire 1 $ Enable $end
$var wire 1 % FIFO [2] $end
$var wire 1 & FIFO [1] $end
$var wire 1 ' FIFO [0] $end
$var wire 1 ( Igual $end
$var wire 1 ) Maior $end
$var wire 1 * Menor $end
$var wire 1 + OA $end
$var wire 1 , OB $end
$var wire 1 - OC $end
$var wire 1 . OD $end
$var wire 1 / OE $end
$var wire 1 0 OF $end
$var wire 1 1 OG $end
$var wire 1 2 Rd $end
$var wire 1 3 WR $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : Menor~output_o $end
$var wire 1 ; Igual~output_o $end
$var wire 1 < Maior~output_o $end
$var wire 1 = OA~output_o $end
$var wire 1 > OB~output_o $end
$var wire 1 ? OC~output_o $end
$var wire 1 @ OD~output_o $end
$var wire 1 A OE~output_o $end
$var wire 1 B OF~output_o $end
$var wire 1 C OG~output_o $end
$var wire 1 D Enable~output_o $end
$var wire 1 E WR~output_o $end
$var wire 1 F Rd~output_o $end
$var wire 1 G FIFO[2]~output_o $end
$var wire 1 H FIFO[1]~output_o $end
$var wire 1 I FIFO[0]~output_o $end
$var wire 1 J CLK~input_o $end
$var wire 1 K CLK~inputclkctrl_outclk $end
$var wire 1 L BE[1]~input_o $end
$var wire 1 M inst7|inst8|inst7~combout $end
$var wire 1 N inst7|inst8|inst~q $end
$var wire 1 O inst7|inst8|inst8~0_combout $end
$var wire 1 P inst7|inst8|inst1~q $end
$var wire 1 Q BE[2]~input_o $end
$var wire 1 R inst7|inst7|inst7~combout $end
$var wire 1 S inst7|inst7|inst~q $end
$var wire 1 T inst7|inst7|inst8~0_combout $end
$var wire 1 U inst7|inst7|inst1~q $end
$var wire 1 V BE[0]~input_o $end
$var wire 1 W inst7|inst9|inst7~combout $end
$var wire 1 X inst7|inst9|inst~q $end
$var wire 1 Y inst7|inst9|inst8~0_combout $end
$var wire 1 Z inst7|inst9|inst1~q $end
$var wire 1 [ BE[4]~input_o $end
$var wire 1 \ inst7|inst5|inst7~combout $end
$var wire 1 ] inst7|inst5|inst~q $end
$var wire 1 ^ inst7|inst5|inst8~0_combout $end
$var wire 1 _ inst7|inst5|inst1~q $end
$var wire 1 ` BE[3]~input_o $end
$var wire 1 a inst7|inst6|inst7~combout $end
$var wire 1 b inst7|inst6|inst~q $end
$var wire 1 c inst7|inst6|inst8~0_combout $end
$var wire 1 d inst7|inst6|inst1~q $end
$var wire 1 e inst|inst6|inst|$00000|auto_generated|result_node[0]~17_combout $end
$var wire 1 f inst|inst6|inst|$00000|auto_generated|result_node[0]~18_combout $end
$var wire 1 g BC[1]~input_o $end
$var wire 1 h inst7|inst1|inst7~combout $end
$var wire 1 i inst7|inst1|inst~q $end
$var wire 1 j inst7|inst1|inst8~0_combout $end
$var wire 1 k inst7|inst1|inst1~q $end
$var wire 1 l BC[3]~input_o $end
$var wire 1 m inst7|inst3|inst7~combout $end
$var wire 1 n inst7|inst3|inst~q $end
$var wire 1 o inst7|inst3|inst8~0_combout $end
$var wire 1 p inst7|inst3|inst1~q $end
$var wire 1 q BC[0]~input_o $end
$var wire 1 r inst7|inst|inst7~combout $end
$var wire 1 s inst7|inst|inst~q $end
$var wire 1 t inst7|inst|inst8~0_combout $end
$var wire 1 u inst7|inst|inst1~q $end
$var wire 1 v BC[2]~input_o $end
$var wire 1 w inst7|inst2|inst7~combout $end
$var wire 1 x inst7|inst2|inst~q $end
$var wire 1 y inst7|inst2|inst8~0_combout $end
$var wire 1 z inst7|inst2|inst1~q $end
$var wire 1 { inst|inst6|inst|$00000|auto_generated|result_node[0]~14_combout $end
$var wire 1 | BC[4]~input_o $end
$var wire 1 } inst7|inst4|inst7~combout $end
$var wire 1 ~ inst7|inst4|inst~q $end
$var wire 1 !! inst7|inst4|inst8~0_combout $end
$var wire 1 "! inst7|inst4|inst1~q $end
$var wire 1 #! inst|inst6|inst|$00000|auto_generated|result_node[0]~13_combout $end
$var wire 1 $! inst|inst6|inst|$00000|auto_generated|result_node[0]~12_combout $end
$var wire 1 %! inst|inst6|inst|$00000|auto_generated|result_node[0]~15_combout $end
$var wire 1 &! inst|inst6|inst|$00000|auto_generated|result_node[0]~16_combout $end
$var wire 1 '! inst|inst6|inst|$00000|auto_generated|result_node[1]~2_combout $end
$var wire 1 (! inst|inst6|inst|$00000|auto_generated|result_node[1]~3_combout $end
$var wire 1 )! inst|inst6|inst|$00000|auto_generated|result_node[1]~4_combout $end
$var wire 1 *! inst|inst6|inst|$00000|auto_generated|result_node[1]~0_combout $end
$var wire 1 +! inst|inst6|inst|$00000|auto_generated|result_node[1]~1_combout $end
$var wire 1 ,! inst|inst6|inst|$00000|auto_generated|result_node[1]~5_combout $end
$var wire 1 -! inst|inst6|inst|$00000|auto_generated|result_node[1]~6_combout $end
$var wire 1 .! inst|inst6|inst|$00000|auto_generated|result_node[2]~8_combout $end
$var wire 1 /! inst|inst6|inst|$00000|auto_generated|result_node[2]~9_combout $end
$var wire 1 0! inst|inst6|inst|$00000|auto_generated|result_node[2]~10_combout $end
$var wire 1 1! inst|inst6|inst|$00000|auto_generated|result_node[2]~7_combout $end
$var wire 1 2! inst|inst6|inst|$00000|auto_generated|result_node[2]~11_combout $end
$var wire 1 3! inst|inst2~combout $end
$var wire 1 4! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout $end
$var wire 1 5! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT $end
$var wire 1 6! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout $end
$var wire 1 7! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout $end
$var wire 1 8! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout $end
$var wire 1 9! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout $end
$var wire 1 :! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_non_empty~q $end
$var wire 1 ;! inst8|myFIFO|auto_generated|dpfifo|fifo_state|_~0_combout $end
$var wire 1 <! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT $end
$var wire 1 =! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout $end
$var wire 1 >! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT $end
$var wire 1 ?! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout $end
$var wire 1 @! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~0_combout $end
$var wire 1 A! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~1_combout $end
$var wire 1 B! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~2_combout $end
$var wire 1 C! inst8|myFIFO|auto_generated|dpfifo|fifo_state|b_full~q $end
$var wire 1 D! inst8|myFIFO|auto_generated|dpfifo|valid_wreq~combout $end
$var wire 1 E! inst8|myFIFO|auto_generated|dpfifo|fifo_state|valid_rreq~combout $end
$var wire 1 F! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout $end
$var wire 1 G! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT $end
$var wire 1 H! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout $end
$var wire 1 I! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT $end
$var wire 1 J! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout $end
$var wire 1 K! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT $end
$var wire 1 L! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout $end
$var wire 1 M! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout $end
$var wire 1 N! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT $end
$var wire 1 O! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout $end
$var wire 1 P! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT $end
$var wire 1 Q! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout $end
$var wire 1 R! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT $end
$var wire 1 S! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout $end
$var wire 1 T! inst5|inst|Selector0~0_combout $end
$var wire 1 U! inst5|inst|Selector4~0_combout $end
$var wire 1 V! inst5|inst|Selector4~1_combout $end
$var wire 1 W! inst5|inst|fstate.A4~q $end
$var wire 1 X! inst2|sub|88~1_combout $end
$var wire 1 Y! inst2|sub|88~2_combout $end
$var wire 1 Z! inst2|sub|84~combout $end
$var wire 1 [! inst5|inst|Selector0~1_combout $end
$var wire 1 \! inst5|inst|fstate.T~q $end
$var wire 1 ]! inst5|inst|Selector1~0_combout $end
$var wire 1 ^! inst5|inst|Selector1~1_combout $end
$var wire 1 _! inst5|inst|fstate.A1~q $end
$var wire 1 `! inst5|inst|Selector2~0_combout $end
$var wire 1 a! inst5|inst|Selector2~1_combout $end
$var wire 1 b! inst5|inst|fstate.A2~q $end
$var wire 1 c! inst5|inst|Selector3~0_combout $end
$var wire 1 d! inst5|inst|Selector3~1_combout $end
$var wire 1 e! inst5|inst|fstate.A3~q $end
$var wire 1 f! inst2|sub|89~combout $end
$var wire 1 g! inst2|sub|109~0_combout $end
$var wire 1 h! inst2|sub|109~1_combout $end
$var wire 1 i! inst2|sub|85~combout $end
$var wire 1 j! inst14|81~0_combout $end
$var wire 1 k! inst14|4~0_combout $end
$var wire 1 l! inst14|85~0_combout $end
$var wire 1 m! inst14|86~0_combout $end
$var wire 1 n! inst14|38~combout $end
$var wire 1 o! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] $end
$var wire 1 p! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] $end
$var wire 1 q! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] $end
$var wire 1 r! inst8|myFIFO|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $end
$var wire 1 s! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $end
$var wire 1 t! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $end
$var wire 1 u! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $end
$var wire 1 v! inst8|myFIFO|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $end
$var wire 1 w! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $end
$var wire 1 x! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] $end
$var wire 1 y! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] $end
$var wire 1 z! inst8|myFIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $end
$var wire 1 {! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [2] $end
$var wire 1 |! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [1] $end
$var wire 1 }! inst8|myFIFO|auto_generated|dpfifo|FIFOram|q_b [0] $end
$var wire 1 ~! inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 !" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 "" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 #" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 $" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 %" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 &" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 '" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 (" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 )" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 *" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 +" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 ," inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 -" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 ." inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 /" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 0" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 1" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 2" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 3" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 4" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 5" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 6" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 7" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 8" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 9" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 :" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 ;" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 <" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 =" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 >" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 ?" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 @" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 A" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 B" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 C" inst8|myFIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b0 "
0#
1$
0'
0&
0%
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
15
x6
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
1C
1D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
1(!
0)!
1*!
1+!
0,!
0-!
1.!
0/!
00!
11!
02!
03!
14!
15!
16!
17!
08!
09!
0:!
0;!
1<!
1=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
1I!
0J!
0K!
0L!
1M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
1l!
0m!
0n!
0r!
0q!
0p!
0o!
0v!
0u!
0t!
0s!
0z!
0y!
0x!
0w!
0}!
0|!
0{!
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
$end
#20000
1#
b0 !
1J
0q
1K
0t
1u
0(!
1{
1r
1%!
13!
1&!
1I
1E
1;!
1D!
13
1'
19!
1>!
05!
0<!
0?!
06!
0=!
#40000
b10000 !
0#
1|
0J
0K
1!!
#60000
b0 !
1#
0|
1J
1K
0!!
1z!
1v!
1:!
1"!
0u
1s
1G!
07!
1<!
18!
1/!
0%!
0{
0F!
04!
1}
0r
10!
1%!
1H!
1=!
03!
0&!
0I
0E
0;!
0D!
03
0'
12!
13!
1&!
1I
1E
1G
0>!
0<!
1D!
1;!
1%
13
1'
1>!
1<!
1?!
0=!
0?!
1=!
#80000
0#
0J
0K
#100000
1#
1J
1K
1y!
0z!
1u!
0v!
0"!
1~
0s
0I!
0G!
0>!
17!
0<!
0/!
1(!
0%!
0H!
1F!
0=!
14!
0}
1I!
1>!
00!
1J!
1H!
1?!
1=!
0&!
0I
0'
0J!
0?!
02!
0G
0D!
0%
03!
0E
1<!
0;!
03
0=!
#120000
0#
0J
0K
#140000
1#
1J
1K
0~
#160000
0#
0J
0K
#180000
1#
1J
1K
#200000
0#
0J
0K
#220000
1#
1J
1K
#240000
0#
0J
0K
#260000
1#
1J
1K
#280000
0#
0J
0K
#300000
1#
1J
1K
#320000
0#
0J
0K
#340000
1#
1J
1K
#360000
0#
0J
0K
#380000
1#
1J
1K
#400000
0#
0J
0K
#420000
1#
1J
1K
#440000
0#
0J
0K
#460000
1#
1J
1K
#480000
0#
0J
0K
#500000
1#
1J
1K
#520000
0#
0J
0K
#540000
1#
1J
1K
#560000
0#
0J
0K
#580000
1#
1J
1K
#600000
0#
0J
0K
#620000
1#
1J
1K
#640000
0#
0J
0K
#660000
1#
1J
1K
#680000
0#
0J
0K
#700000
1#
1J
1K
#720000
0#
0J
0K
#740000
1#
1J
1K
#760000
0#
0J
0K
#780000
1#
1J
1K
#800000
0#
0J
0K
#820000
1#
1J
1K
#840000
0#
0J
0K
#860000
1#
1J
1K
#880000
0#
0J
0K
#900000
1#
1J
1K
#920000
0#
0J
0K
#940000
1#
1J
1K
#960000
0#
0J
0K
#980000
1#
1J
1K
#1000000
