{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1448068011491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448068011496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 20:06:51 2015 " "Processing started: Fri Nov 20 20:06:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448068011496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068011496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MysliwiecSim5 -c MysliwiecSim5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MysliwiecSim5 -c MysliwiecSim5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068011496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1448068011864 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" Mysliwiec_Sim_5.v(2) " "Verilog HDL syntax error at Mysliwiec_Sim_5.v(2) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1448068021283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Mysliwiec_Sim_5.v(13) " "Verilog HDL information at Mysliwiec_Sim_5.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1448068021283 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "entryControl Mysliwiec_Sim_5.v(1) " "Ignored design unit \"entryControl\" at Mysliwiec_Sim_5.v(1) due to previous errors" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1448068021283 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Top Mysliwiec_Sim_5.v(131) " "Ignored design unit \"Top\" at Mysliwiec_Sim_5.v(131) due to previous errors" {  } { { "Mysliwiec_Sim_5.v" "" { Text "C:/Users/captj_000/Documents/CMPEN 271/SIM5/Mysliwiec_Sim_5.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1448068021283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysliwiec_sim_5.v 0 0 " "Found 0 design units, including 0 entities, in source file mysliwiec_sim_5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068021284 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/captj_000/Documents/CMPEN 271/SIM5/output_files/MysliwiecSim5.map.smsg " "Generated suppressed messages file C:/Users/captj_000/Documents/CMPEN 271/SIM5/output_files/MysliwiecSim5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068021297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448068021331 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 20 20:07:01 2015 " "Processing ended: Fri Nov 20 20:07:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448068021331 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448068021331 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448068021331 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1448068021331 ""}
