// Seed: 2771044613
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wire id_12
);
  tri1 id_14 = 1;
  always begin
    return 1;
  end
  wire id_15;
endmodule
module module_1 (
    output tri  id_0,
    input  tri  id_1,
    output wand id_2,
    input  wire id_3
    , id_11,
    input  wor  id_4,
    input  wor  id_5,
    output tri1 id_6,
    input  wire id_7,
    input  tri0 id_8,
    output tri  id_9
);
  always begin
    id_6 = id_7 == ~1;
  end
  module_0(
      id_3, id_7, id_1, id_7, id_9, id_1, id_8, id_8, id_3, id_6, id_3, id_8, id_6
  );
endmodule
