#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010bed10 .scope module, "TestBench" "TestBench" 2 4;
 .timescale -9 -12;
v0000000001533c30_0 .var "CLK", 0 0;
v0000000001533f50_0 .var "START", 0 0;
v0000000001534270_0 .var/i "handle1", 31 0;
v00000000015349f0_0 .var/i "handle2", 31 0;
S_000000000107e680 .scope module, "cpu" "CPU" 2 8, 3 2 0, S_00000000010bed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
L_00000000014d4bd0 .functor AND 1, v000000000152e110_0, L_0000000001535e20, C4<1>, C4<1>;
L_0000000001035380 .functor OR 1, L_0000000001535600, v00000000014dbda0_0, C4<0>, C4<0>;
L_0000000001034eb0 .functor AND 1, L_0000000001535880, L_0000000001535920, C4<1>, C4<1>;
L_00000000010355b0 .functor AND 1, v000000000152dfd0_0, v00000000014dbc60_0, C4<1>, C4<1>;
v000000000152ed90_0 .net "ALUCtrl", 3 0, v00000000014da900_0;  1 drivers
v000000000152eed0_0 .net "ALUOp", 2 0, v000000000152d8f0_0;  1 drivers
v000000000152f0b0_0 .net "ALUSrc", 0 0, v000000000152e430_0;  1 drivers
v000000000152e750_0 .net "ALUoutput", 31 0, v00000000014da9a0_0;  1 drivers
v000000000152d850_0 .net "BranchType", 1 0, v000000000152de90_0;  1 drivers
v000000000152ef70_0 .net "Jump", 0 0, v000000000152ebb0_0;  1 drivers
v000000000152df30_0 .net "MemIn_ctrl", 0 0, v00000000014dbe40_0;  1 drivers
v000000000152dc10_0 .net "MemRead", 0 0, v000000000152dd50_0;  1 drivers
v000000000152ddf0_0 .net "MemToReg", 1 0, v000000000152d990_0;  1 drivers
v000000000152d210_0 .net "MemWrite", 0 0, v000000000152e7f0_0;  1 drivers
v000000000152e1b0_0 .net "RS", 31 0, L_00000000014d4a10;  1 drivers
v000000000152e890_0 .net "RT", 31 0, L_00000000014d4b60;  1 drivers
v000000000152e9d0_0 .net "Readdata", 31 0, v00000000014da720_0;  1 drivers
v00000000015334b0_0 .net "RegDout", 4 0, v00000000010a7260_0;  1 drivers
v0000000001533550_0 .net "RegDst", 1 0, v000000000152d490_0;  1 drivers
v0000000001533730_0 .net "RegWrite", 0 0, v000000000152e110_0;  1 drivers
v00000000015335f0_0 .var "Reg_current_program", 31 0;
v0000000001535030_0 .net "RtALU", 31 0, v00000000010a7da0_0;  1 drivers
v0000000001533af0_0 .net "SignExtend", 31 0, v000000000152dad0_0;  1 drivers
v00000000015344f0_0 .net "WriteData", 31 0, v000000000152da30_0;  1 drivers
v0000000001533690_0 .net "ZeroExtend", 31 0, L_0000000001535ce0;  1 drivers
v0000000001533910_0 .net *"_s19", 3 0, L_0000000001536f00;  1 drivers
v0000000001534ef0_0 .net *"_s21", 25 0, L_0000000001536fa0;  1 drivers
L_00000000015373b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001534450_0 .net/2u *"_s22", 1 0, L_00000000015373b8;  1 drivers
v0000000001534a90_0 .net *"_s27", 0 0, L_0000000001535600;  1 drivers
v0000000001534810_0 .net *"_s31", 0 0, L_0000000001535560;  1 drivers
v00000000015343b0_0 .net *"_s33", 0 0, L_0000000001535880;  1 drivers
v0000000001534f90_0 .net *"_s35", 0 0, L_0000000001535920;  1 drivers
L_0000000001537448 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015341d0_0 .net/2u *"_s48", 26 0, L_0000000001537448;  1 drivers
v00000000015337d0_0 .net *"_s51", 4 0, L_0000000001592c20;  1 drivers
v0000000001533d70_0 .net *"_s7", 0 0, L_0000000001535e20;  1 drivers
v0000000001533870_0 .net "branch", 0 0, v000000000152dfd0_0;  1 drivers
v00000000015332d0_0 .net "branch_address", 31 0, v00000000014db760_0;  1 drivers
v0000000001534090_0 .net "branch_judge", 0 0, v00000000014dbc60_0;  1 drivers
v00000000015339b0_0 .net "branch_or_jump", 31 0, v00000000010a8340_0;  1 drivers
v0000000001534c70_0 .net "branch_select_pc_or_not", 31 0, v00000000010a85c0_0;  1 drivers
v0000000001533e10_0 .net "clk_i", 0 0, v0000000001533c30_0;  1 drivers
v0000000001533a50_0 .net "current_program", 31 0, v00000000010a83e0_0;  1 drivers
v0000000001534db0_0 .net "extend", 31 0, v00000000010a7440_0;  1 drivers
v0000000001534b30_0 .net "extend_choose", 0 0, v000000000152e610_0;  1 drivers
v0000000001533cd0_0 .net "extend_shift_two", 31 0, L_0000000001537040;  1 drivers
v0000000001534bd0_0 .net "instruction", 31 0, L_00000000014d4620;  1 drivers
v0000000001534310_0 .net "jr_ctrl", 0 0, v00000000014db4e0_0;  1 drivers
v0000000001534d10_0 .net "next_address", 31 0, v00000000014da2c0_0;  1 drivers
v00000000015348b0_0 .net "now_address", 31 0, v00000000010a88e0_0;  1 drivers
v0000000001533eb0_0 .net "result", 31 0, v00000000010a7ee0_0;  1 drivers
v0000000001534130_0 .net "shamt", 31 0, v00000000010a8700_0;  1 drivers
v0000000001534e50_0 .net "shamt_ctrl", 0 0, v00000000014db580_0;  1 drivers
v0000000001534950_0 .net "shifter_out", 31 0, v000000000152e2f0_0;  1 drivers
v00000000015350d0_0 .net "start_i", 0 0, v0000000001533f50_0;  1 drivers
v0000000001533b90_0 .net "zero", 0 0, v00000000014dbda0_0;  1 drivers
E_00000000010b5510 .event edge, v00000000010a83e0_0;
L_0000000001533370 .part L_00000000014d4620, 21, 5;
L_0000000001533410 .part L_00000000014d4620, 16, 5;
L_0000000001535e20 .reduce/nor v00000000014db4e0_0;
L_0000000001535740 .part L_00000000014d4620, 26, 6;
L_0000000001536b40 .part L_00000000014d4620, 0, 6;
L_00000000015361e0 .part L_00000000014d4620, 0, 16;
L_0000000001536500 .part L_00000000014d4620, 0, 16;
L_0000000001536f00 .part v00000000014da2c0_0, 28, 4;
L_0000000001536fa0 .part L_00000000014d4620, 0, 26;
L_0000000001535420 .concat [ 2 26 4 0], L_00000000015373b8, L_0000000001536fa0, L_0000000001536f00;
L_0000000001535600 .part v00000000010a7ee0_0, 31, 1;
L_0000000001535560 .part v00000000010a7ee0_0, 31, 1;
L_0000000001535880 .reduce/nor L_0000000001535560;
L_0000000001535920 .reduce/nor v00000000014dbda0_0;
L_00000000015356a0 .reduce/nor v00000000014dbda0_0;
L_0000000001535a60 .part L_00000000014d4620, 16, 5;
L_0000000001535ba0 .part L_00000000014d4620, 11, 5;
L_0000000001592c20 .part L_00000000014d4620, 6, 5;
L_0000000001591780 .concat [ 5 27 0 0], L_0000000001592c20, L_0000000001537448;
S_000000000107e810 .scope module, "AC" "ALU_Ctrl" 3 106, 4 2 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 1 "MemIn_ctrl_o";
    .port_info 3 /OUTPUT 1 "shamt_ctrl_o";
    .port_info 4 /OUTPUT 1 "jr_ctrl_o";
    .port_info 5 /OUTPUT 4 "ALUCtrl_o";
v00000000014da900_0 .var "ALUCtrl_o", 3 0;
v00000000014dae00_0 .net "ALUOp_i", 2 0, v000000000152d8f0_0;  alias, 1 drivers
v00000000014dbe40_0 .var "MemIn_ctrl_o", 0 0;
v00000000014db620_0 .net "funct_i", 5 0, L_0000000001536b40;  1 drivers
v00000000014db4e0_0 .var "jr_ctrl_o", 0 0;
v00000000014db580_0 .var "shamt_ctrl_o", 0 0;
E_00000000010b5150 .event edge, v00000000014dae00_0, v00000000014db620_0;
S_0000000001076ad0 .scope module, "ALU_unit" "ALU" 3 126, 5 2 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
v00000000014db9e0_0 .net "ctrl_i", 3 0, v00000000014da900_0;  alias, 1 drivers
v00000000014da9a0_0 .var "result_o", 31 0;
v00000000014dbbc0_0 .net "src1_i", 31 0, L_00000000014d4a10;  alias, 1 drivers
v00000000014dab80_0 .net "src2_i", 31 0, v00000000010a7da0_0;  alias, 1 drivers
v00000000014dbda0_0 .var "zero_o", 0 0;
E_00000000010b52d0 .event edge, v00000000014da900_0, v00000000014dbbc0_0, v00000000014dab80_0, v00000000014da9a0_0;
S_0000000001076c60 .scope module, "Adder1" "Adder" 3 61, 6 2 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000000014daae0_0 .net "src1_i", 31 0, v00000000010a88e0_0;  alias, 1 drivers
L_0000000001537208 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014dbee0_0 .net "src2_i", 31 0, L_0000000001537208;  1 drivers
v00000000014da2c0_0 .var "sum_o", 31 0;
E_00000000010b5310 .event edge, v00000000014daae0_0, v00000000014dbee0_0;
S_0000000001071e90 .scope module, "Adder2" "Adder" 3 67, 6 2 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v00000000014da400_0 .net "src1_i", 31 0, v00000000014da2c0_0;  alias, 1 drivers
v00000000014da4a0_0 .net "src2_i", 31 0, L_0000000001537040;  alias, 1 drivers
v00000000014db760_0 .var "sum_o", 31 0;
E_00000000010b5410 .event edge, v00000000014da2c0_0, v00000000014da4a0_0;
S_0000000001072020 .scope module, "Branch_mux" "MUX_4to1" 3 177, 7 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "data2_i";
    .port_info 3 /INPUT 1 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 1 "data_o";
P_00000000010b5bd0 .param/l "size" 0 7 11, +C4<00000000000000000000000000000001>;
v00000000014da360_0 .net "data0_i", 0 0, v00000000014dbda0_0;  alias, 1 drivers
v00000000014dac20_0 .net "data1_i", 0 0, L_0000000001035380;  1 drivers
v00000000014db300_0 .net "data2_i", 0 0, L_0000000001034eb0;  1 drivers
v00000000014dc020_0 .net "data3_i", 0 0, L_00000000015356a0;  1 drivers
v00000000014dbc60_0 .var "data_o", 0 0;
v00000000014daa40_0 .net "select_i", 1 0, v000000000152de90_0;  alias, 1 drivers
E_00000000010b5c50/0 .event edge, v00000000014daa40_0, v00000000014dbda0_0, v00000000014dac20_0, v00000000014db300_0;
E_00000000010b5c50/1 .event edge, v00000000014dc020_0;
E_00000000010b5c50 .event/or E_00000000010b5c50/0, E_00000000010b5c50/1;
S_0000000001065d40 .scope module, "DM" "Data_Memory" 3 147, 8 1 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v00000000014dbd00 .array "Mem", 127 0, 7 0;
v00000000014da540_0 .net "MemRead_i", 0 0, v000000000152dd50_0;  alias, 1 drivers
v00000000014da5e0_0 .net "MemWrite_i", 0 0, v000000000152e7f0_0;  alias, 1 drivers
v00000000014da680_0 .net "addr_i", 31 0, v00000000010a7ee0_0;  alias, 1 drivers
v00000000014daea0_0 .net "clk_i", 0 0, v0000000001533c30_0;  alias, 1 drivers
v00000000014dafe0_0 .net "data_i", 31 0, L_00000000014d4b60;  alias, 1 drivers
v00000000014da720_0 .var "data_o", 31 0;
v00000000014db080_0 .var/i "i", 31 0;
v00000000014da7c0 .array "memory", 31 0;
v00000000014da7c0_0 .net v00000000014da7c0 0, 31 0, L_00000000015357e0; 1 drivers
v00000000014da7c0_1 .net v00000000014da7c0 1, 31 0, L_0000000001536be0; 1 drivers
v00000000014da7c0_2 .net v00000000014da7c0 2, 31 0, L_00000000015352e0; 1 drivers
v00000000014da7c0_3 .net v00000000014da7c0 3, 31 0, L_0000000001535380; 1 drivers
v00000000014da7c0_4 .net v00000000014da7c0 4, 31 0, L_0000000001536320; 1 drivers
v00000000014da7c0_5 .net v00000000014da7c0 5, 31 0, L_0000000001535b00; 1 drivers
v00000000014da7c0_6 .net v00000000014da7c0 6, 31 0, L_00000000015359c0; 1 drivers
v00000000014da7c0_7 .net v00000000014da7c0 7, 31 0, L_0000000001536c80; 1 drivers
v00000000014da7c0_8 .net v00000000014da7c0 8, 31 0, L_0000000001536140; 1 drivers
v00000000014da7c0_9 .net v00000000014da7c0 9, 31 0, L_00000000015365a0; 1 drivers
v00000000014da7c0_10 .net v00000000014da7c0 10, 31 0, L_00000000015370e0; 1 drivers
v00000000014da7c0_11 .net v00000000014da7c0 11, 31 0, L_0000000001536aa0; 1 drivers
v00000000014da7c0_12 .net v00000000014da7c0 12, 31 0, L_0000000001536640; 1 drivers
v00000000014da7c0_13 .net v00000000014da7c0 13, 31 0, L_0000000001536280; 1 drivers
v00000000014da7c0_14 .net v00000000014da7c0 14, 31 0, L_0000000001535240; 1 drivers
v00000000014da7c0_15 .net v00000000014da7c0 15, 31 0, L_0000000001536960; 1 drivers
v00000000014da7c0_16 .net v00000000014da7c0 16, 31 0, L_0000000001536460; 1 drivers
v00000000014da7c0_17 .net v00000000014da7c0 17, 31 0, L_0000000001535d80; 1 drivers
v00000000014da7c0_18 .net v00000000014da7c0 18, 31 0, L_0000000001535ec0; 1 drivers
v00000000014da7c0_19 .net v00000000014da7c0 19, 31 0, L_00000000015354c0; 1 drivers
v00000000014da7c0_20 .net v00000000014da7c0 20, 31 0, L_0000000001535c40; 1 drivers
v00000000014da7c0_21 .net v00000000014da7c0 21, 31 0, L_00000000015363c0; 1 drivers
v00000000014da7c0_22 .net v00000000014da7c0 22, 31 0, L_00000000015366e0; 1 drivers
v00000000014da7c0_23 .net v00000000014da7c0 23, 31 0, L_0000000001536780; 1 drivers
v00000000014da7c0_24 .net v00000000014da7c0 24, 31 0, L_0000000001536000; 1 drivers
v00000000014da7c0_25 .net v00000000014da7c0 25, 31 0, L_0000000001536820; 1 drivers
v00000000014da7c0_26 .net v00000000014da7c0 26, 31 0, L_00000000015368c0; 1 drivers
v00000000014da7c0_27 .net v00000000014da7c0 27, 31 0, L_00000000015360a0; 1 drivers
v00000000014da7c0_28 .net v00000000014da7c0 28, 31 0, L_0000000001536a00; 1 drivers
v00000000014da7c0_29 .net v00000000014da7c0 29, 31 0, L_0000000001536d20; 1 drivers
v00000000014da7c0_30 .net v00000000014da7c0 30, 31 0, L_0000000001536dc0; 1 drivers
v00000000014da7c0_31 .net v00000000014da7c0 31, 31 0, L_0000000001536e60; 1 drivers
E_00000000010b5790 .event edge, v00000000014da540_0, v00000000014da680_0;
E_00000000010b5d90 .event posedge, v00000000014daea0_0;
v00000000014dbd00_0 .array/port v00000000014dbd00, 0;
v00000000014dbd00_1 .array/port v00000000014dbd00, 1;
v00000000014dbd00_2 .array/port v00000000014dbd00, 2;
v00000000014dbd00_3 .array/port v00000000014dbd00, 3;
L_00000000015357e0 .concat [ 8 8 8 8], v00000000014dbd00_0, v00000000014dbd00_1, v00000000014dbd00_2, v00000000014dbd00_3;
v00000000014dbd00_4 .array/port v00000000014dbd00, 4;
v00000000014dbd00_5 .array/port v00000000014dbd00, 5;
v00000000014dbd00_6 .array/port v00000000014dbd00, 6;
v00000000014dbd00_7 .array/port v00000000014dbd00, 7;
L_0000000001536be0 .concat [ 8 8 8 8], v00000000014dbd00_4, v00000000014dbd00_5, v00000000014dbd00_6, v00000000014dbd00_7;
v00000000014dbd00_8 .array/port v00000000014dbd00, 8;
v00000000014dbd00_9 .array/port v00000000014dbd00, 9;
v00000000014dbd00_10 .array/port v00000000014dbd00, 10;
v00000000014dbd00_11 .array/port v00000000014dbd00, 11;
L_00000000015352e0 .concat [ 8 8 8 8], v00000000014dbd00_8, v00000000014dbd00_9, v00000000014dbd00_10, v00000000014dbd00_11;
v00000000014dbd00_12 .array/port v00000000014dbd00, 12;
v00000000014dbd00_13 .array/port v00000000014dbd00, 13;
v00000000014dbd00_14 .array/port v00000000014dbd00, 14;
v00000000014dbd00_15 .array/port v00000000014dbd00, 15;
L_0000000001535380 .concat [ 8 8 8 8], v00000000014dbd00_12, v00000000014dbd00_13, v00000000014dbd00_14, v00000000014dbd00_15;
v00000000014dbd00_16 .array/port v00000000014dbd00, 16;
v00000000014dbd00_17 .array/port v00000000014dbd00, 17;
v00000000014dbd00_18 .array/port v00000000014dbd00, 18;
v00000000014dbd00_19 .array/port v00000000014dbd00, 19;
L_0000000001536320 .concat [ 8 8 8 8], v00000000014dbd00_16, v00000000014dbd00_17, v00000000014dbd00_18, v00000000014dbd00_19;
v00000000014dbd00_20 .array/port v00000000014dbd00, 20;
v00000000014dbd00_21 .array/port v00000000014dbd00, 21;
v00000000014dbd00_22 .array/port v00000000014dbd00, 22;
v00000000014dbd00_23 .array/port v00000000014dbd00, 23;
L_0000000001535b00 .concat [ 8 8 8 8], v00000000014dbd00_20, v00000000014dbd00_21, v00000000014dbd00_22, v00000000014dbd00_23;
v00000000014dbd00_24 .array/port v00000000014dbd00, 24;
v00000000014dbd00_25 .array/port v00000000014dbd00, 25;
v00000000014dbd00_26 .array/port v00000000014dbd00, 26;
v00000000014dbd00_27 .array/port v00000000014dbd00, 27;
L_00000000015359c0 .concat [ 8 8 8 8], v00000000014dbd00_24, v00000000014dbd00_25, v00000000014dbd00_26, v00000000014dbd00_27;
v00000000014dbd00_28 .array/port v00000000014dbd00, 28;
v00000000014dbd00_29 .array/port v00000000014dbd00, 29;
v00000000014dbd00_30 .array/port v00000000014dbd00, 30;
v00000000014dbd00_31 .array/port v00000000014dbd00, 31;
L_0000000001536c80 .concat [ 8 8 8 8], v00000000014dbd00_28, v00000000014dbd00_29, v00000000014dbd00_30, v00000000014dbd00_31;
v00000000014dbd00_32 .array/port v00000000014dbd00, 32;
v00000000014dbd00_33 .array/port v00000000014dbd00, 33;
v00000000014dbd00_34 .array/port v00000000014dbd00, 34;
v00000000014dbd00_35 .array/port v00000000014dbd00, 35;
L_0000000001536140 .concat [ 8 8 8 8], v00000000014dbd00_32, v00000000014dbd00_33, v00000000014dbd00_34, v00000000014dbd00_35;
v00000000014dbd00_36 .array/port v00000000014dbd00, 36;
v00000000014dbd00_37 .array/port v00000000014dbd00, 37;
v00000000014dbd00_38 .array/port v00000000014dbd00, 38;
v00000000014dbd00_39 .array/port v00000000014dbd00, 39;
L_00000000015365a0 .concat [ 8 8 8 8], v00000000014dbd00_36, v00000000014dbd00_37, v00000000014dbd00_38, v00000000014dbd00_39;
v00000000014dbd00_40 .array/port v00000000014dbd00, 40;
v00000000014dbd00_41 .array/port v00000000014dbd00, 41;
v00000000014dbd00_42 .array/port v00000000014dbd00, 42;
v00000000014dbd00_43 .array/port v00000000014dbd00, 43;
L_00000000015370e0 .concat [ 8 8 8 8], v00000000014dbd00_40, v00000000014dbd00_41, v00000000014dbd00_42, v00000000014dbd00_43;
v00000000014dbd00_44 .array/port v00000000014dbd00, 44;
v00000000014dbd00_45 .array/port v00000000014dbd00, 45;
v00000000014dbd00_46 .array/port v00000000014dbd00, 46;
v00000000014dbd00_47 .array/port v00000000014dbd00, 47;
L_0000000001536aa0 .concat [ 8 8 8 8], v00000000014dbd00_44, v00000000014dbd00_45, v00000000014dbd00_46, v00000000014dbd00_47;
v00000000014dbd00_48 .array/port v00000000014dbd00, 48;
v00000000014dbd00_49 .array/port v00000000014dbd00, 49;
v00000000014dbd00_50 .array/port v00000000014dbd00, 50;
v00000000014dbd00_51 .array/port v00000000014dbd00, 51;
L_0000000001536640 .concat [ 8 8 8 8], v00000000014dbd00_48, v00000000014dbd00_49, v00000000014dbd00_50, v00000000014dbd00_51;
v00000000014dbd00_52 .array/port v00000000014dbd00, 52;
v00000000014dbd00_53 .array/port v00000000014dbd00, 53;
v00000000014dbd00_54 .array/port v00000000014dbd00, 54;
v00000000014dbd00_55 .array/port v00000000014dbd00, 55;
L_0000000001536280 .concat [ 8 8 8 8], v00000000014dbd00_52, v00000000014dbd00_53, v00000000014dbd00_54, v00000000014dbd00_55;
v00000000014dbd00_56 .array/port v00000000014dbd00, 56;
v00000000014dbd00_57 .array/port v00000000014dbd00, 57;
v00000000014dbd00_58 .array/port v00000000014dbd00, 58;
v00000000014dbd00_59 .array/port v00000000014dbd00, 59;
L_0000000001535240 .concat [ 8 8 8 8], v00000000014dbd00_56, v00000000014dbd00_57, v00000000014dbd00_58, v00000000014dbd00_59;
v00000000014dbd00_60 .array/port v00000000014dbd00, 60;
v00000000014dbd00_61 .array/port v00000000014dbd00, 61;
v00000000014dbd00_62 .array/port v00000000014dbd00, 62;
v00000000014dbd00_63 .array/port v00000000014dbd00, 63;
L_0000000001536960 .concat [ 8 8 8 8], v00000000014dbd00_60, v00000000014dbd00_61, v00000000014dbd00_62, v00000000014dbd00_63;
v00000000014dbd00_64 .array/port v00000000014dbd00, 64;
v00000000014dbd00_65 .array/port v00000000014dbd00, 65;
v00000000014dbd00_66 .array/port v00000000014dbd00, 66;
v00000000014dbd00_67 .array/port v00000000014dbd00, 67;
L_0000000001536460 .concat [ 8 8 8 8], v00000000014dbd00_64, v00000000014dbd00_65, v00000000014dbd00_66, v00000000014dbd00_67;
v00000000014dbd00_68 .array/port v00000000014dbd00, 68;
v00000000014dbd00_69 .array/port v00000000014dbd00, 69;
v00000000014dbd00_70 .array/port v00000000014dbd00, 70;
v00000000014dbd00_71 .array/port v00000000014dbd00, 71;
L_0000000001535d80 .concat [ 8 8 8 8], v00000000014dbd00_68, v00000000014dbd00_69, v00000000014dbd00_70, v00000000014dbd00_71;
v00000000014dbd00_72 .array/port v00000000014dbd00, 72;
v00000000014dbd00_73 .array/port v00000000014dbd00, 73;
v00000000014dbd00_74 .array/port v00000000014dbd00, 74;
v00000000014dbd00_75 .array/port v00000000014dbd00, 75;
L_0000000001535ec0 .concat [ 8 8 8 8], v00000000014dbd00_72, v00000000014dbd00_73, v00000000014dbd00_74, v00000000014dbd00_75;
v00000000014dbd00_76 .array/port v00000000014dbd00, 76;
v00000000014dbd00_77 .array/port v00000000014dbd00, 77;
v00000000014dbd00_78 .array/port v00000000014dbd00, 78;
v00000000014dbd00_79 .array/port v00000000014dbd00, 79;
L_00000000015354c0 .concat [ 8 8 8 8], v00000000014dbd00_76, v00000000014dbd00_77, v00000000014dbd00_78, v00000000014dbd00_79;
v00000000014dbd00_80 .array/port v00000000014dbd00, 80;
v00000000014dbd00_81 .array/port v00000000014dbd00, 81;
v00000000014dbd00_82 .array/port v00000000014dbd00, 82;
v00000000014dbd00_83 .array/port v00000000014dbd00, 83;
L_0000000001535c40 .concat [ 8 8 8 8], v00000000014dbd00_80, v00000000014dbd00_81, v00000000014dbd00_82, v00000000014dbd00_83;
v00000000014dbd00_84 .array/port v00000000014dbd00, 84;
v00000000014dbd00_85 .array/port v00000000014dbd00, 85;
v00000000014dbd00_86 .array/port v00000000014dbd00, 86;
v00000000014dbd00_87 .array/port v00000000014dbd00, 87;
L_00000000015363c0 .concat [ 8 8 8 8], v00000000014dbd00_84, v00000000014dbd00_85, v00000000014dbd00_86, v00000000014dbd00_87;
v00000000014dbd00_88 .array/port v00000000014dbd00, 88;
v00000000014dbd00_89 .array/port v00000000014dbd00, 89;
v00000000014dbd00_90 .array/port v00000000014dbd00, 90;
v00000000014dbd00_91 .array/port v00000000014dbd00, 91;
L_00000000015366e0 .concat [ 8 8 8 8], v00000000014dbd00_88, v00000000014dbd00_89, v00000000014dbd00_90, v00000000014dbd00_91;
v00000000014dbd00_92 .array/port v00000000014dbd00, 92;
v00000000014dbd00_93 .array/port v00000000014dbd00, 93;
v00000000014dbd00_94 .array/port v00000000014dbd00, 94;
v00000000014dbd00_95 .array/port v00000000014dbd00, 95;
L_0000000001536780 .concat [ 8 8 8 8], v00000000014dbd00_92, v00000000014dbd00_93, v00000000014dbd00_94, v00000000014dbd00_95;
v00000000014dbd00_96 .array/port v00000000014dbd00, 96;
v00000000014dbd00_97 .array/port v00000000014dbd00, 97;
v00000000014dbd00_98 .array/port v00000000014dbd00, 98;
v00000000014dbd00_99 .array/port v00000000014dbd00, 99;
L_0000000001536000 .concat [ 8 8 8 8], v00000000014dbd00_96, v00000000014dbd00_97, v00000000014dbd00_98, v00000000014dbd00_99;
v00000000014dbd00_100 .array/port v00000000014dbd00, 100;
v00000000014dbd00_101 .array/port v00000000014dbd00, 101;
v00000000014dbd00_102 .array/port v00000000014dbd00, 102;
v00000000014dbd00_103 .array/port v00000000014dbd00, 103;
L_0000000001536820 .concat [ 8 8 8 8], v00000000014dbd00_100, v00000000014dbd00_101, v00000000014dbd00_102, v00000000014dbd00_103;
v00000000014dbd00_104 .array/port v00000000014dbd00, 104;
v00000000014dbd00_105 .array/port v00000000014dbd00, 105;
v00000000014dbd00_106 .array/port v00000000014dbd00, 106;
v00000000014dbd00_107 .array/port v00000000014dbd00, 107;
L_00000000015368c0 .concat [ 8 8 8 8], v00000000014dbd00_104, v00000000014dbd00_105, v00000000014dbd00_106, v00000000014dbd00_107;
v00000000014dbd00_108 .array/port v00000000014dbd00, 108;
v00000000014dbd00_109 .array/port v00000000014dbd00, 109;
v00000000014dbd00_110 .array/port v00000000014dbd00, 110;
v00000000014dbd00_111 .array/port v00000000014dbd00, 111;
L_00000000015360a0 .concat [ 8 8 8 8], v00000000014dbd00_108, v00000000014dbd00_109, v00000000014dbd00_110, v00000000014dbd00_111;
v00000000014dbd00_112 .array/port v00000000014dbd00, 112;
v00000000014dbd00_113 .array/port v00000000014dbd00, 113;
v00000000014dbd00_114 .array/port v00000000014dbd00, 114;
v00000000014dbd00_115 .array/port v00000000014dbd00, 115;
L_0000000001536a00 .concat [ 8 8 8 8], v00000000014dbd00_112, v00000000014dbd00_113, v00000000014dbd00_114, v00000000014dbd00_115;
v00000000014dbd00_116 .array/port v00000000014dbd00, 116;
v00000000014dbd00_117 .array/port v00000000014dbd00, 117;
v00000000014dbd00_118 .array/port v00000000014dbd00, 118;
v00000000014dbd00_119 .array/port v00000000014dbd00, 119;
L_0000000001536d20 .concat [ 8 8 8 8], v00000000014dbd00_116, v00000000014dbd00_117, v00000000014dbd00_118, v00000000014dbd00_119;
v00000000014dbd00_120 .array/port v00000000014dbd00, 120;
v00000000014dbd00_121 .array/port v00000000014dbd00, 121;
v00000000014dbd00_122 .array/port v00000000014dbd00, 122;
v00000000014dbd00_123 .array/port v00000000014dbd00, 123;
L_0000000001536dc0 .concat [ 8 8 8 8], v00000000014dbd00_120, v00000000014dbd00_121, v00000000014dbd00_122, v00000000014dbd00_123;
v00000000014dbd00_124 .array/port v00000000014dbd00, 124;
v00000000014dbd00_125 .array/port v00000000014dbd00, 125;
v00000000014dbd00_126 .array/port v00000000014dbd00, 126;
v00000000014dbd00_127 .array/port v00000000014dbd00, 127;
L_0000000001536e60 .concat [ 8 8 8 8], v00000000014dbd00_124, v00000000014dbd00_125, v00000000014dbd00_126, v00000000014dbd00_127;
S_0000000001065ed0 .scope module, "IM" "Instruction_Memory" 3 73, 9 21 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000000014d4620 .functor BUFZ 32, L_0000000001534590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000014daf40_0 .net *"_s0", 31 0, L_0000000001534590;  1 drivers
L_0000000001537250 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014db120_0 .net/2u *"_s2", 31 0, L_0000000001537250;  1 drivers
v00000000014db1c0_0 .net *"_s4", 31 0, L_0000000001533ff0;  1 drivers
v00000000014db260_0 .net "addr_i", 31 0, v00000000010a88e0_0;  alias, 1 drivers
v00000000014db3a0_0 .var/i "i", 31 0;
v0000000000ff76d0_0 .net "instr_o", 31 0, L_00000000014d4620;  alias, 1 drivers
v00000000010a6e00 .array "instruction_file", 64 0, 31 0;
L_0000000001534590 .array/port v00000000010a6e00, L_0000000001533ff0;
L_0000000001533ff0 .arith/div 32, v00000000010a88e0_0, L_0000000001537250;
S_000000000105e2c0 .scope module, "Jump_or_not" "MUX_2to1" 3 169, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010b5dd0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a71c0_0 .net "data0_i", 31 0, v00000000010a85c0_0;  alias, 1 drivers
v00000000010a73a0_0 .net "data1_i", 31 0, L_0000000001535420;  1 drivers
v00000000010a8340_0 .var "data_o", 31 0;
v00000000010a6f40_0 .net "select_i", 0 0, v000000000152ebb0_0;  alias, 1 drivers
E_00000000010b5710 .event edge, v00000000010a6f40_0, v00000000010a73a0_0, v00000000010a71c0_0;
S_000000000105e450 .scope module, "MUX_MemIn" "MUX_2to1" 3 211, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010b5f50 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a8020_0 .net "data0_i", 31 0, v00000000014da9a0_0;  alias, 1 drivers
v00000000010a7580_0 .net "data1_i", 31 0, v000000000152e2f0_0;  alias, 1 drivers
v00000000010a7ee0_0 .var "data_o", 31 0;
v00000000010a7d00_0 .net "select_i", 0 0, v00000000014dbe40_0;  alias, 1 drivers
E_00000000010b59d0 .event edge, v00000000014dbe40_0, v00000000010a7580_0, v00000000014da9a0_0;
S_0000000001040d30 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 241, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010b5810 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a78a0_0 .net "data0_i", 31 0, L_00000000014d4b60;  alias, 1 drivers
v00000000010a7f80_0 .net "data1_i", 31 0, v00000000010a7440_0;  alias, 1 drivers
v00000000010a7da0_0 .var "data_o", 31 0;
v00000000010a7bc0_0 .net "select_i", 0 0, v000000000152e430_0;  alias, 1 drivers
E_00000000010b5a90 .event edge, v00000000010a7bc0_0, v00000000010a7f80_0, v00000000014dafe0_0;
S_0000000001040ec0 .scope module, "Mux_Extend" "MUX_2to1" 3 234, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010b5ad0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a7c60_0 .net "data0_i", 31 0, v000000000152dad0_0;  alias, 1 drivers
v00000000010a80c0_0 .net "data1_i", 31 0, L_0000000001535ce0;  alias, 1 drivers
v00000000010a7440_0 .var "data_o", 31 0;
v00000000010a79e0_0 .net "select_i", 0 0, v000000000152e610_0;  alias, 1 drivers
E_00000000010aee50 .event edge, v00000000010a79e0_0, v00000000010a80c0_0, v00000000010a7c60_0;
S_00000000010257c0 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 195, 11 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_00000000010aec90 .param/l "size" 0 11 10, +C4<00000000000000000000000000000101>;
v00000000010a74e0_0 .net "data0_i", 4 0, L_0000000001535a60;  1 drivers
v00000000010a7a80_0 .net "data1_i", 4 0, L_0000000001535ba0;  1 drivers
L_0000000001537400 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000000010a8160_0 .net "data2_i", 4 0, L_0000000001537400;  1 drivers
v00000000010a7260_0 .var "data_o", 4 0;
v00000000010a7e40_0 .net "select_i", 1 0, v000000000152d490_0;  alias, 1 drivers
E_00000000010aecd0 .event edge, v00000000010a7e40_0, v00000000010a74e0_0, v00000000010a7a80_0, v00000000010a8160_0;
S_0000000001025950 .scope module, "Mux_branch_type" "MUX_2to1" 3 204, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010aef90 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a8200_0 .net "data0_i", 31 0, v00000000014da2c0_0;  alias, 1 drivers
v00000000010a82a0_0 .net "data1_i", 31 0, v00000000014db760_0;  alias, 1 drivers
v00000000010a85c0_0 .var "data_o", 31 0;
v00000000010a7620_0 .net "select_i", 0 0, L_00000000010355b0;  1 drivers
E_00000000010ae1d0 .event edge, v00000000010a7620_0, v00000000014db760_0, v00000000014da2c0_0;
S_0000000001012040 .scope module, "Mux_jr" "MUX_2to1" 3 162, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010aeb50 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a6fe0_0 .net "data0_i", 31 0, v00000000010a8340_0;  alias, 1 drivers
v00000000010a76c0_0 .net "data1_i", 31 0, L_00000000014d4a10;  alias, 1 drivers
v00000000010a83e0_0 .var "data_o", 31 0;
v00000000010a8480_0 .net "select_i", 0 0, v00000000014db4e0_0;  alias, 1 drivers
E_00000000010aea50 .event edge, v00000000014db4e0_0, v00000000014dbbc0_0, v00000000010a8340_0;
S_00000000010121d0 .scope module, "Mux_shamt_src" "MUX_2to1" 3 219, 10 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_00000000010ae990 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000010a8520_0 .net "data0_i", 31 0, L_0000000001591780;  1 drivers
v00000000010a8660_0 .net "data1_i", 31 0, L_00000000014d4a10;  alias, 1 drivers
v00000000010a8700_0 .var "data_o", 31 0;
v00000000010a7300_0 .net "select_i", 0 0, v00000000014db580_0;  alias, 1 drivers
E_00000000010ae350 .event edge, v00000000014db580_0, v00000000014dbbc0_0, v00000000010a8520_0;
S_000000000152d010 .scope module, "PC" "ProgramCounter" 3 54, 12 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v00000000010a87a0_0 .net "clk_i", 0 0, v0000000001533c30_0;  alias, 1 drivers
v00000000010a8840_0 .net "pc_in_i", 31 0, v00000000010a83e0_0;  alias, 1 drivers
v00000000010a88e0_0 .var "pc_out_o", 31 0;
v00000000010a7760_0 .net "rst_i", 0 0, v0000000001533f50_0;  alias, 1 drivers
S_000000000152c390 .scope module, "RF" "Reg_File" 3 79, 13 1 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_00000000014d4a10 .functor BUFZ 32, L_0000000001534630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000014d4b60 .functor BUFZ 32, L_0000000001534770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010a7940_0 .net "RDaddr_i", 4 0, v00000000010a7260_0;  alias, 1 drivers
v00000000010a8c00_0 .net "RDdata_i", 31 0, v000000000152da30_0;  alias, 1 drivers
v00000000010a7080_0 .net "RSaddr_i", 4 0, L_0000000001533370;  1 drivers
v00000000010a7800_0 .net "RSdata_o", 31 0, L_00000000014d4a10;  alias, 1 drivers
v00000000010a8a20_0 .net "RTaddr_i", 4 0, L_0000000001533410;  1 drivers
v00000000010a7b20_0 .net "RTdata_o", 31 0, L_00000000014d4b60;  alias, 1 drivers
v00000000010a8ac0_0 .net "RegWrite_i", 0 0, L_00000000014d4bd0;  1 drivers
v00000000010a8b60 .array/s "Reg_File", 31 0, 31 0;
v00000000010a6ea0_0 .net *"_s0", 31 0, L_0000000001534630;  1 drivers
v00000000010a6d60_0 .net *"_s10", 6 0, L_0000000001533230;  1 drivers
L_00000000015372e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010a7120_0 .net *"_s13", 1 0, L_00000000015372e0;  1 drivers
v000000000152d2b0_0 .net *"_s2", 6 0, L_00000000015346d0;  1 drivers
L_0000000001537298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000152d530_0 .net *"_s5", 1 0, L_0000000001537298;  1 drivers
v000000000152e4d0_0 .net *"_s8", 31 0, L_0000000001534770;  1 drivers
v000000000152ec50_0 .net "clk_i", 0 0, v0000000001533c30_0;  alias, 1 drivers
v000000000152e250_0 .net "rst_i", 0 0, v0000000001533f50_0;  alias, 1 drivers
E_00000000010ae190 .event posedge, v00000000014daea0_0, v00000000010a7760_0;
L_0000000001534630 .array/port v00000000010a8b60, L_00000000015346d0;
L_00000000015346d0 .concat [ 5 2 0 0], L_0000000001533370, L_0000000001537298;
L_0000000001534770 .array/port v00000000010a8b60, L_0000000001533230;
L_0000000001533230 .concat [ 5 2 0 0], L_0000000001533410, L_00000000015372e0;
S_000000000152ccf0 .scope module, "SE" "Sign_Extend" 3 115, 14 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000000000152ee30_0 .net "data_i", 15 0, L_00000000015361e0;  1 drivers
v000000000152dad0_0 .var "data_o", 31 0;
E_00000000010ae6d0 .event edge, v000000000152ee30_0;
S_000000000152c520 .scope module, "Shifter01" "Shift_Left_Two_32" 3 134, 15 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000000000152e930_0 .net *"_s2", 29 0, L_0000000001535f60;  1 drivers
L_0000000001537370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000152f010_0 .net *"_s4", 1 0, L_0000000001537370;  1 drivers
v000000000152d5d0_0 .net "data_i", 31 0, v00000000010a7440_0;  alias, 1 drivers
v000000000152e070_0 .net "data_o", 31 0, L_0000000001537040;  alias, 1 drivers
L_0000000001535f60 .part v00000000010a7440_0, 0, 30;
L_0000000001537040 .concat [ 2 30 0 0], L_0000000001537370, L_0000000001535f60;
S_000000000152cb60 .scope module, "Shifter02" "Shifter_under" 3 139, 16 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v000000000152dcb0_0 .net "ALUCtrl_i", 3 0, v00000000014da900_0;  alias, 1 drivers
v000000000152e2f0_0 .var "data_o", 31 0;
v000000000152e6b0_0 .net "src1_i", 31 0, v00000000010a7da0_0;  alias, 1 drivers
v000000000152db70_0 .net "src2_i", 31 0, v00000000010a8700_0;  alias, 1 drivers
E_00000000010af0d0 .event edge, v00000000014da900_0, v00000000014dab80_0, v00000000010a8700_0;
S_000000000152c6b0 .scope module, "Write_data_mux" "MUX_4to1" 3 186, 7 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_00000000010ae890 .param/l "size" 0 7 11, +C4<00000000000000000000000000100000>;
v000000000152d670_0 .net "data0_i", 31 0, v00000000010a7ee0_0;  alias, 1 drivers
v000000000152d350_0 .net "data1_i", 31 0, v00000000014da720_0;  alias, 1 drivers
v000000000152ea70_0 .net "data2_i", 31 0, v000000000152dad0_0;  alias, 1 drivers
v000000000152eb10_0 .net "data3_i", 31 0, v00000000014da2c0_0;  alias, 1 drivers
v000000000152da30_0 .var "data_o", 31 0;
v000000000152e390_0 .net "select_i", 1 0, v000000000152d990_0;  alias, 1 drivers
E_00000000010aef10/0 .event edge, v000000000152e390_0, v00000000014da680_0, v00000000014da720_0, v00000000010a7c60_0;
E_00000000010aef10/1 .event edge, v00000000014da2c0_0;
E_00000000010aef10 .event/or E_00000000010aef10/0, E_00000000010aef10/1;
S_000000000152c840 .scope module, "Zf" "Zero_filled" 3 120, 17 2 0, S_000000000107e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_00000000014d4c40 .functor BUFZ 16, L_0000000001536500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000000000152d3f0_0 .net *"_s3", 15 0, L_00000000014d4c40;  1 drivers
L_0000000001537328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000152e570_0 .net/2u *"_s7", 15 0, L_0000000001537328;  1 drivers
v000000000152ecf0_0 .net "data_i", 15 0, L_0000000001536500;  1 drivers
v000000000152d710_0 .net "data_o", 31 0, L_0000000001535ce0;  alias, 1 drivers
L_0000000001535ce0 .concat8 [ 16 16 0 0], L_00000000014d4c40, L_0000000001537328;
S_000000000152ce80 .scope module, "decode" "Decoder" 3 91, 18 3 0, S_000000000107e680;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Extend_mux";
    .port_info 7 /OUTPUT 2 "MemToReg_o";
    .port_info 8 /OUTPUT 2 "BranchType_o";
    .port_info 9 /OUTPUT 1 "Jump_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
v000000000152e430_0 .var "ALUSrc_o", 0 0;
v000000000152d8f0_0 .var "ALU_op_o", 2 0;
v000000000152de90_0 .var "BranchType_o", 1 0;
v000000000152dfd0_0 .var "Branch_o", 0 0;
v000000000152e610_0 .var "Extend_mux", 0 0;
v000000000152ebb0_0 .var "Jump_o", 0 0;
v000000000152dd50_0 .var "MemRead_o", 0 0;
v000000000152d990_0 .var "MemToReg_o", 1 0;
v000000000152e7f0_0 .var "MemWrite_o", 0 0;
v000000000152d490_0 .var "RegDst_o", 1 0;
v000000000152e110_0 .var "RegWrite_o", 0 0;
v000000000152d7b0_0 .net "instr_op_i", 5 0, L_0000000001535740;  1 drivers
E_00000000010aee90 .event edge, v000000000152d7b0_0;
    .scope S_000000000152d010;
T_0 ;
    %wait E_00000000010b5d90;
    %load/vec4 v00000000010a7760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010a88e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010a8840_0;
    %assign/vec4 v00000000010a88e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001076c60;
T_1 ;
    %wait E_00000000010b5310;
    %load/vec4 v00000000014daae0_0;
    %load/vec4 v00000000014dbee0_0;
    %add;
    %assign/vec4 v00000000014da2c0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001071e90;
T_2 ;
    %wait E_00000000010b5410;
    %load/vec4 v00000000014da400_0;
    %load/vec4 v00000000014da4a0_0;
    %add;
    %assign/vec4 v00000000014db760_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001065ed0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014db3a0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000000014db3a0_0;
    %cmpi/s 65, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014db3a0_0;
    %store/vec4a v00000000010a6e00, 4, 0;
    %load/vec4 v00000000014db3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014db3a0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 9 40 "$readmemb", "lab4_test_data.txt", v00000000010a6e00 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000152c390;
T_4 ;
    %wait E_00000000010ae190;
    %load/vec4 v000000000152e250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010a8ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000000010a8c00_0;
    %load/vec4 v00000000010a7940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000010a7940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010a8b60, 4;
    %load/vec4 v00000000010a7940_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8b60, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000152ce80;
T_5 ;
    %wait E_00000000010aee90;
    %load/vec4 v000000000152d7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000152d8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152e110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000152d490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152dd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000152e7f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000152de90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000152ebb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000152d990_0, 0, 2;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000107e810;
T_6 ;
    %wait E_00000000010b5150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014dbe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014db580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014db4e0_0, 0;
    %load/vec4 v00000000014dae00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v00000000014db620_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014dbe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014db580_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014dbe40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014db580_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014dbe40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014db580_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014db4e0_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014dbe40_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000014da900_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000152ccf0;
T_7 ;
    %wait E_00000000010ae6d0;
    %load/vec4 v000000000152ee30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000152dad0_0, 4, 16;
    %load/vec4 v000000000152ee30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000152dad0_0, 4, 16;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001076ad0;
T_8 ;
    %wait E_00000000010b52d0;
    %load/vec4 v00000000014db9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %and;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %or;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %add;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %sub;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %load/vec4 v00000000014da9a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %pad/s 1;
    %store/vec4 v00000000014dbda0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v00000000014dbbc0_0;
    %load/vec4 v00000000014dab80_0;
    %mul;
    %store/vec4 v00000000014da9a0_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000152cb60;
T_9 ;
    %wait E_00000000010af0d0;
    %load/vec4 v000000000152dcb0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000152e2f0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000000000152e6b0_0;
    %ix/getv 4, v000000000152db70_0;
    %shiftr/s 4;
    %store/vec4 v000000000152e2f0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000000000152e6b0_0;
    %ix/getv 4, v000000000152db70_0;
    %shiftr/s 4;
    %store/vec4 v000000000152e2f0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000000000152e6b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000152e2f0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000000000152e6b0_0;
    %ix/getv 4, v000000000152db70_0;
    %shiftl 4;
    %store/vec4 v000000000152e2f0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001065d40;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014db080_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000014db080_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000014db080_0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %load/vec4 v00000000014db080_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014db080_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000014dbd00, 4, 0;
    %end;
    .thread T_10;
    .scope S_0000000001065d40;
T_11 ;
    %wait E_00000000010b5d90;
    %load/vec4 v00000000014da5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000014dafe0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014dbd00, 0, 4;
    %load/vec4 v00000000014dafe0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014dbd00, 0, 4;
    %load/vec4 v00000000014dafe0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014dbd00, 0, 4;
    %load/vec4 v00000000014dafe0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000000014da680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014dbd00, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001065d40;
T_12 ;
    %wait E_00000000010b5790;
    %load/vec4 v00000000014da540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014dbd00, 4;
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014dbd00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014da680_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000014dbd00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000000014da680_0;
    %load/vec4a v00000000014dbd00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014da720_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000001012040;
T_13 ;
    %wait E_00000000010aea50;
    %load/vec4 v00000000010a8480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000000010a76c0_0;
    %assign/vec4 v00000000010a83e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000010a6fe0_0;
    %assign/vec4 v00000000010a83e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000105e2c0;
T_14 ;
    %wait E_00000000010b5710;
    %load/vec4 v00000000010a6f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000010a73a0_0;
    %assign/vec4 v00000000010a8340_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000010a71c0_0;
    %assign/vec4 v00000000010a8340_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001072020;
T_15 ;
    %wait E_00000000010b5c50;
    %load/vec4 v00000000014daa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v00000000014da360_0;
    %assign/vec4 v00000000014dbc60_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v00000000014dac20_0;
    %assign/vec4 v00000000014dbc60_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v00000000014db300_0;
    %assign/vec4 v00000000014dbc60_0, 0;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v00000000014dc020_0;
    %assign/vec4 v00000000014dbc60_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000152c6b0;
T_16 ;
    %wait E_00000000010aef10;
    %load/vec4 v000000000152e390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000000000152d670_0;
    %assign/vec4 v000000000152da30_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000000000152d350_0;
    %assign/vec4 v000000000152da30_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000000000152ea70_0;
    %assign/vec4 v000000000152da30_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v000000000152eb10_0;
    %assign/vec4 v000000000152da30_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000010257c0;
T_17 ;
    %wait E_00000000010aecd0;
    %load/vec4 v00000000010a7e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000000010a74e0_0;
    %assign/vec4 v00000000010a7260_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000000010a7a80_0;
    %assign/vec4 v00000000010a7260_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000000010a8160_0;
    %assign/vec4 v00000000010a7260_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000001025950;
T_18 ;
    %wait E_00000000010ae1d0;
    %load/vec4 v00000000010a7620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000000010a82a0_0;
    %assign/vec4 v00000000010a85c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000010a8200_0;
    %assign/vec4 v00000000010a85c0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000105e450;
T_19 ;
    %wait E_00000000010b59d0;
    %load/vec4 v00000000010a7d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000010a7580_0;
    %assign/vec4 v00000000010a7ee0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000010a8020_0;
    %assign/vec4 v00000000010a7ee0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000010121d0;
T_20 ;
    %wait E_00000000010ae350;
    %load/vec4 v00000000010a7300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v00000000010a8660_0;
    %assign/vec4 v00000000010a8700_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000000010a8520_0;
    %assign/vec4 v00000000010a8700_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000001040ec0;
T_21 ;
    %wait E_00000000010aee50;
    %load/vec4 v00000000010a79e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v00000000010a80c0_0;
    %assign/vec4 v00000000010a7440_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000010a7c60_0;
    %assign/vec4 v00000000010a7440_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000001040d30;
T_22 ;
    %wait E_00000000010b5a90;
    %load/vec4 v00000000010a7bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000000010a7f80_0;
    %assign/vec4 v00000000010a7da0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000000010a78a0_0;
    %assign/vec4 v00000000010a7da0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000000000107e680;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015335f0_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_000000000107e680;
T_24 ;
    %wait E_00000000010b5510;
    %load/vec4 v0000000001533a50_0;
    %assign/vec4 v00000000015335f0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000000010bed10;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001533c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001533f50_0, 0, 1;
    %vpi_func 2 16 "$fopen" 32, "ICACHE.txt" {0 0 0};
    %store/vec4 v0000000001534270_0, 0, 32;
    %vpi_func 2 17 "$fopen" 32, "DCACHE.txt" {0 0 0};
    %store/vec4 v00000000015349f0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001533f50_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 23 "$fclose", v0000000001534270_0 {0 0 0};
    %vpi_call 2 24 "$fclose", v00000000015349f0_0 {0 0 0};
    %vpi_call 2 25 "$stop" {0 0 0};
    %end;
    .thread T_25;
    .scope S_00000000010bed10;
T_26 ;
    %delay 10000, 0;
    %load/vec4 v0000000001533c30_0;
    %inv;
    %store/vec4 v0000000001533c30_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_00000000010bed10;
T_27 ;
    %wait E_00000000010b5d90;
    %load/vec4 v0000000000ff76d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 34 "$fdisplay", v0000000001534270_0, "%h\012", v00000000014db260_0 {0 0 0};
T_27.0 ;
    %load/vec4 v00000000014da5e0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000000014da540_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.2, 9;
    %vpi_call 2 38 "$fdisplay", v00000000015349f0_0, "%h\012", v00000000014da680_0 {0 0 0};
T_27.2 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "MUX_4to1.v";
    "Data_Memory.v";
    "Instruction_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Shifter_under.v";
    "Zero_filled.v";
    "Decoder.v";
