INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling fir_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0 100 5300
1 -2 -106
2 -100 -14400
3 13 871
4 97 45541
5 -36 46283
6 -86 -14385
7 66 -39783
8 59 7414
9 -93 30548
10 -10 -6056
11 98 -21242
12 -52 8576
13 -61 12863
14 97 -8323
15 -17 -6699
16 -81 6547
17 90 3859
18 -6 -5325
19 -82 -2297
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

E:\xilinx\framework\fir1\solution1\sim\verilog>set PATH= 

E:\xilinx\framework\fir1\solution1\sim\verilog>call D:/xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/framework/fir1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/framework/fir1/solution1/sim/verilog/AESL_axi_slave_ap_start.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ap_start
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/framework/fir1/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/framework/fir1/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/xilinx/framework/fir1/solution1/sim/verilog/fir_ap_start_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_ap_start_s_axi
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_ap_start_s_axi
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.AESL_axi_slave_ap_start
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/xilinx/framework/fir1/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/xilinx/framework/fir1/solution1/sim/verilog/xsim.dir/fir/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan 16 19:35:22 2021. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 89.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 16 19:35:22 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "125000"
// RTL Simulation : 1 / 20 [0.00%] @ "545000"
// RTL Simulation : 2 / 20 [0.00%] @ "975000"
// RTL Simulation : 3 / 20 [0.00%] @ "1405000"
// RTL Simulation : 4 / 20 [0.00%] @ "1835000"
// RTL Simulation : 5 / 20 [0.00%] @ "2265000"
// RTL Simulation : 6 / 20 [0.00%] @ "2695000"
// RTL Simulation : 7 / 20 [0.00%] @ "3125000"
// RTL Simulation : 8 / 20 [0.00%] @ "3555000"
// RTL Simulation : 9 / 20 [0.00%] @ "3985000"
// RTL Simulation : 10 / 20 [0.00%] @ "4415000"
// RTL Simulation : 11 / 20 [0.00%] @ "4845000"
// RTL Simulation : 12 / 20 [0.00%] @ "5275000"
// RTL Simulation : 13 / 20 [0.00%] @ "5705000"
// RTL Simulation : 14 / 20 [0.00%] @ "6135000"
// RTL Simulation : 15 / 20 [0.00%] @ "6565000"
// RTL Simulation : 16 / 20 [0.00%] @ "6995000"
// RTL Simulation : 17 / 20 [0.00%] @ "7425000"
// RTL Simulation : 18 / 20 [0.00%] @ "7855000"
// RTL Simulation : 19 / 20 [0.00%] @ "8285000"
// RTL Simulation : 20 / 20 [100.00%] @ "8715000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8755 ns : File "E:/xilinx/framework/fir1/solution1/sim/verilog/fir.autotb.v" Line 277
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jan 16 19:35:33 2021...
0 100 5300
1 -2 -106
2 -100 -14400
3 13 871
4 97 45541
5 -36 46283
6 -86 -14385
7 66 -39783
8 59 7414
9 -93 30548
10 -10 -6056
11 98 -21242
12 -52 8576
13 -61 12863
14 97 -8323
15 -17 -6699
16 -81 6547
17 90 3859
18 -6 -5325
19 -82 -2297
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
