<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: X86Disassembler.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/dc9/X86Disassembler_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86Disassembler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../dd/d38/X86Disassembler_8h_source.html">X86Disassembler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html">X86DisassemblerDecoder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d9b/MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d6/def/MCDisassembler_8h_source.html">llvm/MC/MCDisassembler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../da/d7b/MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/db7/MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d74/MCInstrInfo_8h_source.html">llvm/MC/MCInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d66/MCSubtargetInfo_8h_source.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d8a/MemoryObject_8h_source.html">llvm/Support/MemoryObject.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/dfa/TargetRegistry_8h_source.html">llvm/Support/TargetRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../df/d82/raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;X86GenRegisterInfo.inc&quot;</code><br/>
<code>#include &quot;X86GenInstrInfo.inc&quot;</code><br/>
<code>#include &quot;X86GenSubtargetInfo.inc&quot;</code><br/>
</div>
<p><a href="../../dd/dc9/X86Disassembler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d9/d4a/namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:d9/d4a/namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/d06/namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d06/namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:d8/d06/namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-disassembler&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a185753458ada847ed2d41b47ac1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a08a185753458ada847ed2d41b47ac1d1">GET_REGINFO_ENUM</a></td></tr>
<tr class="separator:a08a185753458ada847ed2d41b47ac1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433e9e503264e8ca019761dad9d06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a2433e9e503264e8ca019761dad9d06d1">GET_INSTRINFO_ENUM</a></td></tr>
<tr class="separator:a2433e9e503264e8ca019761dad9d06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">GET_SUBTARGETINFO_ENUM</a></td></tr>
<tr class="separator:ae8e5d5d8b20c7c3550c60ac4a04e3c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0228f36529f75f692753ef96d725012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(s)&#160;&#160;&#160;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="el" href="../../d5/d41/Support_2Debug_8cpp.html#a9f24fed913f0122ca769337d7d69fc60">Debug</a>(__FILE__, __LINE__, s));</td></tr>
<tr class="separator:ae0228f36529f75f692753ef96d725012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)&#160;&#160;&#160;X86::x,</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)&#160;&#160;&#160;case EA_BASE_##x:</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168a41dfc8e956c6180862aeca885db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a168a41dfc8e956c6180862aeca885db1">ENTRY</a>(x)&#160;&#160;&#160;case EA_REG_##x:</td></tr>
<tr class="separator:a168a41dfc8e956c6180862aeca885db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a713840f764a236e93a3986913775b6f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4a054eabdfa18b90440948ed7de90566f6">llvm::X86::BX_SI</a> = 500, 
<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4a479de3ea37ad5b24dd2965b879747f6b">llvm::X86::BX_DI</a> = 501, 
<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4a9ab738e845db4698317ac000ef40e1fa">llvm::X86::BP_SI</a> = 502, 
<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4a08bf612dd15d4704289288f0e2467158">llvm::X86::BP_DI</a> = 503, 
<br/>
&#160;&#160;<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4ac3848eebb47273fc0d103aa6e8f2b792">llvm::X86::sib</a> = 504, 
<a class="el" href="../../d8/d06/namespacellvm_1_1X86.html#a713840f764a236e93a3986913775b6f4a3988fbb34b7d4089448cf3bf2c2e21d2">llvm::X86::sib64</a> = 505
<br/>
 }</td></tr>
<tr class="separator:a713840f764a236e93a3986913775b6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa7c2d86a8c8ecfb0cd3627aceac7afb6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#aa7c2d86a8c8ecfb0cd3627aceac7afb6">translateInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;target, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;source, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:aa7c2d86a8c8ecfb0cd3627aceac7afb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22d1a1edb10d251c1e06618f5b7344b"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ab22d1a1edb10d251c1e06618f5b7344b">regionReader</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *arg, uint8_t *byte, uint64_t address)</td></tr>
<tr class="separator:ab22d1a1edb10d251c1e06618f5b7344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b039b49b0328a216cb2e7704d330873"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger</a> (void *arg, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> char *log)</td></tr>
<tr class="separator:a8b039b49b0328a216cb2e7704d330873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e3b1499180a2b92acc66f9203ac920"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> reg)</td></tr>
<tr class="separator:a06e3b1499180a2b92acc66f9203ac920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63f5f7f7ea93a855351d62632358d66"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a> (int64_t <a class="el" href="../../dd/d38/classllvm_1_1Value.html">Value</a>, bool <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, uint64_t Address, uint64_t Offset, uint64_t Width, <a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:ac63f5f7f7ea93a855351d62632358d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac70eb217b5b7b122e05d1ed5518d9c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a> (uint64_t Address, uint64_t <a class="el" href="../../dd/d38/classllvm_1_1Value.html">Value</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:aeac70eb217b5b7b122e05d1ed5518d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972b23f3658215b06333703a6099eeb1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn)</td></tr>
<tr class="separator:a972b23f3658215b06333703a6099eeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4094775b51be5196cd6a6a5254530d6c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn)</td></tr>
<tr class="separator:a4094775b51be5196cd6a6a5254530d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409baefdf6be89e38deebefb129c1978"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint64_t immediate, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:a409baefdf6be89e38deebefb129c1978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1e232218bf327acf353b1f07db2f86"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn)</td></tr>
<tr class="separator:aea1e232218bf327acf353b1f07db2f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c30e097c62d7d189050daf0e6cbe7b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:ad1c30e097c62d7d189050daf0e6cbe7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aace6b74b8ffb4a67a94c8720813f18c2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:aace6b74b8ffb4a67a94c8720813f18c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baeecd8498cfd4ba890951058393621"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint8_t stackPos)</td></tr>
<tr class="separator:a4baeecd8498cfd4ba890951058393621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a264ff5629dff4dc2a278f3848b4df"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, uint8_t maskRegNum)</td></tr>
<tr class="separator:a39a264ff5629dff4dc2a278f3848b4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb806eaaca65c1a593f5af3078798819"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;mcInst, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;operand, <a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;insn, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis)</td></tr>
<tr class="separator:aeb806eaaca65c1a593f5af3078798819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74173aae5a331fedab3935ad3121855f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d57/classllvm_1_1Target.html">Target</a> &amp;<a class="el" href="../../df/d0e/Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</td></tr>
<tr class="separator:a74173aae5a331fedab3935ad3121855f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646881a4b5b28cd1d0a52a42642c8f49"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a646881a4b5b28cd1d0a52a42642c8f49">LLVMInitializeX86Disassembler</a> ()</td></tr>
<tr class="separator:a646881a4b5b28cd1d0a52a42642c8f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af353014bfa72c4b1b8db88e18d64fa5f"><td class="memItemLeft" align="right" valign="top">Target&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">llvm::TheX86_32Target</a></td></tr>
<tr class="separator:af353014bfa72c4b1b8db88e18d64fa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac132a29b643b352088cd55b4730afea3"><td class="memItemLeft" align="right" valign="top">Target&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d4a/namespacellvm.html#ac132a29b643b352088cd55b4730afea3">llvm::TheX86_64Target</a></td></tr>
<tr class="separator:ac132a29b643b352088cd55b4730afea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698bcd15212d3270393b6e3912b874f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a> [SEG_OVERRIDE_max]</td></tr>
<tr class="separator:a698bcd15212d3270393b6e3912b874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ae0228f36529f75f692753ef96d725012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define debug</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="el" href="../../d5/d41/Support_2Debug_8cpp.html#a9f24fed913f0122ca769337d7d69fc60">Debug</a>(__FILE__, __LINE__, s));</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">53</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-disassembler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00033">33</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;X86::x,</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;case EA_BASE_##x:</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">case</span> EA_REG_##x:                                                    \</div>
<div class="line">    mcInst.addOperand(MCOperand::CreateReg(X86::x)); <span class="keywordflow">break</span>;</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">case</span> SIB_BASE_##x:                                  \</div>
<div class="line">        baseReg = MCOperand::CreateReg(X86::x); <span class="keywordflow">break</span>;</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">case</span> SIB_INDEX_##x:                                 \</div>
<div class="line">        indexReg = MCOperand::CreateReg(X86::x); <span class="keywordflow">break</span>;</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">case</span> EA_BASE_##x:                                 \</div>
<div class="line">        baseReg = MCOperand::CreateReg(X86::x); <span class="keywordflow">break</span>;</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a168a41dfc8e956c6180862aeca885db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTRY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;case EA_REG_##x:</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2433e9e503264e8ca019761dad9d06d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00037">37</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a08a185753458ada847ed2d41b47ac1d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00035">35</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ae8e5d5d8b20c7c3550c60ac4a04e3c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SUBTARGETINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00039">39</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a74173aae5a331fedab3935ad3121855f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a>* createX86Disassembler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d57/classllvm_1_1Target.html">Target</a> &amp;&#160;</td>
          <td class="paramname"><em>T</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Ctx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00803">803</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                                             {</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  std::unique_ptr&lt;const MCInstrInfo&gt; MII(T.<a class="code" href="../../da/d57/classllvm_1_1Target.html#a7651fe8a3f256578e9f0985aa4ffe7c9">createMCInstrInfo</a>());</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../d3/dc3/classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html">X86Disassembler::X86GenericDisassembler</a>(STI, Ctx, std::move(MII));</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1Target_html_a7651fe8a3f256578e9f0985aa4ffe7c9"><div class="ttname"><a href="../../da/d57/classllvm_1_1Target.html#a7651fe8a3f256578e9f0985aa4ffe7c9">llvm::Target::createMCInstrInfo</a></div><div class="ttdeci">MCInstrInfo * createMCInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dfa/TargetRegistry_8h_source.html#l00302">TargetRegistry.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1X86Disassembler_1_1X86GenericDisassembler_html"><div class="ttname"><a href="../../d3/dc3/classllvm_1_1X86Disassembler_1_1X86GenericDisassembler.html">llvm::X86Disassembler::X86GenericDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d38/X86Disassembler_8h_source.html#l00093">X86Disassembler.h:93</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a646881a4b5b28cd1d0a52a42642c8f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LLVMInitializeX86Disassembler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00810">810</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                                { </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <span class="comment">// Register the disassembler.</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">TheX86_32Target</a>, </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                         <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a>);</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#ac132a29b643b352088cd55b4730afea3">TheX86_64Target</a>,</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                                         <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a>);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_ac132a29b643b352088cd55b4730afea3"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ac132a29b643b352088cd55b4730afea3">llvm::TheX86_64Target</a></div><div class="ttdeci">Target TheX86_64Target</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d6f/X86MCTargetDesc_8h_source.html#l00033">X86MCTargetDesc.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_af353014bfa72c4b1b8db88e18d64fa5f"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">llvm::TheX86_32Target</a></div><div class="ttdeci">Target TheX86_32Target</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d6f/X86MCTargetDesc_8h_source.html#l00033">X86MCTargetDesc.h:33</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a74173aae5a331fedab3935ad3121855f"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a74173aae5a331fedab3935ad3121855f">createX86Disassembler</a></div><div class="ttdeci">static MCDisassembler * createX86Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00803">X86Disassembler.cpp:803</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8b039b49b0328a216cb2e7704d330873"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void logger </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> char *&#160;</td>
          <td class="paramname"><em>log</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>logger - a callback function that wraps the operator&lt;&lt; method from raw_ostream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">arg</td><td>- The generic callback parameter. This should be a pointe to a raw_ostream. </td></tr>
    <tr><td class="paramname">log</td><td>- <a class="el" href="../../d4/dc4/structA.html">A</a> string to be logged. <a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html#a8b039b49b0328a216cb2e7704d330873">logger()</a> adds a newline. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00118">118</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                               {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">if</span> (!arg)</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream = *(<span class="keyword">static_cast&lt;</span><a class="code" href="../../d7/d03/classllvm_1_1raw__ostream.html">raw_ostream</a>*<span class="keyword">&gt;</span>(arg));</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  vStream &lt;&lt; <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9">log</a> &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}  </div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fafa3f73bf84a733da4c5652bd21b378a9">llvm::LibFunc::log</a></div><div class="ttdoc">double log(double x); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00364">TargetLibraryInfo.h:364</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="../../d7/d03/classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00036">raw_ostream.h:36</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab22d1a1edb10d251c1e06618f5b7344b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int regionReader </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>byte</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>regionReader - a callback function that wraps the readByte method from MemoryObject.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">arg</td><td>- The generic callback parameter. In this case, this should be a pointer to a MemoryObject. </td></tr>
    <tr><td class="paramname">byte</td><td>- <a class="el" href="../../d4/dc4/structA.html">A</a> pointer to the byte to be read. </td></tr>
    <tr><td class="paramname">address</td><td>- The address to be read. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00107">107</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                                                          {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../db/db5/classllvm_1_1MemoryObject.html">MemoryObject</a>* region = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../db/db5/classllvm_1_1MemoryObject.html">MemoryObject</a>*<span class="keyword">&gt;</span>(arg);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">return</span> region-&gt;<a class="code" href="../../db/db5/classllvm_1_1MemoryObject.html#abdc585424899d8828ea8f334150e28b1">readByte</a>(address, <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a32e2837b3ca2545b9d6c0695a3109761">byte</a>);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MemoryObject_html_abdc585424899d8828ea8f334150e28b1"><div class="ttname"><a href="../../db/db5/classllvm_1_1MemoryObject.html#abdc585424899d8828ea8f334150e28b1">llvm::MemoryObject::readByte</a></div><div class="ttdeci">virtual int readByte(uint64_t address, uint8_t *ptr) const =0</div></div>
<div class="ttc" id="classllvm_1_1MemoryObject_html"><div class="ttname"><a href="../../db/db5/classllvm_1_1MemoryObject.html">llvm::MemoryObject</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8a/MemoryObject_8h_source.html#l00022">MemoryObject.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a32e2837b3ca2545b9d6c0695a3109761"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a32e2837b3ca2545b9d6c0695a3109761">llvm::X86Disassembler::byte</a></div><div class="ttdeci">class llvm::X86Disassembler::DisassemblerTables byte</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4094775b51be5196cd6a6a5254530d6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateDstIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateDstIndex - Appends a destination index operand to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00265">265</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                                                         {</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordtype">unsigned</span> baseRegNo;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a90cd412049931c87618e68595357afb8">X86::EDI</a> : X86::RDI;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? X86::DI : <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a90cd412049931c87618e68595357afb8">X86::EDI</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a90cd412049931c87618e68595357afb8">X86::EDI</a> : X86::DI;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> baseReg = MCOperand::CreateReg(baseRegNo);</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1N86_html_a8793b74c2b4a421561ea8677b2ced6a9a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d6f/X86MCTargetDesc_8h_source.html#l00049">X86MCTargetDesc.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ac3648f4f5bd60b04633859430f293110"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">llvm::X86Disassembler::InternalInstruction::prefixPresent</a></div><div class="ttdeci">uint8_t prefixPresent[0x100]</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00528">X86DisassemblerDecoder.h:528</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">llvm::X86Disassembler::MODE_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00511">X86DisassemblerDecoderCommon.h:511</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00519">X86DisassemblerDecoder.h:519</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">llvm::X86Disassembler::MODE_16BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00509">X86DisassemblerDecoderCommon.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">llvm::X86Disassembler::MODE_32BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00510">X86DisassemblerDecoderCommon.h:510</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="../../d3/da5/classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4baeecd8498cfd4ba890951058393621"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void translateFPRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stackPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateFPRegister - Translates a stack position on the FPU stack to its LLVM form, and appends it to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">stackPos</td><td>- The stack position to translate. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00679">679</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                                  {</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(X86::ST0 + stackPos));</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a409baefdf6be89e38deebefb129c1978"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void translateImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>immediate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;&#160;</td>
          <td class="paramname"><em>operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateImmediate - Appends an immediate operand to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">immediate</td><td>- The immediate value to append. </td></tr>
    <tr><td class="paramname">operand</td><td>- The operand, as stored in the descriptor table. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00287">287</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                                          {  </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// Sign-extend the immediate if necessary.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">OperandType</a> type = (<a class="code" href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">OperandType</a>)operand.<a class="code" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  uint64_t pcrel = 0;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="../../d2/d14/LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (type == TYPE_RELv) {</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    pcrel = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>) {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        immediate |= ~(0xffull);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">case</span> 2:</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        immediate |= ~(0xffffull);</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">case</span> 4:</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        immediate |= ~(0xffffffffull);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">case</span> 8:</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    }</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <span class="comment">// By default sign-extend all X86 immediates based on their encoding.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (type == TYPE_IMM8 || type == TYPE_IMM16 || type == TYPE_IMM32 ||</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;           type == TYPE_IMM64 || type == TYPE_IMMv) {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    uint32_t Opcode = mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">switch</span> (operand.<a class="code" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">case</span> ENCODING_IB:</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="comment">// Special case those X86 instructions that use the imm8 as a set of</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="comment">// bits, bit count, etc. and are not sign-extend.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keywordflow">if</span> (Opcode != X86::BLENDPSrri &amp;&amp; Opcode != X86::BLENDPDrri &amp;&amp;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;          Opcode != X86::PBLENDWrri &amp;&amp; Opcode != X86::MPSADBWrri &amp;&amp;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;          Opcode != X86::DPPSrri &amp;&amp; Opcode != X86::DPPDrri &amp;&amp;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;          Opcode != X86::INSERTPSrr &amp;&amp; Opcode != X86::VBLENDPSYrri &amp;&amp;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;          Opcode != X86::VBLENDPSYrmi &amp;&amp; Opcode != X86::VBLENDPDYrri &amp;&amp;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;          Opcode != X86::VBLENDPDYrmi &amp;&amp; Opcode != X86::VPBLENDWrri &amp;&amp;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;          Opcode != X86::VMPSADBWrri &amp;&amp; Opcode != X86::VDPPSYrri &amp;&amp;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;          Opcode != X86::VDPPSYrmi &amp;&amp; Opcode != X86::VDPPDrri &amp;&amp;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;          Opcode != X86::VINSERTPSrr)</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;          immediate |= ~(0xffull);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">case</span> ENCODING_IW:</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x8000)</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        immediate |= ~(0xffffull);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">case</span> ENCODING_ID:</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        immediate |= ~(0xffffffffull);</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">case</span> ENCODING_IO:</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    }</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  }</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">switch</span> (type) {</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM32:</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM64:</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM128:</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(X86::XMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM256:</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(X86::YMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM512:</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(X86::ZMM0 + (immediate &gt;&gt; 4)));</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">case</span> TYPE_REL8:</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    pcrel = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">if</span>(immediate &amp; 0x80)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      immediate |= ~(0xffull);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">case</span> TYPE_REL32:</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">case</span> TYPE_REL64:</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    pcrel = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">if</span>(immediate &amp; 0x80000000)</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      immediate |= ~(0xffffffffull);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">// operand is 64 bits wide.  Do nothing.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a>(immediate + pcrel, <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                               insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">immediateOffset</a>, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">immediateSize</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                               mcInst, Dis))</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(immediate));</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">if</span> (type == TYPE_MOFFS8 || type == TYPE_MOFFS16 ||</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      type == TYPE_MOFFS32 || type == TYPE_MOFFS64) {</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    segmentReg = MCOperand::CreateReg(<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a55c7491f7bf1d1c1ad3693eb7d169164"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a55c7491f7bf1d1c1ad3693eb7d169164">llvm::X86Disassembler::InternalInstruction::immediateSize</a></div><div class="ttdeci">uint8_t immediateSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00549">X86DisassemblerDecoder.h:549</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ac8faf439db1a327881e373130e4fcd4d"><div class="ttname"><a href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">llvm::X86Disassembler::OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00488">X86DisassemblerDecoderCommon.h:488</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aab366fca16308a4d6a59305aec58b6f8"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aab366fca16308a4d6a59305aec58b6f8">llvm::X86Disassembler::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00479">X86DisassemblerDecoderCommon.h:479</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00541">X86DisassemblerDecoder.h:541</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="../../d2/d14/LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a698bcd15212d3270393b6e3912b874f1"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a></div><div class="ttdeci">static const uint8_t segmentRegnums[SEG_OVERRIDE_max]</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00226">X86Disassembler.cpp:226</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_abc567fd2f4900dd81032863b0a5736ba"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">llvm::X86Disassembler::InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00548">X86DisassemblerDecoder.h:548</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a9c4b81107e8000eb718b029773322245"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">llvm::X86Disassembler::InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00521">X86DisassemblerDecoder.h:521</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ab0367c642b33d93facb7e1df39b5f9e5"><div class="ttname"><a href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">llvm::X86Disassembler::OperandSpecifier::encoding</a></div><div class="ttdeci">uint8_t encoding</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00487">X86DisassemblerDecoderCommon.h:487</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afca447a485e325201cd7d0716787f52b"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afca447a485e325201cd7d0716787f52b">llvm::X86Disassembler::InternalInstruction::immediateOffset</a></div><div class="ttdeci">uint8_t immediateOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00554">X86DisassemblerDecoder.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96d"><div class="ttname"><a href="../../da/d31/namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">llvm::MCOI::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdoc">Operand Type - Operands are tagged with one of the values of this enum. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MCInstrDesc_8h_source.html#l00046">MCInstrDesc.h:46</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00691">R600InstrInfo.cpp:691</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ac63f5f7f7ea93a855351d62632358d66"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a></div><div class="ttdeci">static bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t Width, MCInst &amp;MI, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00205">X86Disassembler.cpp:205</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="../../d3/da5/classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa7c2d86a8c8ecfb0cd3627aceac7afb6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateInstruction - Translates an internal instruction and all its operands to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to populate with the instruction's data. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- false on success; true otherwise. </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00771">771</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                                           {  </div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordflow">if</span> (!insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">spec</a>) {</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Instruction has no specification&quot;</span>);</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  }</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">instructionID</a>);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// If when reading the prefix bytes we determined the overlapping 0xf2 or 0xf3</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// prefix bytes should be disassembled as xrelease and xacquire then set the</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">// opcode to those instead of the rep and repne opcodes.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">xAcquireRelease</a>) {</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordflow">if</span>(mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::REP_PREFIX)</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XRELEASE_PREFIX);</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == X86::REPNE_PREFIX)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(X86::XACQUIRE_PREFIX);</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  }</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a> = 0;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Op : insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>) {</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">if</span> (Op.encoding != ENCODING_NONE) {</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, Op, insn, Dis)) {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      }</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    }</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a74edea7cfe143661776a30d6767598af"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a74edea7cfe143661776a30d6767598af">llvm::X86Disassembler::InternalInstruction::xAcquireRelease</a></div><div class="ttdeci">bool xAcquireRelease</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00543">X86DisassemblerDecoder.h:543</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a868d56868e1ef47e4232797924657b46"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00598">X86DisassemblerDecoder.h:598</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeb806eaaca65c1a593f5af3078798819"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a></div><div class="ttdeci">static bool translateOperand(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00708">X86Disassembler.cpp:708</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acc4b989b9e4750eeb9787809e0159054"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acc4b989b9e4750eeb9787809e0159054">llvm::X86Disassembler::InternalInstruction::instructionID</a></div><div class="ttdeci">uint16_t instructionID</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00568">X86DisassemblerDecoder.h:568</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00157">MCInst.h:157</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a363bc8e0050d89c461be91e81229edef"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">llvm::X86Disassembler::InternalInstruction::operands</a></div><div class="ttdeci">ArrayRef&lt; OperandSpecifier &gt; operands</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aac2dea60075f209cbef6ccf11f9829ba"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aac2dea60075f209cbef6ccf11f9829ba">llvm::X86Disassembler::InternalInstruction::spec</a></div><div class="ttdeci">const InstructionSpecifier * spec</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00570">X86DisassemblerDecoder.h:570</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a39a264ff5629dff4dc2a278f3848b4df"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateMaskRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>maskRegNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateMaskRegister - Translates a 3-bit mask register number to LLVM form, and appends it to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">maskRegNum</td><td>- Number of mask register from 0 to 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- false on success; true otherwise. </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00690">690</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                                                    {</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">if</span> (maskRegNum &gt;= 8) {</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Invalid mask register number&quot;</span>);</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  }</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(X86::K0 + maskRegNum));</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;}</div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeb806eaaca65c1a593f5af3078798819"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;&#160;</td>
          <td class="paramname"><em>operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateOperand - Translates an operand stored in an internal instruction to LLVM's format and appends it to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">operand</td><td>- The operand, as stored in the descriptor table. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- false on success; true otherwise. </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00708">708</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                                                        {  </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">encoding</a>) {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unhandled operand encoding during translation&quot;</span>);</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">case</span> ENCODING_REG:</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">reg</a>);</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">case</span> ENCODING_WRITEMASK:</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">writemask</a>);</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="../../d4/dd8/X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a>:</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a>(mcInst, operand, insn, Dis);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">case</span> ENCODING_CB:</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">case</span> ENCODING_CW:</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">case</span> ENCODING_CD:</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">case</span> ENCODING_CP:</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">case</span> ENCODING_CO:</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="keywordflow">case</span> ENCODING_CT:</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Translation of code offsets isn&#39;t supported.&quot;</span>);</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">case</span> ENCODING_IB:</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">case</span> ENCODING_IW:</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">case</span> ENCODING_ID:</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">case</span> ENCODING_IO:</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">case</span> ENCODING_Iv:</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">case</span> ENCODING_Ia:</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a>(mcInst,</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                       insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">immediates</a>[insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">numImmediatesTranslated</a>++],</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                       operand,</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                       insn,</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                       Dis);</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">case</span> ENCODING_SI:</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a>(mcInst, insn);</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">case</span> ENCODING_DI:</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a>(mcInst, insn);</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordflow">case</span> ENCODING_RB:</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">case</span> ENCODING_RW:</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">case</span> ENCODING_RD:</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">case</span> ENCODING_RO:</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">case</span> ENCODING_Rv:</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">opcodeRegister</a>);</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">case</span> ENCODING_FP:</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">modRM</a> &amp; 7);</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">case</span> ENCODING_VVVV:</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">vvvv</a>);</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">case</span> ENCODING_DUP:</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a>(mcInst, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">operands</a>[operand.<a class="code" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a> - TYPE_DUP0],</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                            insn, Dis);</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div>
<div class="ttc" id="X86Disassembler_8cpp_html_a409baefdf6be89e38deebefb129c1978"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a409baefdf6be89e38deebefb129c1978">translateImmediate</a></div><div class="ttdeci">static void translateImmediate(MCInst &amp;mcInst, uint64_t immediate, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00287">X86Disassembler.cpp:287</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ac8faf439db1a327881e373130e4fcd4d"><div class="ttname"><a href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">llvm::X86Disassembler::OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00488">X86DisassemblerDecoderCommon.h:488</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a4baeecd8498cfd4ba890951058393621"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a4baeecd8498cfd4ba890951058393621">translateFPRegister</a></div><div class="ttdeci">static void translateFPRegister(MCInst &amp;mcInst, uint8_t stackPos)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00679">X86Disassembler.cpp:679</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a06e3b1499180a2b92acc66f9203ac920"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a06e3b1499180a2b92acc66f9203ac920">translateRegister</a></div><div class="ttdeci">static void translateRegister(MCInst &amp;mcInst, Reg reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00174">X86Disassembler.cpp:174</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a868d56868e1ef47e4232797924657b46"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a868d56868e1ef47e4232797924657b46">llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated</a></div><div class="ttdeci">uint8_t numImmediatesTranslated</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00598">X86DisassemblerDecoder.h:598</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aef9fa9afc0f128a5541cdc1944ebc076"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aef9fa9afc0f128a5541cdc1944ebc076">llvm::X86Disassembler::InternalInstruction::vvvv</a></div><div class="ttdeci">Reg vvvv</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00578">X86DisassemblerDecoder.h:578</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeb806eaaca65c1a593f5af3078798819"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#aeb806eaaca65c1a593f5af3078798819">translateOperand</a></div><div class="ttdeci">static bool translateOperand(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00708">X86Disassembler.cpp:708</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a470c2d5240e9910df12140a2a4e78b73"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a470c2d5240e9910df12140a2a4e78b73">llvm::X86Disassembler::InternalInstruction::writemask</a></div><div class="ttdeci">Reg writemask</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00581">X86DisassemblerDecoder.h:581</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a972b23f3658215b06333703a6099eeb1"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a972b23f3658215b06333703a6099eeb1">translateSrcIndex</a></div><div class="ttdeci">static bool translateSrcIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00240">X86Disassembler.cpp:240</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a11bba4757345c8248aa05c3526779d50"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a11bba4757345c8248aa05c3526779d50">llvm::X86Disassembler::InternalInstruction::opcodeRegister</a></div><div class="ttdeci">Reg opcodeRegister</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00602">X86DisassemblerDecoder.h:602</a></div></div>
<div class="ttc" id="X86DisassemblerDecoderCommon_8h_html_a3fd192bea7092fa66a95e4ca0cf236fe"><div class="ttname"><a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h.html#a3fd192bea7092fa66a95e4ca0cf236fe">CASE_ENCODING_RM</a></div><div class="ttdeci">#define CASE_ENCODING_RM</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00328">X86DisassemblerDecoderCommon.h:328</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ae7b89d6897d22c8dcdcc55f36422476a"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ae7b89d6897d22c8dcdcc55f36422476a">llvm::X86Disassembler::InternalInstruction::immediates</a></div><div class="ttdeci">uint64_t immediates[2]</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00599">X86DisassemblerDecoder.h:599</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0869d511c69dbc7ca0d257b16c93b0c6"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0869d511c69dbc7ca0d257b16c93b0c6">llvm::X86Disassembler::InternalInstruction::reg</a></div><div class="ttdeci">Reg reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00617">X86DisassemblerDecoder.h:617</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aace6b74b8ffb4a67a94c8720813f18c2"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#aace6b74b8ffb4a67a94c8720813f18c2">translateRM</a></div><div class="ttdeci">static bool translateRM(MCInst &amp;mcInst, const OperandSpecifier &amp;operand, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00625">X86Disassembler.cpp:625</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ab0367c642b33d93facb7e1df39b5f9e5"><div class="ttname"><a href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ab0367c642b33d93facb7e1df39b5f9e5">llvm::X86Disassembler::OperandSpecifier::encoding</a></div><div class="ttdeci">uint8_t encoding</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00487">X86DisassemblerDecoderCommon.h:487</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a363bc8e0050d89c461be91e81229edef"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a363bc8e0050d89c461be91e81229edef">llvm::X86Disassembler::InternalInstruction::operands</a></div><div class="ttdeci">ArrayRef&lt; OperandSpecifier &gt; operands</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00624">X86DisassemblerDecoder.h:624</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a10db75d3ff8f4c4f1d6ac8bcf960a585"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a10db75d3ff8f4c4f1d6ac8bcf960a585">llvm::X86Disassembler::InternalInstruction::modRM</a></div><div class="ttdeci">uint8_t modRM</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00586">X86DisassemblerDecoder.h:586</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a4094775b51be5196cd6a6a5254530d6c"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a4094775b51be5196cd6a6a5254530d6c">translateDstIndex</a></div><div class="ttdeci">static bool translateDstIndex(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00265">X86Disassembler.cpp:265</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a39a264ff5629dff4dc2a278f3848b4df"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a39a264ff5629dff4dc2a278f3848b4df">translateMaskRegister</a></div><div class="ttdeci">static bool translateMaskRegister(MCInst &amp;mcInst, uint8_t maskRegNum)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00690">X86Disassembler.cpp:690</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a06e3b1499180a2b92acc66f9203ac920"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void translateRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>&#160;</td>
          <td class="paramname"><em>reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateRegister - Translates an internal register to the appropriate LLVM register, and appends it as an operand to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">reg</td><td>- The Reg to append. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00174">174</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                                       {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define ENTRY(x) X86::x,</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span>  uint8_t llvmRegnums[] = {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    0</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  };</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  uint8_t llvmRegnum = llvmRegnums[reg];</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(llvmRegnum));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00366">X86DisassemblerDecoder.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aace6b74b8ffb4a67a94c8720813f18c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateRM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html">OperandSpecifier</a> &amp;&#160;</td>
          <td class="paramname"><em>operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateRM - Translates an operand stored in the R/M (and possibly SIB) byte of an instruction to LLVM form, and appends it to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">operand</td><td>- The operand, as stored in the descriptor table. </td></tr>
    <tr><td class="paramname">insn</td><td>- The instruction to extract Mod, R/M, and SIB fields from. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- 0 on success; nonzero otherwise </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00625">625</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                                                              {  </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">switch</span> (operand.<a class="code" href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">type</a>) {</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected type for a R/M operand&quot;</span>);</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">case</span> TYPE_R8:</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">case</span> TYPE_R16:</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">case</span> TYPE_R32:</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">case</span> TYPE_R64:</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">case</span> TYPE_Rv:</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">case</span> TYPE_MM:</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">case</span> TYPE_MM32:</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">case</span> TYPE_MM64:</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM:</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM32:</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM64:</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM128:</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM256:</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">case</span> TYPE_XMM512:</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">case</span> TYPE_VK1:</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">case</span> TYPE_VK8:</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">case</span> TYPE_VK16:</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">case</span> TYPE_DEBUGREG:</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordflow">case</span> TYPE_CONTROLREG:</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a>(mcInst, insn);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">case</span> TYPE_M:</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">case</span> TYPE_M8:</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">case</span> TYPE_M16:</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">case</span> TYPE_M32:</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordflow">case</span> TYPE_M64:</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">case</span> TYPE_M128:</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> TYPE_M256:</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">case</span> TYPE_M512:</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">case</span> TYPE_Mv:</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">case</span> TYPE_M32FP:</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">case</span> TYPE_M64FP:</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">case</span> TYPE_M80FP:</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">case</span> TYPE_M16INT:</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">case</span> TYPE_M32INT:</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">case</span> TYPE_M64INT:</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">case</span> TYPE_M1616:</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">case</span> TYPE_M1632:</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">case</span> TYPE_M1664:</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">case</span> TYPE_LEA:</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a>(mcInst, insn, Dis);</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  }</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1OperandSpecifier_html_ac8faf439db1a327881e373130e4fcd4d"><div class="ttname"><a href="../../d6/d5b/structllvm_1_1X86Disassembler_1_1OperandSpecifier.html#ac8faf439db1a327881e373130e4fcd4d">llvm::X86Disassembler::OperandSpecifier::type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00488">X86DisassemblerDecoderCommon.h:488</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ad1c30e097c62d7d189050daf0e6cbe7b"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ad1c30e097c62d7d189050daf0e6cbe7b">translateRMMemory</a></div><div class="ttdeci">static bool translateRMMemory(MCInst &amp;mcInst, InternalInstruction &amp;insn, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00442">X86Disassembler.cpp:442</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aea1e232218bf327acf353b1f07db2f86"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#aea1e232218bf327acf353b1f07db2f86">translateRMRegister</a></div><div class="ttdeci">static bool translateRMRegister(MCInst &amp;mcInst, InternalInstruction &amp;insn)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00404">X86Disassembler.cpp:404</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad1c30e097c62d7d189050daf0e6cbe7b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateRMMemory </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateRMMemory - Translates a memory operand stored in the Mod and R/M fields of an internal instruction (and possibly its SIB byte) to a memory operand in LLVM's format, and appends it to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">insn</td><td>- The instruction to extract Mod, R/M, and SIB fields from. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- 0 on success; nonzero otherwise </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00442">442</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                                         {  </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// Addresses in an MCInst are represented as five operands:</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">//   1. basereg       (register)  The R/M base, or (if there is a SIB) the </span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">//                                SIB base</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="comment">//   2. scaleamount   (immediate) 1, or (if there is a SIB) the specified </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">//                                scale amount</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">//   3. indexreg      (register)  x86_registerNONE, or (if there is a SIB)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">//                                the index (which is multiplied by the </span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">//                                scale amount)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">//   4. displacement  (immediate) 0, or the displacement if there is one</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">//   5. segmentreg    (register)  x86_registerNONE for now, but could be set</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">//                                if we have segment overrides</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  </div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> baseReg;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> scaleAmount;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> indexReg;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> displacement;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  uint64_t pcrel = 0;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a> != <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">SIB_BASE_NONE</a>) {</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">sibBase</a>) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibBase&quot;</span>);</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">      case SIB_BASE_##x:                                  \</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">        baseReg = MCOperand::CreateReg(X86::x); break;</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span>      }</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;      baseReg = MCOperand::CreateReg(0);</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    }</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// Check whether we are handling VSIB addressing mode for GATHER.</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// If sibIndex was set to SIB_INDEX_NONE, index offset is 4 and</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// we should use SIB_INDEX_XMM4|YMM4 for VSIB.</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">// I don&#39;t see a way to get the correct IndexReg in readSIB:</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">//   We can tell whether it is VSIB or SIB after instruction ID is decoded,</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">//   but instruction ID may not be decoded yet when calling readSIB.</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    uint32_t Opcode = mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordtype">bool</span> IndexIs128 = (Opcode == X86::VGATHERDPDrm ||</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                       Opcode == X86::VGATHERDPDYrm ||</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                       Opcode == X86::VGATHERQPDrm ||</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                       Opcode == X86::VGATHERDPSrm ||</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                       Opcode == X86::VGATHERQPSrm ||</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                       Opcode == X86::VPGATHERDQrm ||</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                       Opcode == X86::VPGATHERDQYrm ||</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                       Opcode == X86::VPGATHERQQrm ||</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                       Opcode == X86::VPGATHERDDrm ||</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                       Opcode == X86::VPGATHERQDrm);</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordtype">bool</span> IndexIs256 = (Opcode == X86::VGATHERQPDYrm ||</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                       Opcode == X86::VGATHERDPSYrm ||</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                       Opcode == X86::VGATHERQPSYrm ||</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                       Opcode == X86::VGATHERDPDZrm ||</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                       Opcode == X86::VPGATHERDQZrm ||</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                       Opcode == X86::VPGATHERQQYrm ||</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                       Opcode == X86::VPGATHERDDYrm ||</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                       Opcode == X86::VPGATHERQDYrm);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordtype">bool</span> IndexIs512 = (Opcode == X86::VGATHERQPDZrm ||</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                       Opcode == X86::VGATHERDPSZrm ||</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                       Opcode == X86::VGATHERQPSZrm ||</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                       Opcode == X86::VPGATHERQQZrm ||</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                       Opcode == X86::VPGATHERDDZrm ||</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                       Opcode == X86::VPGATHERQDZrm);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">if</span> (IndexIs128 || IndexIs256 || IndexIs512) {</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <span class="keywordtype">unsigned</span> IndexOffset = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> -</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                         (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">addressSize</a> == 8 ? SIB_INDEX_RAX:SIB_INDEX_EAX);</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a> IndexBase = IndexIs512 ? SIB_INDEX_ZMM0 :</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                           IndexIs256 ? SIB_INDEX_YMM0 : SIB_INDEX_XMM0;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> = (<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">SIBIndex</a>)(IndexBase + </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                           (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a> ? 4 : IndexOffset));</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    }</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a> != <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">SIB_INDEX_NONE</a>) {</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">sibIndex</a>) {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected sibIndex&quot;</span>);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define ENTRY(x)                                          \</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">      case SIB_INDEX_##x:                                 \</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">        indexReg = MCOperand::CreateReg(X86::x); break;</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span>      }</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      indexReg = MCOperand::CreateReg(0);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    }</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    scaleAmount = MCOperand::CreateImm(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">sibScale</a>);</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">eaDisplacement</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">EA_DISP_NONE</a>) {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE and EA_DISP_NONE for ModR/M base&quot;</span>);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      }</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>){</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        pcrel = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a> + insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a>(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a> +</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                        insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                        insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, Dis);</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        baseReg = MCOperand::CreateReg(X86::RIP); <span class="comment">// Section 2.2.1.6</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      }</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        baseReg = MCOperand::CreateReg(0);</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      indexReg = MCOperand::CreateReg(0);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_SI:</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;      baseReg = MCOperand::CreateReg(X86::BX);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      indexReg = MCOperand::CreateReg(X86::SI);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BX_DI:</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      baseReg = MCOperand::CreateReg(X86::BX);</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      indexReg = MCOperand::CreateReg(X86::DI);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_SI:</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      baseReg = MCOperand::CreateReg(X86::BP);</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      indexReg = MCOperand::CreateReg(X86::SI);</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">case</span> EA_BASE_BP_DI:</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;      baseReg = MCOperand::CreateReg(X86::BP);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      indexReg = MCOperand::CreateReg(X86::DI);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      indexReg = MCOperand::CreateReg(0);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected eaBase&quot;</span>);</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="comment">// Here, we will use the fill-ins defined above.  However,</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="comment">//   BX_SI, BX_DI, BP_SI, and BP_DI are all handled above and</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <span class="comment">//   sib and sib64 were handled in the top-level if, so they&#39;re only</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;        <span class="comment">//   placeholders to keep the compiler happy.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define ENTRY(x)                                        \</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">      case EA_BASE_##x:                                 \</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">        baseReg = MCOperand::CreateReg(X86::x); break; </span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENTRY(x) case EA_REG_##x:</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span>      <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span>        <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M memory operand may not be a register; &quot;</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;              <span class="stringliteral">&quot;the base field must be a base.&quot;</span>);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      }</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    }</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    scaleAmount = MCOperand::CreateImm(1);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  }</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  displacement = MCOperand::CreateImm(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a>);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  segmentReg = MCOperand::CreateReg(<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(scaleAmount);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(indexReg);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">if</span>(!<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a>(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">displacement</a> + pcrel, <span class="keyword">false</span>,</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                               insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">startLocation</a>, insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">displacementOffset</a>,</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                               insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">displacementSize</a>, mcInst, Dis))</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(displacement);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00366">X86DisassemblerDecoder.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">llvm::X86Disassembler::EA_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00386">X86DisassemblerDecoder.h:386</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6">llvm::X86Disassembler::SIBIndex</a></div><div class="ttdeci">SIBIndex</div><div class="ttdoc">All possible values of the SIB index field. borrows entries from ALL_EA_BASES with the special case t...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00400">X86DisassemblerDecoder.h:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aaefe05b2150554a84b796b4bca71f706a7cea6ea4847ad1bfdcfa78ec0f2d4a6c">llvm::X86Disassembler::SIB_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00413">X86DisassemblerDecoder.h:413</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00357">X86DisassemblerDecoder.h:357</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a67e6e1688bcff4c9ea17a36f5cd8b8b0"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a67e6e1688bcff4c9ea17a36f5cd8b8b0">EA_BASES_64BIT</a></div><div class="ttdeci">#define EA_BASES_64BIT</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00170">X86DisassemblerDecoder.h:170</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00541">X86DisassemblerDecoder.h:541</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_aeac70eb217b5b7b122e05d1ed5518d9c"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#aeac70eb217b5b7b122e05d1ed5518d9c">tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">static void tryAddingPcLoadReferenceComment(uint64_t Address, uint64_t Value, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00220">X86Disassembler.cpp:220</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_aa4e016b484881a9be4576ae14b12481e"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#aa4e016b484881a9be4576ae14b12481e">llvm::X86Disassembler::InternalInstruction::sibIndex</a></div><div class="ttdeci">SIBIndex sibIndex</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00620">X86DisassemblerDecoder.h:620</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">llvm::X86Disassembler::MODE_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00511">X86DisassemblerDecoderCommon.h:511</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a57c6d8557589bdf4eb27c7cd616b5250"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a57c6d8557589bdf4eb27c7cd616b5250">llvm::X86Disassembler::InternalInstruction::addressSize</a></div><div class="ttdeci">uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00547">X86DisassemblerDecoder.h:547</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a967004f254ec4b0e36dca9b2db27f139"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a967004f254ec4b0e36dca9b2db27f139">ALL_SIB_BASES</a></div><div class="ttdeci">#define ALL_SIB_BASES</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00362">X86DisassemblerDecoder.h:362</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a698bcd15212d3270393b6e3912b874f1"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a></div><div class="ttdeci">static const uint8_t segmentRegnums[SEG_OVERRIDE_max]</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00226">X86Disassembler.cpp:226</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_abc567fd2f4900dd81032863b0a5736ba"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#abc567fd2f4900dd81032863b0a5736ba">llvm::X86Disassembler::InternalInstruction::displacementSize</a></div><div class="ttdeci">uint8_t displacementSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00548">X86DisassemblerDecoder.h:548</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a9c4b81107e8000eb718b029773322245"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a9c4b81107e8000eb718b029773322245">llvm::X86Disassembler::InternalInstruction::startLocation</a></div><div class="ttdeci">uint64_t startLocation</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00521">X86DisassemblerDecoder.h:521</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00519">X86DisassemblerDecoder.h:519</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0f2fd34bb6c71514e8e82cdbd6c1db8b"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">llvm::X86Disassembler::InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00614">X86DisassemblerDecoder.h:614</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a3ef5968bc28801c57bcf2d34b37c560e"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a3ef5968bc28801c57bcf2d34b37c560e">llvm::X86Disassembler::InternalInstruction::eaDisplacement</a></div><div class="ttdeci">EADisplacement eaDisplacement</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00615">X86DisassemblerDecoder.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae905569d5e7d96d9e1f4150c289660b6a6f17dadc7b55217d06e4a20efeb747ee">llvm::X86Disassembler::SIB_INDEX_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00401">X86DisassemblerDecoder.h:401</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_acffec50bf53b6bde81c96e0951d577eb"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#acffec50bf53b6bde81c96e0951d577eb">REGS_ZMM</a></div><div class="ttdeci">#define REGS_ZMM</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00284">X86DisassemblerDecoder.h:284</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_afa82013a499392699bc9999514fb6977"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#afa82013a499392699bc9999514fb6977">llvm::X86Disassembler::InternalInstruction::displacementOffset</a></div><div class="ttdeci">uint8_t displacementOffset</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00553">X86DisassemblerDecoder.h:553</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ad0d7a34add9ff161d0c10f219a890bfc"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ad0d7a34add9ff161d0c10f219a890bfc">llvm::X86Disassembler::InternalInstruction::sibBase</a></div><div class="ttdeci">SIBBase sibBase</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00622">X86DisassemblerDecoder.h:622</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a7c194da583ffb0dd2fab50331e4cbc41"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a7c194da583ffb0dd2fab50331e4cbc41">REGS_XMM</a></div><div class="ttdeci">#define REGS_XMM</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00216">X86DisassemblerDecoder.h:216</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a7ebbb42b8992130aeeeb050a8c53f41e"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a7ebbb42b8992130aeeeb050a8c53f41e">llvm::X86Disassembler::InternalInstruction::displacement</a></div><div class="ttdeci">int32_t displacement</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00594">X86DisassemblerDecoder.h:594</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#ae01fc319973355e6cd69eb9224ce6cafa6a4d6cb5da191b70c6888d28b52bb179">llvm::X86Disassembler::EA_DISP_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00422">X86DisassemblerDecoder.h:422</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ac63f5f7f7ea93a855351d62632358d66"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ac63f5f7f7ea93a855351d62632358d66">tryAddingSymbolicOperand</a></div><div class="ttdeci">static bool tryAddingSymbolicOperand(int64_t Value, bool isBranch, uint64_t Address, uint64_t Offset, uint64_t Width, MCInst &amp;MI, const MCDisassembler *Dis)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00205">X86Disassembler.cpp:205</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a6fc6928518e9a8c348d985bec97d382e"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a6fc6928518e9a8c348d985bec97d382e">REGS_YMM</a></div><div class="ttdeci">#define REGS_YMM</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00250">X86DisassemblerDecoder.h:250</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_aa49626340dd008810da4c2f48358f4e5"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#aa49626340dd008810da4c2f48358f4e5">EA_BASES_32BIT</a></div><div class="ttdeci">#define EA_BASES_32BIT</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00134">X86DisassemblerDecoder.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="../../d3/da5/classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a85eb1bfec569b970d44a12aad0488634"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a85eb1bfec569b970d44a12aad0488634">llvm::X86Disassembler::InternalInstruction::sibScale</a></div><div class="ttdeci">uint8_t sibScale</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00621">X86DisassemblerDecoder.h:621</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aea1e232218bf327acf353b1f07db2f86"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateRMRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateRMRegister - Translates a register stored in the R/M field of the ModR/M byte to its LLVM equivalent and appends it to an MCInst. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction to extract the R/M field from. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- 0 on success; -1 otherwise </dd></dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00404">404</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                                           {</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib || insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a> == EA_BASE_sib64) {</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a SIB byte&quot;</span>);</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">switch</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">eaBase</a>) {</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;Unexpected EA base register&quot;</span>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">EA_BASE_NONE</a>:</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;EA_BASE_NONE for ModR/M base&quot;</span>);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ENTRY(x) case EA_BASE_##x:</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span>    <a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a>(<span class="stringliteral">&quot;A R/M register operand may not have a base; &quot;</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;          <span class="stringliteral">&quot;the operand must be a register.&quot;</span>);</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define ENTRY(x)                                                      \</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">  case EA_REG_##x:                                                    \</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">    mcInst.addOperand(MCOperand::CreateReg(X86::x)); break;</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#undef ENTRY</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span>  }</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a8f4c518929a964ae54a9d42780670cd2"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#a8f4c518929a964ae54a9d42780670cd2">ALL_REGS</a></div><div class="ttdeci">#define ALL_REGS</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00366">X86DisassemblerDecoder.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a0dd85da44c5f9e9cb2bc1901a2e40d2cab34ee88b4e6eef0b907540f0fcbe7b5d">llvm::X86Disassembler::EA_BASE_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00386">X86DisassemblerDecoder.h:386</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_ae1c2d19d6110a95f79a5e8cbe1f6e007"><div class="ttname"><a href="../../d9/dc3/X86DisassemblerDecoder_8h.html#ae1c2d19d6110a95f79a5e8cbe1f6e007">ALL_EA_BASES</a></div><div class="ttdeci">#define ALL_EA_BASES</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00357">X86DisassemblerDecoder.h:357</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a0f2fd34bb6c71514e8e82cdbd6c1db8b"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a0f2fd34bb6c71514e8e82cdbd6c1db8b">llvm::X86Disassembler::InternalInstruction::eaBase</a></div><div class="ttdeci">EABase eaBase</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00614">X86DisassemblerDecoder.h:614</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_ae0228f36529f75f692753ef96d725012"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#ae0228f36529f75f692753ef96d725012">debug</a></div><div class="ttdeci">#define debug(s)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00053">X86Disassembler.cpp:53</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a972b23f3658215b06333703a6099eeb1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool translateSrcIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>mcInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html">InternalInstruction</a> &amp;&#160;</td>
          <td class="paramname"><em>insn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>translateSrcIndex - Appends a source index operand to an MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mcInst</td><td>- The MCInst to append to. </td></tr>
    <tr><td class="paramname">insn</td><td>- The internal instruction. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00240">240</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                                                         {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordtype">unsigned</span> baseRegNo;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">MODE_64BIT</a>)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a> : X86::RSI;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">MODE_32BIT</a>)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? X86::SI : <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">mode</a> == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">MODE_16BIT</a>);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    baseRegNo = insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">prefixPresent</a>[0x67] ? <a class="code" href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a> : X86::SI;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> baseReg = MCOperand::CreateReg(baseRegNo);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(baseReg);</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="../../d3/da5/classllvm_1_1MCOperand.html">MCOperand</a> segmentReg;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  segmentReg = MCOperand::CreateReg(<a class="code" href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a>[insn.<a class="code" href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">segmentOverride</a>]);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  mcInst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(segmentReg);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_a502d8f02d88de14dd4630514d487c4b7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#a502d8f02d88de14dd4630514d487c4b7">llvm::X86Disassembler::InternalInstruction::segmentOverride</a></div><div class="ttdeci">SegmentOverride segmentOverride</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00541">X86DisassemblerDecoder.h:541</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_ac3648f4f5bd60b04633859430f293110"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#ac3648f4f5bd60b04633859430f293110">llvm::X86Disassembler::InternalInstruction::prefixPresent</a></div><div class="ttdeci">uint8_t prefixPresent[0x100]</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00528">X86DisassemblerDecoder.h:528</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a0a0a664b4e04945bb7338a796271eaf7">llvm::X86Disassembler::MODE_64BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00511">X86DisassemblerDecoderCommon.h:511</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a698bcd15212d3270393b6e3912b874f1"><div class="ttname"><a href="../../dd/dc9/X86Disassembler_8cpp.html#a698bcd15212d3270393b6e3912b874f1">segmentRegnums</a></div><div class="ttdeci">static const uint8_t segmentRegnums[SEG_OVERRIDE_max]</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00226">X86Disassembler.cpp:226</a></div></div>
<div class="ttc" id="structllvm_1_1X86Disassembler_1_1InternalInstruction_html_acec6e7f968f004123e55e6b2c04859f7"><div class="ttname"><a href="../../d1/d98/structllvm_1_1X86Disassembler_1_1InternalInstruction.html#acec6e7f968f004123e55e6b2c04859f7">llvm::X86Disassembler::InternalInstruction::mode</a></div><div class="ttdeci">DisassemblerMode mode</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00519">X86DisassemblerDecoder.h:519</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8a92735b4f723ce305b1b618c0bafae971">llvm::X86Disassembler::MODE_16BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00509">X86DisassemblerDecoderCommon.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a2770a7b5455f322436ac3d7723979ab8ae4207458cc887c4e1b45709cc318113e">llvm::X86Disassembler::MODE_32BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dd8/X86DisassemblerDecoderCommon_8h_source.html#l00510">X86DisassemblerDecoderCommon.h:510</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a8793b74c2b4a421561ea8677b2ced6a9a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="../../de/d22/namespacellvm_1_1N86.html#a8793b74c2b4a421561ea8677b2ced6a9a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d6f/X86MCTargetDesc_8h_source.html#l00049">X86MCTargetDesc.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="../../d3/da5/classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00033">MCInst.h:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeac70eb217b5b7b122e05d1ed5518d9c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void tryAddingPcLoadReferenceComment </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>tryAddingPcLoadReferenceComment - trys to add a comment as to what is being referenced by a load instruction with the base register that is the rip. These can often be addresses in a literal pool. The Address of the instruction and its immediate Value are used to determine the address being referenced in the literal pool entry. The SymbolLookUp call back will return a pointer to a literal '<a class="el" href="../../db/db2/structC.html">C</a>' string if the referenced address is an address into a section with '<a class="el" href="../../db/db2/structC.html">C</a>' string literals. </p>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00220">220</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                                                 {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">tryAddingPcLoadReferenceComment</a>(<a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a>, Address);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d6/def/MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a1b60a6b1a712ef1cf38bfb55dc2089a0"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a1b60a6b1a712ef1cf38bfb55dc2089a0">llvm::MCDisassembler::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(int64_t Value, uint64_t Address) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00030">MCDisassembler.cpp:30</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac63f5f7f7ea93a855351d62632358d66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tryAddingSymbolicOperand </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isBranch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Dis</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>tryAddingSymbolicOperand - trys to add a symbolic operand in place of the immediate Value in the MCInst.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Value</td><td>- The immediate Value, has had any PC adjustment made by the caller. </td></tr>
    <tr><td class="paramname">isBranch</td><td>- If the instruction is a branch instruction </td></tr>
    <tr><td class="paramname">Address</td><td>- The starting address of the instruction </td></tr>
    <tr><td class="paramname">Offset</td><td>- The byte offset to this immediate in the instruction </td></tr>
    <tr><td class="paramname">Width</td><td>- The byte width of this immediate in the instruction</td></tr>
  </table>
  </dd>
</dl>
<p>If the getOpInfo() function was set when setupForSymbolicDisassembly() was called then that function is called to get any symbolic information for the immediate in the instruction using the Address, Offset and Width. If that returns non-zero then the symbolic information it returns is used to create an MCExpr and that is added as an operand to the MCInst. If getOpInfo() returns zero and isBranch is true then a symbol look up for immediate Value is done and if a symbol is found an MCExpr is created with that, else an MCExpr with the immediate Value is created. This function returns true if it adds an operand to the MCInst and false otherwise. </p>

<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00205">205</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                                                {  </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">return</span> Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(MI, <a class="code" href="../../dd/d38/classllvm_1_1Value.html">Value</a>, Address, <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                       Offset, Width);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00691">R600InstrInfo.cpp:691</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="../../dd/d38/classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d8e/Value_8h_source.html#l00069">Value.h:69</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a698bcd15212d3270393b6e3912b874f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> uint8_t segmentRegnums[SEG_OVERRIDE_max]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  0,        </div>
<div class="line">  X86::CS,</div>
<div class="line">  X86::SS,</div>
<div class="line">  X86::DS,</div>
<div class="line">  X86::ES,</div>
<div class="line">  X86::FS,</div>
<div class="line">  X86::GS</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html#l00226">226</a> of file <a class="el" href="../../dd/dc9/X86Disassembler_8cpp_source.html">X86Disassembler.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_bf355c3ebf279712eb91ee41a0c69784.html">X86</a></li><li class="navelem"><a class="el" href="../../dir_192d04f705e5c750001b6c2e2fe306c0.html">Disassembler</a></li><li class="navelem"><a class="el" href="../../dd/dc9/X86Disassembler_8cpp.html">X86Disassembler.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:46:17 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
