gen7_check_mailbox_status	,	F_517
RC_SW_TARGET_STATE_SHIFT	,	V_681
FW_BLC2	,	V_287
ILK_DPFDUNIT_CLOCK_GATE_ENABLE	,	V_904
ilk_initial_watermarks	,	F_290
intel_crtc_active	,	F_58
vlv_read_wm_values	,	F_299
VLV_TURBO_SOC_OVERRIDE	,	V_813
i915_gem_request_get	,	F_534
INIT_DELAYED_WORK	,	F_540
max_gpu_freq	,	V_742
GEN7_PCODE_TIMEOUT	,	V_1080
I915_READ8	,	F_418
ilk_setup_wm_latency	,	F_174
"Max supported pixel clock with scaling exceeded\n"	,	L_41
FW_WM_VLV	,	F_72
DDREC	,	V_589
gen6_update_ring_freq	,	F_385
ei_down	,	V_609
size	,	V_105
for_each_crtc	,	F_309
init_clock_gating	,	V_1063
max_freq	,	V_663
GEN9_SAGV_ENABLE	,	V_408
kernel_context	,	V_892
GFP_ATOMIC	,	V_1096
g4x_raw_fbc_wm_set	,	F_82
result	,	V_309
gen6_init_rps_frequencies	,	F_369
i85x_init_clock_gating	,	F_500
intel_set_rps	,	F_345
policy	,	V_746
a	,	V_357
MEM_MODE	,	V_1059
reply_mask	,	V_1089
b	,	V_358
"BIOS didn't set up PCBR, fixing up\n"	,	L_82
c	,	V_828
plane_downscale	,	V_459
CURSOR_SR	,	V_151
i	,	V_54
apply_memory_bw_wa	,	V_503
DSPFW_HPLL_SR_EN	,	V_177
DSPHOWM	,	V_183
m	,	V_827
mltr	,	V_335
r	,	V_370
t	,	V_833
x	,	V_834
y	,	V_462
MEMMODE_FSTART_MASK	,	V_575
GEN7_HALF_SLICE_CHICKEN1	,	V_1002
ilk_compute_intermediate_wm	,	F_182
DSPFW2	,	V_166
needs_modeset	,	V_253
DSPFW3	,	V_70
DSPFW4	,	V_185
DSPFW5	,	V_186
"Requested display configuration exceeds system watermark limitations\n"	,	L_45
intel_calculate_wm	,	F_49
DSPFW6	,	V_187
DSPFW7	,	V_207
gen9_init_clock_gating	,	F_1
i915_ggtt	,	V_673
vlv_write_wm_values	,	F_68
WM0_PIPEA_ILK	,	V_394
skl_build_pipe_wm	,	F_255
pfit_size	,	V_450
ilk_cursor_wm_max	,	F_150
vlv_merge_wm	,	F_126
gen9_disable_rc6	,	F_356
"[PLANE:%d:%s] blocks required = %u/%u, lines required = %u/31\n"	,	L_46
"assuming DDR DVFS is disabled\n"	,	L_53
PLANE_WM_EN	,	V_514
"%s watermarks: PM2=%d, PM5=%d, DDR DVFS=%d\n"	,	L_15
MEMMODE_FMAX_MASK	,	V_572
lcfuse	,	V_859
drm_modeset_lock	,	F_279
pri_val	,	V_289
GEN6_PCODE_READ_RC6VIDS	,	V_737
FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT	,	V_771
IDLE_TIME_MASK	,	V_691
valleyview_cleanup_pctx	,	F_404
intel_pxfreq	,	F_414
RC6_CTX_IN_DRAM	,	V_684
i9xx_update_wm	,	F_131
ips_ping_for_i915_load	,	F_431
pipe_src_h	,	V_451
ilk_compute_wm_results	,	F_188
WM0_PIPEC_IVB	,	V_396
pctx_paddr	,	V_790
fp_9_div_8	,	V_460
cacheline_size	,	V_117
"Disabling the SAGV\n"	,	L_39
compute_pipe_wm	,	V_1067
skl_plane_downscale_amount	,	F_221
tlb_miss	,	V_160
wm0_pipe_reg	,	V_543
ddrpll	,	V_42
GEN6_PM_RP_UP_THRESHOLD	,	V_637
"Initial HPLL watermarks: plane=%d, SR cursor=%d fbc=%d\n"	,	L_50
spin_unlock	,	F_124
BIT	,	F_92
vlv_nc_read	,	F_394
PLANE_WM_LINES_MASK	,	V_542
"unknown fsb frequency 0x%04x\n"	,	L_2
ILK_PABSTRETCH_DIS	,	V_952
DSPFW1	,	V_145
valleyview_init_gt_powersave	,	F_408
"Enabling RC6 states: "	,	L_62
total_rate	,	V_249
GEN6_RP_INTERRUPT_LIMITS	,	V_641
"Unknown FSB/MEM found, disable CxSR\n"	,	L_3
IS_I915GM	,	F_33
tmp	,	V_26
ilk_init_lp_watermarks	,	F_469
intel_init_pm	,	F_512
mode_config	,	V_527
suspended	,	V_1098
FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT	,	V_774
GEN6_GAMUNIT_CLOCK_GATE_DISABLE	,	V_966
intel_wm_plane_visible	,	F_54
sanitize_rc6_option	,	F_366
"No clock gating settings or workarounds applied.\n"	,	L_101
pipe_src_w	,	V_245
GEN8_SDEUNIT_CLOCK_GATE_DISABLE	,	V_15
SSKPD_WM3_SHIFT	,	V_334
cpufreq_cpu_put	,	F_387
DRM_INFO	,	F_368
trace_intel_memory_cxsr	,	F_34
plane_pixel_rate	,	V_500
srwm	,	V_262
pineview_cursor_hplloff_wm	,	V_156
to_intel_crtc_state	,	F_114
gen7_setup_fixed_func_scheduler	,	F_477
L3_HIGH_PRIO_CREDITS	,	F_483
ILK_VSDPFD_FULL	,	V_912
drm_atomic_crtc_needs_modeset	,	F_113
"max GPU freq: %d MHz (%u)\n"	,	L_88
WM1_LP_FBC_SHIFT_BDW	,	V_374
skylake_init_clock_gating	,	F_487
num_pipes_active	,	V_302
DISP_FBC_MEMORY_WAKE	,	V_11
to_intel_crtc	,	F_38
valleyview_init_clock_gating	,	F_494
diff1	,	V_830
num_levels	,	V_224
intel_enable_rc6	,	F_378
"GPLL enabled? %s\n"	,	L_95
"bad pxval: %ld\n"	,	L_97
PLANE_CURSOR	,	V_104
vlv_need_sprite0_fifo_workaround	,	F_104
drm_atomic_get_existing_crtc_state	,	F_272
ILK_DSPCLK_GATE_D	,	V_916
u32_to_fixed_16_16	,	F_222
cherryview_enable_rps	,	F_412
GEN6_RC_CTL_RC6_ENABLE	,	V_670
DE_PCU_EVENT	,	V_599
FB_FMAX_VMIN_FREQ_HI_MASK	,	V_781
"failed to find known CxSR latency "	,	L_104
spin_lock_irq	,	F_317
pipe	,	V_88
RAMCLK_GATE_D	,	V_1031
valleyview_rps_max_freq	,	F_395
rc6_mode	,	V_730
cpp	,	V_109
crtc_htotal	,	V_215
"DSPFW1 register is %x\n"	,	L_11
DSTATE_PLL_D3_OFF	,	V_1047
DSPARB_CSTART_SHIFT	,	V_106
planeb_wm	,	V_275
pipe_name	,	F_302
y_tiled	,	V_504
intel_init_clock_gating_hooks	,	F_506
cxsr	,	V_78
i915_gpu_raise	,	F_427
list_for_each_entry	,	F_295
DSPCLK_GATE_D	,	V_1036
CSHRDDR3CTL_DDR3	,	V_41
latency	,	V_53
i9xx_get_fifo_size	,	F_42
ilk_plane_wm_reg_max	,	F_146
dst_w	,	V_441
units	,	V_1104
SPRITEC	,	V_190
VLV_WM_LEVEL_DDR_DVFS	,	V_244
SPRITED	,	V_189
SPRITEA	,	V_175
SPRITEB	,	V_173
"PCBR: 0x%08x\n"	,	L_83
ei_up	,	V_608
active_planes	,	V_232
dst_h	,	V_442
CLKCFG_FSB_MASK	,	V_28
dsparb	,	V_91
update_wm	,	V_548
I915_GTT_OFFSET_NONE	,	V_797
ECOSKPD	,	V_1050
g4x_pipe_wm	,	V_222
skl_allocate_pipe_ddb	,	F_238
intel_fbc_init	,	F_513
HPLL_CURSOR	,	V_159
default_wm	,	V_120
IS_BROADWELL	,	F_164
PLANEB_HI	,	V_203
for_each_intel_plane	,	F_305
SPRITEE	,	V_193
SPRITEF	,	V_192
DSSUNIT_CLOCK_GATE_DISABLE	,	V_1035
cursor_hpll_disable	,	V_157
skl_needs_memory_bw_wa	,	F_198
"GPM control not setup properly.\n"	,	L_72
i915_update_gfx_val	,	F_423
I965_RCC_CLOCK_GATE_DISABLE	,	V_1037
GEN6_WIZ_HASHING_MASK	,	V_940
IS_ERR	,	F_276
DPLS_EDP_PPS_FIX_DIS	,	V_926
pipe_downscale	,	V_448
"HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n"	,	L_66
GEN7_COMMON_SLICE_CHICKEN1	,	V_1004
old_crtc_state	,	V_255
spin_lock_init	,	F_539
wm_info	,	V_270
FORCE_DDR_LOW_FREQ	,	V_61
ilk_merge_wm_level	,	F_183
PXVFREQ_PX_SHIFT	,	V_578
PUNIT_REG_GPU_FREQ_REQ	,	V_644
fifo_extra	,	V_246
state	,	V_140
"Sprite WM%d too large %u (max %u)\n"	,	L_25
ilk_disable_lp_wm	,	F_197
intel_suspend_hw	,	F_503
FB_GFX_FGUARANTEED_FREQ_FUSE_MASK	,	V_773
min_freq	,	V_664
GEN7_ROW_CHICKEN2	,	V_1010
IS_I945GM	,	F_30
adjusted_mode	,	V_136
__intel_rps_boost_work	,	F_528
do_div	,	F_422
num_active_crtcs	,	V_239
valleyview_disable_rps	,	F_360
paddr	,	V_791
wm_intermediate_val	,	V_485
VFMUNIT_CLOCK_GATE_DISABLE	,	V_909
cur	,	V_307
"GPLL not enabled\n"	,	L_94
trace_vlv_wm	,	F_69
ironlake_set_drps	,	F_311
IS_CHERRYVIEW	,	F_24
stolen_base	,	V_786
GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT	,	V_327
skl_plane_wm	,	V_416
MEMMODE_FMIN_MASK	,	V_574
vstart	,	V_561
MARIUNIT_CLOCK_GATE_DISABLE	,	V_906
PLANE_WM_TRANS	,	F_260
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_22
ILK_DPFCUNIT_CLOCK_GATE_DISABLE	,	V_903
ilk_wm_values	,	V_367
raw_wm	,	V_355
limits	,	V_602
SPRITEB_HI	,	V_204
intel_enable_gt_powersave	,	F_454
i915_gpu_turbo_disable	,	F_430
is_fixed16_zero	,	F_253
GEN8_PUSHBUS_SHIFT	,	V_697
vlv_init_gpll_ref_freq	,	F_406
GEN6_RC_CONTROL	,	V_665
min_delay	,	V_580
GEN7_DOP_CLOCK_GATE_ENABLE	,	V_963
sprite1_start	,	V_90
skl_ddb_entry_init_from_hw	,	F_214
cwm	,	V_273
GEN6_MBCUNIT_SNPCR	,	V_1016
CUR_WM	,	F_263
PUNIT_REG_GPU_LFM	,	V_782
VRHUNIT_CLOCK_GATE_DISABLE	,	V_1032
rc6vids	,	V_728
div_u64	,	F_240
valleyview_enable_rps	,	F_413
intel_crtc_state	,	V_80
wait_for_atomic	,	F_319
"Enabling the SAGV\n"	,	L_36
SKL_EDP_PSR_FIX_RDWRAP	,	V_4
GEN6_PMINTRMSK	,	V_642
linetime_wm	,	V_511
skl_initial_wm	,	F_287
gen9_disable_rps	,	F_357
pre	,	V_822
unlock	,	V_893
pri	,	V_305
valleyview_check_pctx	,	F_398
ibx_init_clock_gating	,	F_465
FORCEWAKE_ALL	,	V_667
IS_I865G	,	F_510
GEN6_RP_MEDIA_IS_GFX	,	V_626
GEN6_RC_CTL_HW_ENABLE	,	V_682
rgvmodectl	,	V_557
intel_pipe_wm	,	V_342
new_ddb	,	V_521
chv_gpu_freq	,	F_526
CHICKEN_PAR1_1	,	V_3
vlv_get_cck_clock	,	F_407
wm_mutex	,	V_76
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_753
ironlake_init_clock_gating	,	F_470
czclk_freq	,	V_800
ring_freq	,	V_752
fifo_state	,	V_87
trace_g4x_wm	,	F_66
VLV_OVERRIDE_EN	,	V_810
G4X_WM_LEVEL_SR	,	V_210
SDEW	,	V_862
rotation	,	V_475
start	,	V_431
vlv_cck_read	,	F_410
idle_freq	,	V_645
SOUTH_CHICKEN2	,	V_925
"PCODE timeout, retrying with preemption disabled\n"	,	L_116
total_min_blocks	,	V_480
PXWL	,	F_440
downscale_amount	,	V_491
kabylake_init_clock_gating	,	F_485
intel_crtc	,	V_82
modeset	,	V_530
IOSF_NC_FB_GFX_FREQ_FUSE	,	V_772
MEM_DISPLAY_B_TRICKLE_FEED_DISABLE	,	V_1062
pctx_size	,	V_793
_3D_CHICKEN_SF_DISABLE_OBJEND_CULL	,	V_998
list_empty	,	F_349
intel_autoenable_gt_powersave	,	F_444
active_changed	,	V_536
fmax	,	V_558
"Gen9 Plane"	,	L_34
skl_wm_method1	,	F_241
i845_wm_info	,	V_288
skl_wm_method2	,	F_243
skl_wm_level	,	V_508
gen6_disable_rps_interrupts	,	F_348
INTEL_DEVID	,	F_511
WM_DIRTY_LP	,	F_193
gfx_power	,	V_848
HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL	,	V_708
I915_WRITE_FW	,	F_122
DRM_DEBUG_DRIVER	,	F_10
ips_link_to_i915_driver	,	V_858
skl_cursor_allocation	,	F_213
WM3S_LP_IVB	,	V_403
sseu	,	V_758
alloc_size	,	V_478
clamp_t	,	F_370
intel_engine_cs	,	V_713
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_1005
CLKCFG_FSB_533	,	V_29
intel_rps_limits	,	F_325
connection_mutex	,	V_528
scaling_factor	,	V_744
intel_gpu_ips_teardown	,	F_435
intel_wm_num_levels	,	F_53
primary	,	V_139
skl_get_total_relative_data_rate	,	F_233
intel_get_crtc_for_pipe	,	F_67
L3_GENERAL_PRIO_CREDITS	,	F_482
DRM_I915_THROTTLE_JIFFIES	,	V_656
"%s watermarks: normal=%d, SR=%d, HPLL=%d\n"	,	L_13
i945_wm_info	,	V_276
I915_FIFO_LINE_SIZE	,	V_266
ggtt	,	V_674
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_1007
GLK_CL2_PWR_DOWN	,	V_25
bxt_init_clock_gating	,	F_4
linetime_us	,	V_489
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_992
GEN7_FF_THREAD_MODE	,	V_953
"FIFO size - (0x%08x) %s: %d\n"	,	L_6
HIZ_RAW_STALL_OPT_DISABLE	,	V_990
intel_print_wm_latency	,	F_170
fbc_en	,	V_167
pxw	,	V_860
atomic_update_watermarks	,	V_1065
"Failed to enable the SAGV\n"	,	L_38
cxsr_latency	,	V_49
general_prio_credits	,	V_959
sr_latency_ns	,	V_264
WM_DIRTY_LP_ALL	,	V_386
ret_wm	,	V_361
intel_wm_config	,	V_298
small	,	V_218
display_sr	,	V_144
unused_crtc	,	V_133
dstate	,	V_1045
ilk_validate_pipe_wm	,	F_177
"RP1(Guar Freq) GPU freq: %d MHz (%u)\n"	,	L_90
method1	,	V_295
g4x_raw_crtc_wm_is_valid	,	F_86
method2	,	V_296
latency_ns	,	V_114
ilk_wm_maximums	,	V_304
trans_wm	,	V_512
valleyview_rps_guar_freq	,	F_393
corr2	,	V_851
DSPFW8_CHV	,	V_191
DSPHOWM1	,	V_184
format	,	V_141
nth_active_pipe	,	V_430
I915_WRITE16	,	F_314
min_gpu_freq	,	V_743
FB_FMAX_VMIN_FREQ_LO_MASK	,	V_778
enable_rc6	,	V_675
sskpd	,	V_328
WM3_LP_ILK	,	V_391
WM_MISC	,	V_397
GT_INTERVAL_FROM_US	,	F_327
GEN8_CONFIG0	,	V_5
update_wm_pre	,	V_534
"Failed to read display plane latency. "	,	L_102
cherryview_rps_rpe_freq	,	F_390
request	,	V_1088
intel_cstate	,	V_467
valleyview_rps_min_freq	,	F_397
htotal	,	V_110
MEMMODE_FSTART_SHIFT	,	V_576
RC_SW_TARGET_STATE_MASK	,	V_680
BXT_RP_STATE_CAP	,	V_705
SPRITEF_HI	,	V_198
ddb	,	V_434
WARN_ON	,	F_96
ilk_pipe_wm_get_hw_state	,	F_296
ddl	,	V_180
GEN9_PCODE_SAGV_CONTROL	,	V_407
"Failed to set RPS for idle\n"	,	L_60
dspclk_gate	,	V_900
min_t	,	F_80
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_1008
GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE	,	V_1076
"Overclocking supported, max: %dMHz, overclock: %dMHz\n"	,	L_99
i915_gpu_lower	,	F_428
preempt_enable	,	F_523
GEN6_RC6pp_THRESHOLD	,	V_736
symbol_put	,	F_433
fbc_wm_enabled	,	V_364
cherryview_disable_rps	,	F_359
skl_ddb_get_hw_state	,	F_215
MI_ARB_C3_LP_WRITE_ENABLE	,	V_1054
intel_ddb_partitioning	,	V_299
dev	,	V_85
cherryview_rps_min_freq	,	F_392
fmin	,	V_559
NSEC_PER_MSEC	,	V_847
GEN6_FREQUENCY	,	F_333
ext_v	,	V_853
ARRAY_SIZE	,	F_12
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK	,	V_767
vlv_wm_get_hw_state	,	F_306
RC_OP_FLUSH_ENABLE	,	V_922
IS_HASWELL	,	F_163
ilk_wm_merge	,	F_184
active	,	V_128
ilk_compute_cur_wm	,	F_143
intel_atomic_get_existing_plane_state	,	F_180
yesno	,	F_303
stolen_reserved_base	,	V_687
snb_wm_latency_quirk	,	F_173
"GT fifo had a previous error %x\n"	,	L_78
"disabling CxSR\n"	,	L_106
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_988
I915_READ16	,	F_9
SSKPD_WM0_SHIFT	,	V_330
ilk_compute_wm_maximums	,	F_151
VLV_BIAS_CPU_125_SOC_875	,	V_819
MEMINT_EVAL_CHG_EN	,	V_584
for_each_intel_crtc	,	F_57
drm_plane	,	V_453
gen6_sanitize_rps_pm_mask	,	F_329
plane_bytes_per_line	,	V_497
hdisplay	,	V_265
y_plane_blocks	,	V_484
intel_engine_id	,	V_715
intel_has_sagv	,	F_201
FB_GFX_FMAX_AT_VMAX_FUSE	,	V_757
g4x_merge_wm	,	F_97
IS_GEN2	,	F_132
"%s WM%d latency %u (%u.%u usec)\n"	,	L_29
DEIMR	,	V_601
cur_freq	,	V_613
wait_for	,	F_18
uncore	,	V_259
IS_GEN9	,	F_160
IS_GEN4	,	F_515
IS_GEN3	,	F_508
IS_GEN6	,	F_175
intel_enable_sagv	,	F_205
IS_GEN5	,	F_167
"cursor %d\n"	,	L_18
vlv_wm_sanitize	,	F_307
ilk_wm_lp_to_level	,	F_186
PXVFREQ_PX_MASK	,	V_577
jiffies	,	V_592
intel_read_wm_latency	,	F_159
intel_plane	,	V_127
intel_display_power_domain	,	V_437
active_pipe_changes	,	V_433
L3SQ_URB_READ_CAM_MATCH_DISABLE	,	V_1014
OVRUNIT_CLOCK_GATE_DISABLE	,	V_1033
i830_init_clock_gating	,	F_501
"Punit not acking DDR DVFS request, "	,	L_52
"FBC watermarks: SR=%d, HPLL=%d\n"	,	L_14
ddb_partitioning	,	V_300
WM_DIRTY_LINETIME	,	F_191
_pxvid_to_vd	,	F_419
GEN6_RC1_WAKE_RATE_LIMIT	,	V_732
FB_GFX_FREQ_FUSE_MASK	,	V_763
intel_disable_sagv	,	F_207
MI_ARB_STATE	,	V_1039
reply	,	V_1090
IS_SKYLAKE	,	F_204
g4x_initial_watermarks	,	F_99
FW_BLC	,	V_286
GEN6_GT_MODE	,	V_939
up_threshold	,	V_630
hw_vals	,	V_535
count	,	V_846
planes	,	V_418
intel_plane_state	,	V_125
new_wm	,	V_241
CLKCFG_MEM_800	,	V_38
GEN6_PCODE_WRITE_RC6VIDS	,	V_738
pch_pfit	,	V_449
skl_ddb_entry_size	,	F_239
client_lock	,	V_648
"warning: pcode (write) mailbox access failed: %d\n"	,	L_115
_MASKED_BIT_DISABLE	,	F_32
vlv_program_watermarks	,	F_127
chipset_val	,	V_854
ilk_display_fifo_size	,	F_144
DEIIR	,	V_600
"Disable CxSR\n"	,	L_103
i915_gem_request_alloc	,	F_459
RING_MAX_IDLE	,	F_376
intel_get_cxsr_latency	,	F_11
ignore	,	V_518
DDRMPLL1	,	V_44
GEN9_DEFAULT_FIXES	,	V_6
intel_atomic_state	,	V_229
plane_bpp	,	V_472
ilk_validate_wm_level	,	F_153
_FW_WM_VLV	,	F_300
MEMCTL_FREQ_SHIFT	,	V_555
vidfreq	,	V_820
"minimum required %d/%d\n"	,	L_44
intel_atomic_get_crtc_state	,	F_281
GEN6_RC_CTL_EI_MODE	,	F_362
enable_execlists	,	V_894
i915_gem_object_put	,	F_405
PEW	,	F_437
PLANEC_HI	,	V_200
i915_gem_object_create_stolen	,	F_403
RC6_LOCATION	,	V_683
"No SAGV found on system, ignoring\n"	,	L_37
lock	,	V_260
trace_vlv_fifo_size	,	F_118
"unexpected fall-through in intel_init_pm\n"	,	L_109
DISP_FBC_WM_DIS	,	V_10
skl_plane_relative_data_rate	,	F_231
"stuck trying to change perf mode\n"	,	L_58
GEN6_PCODE_SUCCESS	,	V_1072
vlv_wm_method2	,	F_101
vlv_wm_state	,	V_252
vlv_optimize_watermarks	,	F_129
plane_y_data_rate	,	V_469
MEMINT_CX_SUPR_EN	,	V_583
__intel_wait_for_register_fw	,	F_518
GEN7_FF_VS_REF_CNT_FFME	,	V_975
status	,	V_1083
PUNIT_GPU_DUTYCYCLE_REG	,	V_765
clients	,	V_649
DRM_PLANE_TYPE_PRIMARY	,	V_350
pipe_wm	,	V_343
gen6_rps_pm_mask	,	F_328
FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT	,	V_762
DEIER	,	V_598
MEMINT_EVAL_CHG	,	V_597
PWRCTX_MAXCNT_RCSUNIT	,	V_690
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_105
GEN6_PCODE_READY	,	V_1084
VLV_RENDER_RC6_COUNT_EN	,	V_809
pineview_cursor_wm	,	V_148
max	,	F_63
"(requested %d, valid %d)\n"	,	L_75
WM1S_LP_EN	,	V_377
intel_can_enable_sagv	,	F_209
plane_data_rate	,	V_468
"FIFO watermarks - A: %d, B: %d\n"	,	L_20
intel_wm_level	,	V_308
TR1	,	V_839
cstate	,	V_291
skl_pipe_wm_get_hw_state	,	F_293
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_958
pineview_display_wm	,	V_143
gen6_enable_rps	,	F_381
intel_queue_rps_boost_for_request	,	F_532
MI_AGPBUSY_830_MODE	,	V_1058
hsw_compute_linetime_wm	,	F_155
"Enabling RC6 states: RC6 %s\n"	,	L_64
gen6_disable_rps	,	F_358
g4x_compute_intermediate_wm	,	F_95
i915_gem_request_completed	,	F_529
PCH_DPLUNIT_CLOCK_GATE_DISABLE	,	V_923
g4x_wm_get_hw_state	,	F_301
MCPPCE_EN	,	V_564
drm	,	V_537
vlv_raw_crtc_wm_is_valid	,	F_111
CM0_PIPELINED_RENDER_FLUSH_DISABLE	,	V_921
FBC_SR	,	V_170
TSE	,	V_566
ironlake_disable_drps	,	F_324
g4x_setup_wm_latency	,	F_73
"memory self-refresh is %s (was %s)\n"	,	L_5
cherryview_check_pctx	,	F_399
MCH_SSKPD_WM0_VAL	,	V_936
i830_a_wm_info	,	V_278
entries	,	V_115
wm_state	,	V_228
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite=%d\n"	,	L_48
enable_fbc_wm	,	V_369
i965_cursor_wm_info	,	V_268
HALF_SLICE_CHICKEN3	,	V_994
VLV_COUNT_RANGE_HIGH	,	V_807
dst	,	V_217
intel_fixup_cur_wm_latency	,	F_168
rc6_ctx_base	,	V_676
WARN_ON_ONCE	,	F_48
SSKPD_WM1_SHIFT	,	V_332
GEN6_RP_UP_THRESHOLD	,	V_620
"BIOS enabled RC states: "	,	L_65
GTFIFODBG	,	V_731
"2"	,	L_108
intel_watermark_params	,	V_112
mem	,	V_52
IS_GEN9_LP	,	F_367
IS_G4X	,	F_26
MCH_SSKPD_WM0_MASK	,	V_935
lpt_suspend_hw	,	F_480
optimize_watermarks	,	V_1069
need_postvbl_update	,	V_238
queue_delayed_work	,	F_462
max_downscale	,	V_458
_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH	,	V_951
"GFX pause not setup properly.\n"	,	L_71
bxt_check_bios_rc6_setup	,	F_365
"3"	,	L_107
container_of	,	F_457
"Setting FIFO watermarks - A: %d\n"	,	L_23
plane_en	,	V_419
MEMCTL_SFCAVM	,	V_556
GEN6_AGGRESSIVE_TURBO	,	V_640
CLKCFG_FSB_800	,	V_31
GEN6_RC6_THRESHOLD	,	V_725
DSPARB2	,	V_96
DSPARB3	,	V_99
"RC6 Base location not set properly.\n"	,	L_67
g4x_invalidate_wms	,	F_87
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_907
crtc_clock	,	V_142
plane_extra	,	V_251
CUR_BUF_CFG	,	F_219
height	,	V_464
WM_DIRTY_FBC	,	V_387
NEEDS_WaRsDisableCoarsePowerGating	,	F_379
"Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n"	,	L_55
INSTPM_AGPBUSY_INT_EN	,	V_1053
snpcr	,	V_997
i915_switch_context	,	F_460
cherryview_init_clock_gating	,	F_495
ilk_compute_wm_level	,	F_154
compute_global_watermarks	,	V_1066
uint8_t	,	T_6
i915_gfx_val	,	F_425
boost	,	V_1094
IOSF_NC_FB_GFX_FMAX_FUSE_LO	,	V_777
FBC_LLC_READ_CTRL	,	V_968
FW_BLC_SELF_FIFO_MASK	,	V_285
cur_ddb	,	V_523
ips_linetime	,	V_320
min_freq_softlimit	,	V_604
src_h	,	V_440
freq	,	V_647
skl_hw	,	V_524
gen6_check_mch_setup	,	F_474
cpt_init_clock_gating	,	F_471
GEN6_WIZ_HASHING_16x4	,	V_941
max_ia_freq	,	V_740
min	,	F_79
skl_compute_wm_levels	,	F_251
src_w	,	V_439
"Failed to disable the SAGV (%d)\n"	,	L_40
SR_HI	,	V_197
y_plane	,	V_481
"Engine Idle wait time not set properly.\n"	,	L_69
GUC_MAX_IDLE_COUNT	,	V_721
valleyview_set_rps	,	F_337
dirty	,	V_221
PCH_CPUNIT_CLOCK_GATE_DISABLE	,	V_924
DDL_CURSOR_SHIFT	,	V_181
VF_UNIT_CLOCK_GATE_DISABLE	,	V_1028
IS_VALLEYVIEW	,	F_23
i915_add_request	,	F_461
drm_i915_private	,	V_1
FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT	,	V_760
ILK_DPFC_NUKE_ON_ANY_MODIFICATION	,	V_967
last_adj	,	V_632
i915_gpu_busy	,	F_429
GEN7_FF_TS_SCHED_HW	,	V_955
num_active_planes	,	V_231
plane_blocks_per_line	,	V_488
irq_lock	,	V_658
skl_ddb_add_affected_planes	,	F_271
GLK_CL0_PWR_DOWN	,	V_23
RENCLK_GATE_D2	,	V_1027
RENCLK_GATE_D1	,	V_1026
g4x_optimize_watermarks	,	F_100
sagv_status	,	V_404
sprites_enabled	,	V_301
loop	,	V_1102
fbc_val	,	V_317
skl_check_pipe_max_pixel_rate	,	F_227
GEN7_FF_VS_SCHED_HW	,	V_956
fifo_size	,	V_113
DDL_SPRITE_SHIFT	,	F_71
WM0_PIPE_SPRITE_MASK	,	V_545
VLV_RENDER_RC0_COUNT_EN	,	V_817
is_mobile	,	V_844
lpt_init_clock_gating	,	F_478
fifo_left	,	V_247
drm_atomic_state	,	V_346
HSW_SCRATCH1	,	V_983
is_disabling	,	F_51
skl_write_plane_wm	,	F_258
TRANS_CHICKEN1_DP0UNIT_GC_DISABLE	,	V_934
"%s WM%d latency not provided\n"	,	L_28
plane_id	,	V_212
intel_uncore_forcewake_get	,	F_340
GEN7_L3CNTLREG1	,	V_1006
IOSF_NC_FB_GFX_FMAX_FUSE_HI	,	V_780
alloc	,	V_424
GEN8_CHICKEN_DCPR_1	,	V_7
PWRCTX_MAXCNT_VECSUNIT	,	V_694
ilk_compute_fbc_wm	,	F_84
wm_results	,	V_522
haswell_init_clock_gating	,	F_490
DEUC	,	V_1038
GEN7_FF_SCHED_MASK	,	V_954
request_boost	,	V_1093
fixed_16_16_div_u64	,	F_242
ilk_compute_pipe_wm	,	F_178
DRM_FORMAT_NV12	,	V_466
mask	,	V_633
WM_DIRTY_PIPE	,	F_192
skl_ddb_entry	,	V_423
active_crtcs	,	V_413
"Couldn't fix incorrect rc6 voltage\n"	,	L_81
is_enabling	,	F_52
PINEVIEW_SELF_REFRESH_EN	,	V_71
intel_vgpu_active	,	F_455
ILK_VRHUNIT_CLOCK_GATE_DISABLE	,	V_901
vlv_compute_wm_level	,	F_103
intel_set_memory_cxsr	,	F_36
DIV_ROUND_UP_ULL	,	F_46
SPRITEC_HI	,	V_202
base	,	V_84
FW_BLC_SELF_EN	,	V_69
WM_MISC_DATA_PARTITION_5_6	,	V_398
wm_pipe	,	V_379
g4x_write_wm_values	,	F_64
IS_IVYBRIDGE	,	F_169
DSPFW_SR_MASK	,	V_146
state2	,	V_852
GLK_REVID_A1	,	V_20
vlv_punit_write	,	F_17
state1	,	V_850
PWRCTX_MAXCNT_BCSUNIT	,	V_693
CLKCFG_FSB_400	,	V_33
enable	,	V_56
pessimal_latency_ns	,	V_281
vlv_invert_wm_value	,	F_107
GEN6_RP_DOWN_IDLE_AVG	,	V_629
val	,	V_21
skl_pcode_request	,	F_208
intel_fixup_spr_wm_latency	,	F_166
i915	,	V_880
fstart	,	V_560
rc_ctl	,	V_677
work	,	V_661
MEMCTL_CMD_SHIFT	,	V_554
"Adjusting RC6 mask to %d "	,	L_74
GEN6_PCODE_FREQ_RING_RATIO_SHIFT	,	V_755
IS_KABYLAKE	,	F_202
eu_total	,	V_759
intel_init_emon	,	F_436
"WM latency values increased to avoid potential underruns\n"	,	L_30
GEN6_PCODE_DATA	,	V_1086
WM1_LP_FBC_SHIFT	,	V_375
WARN_ONCE	,	F_338
"Failed to reset RPS to initial values\n"	,	L_76
COND	,	F_520
HSW_FREQUENCY	,	F_332
HAS_PCH_NOP	,	F_493
GEN6_MBC_SNPCR_MASK	,	V_1017
"Cursor"	,	L_33
I915_READ	,	F_3
vbt	,	V_929
POWER_DOMAIN_PIPE	,	F_216
total_data_rate	,	V_470
PXW	,	F_439
intel_fbc_is_active	,	F_185
gpu_freq	,	V_739
VLV_FIFO	,	F_121
gen6_init_clock_gating	,	F_475
MEMCTL_CMD_CHFREQ	,	V_553
ilk_plane_wm_max	,	F_149
__intel_autoenable_gt_powersave	,	F_456
EAGAIN	,	V_1085
udelay	,	F_484
intel_get_linetime_us	,	F_245
skl_write_wm_level	,	F_257
GEN6_RC1e_THRESHOLD	,	V_734
intel_rc6_residency_us	,	F_544
max3	,	F_116
sprite0_fifo_extra	,	V_248
ILK_DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_902
threshold	,	V_123
PIPE_WM_LINETIME	,	F_196
MEMCTL_CMD_STS	,	V_552
GEN6_PCODE_TIMEOUT	,	V_1078
intel_pm_setup	,	F_537
power_domain	,	V_438
intel_runtime_pm_get_noresume	,	F_464
IS_I945G	,	F_29
skl_wm_values	,	V_532
"A"	,	L_8
IS_IVB_GT1	,	F_492
gen6_set_rps	,	F_330
ilk	,	V_348
for_crtc	,	V_427
PTR_ERR	,	F_277
INTEL_RC6_ENABLE	,	V_701
LOW_POWER	,	V_611
I915_READ64	,	F_165
skl_pcode_try_request	,	F_519
intel_update_watermarks	,	F_310
tsfs	,	V_835
schedule_work	,	F_353
CHICKEN_PIPESL_1	,	F_489
"min GPU freq: %d MHz (%u)\n"	,	L_91
I965_RCZ_CLOCK_GATE_DISABLE	,	V_1041
"B"	,	L_7
TRANS_CHICKEN1	,	F_473
TRANS_CHICKEN2	,	F_472
max_delay	,	V_579
last_enabled_level	,	V_363
symbol_get	,	F_432
old_plane_state	,	V_233
HAS_FW_BLC	,	F_136
to_intel_atomic_state	,	F_90
PLANE_WM_BLOCKS_MASK	,	V_541
chv_freq_opcode	,	F_527
plane_state	,	V_126
value	,	V_220
INTEL_GEN	,	F_145
WM0_PIPE_PLANE_MASK	,	V_544
r_t	,	V_47
__i915_gfx_val	,	F_424
SKL_SAGV_BLOCK_TIME	,	V_422
ddb_allocation	,	V_492
GEN7_WA_L3_CHICKEN_MODE	,	V_1009
sprites_scaled	,	V_344
GEN6_RC_IDLE_HYSTERSIS	,	V_719
stolen	,	V_788
GEN6_PM_RP_DOWN_TIMEOUT	,	V_636
DEW	,	F_438
PIPE_WM_LINETIME_IPS_LINETIME	,	F_157
drm_i915_gem_request	,	V_887
pctx_addr	,	V_783
optimal	,	V_230
old_ddb	,	V_533
"Initial SR watermarks: plane=%d, cursor=%d fbc=%d\n"	,	L_49
sprstate	,	V_313
WM0_PIPEB_ILK	,	V_395
for_each_intel_plane_on_crtc	,	F_179
drm_atomic_get_plane_state	,	F_275
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_754
vid	,	V_867
KBL_REVID_B0	,	V_965
gen8_set_l3sqc_credits	,	F_481
"self-refresh entries: %d, wm: %d\n"	,	L_16
FORCEWAKE_MEDIA	,	V_646
sprite0_start	,	V_89
ktime_get_raw_ns	,	F_322
gpll_ref_freq	,	V_798
VLV_PCBR	,	V_784
"timed out waiting for Punit DDR DVFS request\n"	,	L_4
HAS_PCH_LPT	,	F_504
TSFS_SLOPE_SHIFT	,	V_838
raw	,	V_223
"timeout waiting for pcode write (%d) to finish\n"	,	L_114
drm_plane_state	,	V_454
ips	,	V_46
curstate	,	V_314
client_boost	,	V_660
pm_rps_events	,	V_638
GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE	,	V_1075
g4x_compute_pipe_wm	,	F_89
preempt_disable	,	F_522
I965_RCPB_CLOCK_GATE_DISABLE	,	V_1042
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_898
i915_wm_info	,	V_277
for_each_new_crtc_in_state	,	F_270
max_fixed_16_16	,	F_224
HSW_GTT_CACHE_EN	,	V_978
_wait_for	,	F_521
drm_crtc	,	V_426
fifo_changed	,	V_254
HSW_ECOCHK_ARB_PRIO_SOL	,	V_971
MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE	,	V_1040
out_blocks	,	V_493
rcs	,	V_886
MEMSWCTL	,	V_551
gen6_rps_reset_ei	,	F_343
drm_i915_gem_object	,	V_283
fwater_hi	,	V_272
TSFS_SLOPE_MASK	,	V_837
GEN9_PCODE_READ_MEM_LATENCY	,	V_323
logical	,	V_322
cpufreq_policy	,	V_745
x_tiled	,	V_505
i965_update_wm	,	F_130
ilk_compute_pri_wm	,	F_141
cur_delay	,	V_581
GEN9_CLKGATE_DIS_0	,	V_17
GEN6_RP_DOWN_EI	,	V_621
ECO_GATING_CX_ONLY	,	V_1051
ilk_wm_max_level	,	F_161
PLANEC_OLD	,	V_269
"RC6 %s\n"	,	L_77
vlv	,	V_77
fixed_16_16_div	,	F_223
GEN6_RP_UP_BUSY_AVG	,	V_628
cdclk	,	V_321
fsb_freq	,	V_30
pristate	,	V_312
lockdep_assert_held	,	F_312
WM1_LP_SR_EN	,	V_373
best_lp_wm	,	V_540
g4x_wm_values	,	V_161
post	,	V_821
reg	,	V_134
drm_crtc_mask	,	F_212
fp_w_ratio	,	V_443
skl_compute_linetime_wm	,	F_252
"unknown memory frequency 0x%02x\n"	,	L_1
dirty_pipes	,	V_531
VLV_DDL	,	F_70
cpuinfo	,	V_747
req	,	V_888
ret	,	V_74
i915_mch_val	,	F_417
pixel_rate	,	V_108
FB_GFX_FMIN_AT_VMIN_FUSE	,	V_770
POSTING_READ	,	F_25
ddb_size	,	V_429
skl_atomic_update_crtc_wm	,	F_286
mul_u32_fixed_16_16	,	F_244
skl_ddb_entry_write	,	F_256
hpll	,	V_171
ilk_write_wm_values	,	F_195
GEN6_RC_SLEEP	,	V_722
DDL_PRECISION_HIGH	,	V_261
CCK_GPLL_CLOCK_CONTROL	,	V_799
skl_copy_wm_for_pipe	,	F_282
skl_latency	,	V_341
PLANE_BUF_CFG	,	F_218
GEN6_RP_DOWN_TIMEOUT	,	V_711
CLKCFG_FSB_667	,	V_32
engine	,	V_714
kmalloc	,	F_533
intel_print_rc6_info	,	F_361
end	,	V_432
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_19
DRAIN_LATENCY_MASK	,	V_547
sandybridge_pcode_write	,	F_206
WM2_LP_ILK	,	V_392
skl_write_cursor_wm	,	F_262
crtc_h	,	V_447
broadwell_init_clock_gating	,	F_488
GCFG_DIS	,	V_1025
skl_compute_wm	,	F_285
FW_BLC_SELF_VLV	,	V_66
IS_PINEVIEW	,	F_28
intel_runtime_pm_get	,	F_442
crtc_w	,	V_216
DRM_DEBUG	,	F_313
GEN7_MAX_PS_THREAD_DEP	,	V_1019
GEN8_PUSHBUS_CONTROL	,	V_695
GEN6_ENCODE_RC6_VID	,	F_384
DISP_ARB_CTL	,	V_9
init_context	,	V_891
hpll_en	,	V_176
mul_fixed16	,	F_225
chv_set_memory_dvfs	,	F_14
sb_lock	,	V_802
HZ	,	V_896
CACHE_MODE_1	,	V_991
vlv_raw_plane_wm_is_valid	,	F_110
TRANS_CHICKEN2_FDI_POLARITY_REVERSED	,	V_928
CACHE_MODE_0	,	V_920
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_625
gen3_init_clock_gating	,	F_499
GT_FREQUENCY_MULTIPLIER	,	V_1092
i830_get_fifo_size	,	F_43
nop_init_clock_gating	,	F_505
CUR_WM_TRANS	,	F_264
gen6_rps_boost	,	F_351
IS_IRONLAKE_M	,	F_453
g4x_wm_state	,	V_227
emitted_jiffies	,	V_1095
GEN7_RC_CTL_TO_MODE	,	V_669
intel_pstate	,	V_455
out_unlock	,	V_857
i915_reg_t	,	T_8
"RPe GPU freq: %d MHz (%u)\n"	,	L_89
CLKCFG_MEM_MASK	,	V_34
PIPE_WM_LINETIME_TIME	,	F_158
GEN6_RC_EVALUATION_INTERVAL	,	V_718
I965_FBC_CLOCK_GATE_DISABLE	,	V_1044
G4X_WM_LEVEL_HPLL	,	V_211
is_sprite	,	V_297
GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ	,	V_16
is_lp	,	V_294
WM0_PIPE_SPRITE_SHIFT	,	V_381
skl_update_pipe_wm	,	F_268
ivybridge_init_clock_gating	,	F_491
PLANEA	,	V_165
PLANEC	,	V_195
PLANEB	,	V_164
PUNIT_REG_DDR_SETUP2	,	V_59
skl_ddb_entry_equal	,	F_274
skl_compute_ddb	,	F_278
err	,	V_643
spr_val	,	V_310
g4x	,	V_79
max_level	,	V_124
onoff	,	F_364
autoenable_work	,	V_884
USHRT_MAX	,	V_214
IS_GLK_REVID	,	F_6
modifier	,	V_420
DDL_PLANE_SHIFT	,	V_182
mchdev_lock	,	V_550
mode	,	V_668
GEN6_PCODE_UNIMPLEMENTED_CMD	,	V_1073
g4x_fbc_fifo_size	,	F_75
y_data_rate	,	V_482
__i915_chipset_val	,	F_415
new	,	V_122
ilk_wm_lp_latency	,	F_187
BDW_DPRS_MASK_VBLANK_SRD	,	V_973
I965_FIFO_SIZE	,	V_267
GLK_CL1_PWR_DOWN	,	V_24
vlv_initial_watermarks	,	F_128
DISP_DATA_PARTITION_5_6	,	V_400
GEN8_MISC_CTRL0	,	V_699
uint16_t	,	T_5
rp1	,	V_768
rp0	,	V_756
vlv_fifo_state	,	V_86
vlv_invalidate_wms	,	F_106
FBC_HPLL_SR	,	V_172
struct_mutex	,	V_881
pcbr	,	V_792
OVCUNIT_CLOCK_GATE_DISABLE	,	V_1034
list_add	,	F_354
HAS_GUC	,	F_377
wm_size	,	V_116
skl_ddb_allocation_overlaps	,	F_267
DSPFW_HPLL_CURSOR_MASK	,	V_158
dsparb2	,	V_92
"SKL Mailbox read error = %d\n"	,	L_27
dsparb3	,	V_93
g4x_compute_wm	,	F_76
vlv_residency_raw	,	F_543
fixed_16_16_to_u32_round_up	,	F_248
to_intel_plane	,	F_55
rpe	,	V_764
VLV_PCBR_ADDR_SHIFT	,	V_789
_MASKED_FIELD	,	F_476
SSKPD_WM2_SHIFT	,	V_333
ilk_increase_wm_latency	,	F_171
wm_linetime	,	V_378
mmio_base	,	V_720
GPLLENABLE	,	V_814
VLV_WM_LEVEL_PM5	,	V_243
rpn	,	V_769
VLV_WM_LEVEL_PM2	,	V_242
rps	,	V_57
interm_pbpl	,	V_496
partitioning	,	V_366
GEN6_RC6_WAKE_RATE_LIMIT	,	V_717
pri_latency	,	V_208
RC6_CTX_BASE_MASK	,	V_686
GEN6_RC_CTL_RC6p_ENABLE	,	V_671
graphics_val	,	V_855
data_rate	,	V_463
GEN6_RP_DOWN_IDLE_CONT	,	V_815
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n"	,	L_54
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_1015
DIV_ROUND_UP	,	F_50
broadwater_init_clock_gating	,	F_498
RCBMAXAVG	,	V_569
skl_compute_plane_wm	,	F_247
BETWEEN	,	V_614
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_942
DSPFW_FBC_SR_EN	,	V_168
mbox	,	V_1082
get_fifo_size	,	V_280
I915_MAX_PLANES	,	V_479
POSTING_READ16	,	F_315
DSTATE_GFX_CLOCK_GATING	,	V_1048
uint_fixed_16_16_t	,	T_7
_3D_CHICKEN	,	V_937
_FW_WM	,	F_298
"not enough stolen space for PCTX, disabling\n"	,	L_84
cparams	,	V_832
DSPCNTR	,	F_467
vlv_punit_read	,	F_16
GEN6_OFFSET	,	F_334
gen9_enable_rc6	,	F_374
g4x_init_clock_gating	,	F_496
ironlake_enable_drps	,	F_316
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_723
DISP_ARB_CTL2	,	V_399
LCFUSE02	,	V_878
compute_intermediate_wm	,	V_1068
cherryview_init_gt_powersave	,	F_409
WM1S_LP_ILK	,	V_401
list_del_init	,	F_350
mutex_init	,	F_538
planea_wm	,	V_274
CSIEW0	,	V_863
CSIEW1	,	V_864
pineview_update_wm	,	F_59
CSIEW2	,	V_865
DSPFW9_CHV	,	V_194
mutex_unlock	,	F_20
FB_GFX_MAX_FREQ_FUSE_MASK	,	V_775
pipe_max_pixel_rate	,	V_457
FP_16_16_MAX	,	V_486
typeof	,	F_458
SR	,	V_147
GEN7_GT_MODE	,	V_993
enableddisabled	,	F_35
horiz_pixels	,	V_290
DSPSURF	,	F_468
RCBMINAVG	,	V_570
for_each_intel_plane_in_state	,	F_93
mutex_lock	,	F_15
usable_level	,	V_347
rp_state_cap	,	V_704
ilk_wm_fbc	,	F_140
I915_FORMAT_MOD_Y_TILED	,	V_473
intel_uncore_forcewake_put	,	F_341
mdelay	,	F_320
PLANE_NV12_BUF_CFG	,	F_261
sandybridge_pcode_read	,	F_162
drm_for_each_plane_mask	,	F_273
INIT_LIST_HEAD	,	F_541
IS_GEN9_BC	,	F_199
intel_sanitize_gt_powersave	,	F_449
FORCE_DDR_FREQ_REQ_ACK	,	V_62
drm_rotation_90_or_270	,	F_235
selected_result	,	V_495
HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE	,	V_984
DMIEC	,	V_588
results	,	V_368
IS_I85X	,	F_509
crtc_state	,	V_81
wakeref_count	,	V_1099
PWM2_GATING_DIS	,	V_19
WM1_LP_SR_SHIFT	,	V_372
WARN	,	F_236
VLV_FIFO_START	,	F_40
ETIMEDOUT	,	V_1079
ilk_optimize_watermarks	,	F_291
g4x_plane_fifo_size	,	F_74
rp0_freq	,	V_615
name	,	V_226
"GPLL ref"	,	L_85
valleyview_cleanup_gt_powersave	,	F_411
TRANS_CHICKEN2_FRAME_START_DELAY_MASK	,	V_931
"You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n"	,	L_80
ilk_compute_spr_wm	,	F_142
next	,	V_650
"DSPFW3 register is %x\n"	,	L_12
GEN6_PCODE_ERROR_MASK	,	V_1071
MEMINTREN	,	V_582
i915_ironlake_get_mem_freq	,	F_8
lp_wm_5_6	,	V_539
"GPLL reference freq: %d kHz\n"	,	L_86
now	,	V_829
skl_ddb_allocation	,	V_436
"DDR speed: %d MHz\n"	,	L_87
POSTING_READ_FW	,	F_123
out_lines	,	V_494
GEN9_MEDIA_PG_ENABLE	,	V_727
DOP_CLOCK_GATING_DISABLE	,	V_1011
VLV_GUNIT_CLOCK_GATE	,	V_1024
intel_init_gt_powersave	,	F_441
GEN6_RP_CONTROL	,	V_623
GEN7_ROW_CHICKEN2_GT2	,	V_1012
GEN8_UCGCTL6	,	V_14
VIDSTART	,	V_585
HIGH_POWER	,	V_616
last_count1	,	V_587
DRM_MODE_FLAG_INTERLACE	,	V_415
last_count2	,	V_593
VLV_SOC_TDP_EN	,	V_811
uint64_t	,	T_4
"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n"	,	L_100
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_1001
fdi_rx_polarity_inverted	,	V_930
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH	,	V_933
drm_atomic_crtc_state_for_each_plane_state	,	F_228
drm_device	,	V_235
_intel_set_memory_cxsr	,	F_22
INTEL_RC6pp_ENABLE	,	V_703
ipc_enabled	,	V_506
SPRITED_HI	,	V_201
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_57
i845_update_wm	,	F_137
fp_h_ratio	,	V_444
fbc	,	V_169
pipes_modified	,	F_269
PWRCTX_MAXCNT_VCSUNIT0	,	V_692
crtc	,	V_83
drm_rect_width	,	F_78
PAGE_SIZE	,	V_688
GEN6_PCODE_MAILBOX	,	V_1070
DSPFW7_CHV	,	V_188
level1	,	V_384
GEN9_FREQ_SCALER	,	V_709
level2	,	V_385
FW_BLC_SELF	,	V_68
PLANE_WM_LINES_SHIFT	,	V_515
flags	,	V_414
"GPU status: 0x%08x\n"	,	L_96
enabled	,	V_132
"Initial SR=%s HPLL=%s FBC=%s\n"	,	L_51
GEN6_DECODE_RC6_VID	,	F_383
GEN6_RPNSWREQ	,	V_639
pvid_to_extvid	,	F_420
"Sprite"	,	L_32
a_wm	,	V_359
intel_disable_gt_powersave	,	F_450
pcbr_offset	,	V_796
num_pipes	,	V_258
IS_KBL_REVID	,	F_486
old_pipe_wm	,	V_520
spin_unlock_irq	,	F_323
GS_UNIT_CLOCK_GATE_DISABLE	,	V_1029
G4X_WM_LEVEL_NORMAL	,	V_209
display	,	V_279
MASK_WAKEMEM	,	V_8
IS_I965GM	,	F_27
DSPARB_BEND_SHIFT	,	V_107
cxsr_enabled	,	V_263
pxvid	,	V_841
CLKCFG_MEM_667	,	V_37
WM0_PIPE_CURSOR_MASK	,	V_546
intel_init_clock_gating	,	F_502
ECR	,	V_861
width	,	V_111
GEN9_MEM_LATENCY_LEVEL_MASK	,	V_324
max_freq_softlimit	,	V_603
gen6_reset_rps_interrupts	,	F_451
cur_val	,	V_311
pctx	,	V_795
adjusted_pixel_rate	,	V_490
"Pushbus not setup properly.\n"	,	L_70
FB_GFX_MAX_FREQ_FUSE_SHIFT	,	V_776
"Odd GPU freq value\n"	,	L_59
intel_cleanup_gt_powersave	,	F_445
GEN9_PG_ENABLE	,	V_666
visible	,	V_131
for_each_pipe	,	F_65
round_jiffies_up_relative	,	F_463
MEMINTRSTS	,	V_596
ffs	,	F_210
intel_gpu_freq	,	F_336
GEN8_L3SQCREG1	,	V_964
MEMMODE_FMAX_SHIFT	,	V_573
"Couldn't check for BIOS workaround\n"	,	L_79
MLTR_ILK	,	V_336
FW_CSPWRDWNEN	,	V_67
HSW_ROW_CHICKEN3	,	V_985
__i915_update_gfx_val	,	F_421
dotclk	,	V_456
EG1	,	V_871
DSTATE_DOT_CLOCK_GATING	,	V_1049
EG0	,	V_870
EG3	,	V_873
EG2	,	V_872
EG5	,	V_875
EG4	,	V_874
GEN6_GFXPAUSE	,	V_698
EG7	,	V_877
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_987
ilk_fbc_wm_reg_max	,	F_148
EG6	,	V_876
intel_gpu_ips_init	,	F_434
CSHRDDR3CTL	,	V_39
vlv_raw_plane_wm_set	,	F_108
lp_wm_1_2	,	V_538
GEN7_L3SQCREG1	,	V_1022
GEN7_L3SQCREG4	,	V_1013
GEN6_RC_VIDEO_FREQ	,	V_710
min_scanlines	,	V_471
total_count	,	V_823
"Primary WM%d too large %u (max %u)\n"	,	L_24
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT	,	V_766
cherryview_setup_pctx	,	F_400
EOVERFLOW	,	V_1077
GT_FIFO_FREE_ENTRIES_CHV	,	V_805
glk_init_clock_gating	,	F_5
queue_work	,	F_536
"Primary"	,	L_31
PLANE_SPRITE1	,	V_103
PLANE_SPRITE0	,	V_102
FORCE_DDR_HIGH_FREQ	,	V_60
plane	,	V_100
atomic_set	,	F_542
IS_PINEVIEW_G	,	F_60
last_time2	,	V_595
intel_fb_obj	,	F_134
MCH_SSKPD	,	V_329
awake	,	V_654
g4x_tlb_miss_wa	,	F_62
LCFUSE_HIV_MASK	,	V_879
last_time1	,	V_591
ilk_compute_wm_config	,	F_288
gen9_enable_rps	,	F_373
mult_frac	,	F_388
DRM_DEBUG_ATOMIC	,	F_284
div_round_up_fixed16	,	F_250
max_wm	,	V_119
for_each_plane_id_on_crtc	,	F_88
diff	,	V_750
HAS_PCH_SPLIT	,	F_514
g4x_raw_plane_wm_set	,	F_81
DSPARB	,	V_95
WM1_LP_LATENCY_SHIFT	,	V_371
submitted	,	V_652
intel_rps_client	,	V_651
_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL	,	V_950
intermediate	,	V_236
byt_freq_opcode	,	F_525
is_desktop	,	V_50
pipe_size	,	V_428
IS_GEMINILAKE	,	F_229
PXVFREQ	,	F_318
vlv_get_fifo_size	,	F_37
GEN6_UCGCTL2	,	V_946
intel_get_crtc_for_plane	,	F_133
GEN6_UCGCTL1	,	V_943
RCS	,	V_889
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_944
GEN9_RENDER_PG_ENABLE	,	V_726
hw_lock	,	V_58
ia_freq	,	V_751
INIT_WORK	,	F_535
g4x_wm_sanitize	,	F_304
is_ddr3	,	V_40
DSPFW_CURSOR_SR_MASK	,	V_150
set	,	F_372
_MASKED_BIT_ENABLE	,	F_31
old_wm	,	V_240
min_ring_freq	,	V_741
"self-refresh entries: %d\n"	,	L_21
gen6_check_mailbox_status	,	F_516
GEN6_RP_UP_EI	,	V_619
i915_gem_object_create_stolen_for_preallocated	,	F_402
config	,	V_137
ilk_wm_get_hw_state	,	F_308
DRM_DEBUG_KMS	,	F_13
PUNIT_REG_GPU_FREQ_STS	,	V_801
intel_runtime_pm_put	,	F_446
HSW_SAMPLE_C_PERFORMANCE	,	V_995
PMMISC	,	V_563
g4x_disable_trickle_feed	,	F_466
I915_FORMAT_MOD_Yf_TILED	,	V_474
gen6_rps_busy	,	F_342
stolen_size	,	V_794
GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE	,	V_982
DRM_ERROR	,	F_19
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_919
boosts	,	V_662
fb	,	V_130
cursor	,	V_178
GEN9_SAGV_IS_DISABLED	,	V_412
work_struct	,	V_885
SOUTH_DSPCLK_GATE_D	,	V_897
wm_lp_spr	,	V_376
cpufreq_cpu_get	,	F_386
GEN6_RC6p_THRESHOLD	,	V_735
last_retired_context	,	V_890
"RC6 disabled, disabling runtime PM support\n"	,	L_98
rate	,	V_250
"Unsupported pixel depth %u for rotation"	,	L_42
i915_gem_request_put	,	F_530
GEN7_FF_DS_SCHED_HW	,	V_957
HPLL_SR	,	V_155
GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT	,	V_326
merged	,	V_362
VLV_COUNTER_CONTROL	,	V_806
gt	,	V_653
GEN6_RC_CTL_RC6pp_ENABLE	,	V_672
VLV_B0_WA_L3SQCREG1_VALUE	,	V_1023
"Odd GPU freq values\n"	,	L_93
obj	,	V_284
diffms	,	V_845
realloc_pipes	,	V_525
GEN6_RC_STATE	,	V_679
ddcc_status	,	V_707
"FIFO watermark level: %d\n"	,	L_10
FW_WM	,	F_61
GEN7_PCODE_ILLEGAL_DATA	,	V_1081
MISSING_CASE	,	F_41
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_1000
mutex_is_locked	,	F_382
i915_gem_object_is_tiled	,	F_135
dev_priv	,	V_2
hw	,	V_390
MEMMODECTL	,	V_562
skl	,	V_417
new_power	,	V_605
CHV_BIAS_CPU_50_SOC_50	,	V_812
id	,	V_129
rc_sw_target	,	V_678
down_scale_amount	,	V_465
clamp	,	F_346
I965_ISC_CLOCK_GATE_DISABLE	,	V_1043
large	,	V_219
VLV_RC_CTL_CTX_RST_PARALLEL	,	V_818
MEM_DISPLAY_A_TRICKLE_FEED_DISABLE	,	V_1061
lower	,	V_1100
skl_wm_get_hw_state	,	F_294
params	,	V_882
"timeout waiting for pcode read (%d) to finish\n"	,	L_111
wm_lp	,	V_365
fsb	,	V_51
"Cursor WM%d too large %u (max %u)\n"	,	L_26
IS_BROXTON	,	F_200
y_tile_minimum	,	V_501
l1	,	V_516
l2	,	V_517
mem_value	,	V_293
GEN6_PCODE_ILLEGAL_CMD	,	V_1074
FBC_LLC_FULLY_OPEN	,	V_969
SSKPD_WM_MASK	,	V_331
u16	,	T_2
GEN6_RP_MEDIA_TURBO	,	V_624
PIPE_B	,	V_97
PIPE_A	,	V_94
PIPE_C	,	V_98
to_i915	,	F_39
CHICKEN_MISC_2	,	V_22
"self-refresh watermark: display plane %d "	,	L_17
intel_display_power_put	,	F_220
pxvidfreq	,	V_866
GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT	,	V_325
GEN9_FREQUENCY	,	F_331
rp1_freq	,	V_617
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_947
PUNIT_REG_DSPFREQ	,	V_63
u32	,	T_1
I915_FORMAT_MOD_X_TILED	,	V_421
vlv_setup_wm_latency	,	F_102
vlv_raw_plane_wm_compute	,	F_109
GEN6_RP_STATE_CAP	,	V_706
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_945
mm	,	V_785
vlv_pctx	,	V_787
skip_hw_write	,	V_618
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_899
i845_get_fifo_size	,	F_44
level	,	V_213
"Requested display configuration exceeds system DDB limitations"	,	L_43
WM1_LP_ILK	,	V_393
GEN6_RP_DOWN_THRESHOLD	,	V_622
ILK_DPARBUNIT_CLOCK_GATE_ENABLE	,	V_913
"LP0 watermark invalid\n"	,	L_35
entry	,	V_435
spr	,	V_306
"[PLANE:%d:%s] ddb (%d - %d) -&gt; (%d - %d)\n"	,	L_47
PLANE_WM	,	F_259
g4x_raw_plane_wm_is_valid	,	F_85
DRM_PLANE_TYPE_CURSOR	,	V_352
INTEL_DDB_PART_1_2	,	V_345
GFXEC	,	V_594
disable_cxsr	,	V_237
newstate	,	V_356
PWM1_GATING_DIS	,	V_18
ENXIO	,	V_409
drm_crtc_state	,	V_452
gen6_enable_rps_interrupts	,	F_344
div_round_up_u32_fixed16	,	F_230
drm_framebuffer	,	V_138
"RC6 disabled by BIOS\n"	,	L_73
i915_mch_dev	,	V_856
"FIFO entries required for mode: %d\n"	,	L_9
MEM_DISPLAY_TRICKLE_FEED_DISABLE	,	V_1060
bpp	,	V_461
src	,	V_354
stolen_reserved_size	,	V_689
ILK_FBCQ_DIS	,	V_915
for_each_intel_crtc_mask	,	F_280
ilk_program_watermarks	,	F_289
crestline_init_clock_gating	,	F_497
u64	,	T_10
GEN9_SAGV_DISABLE	,	V_411
RCUPEI	,	V_567
intel_wm_method2	,	F_47
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_948
intel_wm_method1	,	F_45
chv_set_memory_pm5	,	F_21
CACHE_MODE_0_GEN7	,	V_989
skl_setup_wm_latency	,	F_176
GAM_ECOCHK	,	V_970
pm	,	V_1097
r1	,	V_382
GEN6_RP_ENABLE	,	V_627
r2	,	V_383
I915_SAGV_DISABLED	,	V_410
"gpu busy, RCS change rejected\n"	,	L_56
GEN6_PM_RP_DOWN_THRESHOLD	,	V_635
FORCE_ARB_IDLE_PLANES	,	V_996
ps	,	V_349
upper	,	V_1101
I915_WRITE	,	F_2
interrupts_enabled	,	V_659
y_minimum	,	V_477
intel_state	,	V_318
DPA_MASK_VBLANK_SRD	,	V_972
min_fixed_16_16	,	F_249
cancel_delayed_work_sync	,	F_448
GEN6_MBC_SNPCR_MED	,	V_1018
"warning: pcode (read) mailbox access failed: %d\n"	,	L_112
DCLK	,	V_749
csipll	,	V_43
rc6_mask	,	V_716
DSP_MAXFIFO_PM5_ENABLE	,	V_64
old	,	V_121
linetime	,	V_319
for_each_engine	,	F_375
i915_chipset_val	,	F_416
I915_SAGV_ENABLED	,	V_406
DRM_PLANE_TYPE_OVERLAY	,	V_351
MEMIHYST	,	V_571
efficient_freq	,	V_612
MLTR_WM2_SHIFT	,	V_339
GEN7_L3BANK2X_CLOCK_GATE_DISABLE	,	V_1021
SPRITEA_HI	,	V_205
rgvswctl	,	V_549
ILK_DPFC_CHICKEN	,	V_12
chipset_power	,	V_831
GEN6_RP_IDLE_HYSTERSIS	,	V_712
RC6_CTX_BASE	,	V_685
count1	,	V_824
count2	,	V_825
downscale_w	,	V_446
to_intel_plane_state	,	F_94
skl_ddb_entries_overlap	,	F_266
count3	,	V_826
FB_FMAX_VMIN_FREQ_LO_SHIFT	,	V_779
timeout_base_ms	,	V_1091
FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT	,	V_761
initial_watermarks	,	V_1064
PLANEA_HI	,	V_206
old_fifo_state	,	V_256
GEN8_PUSHBUS_ENABLE	,	V_696
GEN6_RC_SLEEP_PSMI_CONTROL	,	V_976
CURSORC	,	V_196
CURSORB	,	V_163
threshold_down	,	V_607
CURSORA	,	V_174
cherryview_rps_max_freq	,	F_389
gen8_enable_rps	,	F_380
INTEL_INFO	,	F_115
sr	,	V_162
mul_round_up_u32_fixed16	,	F_232
vlv_compute_intermediate_wm	,	F_125
I915_SAGV_NOT_CONTROLLED	,	V_405
skl_ddb_get_pipe_allocation_limits	,	F_211
u8	,	T_9
ILK_DPARB_GATE	,	V_911
WM0_PIPE_PLANE_SHIFT	,	V_380
TSFS_INTR_MASK	,	V_840
hweight32	,	F_91
uint32_t	,	T_3
drm_rect_height	,	F_181
was_enabled	,	V_65
i830_bc_wm_info	,	V_282
ILK_DISPLAY_CHICKEN1	,	V_914
ILK_DISPLAY_CHICKEN2	,	V_910
IVB_CHICKEN3	,	V_999
time_hw	,	V_1103
max_t	,	F_172
downscale_h	,	V_445
GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE	,	V_1003
i915_pineview_get_mem_freq	,	F_7
"RC6 Base address not as expected.\n"	,	L_68
HAS_PCH_LPT_LP	,	F_479
I915_READ_FW	,	F_120
INTEL_DDB_PART_5_6	,	V_303
gen6_rps_idle	,	F_347
CHICKEN_PAR2_1	,	V_980
high_prio_credits	,	V_960
skl_ddb_calc_min	,	F_237
gen6_set_rps_thresholds	,	F_326
valleyview_setup_pctx	,	F_401
GTT_CACHE_EN_ALL	,	V_979
guard_size	,	V_118
cursor_sr	,	V_149
boost_freq	,	V_655
drm_display_mode	,	V_135
CLKCFG	,	V_27
res_blocks	,	V_498
vlv_wm_values	,	V_179
ilk_compute_wm_dirty	,	F_190
vd	,	V_842
sr_fifo_size	,	V_257
GEN6_PM_RP_UP_EI_EXPIRED	,	V_634
OGW0	,	V_868
OGW1	,	V_869
vm	,	V_843
intel_suspend_gt_powersave	,	F_447
y_min_scanlines	,	V_502
threshold_up	,	V_606
changed	,	V_340
GEN8_FF_DS_REF_CNT_FFME	,	V_974
CL_UNIT_CLOCK_GATE_DISABLE	,	V_1030
skl_compute_transition_wm	,	F_254
IS_COFFEELAKE	,	F_203
GEM_BUG_ON	,	F_355
SV_CLOCK_GATE_DISABLE	,	V_1055
wm	,	V_75
_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB	,	V_938
wq	,	V_895
display_hpll_disable	,	V_153
"RP1(Guar) GPU freq: %d MHz (%u)\n"	,	L_92
skl_pipe_downscale_amount	,	F_226
plane_blocks	,	V_483
acquire_ctx	,	V_529
previous	,	V_389
vlv_compute_pipe_wm	,	F_112
ilk_cursor_wm_reg_max	,	F_147
pineview_display_hplloff_wm	,	V_152
ddb_blocks	,	V_507
GEN6_PCODE_DATA1	,	V_1087
READ_ONCE	,	F_452
single_enabled_crtc	,	F_56
pipe_enabled	,	V_353
g4x_read_wm_values	,	F_297
GEN6_READ_OC_PARAMS	,	V_883
"warning: pcode (write) mailbox access failed\n"	,	L_113
pipe_htotal	,	V_487
GEN7_UCGCTL4	,	V_1020
ILK_ELPIN_409_SELECT	,	V_917
byt_gpu_freq	,	F_524
jiffies_to_msecs	,	F_321
IS_I965G	,	F_507
DIV_ROUND_CLOSEST	,	F_156
cherryview_rps_guar_freq	,	F_391
cxsr_latency_table	,	V_55
TSC1	,	V_565
PCH_3DCGDIS0	,	V_905
GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV	,	V_804
PCH_3DCGDIS1	,	V_908
INTEL_RC6p_ENABLE	,	V_702
GEN7_MISCCPCTL	,	V_962
MI_STATE	,	V_1056
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_724
kfree	,	F_531
D_STATE	,	V_1046
out	,	V_225
CLKCFG_MEM_533	,	V_35
"RC6 %s RC6p %s RC6pp %s\n"	,	L_63
gen	,	V_700
GEN8_RC_SEMA_IDLE_MSG_DISABLE	,	V_977
spr_latency	,	V_315
power	,	V_610
time_after	,	F_352
VLV_MEDIA_RC6_COUNT_EN	,	V_808
res_lines	,	V_499
HAS_RC6p	,	F_363
down_threshold	,	V_631
trace_intel_gpu_freq_change	,	F_335
EINVAL	,	V_234
MI_AGPBUSY_INT_EN	,	V_1057
DSPFW_HPLL_SR_MASK	,	V_154
IS_GM45	,	F_77
WM_DIRTY_DDB	,	V_388
intel_display_power_get_if_enabled	,	F_217
minimum	,	V_476
HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE	,	V_986
vlv_set_rps_idle	,	F_339
ECO_FLIP_DONE	,	V_1052
skl_print_wm_changes	,	F_283
MEMMODE_SWMODE_EN	,	V_586
mem_freq	,	V_36
corr	,	V_849
pstate	,	V_292
valleyview_rps_rpe_freq	,	F_396
vlv_compute_fifo	,	F_105
num_active	,	V_425
CCK_FUSE_REG	,	V_803
KVM_CONFIG_CHANGE_NOTIFICATION_SELECT	,	V_981
c_m	,	V_48
i915_read_mch_val	,	F_426
skl_ddb_min_alloc	,	F_234
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_733
INSTPM_SELF_EN	,	V_73
MLTR_WM1_SHIFT	,	V_337
gtfifodbg	,	V_729
reset_rps	,	F_371
misccpctl	,	V_961
TSFS	,	V_836
CSIPLL0	,	V_45
ILK_DPFC_DISABLE_DUMMY0	,	V_13
ILK_SRLT_MASK	,	V_338
distrust_bios_wm	,	V_526
cur_latency	,	V_316
SPRITEE_HI	,	V_199
INSTPM	,	V_72
plane_res_b	,	V_509
skl_pipe_wm	,	V_513
_ilk_disable_lp_wm	,	F_194
"warning: pcode (read) mailbox access failed\n"	,	L_110
link	,	V_657
vlv_atomic_update_fifo	,	F_117
skl_wm_level_from_reg_val	,	F_292
plane_res_l	,	V_510
I915_MAX_PIPES	,	V_519
VLV_MEDIA_RC0_COUNT_EN	,	V_816
"Failed to set idle frequency\n"	,	L_61
ilk_compute_wm_reg_maximums	,	F_152
g4x_raw_plane_wm_compute	,	F_83
ilk_wm_method2	,	F_139
ilk_wm_method1	,	F_138
spin_lock	,	F_119
ilk_find_best_result	,	F_189
WM2S_LP_IVB	,	V_402
skl_wm_level_equals	,	F_265
CSIEC	,	V_590
RCDNEI	,	V_568
intel_freq_opcode	,	F_443
skl_adjusted_plane_pixel_rate	,	F_246
fwater_lo	,	V_271
tsc_khz	,	V_748
PLANE_PRIMARY	,	V_101
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_927
g4x_program_watermarks	,	F_98
_3D_CHICKEN3	,	V_949
_3D_CHICKEN2	,	V_918
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER	,	V_932
b_wm	,	V_360
