<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
files: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v</a>
time_elapsed: 29.790s
</pre>
<pre class="log">
user_time: 27.007902
system_time: 2.7823409999999997
ram_usage: 4203680


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\bsg_mul_array_row&#39;.
<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_array_row.v:32</a>: Warning: Range select out of bounds on signal `\b_i&#39;: Setting result bit to undef.
terminate called after throwing an instance of &#39;std::bad_alloc&#39;
  what():  std::bad_alloc

</pre>
</body>