#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 12 21:30:18 2020
# Process ID: 12392
# Current directory: c:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex
# Command line: vivado.exe -notrace -source c:/Vivado_Project/GBCR2_SEU_20201108_7RX/GBCR2_SEU_Test.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ex.tcl
# Log file: c:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/vivado.log
# Journal file: c:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Vivado_Project/GBCR2_SEU_20201108_7RX/GBCR2_SEU_Test.srcs/sources_1/ip/gtwizard_0/gtwizard_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 653.086 ; gain = 85.418
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xsim/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/modelsim/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/questa/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/ies/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/vcs/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/riviera/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/activehdl/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/activehdl/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xcelium/gtwizard_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Vivado_Project/GBCR2_SEU_20201108_7RX/ipcore_dir/gtwizard_0_ex/gtwizard_0_ex.ip_user_files/sim_scripts/gtwizard_0/xcelium/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivadupdate_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 21:56:47 2020...
