
JASPER_Main_Firmware_SX1276.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041c4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08004280  08004280  00014280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043a0  080043a0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080043a0  080043a0  000143a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080043a8  080043a8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043a8  080043a8  000143a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043ac  080043ac  000143ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080043b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000005c  0800440c  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  0800440c  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e33a  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020b3  00000000  00000000  0002e401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c40  00000000  00000000  000304b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000097d  00000000  00000000  000310f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001683a  00000000  00000000  00031a75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f0a5  00000000  00000000  000482af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000929cd  00000000  00000000  00057354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030a8  00000000  00000000  000e9d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000ecdcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004268 	.word	0x08004268

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08004268 	.word	0x08004268

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b0cd      	sub	sp, #308	; 0x134
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f000 fc7b 	bl	8000f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f84b 	bl	80006e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 f9c7 	bl	80009e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000652:	f000 f88f 	bl	8000774 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000656:	f000 f937 	bl	80008c8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800065a:	f000 f973 	bl	8000944 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800065e:	f000 f8f5 	bl	800084c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	const uint8_t msg1[] = "Booting JASPER_Main_Firmware_SX1276\n";
 8000662:	1c7b      	adds	r3, r7, #1
 8000664:	33ff      	adds	r3, #255	; 0xff
 8000666:	4a1c      	ldr	r2, [pc, #112]	; (80006d8 <main+0x98>)
 8000668:	ca13      	ldmia	r2!, {r0, r1, r4}
 800066a:	c313      	stmia	r3!, {r0, r1, r4}
 800066c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800066e:	c313      	stmia	r3!, {r0, r1, r4}
 8000670:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000672:	c313      	stmia	r3!, {r0, r1, r4}
 8000674:	7812      	ldrb	r2, [r2, #0]
 8000676:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, msg1, strlen(msg1), 120);
 8000678:	1c79      	adds	r1, r7, #1
 800067a:	31ff      	adds	r1, #255	; 0xff
 800067c:	4817      	ldr	r0, [pc, #92]	; (80006dc <main+0x9c>)
 800067e:	2378      	movs	r3, #120	; 0x78
 8000680:	2224      	movs	r2, #36	; 0x24
 8000682:	f002 fb53 	bl	8002d2c <HAL_UART_Transmit>
	HAL_Delay(250);
 8000686:	20fa      	movs	r0, #250	; 0xfa
 8000688:	f000 fce0 	bl	800104c <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	long long unsigned int superloop_count = 0;
 800068c:	2200      	movs	r2, #0
 800068e:	2300      	movs	r3, #0
 8000690:	2194      	movs	r1, #148	; 0x94
 8000692:	0049      	lsls	r1, r1, #1
 8000694:	1879      	adds	r1, r7, r1
 8000696:	600a      	str	r2, [r1, #0]
 8000698:	604b      	str	r3, [r1, #4]
  while (1)
  {

	  const uint8_t msg1[255];
	  sprintf(msg1, "Starting superloop from JASPER_Main_Firmware_SX1276 #%ld\n", superloop_count++);
 800069a:	2494      	movs	r4, #148	; 0x94
 800069c:	0064      	lsls	r4, r4, #1
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	2001      	movs	r0, #1
 80006a6:	2100      	movs	r1, #0
 80006a8:	1880      	adds	r0, r0, r2
 80006aa:	4159      	adcs	r1, r3
 80006ac:	193c      	adds	r4, r7, r4
 80006ae:	6020      	str	r0, [r4, #0]
 80006b0:	6061      	str	r1, [r4, #4]
 80006b2:	490b      	ldr	r1, [pc, #44]	; (80006e0 <main+0xa0>)
 80006b4:	0038      	movs	r0, r7
 80006b6:	f003 f931 	bl	800391c <siprintf>
	  HAL_UART_Transmit(&huart1, msg1, strlen(msg1), 120);
 80006ba:	003b      	movs	r3, r7
 80006bc:	0018      	movs	r0, r3
 80006be:	f7ff fd21 	bl	8000104 <strlen>
 80006c2:	0003      	movs	r3, r0
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	0039      	movs	r1, r7
 80006c8:	4804      	ldr	r0, [pc, #16]	; (80006dc <main+0x9c>)
 80006ca:	2378      	movs	r3, #120	; 0x78
 80006cc:	f002 fb2e 	bl	8002d2c <HAL_UART_Transmit>
	  	HAL_Delay(250);
 80006d0:	20fa      	movs	r0, #250	; 0xfa
 80006d2:	f000 fcbb 	bl	800104c <HAL_Delay>
  {
 80006d6:	e7e0      	b.n	800069a <main+0x5a>
 80006d8:	080042bc 	.word	0x080042bc
 80006dc:	200001a4 	.word	0x200001a4
 80006e0:	08004280 	.word	0x08004280

080006e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e4:	b590      	push	{r4, r7, lr}
 80006e6:	b093      	sub	sp, #76	; 0x4c
 80006e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ea:	2410      	movs	r4, #16
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	0018      	movs	r0, r3
 80006f0:	2338      	movs	r3, #56	; 0x38
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f003 f931 	bl	800395c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fa:	003b      	movs	r3, r7
 80006fc:	0018      	movs	r0, r3
 80006fe:	2310      	movs	r3, #16
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f003 f92a 	bl	800395c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000708:	2380      	movs	r3, #128	; 0x80
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	0018      	movs	r0, r3
 800070e:	f001 fb75 	bl	8001dfc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000712:	193b      	adds	r3, r7, r4
 8000714:	2202      	movs	r2, #2
 8000716:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	193b      	adds	r3, r7, r4
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	0052      	lsls	r2, r2, #1
 800071e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000720:	193b      	adds	r3, r7, r4
 8000722:	2200      	movs	r2, #0
 8000724:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2240      	movs	r2, #64	; 0x40
 800072a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000732:	193b      	adds	r3, r7, r4
 8000734:	0018      	movs	r0, r3
 8000736:	f001 fbad 	bl	8001e94 <HAL_RCC_OscConfig>
 800073a:	1e03      	subs	r3, r0, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800073e:	f000 f9dd 	bl	8000afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	003b      	movs	r3, r7
 8000744:	2207      	movs	r2, #7
 8000746:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000748:	003b      	movs	r3, r7
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074e:	003b      	movs	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000754:	003b      	movs	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800075a:	003b      	movs	r3, r7
 800075c:	2100      	movs	r1, #0
 800075e:	0018      	movs	r0, r3
 8000760:	f001 feb2 	bl	80024c8 <HAL_RCC_ClockConfig>
 8000764:	1e03      	subs	r3, r0, #0
 8000766:	d001      	beq.n	800076c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000768:	f000 f9c8 	bl	8000afc <Error_Handler>
  }
}
 800076c:	46c0      	nop			; (mov r8, r8)
 800076e:	46bd      	mov	sp, r7
 8000770:	b013      	add	sp, #76	; 0x4c
 8000772:	bd90      	pop	{r4, r7, pc}

08000774 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	0018      	movs	r0, r3
 800077e:	230c      	movs	r3, #12
 8000780:	001a      	movs	r2, r3
 8000782:	2100      	movs	r1, #0
 8000784:	f003 f8ea 	bl	800395c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000788:	4b2d      	ldr	r3, [pc, #180]	; (8000840 <MX_ADC1_Init+0xcc>)
 800078a:	4a2e      	ldr	r2, [pc, #184]	; (8000844 <MX_ADC1_Init+0xd0>)
 800078c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800078e:	4b2c      	ldr	r3, [pc, #176]	; (8000840 <MX_ADC1_Init+0xcc>)
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	05d2      	lsls	r2, r2, #23
 8000794:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000796:	4b2a      	ldr	r3, [pc, #168]	; (8000840 <MX_ADC1_Init+0xcc>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079c:	4b28      	ldr	r3, [pc, #160]	; (8000840 <MX_ADC1_Init+0xcc>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007a2:	4b27      	ldr	r3, [pc, #156]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007a8:	4b25      	ldr	r3, [pc, #148]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007aa:	2204      	movs	r2, #4
 80007ac:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ae:	4b24      	ldr	r3, [pc, #144]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007b4:	4b22      	ldr	r3, [pc, #136]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007ba:	4b21      	ldr	r3, [pc, #132]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007bc:	2200      	movs	r2, #0
 80007be:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007c0:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007c6:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007c8:	2220      	movs	r2, #32
 80007ca:	2100      	movs	r1, #0
 80007cc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ce:	4b1c      	ldr	r3, [pc, #112]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d4:	4b1a      	ldr	r3, [pc, #104]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007da:	4b19      	ldr	r3, [pc, #100]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007dc:	222c      	movs	r2, #44	; 0x2c
 80007de:	2100      	movs	r1, #0
 80007e0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007e2:	4b17      	ldr	r3, [pc, #92]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007e8:	4b15      	ldr	r3, [pc, #84]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80007ee:	4b14      	ldr	r3, [pc, #80]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007f4:	4b12      	ldr	r3, [pc, #72]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007f6:	223c      	movs	r2, #60	; 0x3c
 80007f8:	2100      	movs	r1, #0
 80007fa:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80007fc:	4b10      	ldr	r3, [pc, #64]	; (8000840 <MX_ADC1_Init+0xcc>)
 80007fe:	2200      	movs	r2, #0
 8000800:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000802:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <MX_ADC1_Init+0xcc>)
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fd43 	bl	8001290 <HAL_ADC_Init>
 800080a:	1e03      	subs	r3, r0, #0
 800080c:	d001      	beq.n	8000812 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800080e:	f000 f975 	bl	8000afc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	4a0c      	ldr	r2, [pc, #48]	; (8000848 <MX_ADC1_Init+0xd4>)
 8000816:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	2200      	movs	r2, #0
 800081c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000824:	1d3a      	adds	r2, r7, #4
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <MX_ADC1_Init+0xcc>)
 8000828:	0011      	movs	r1, r2
 800082a:	0018      	movs	r0, r3
 800082c:	f000 fed8 	bl	80015e0 <HAL_ADC_ConfigChannel>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000834:	f000 f962 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000838:	46c0      	nop			; (mov r8, r8)
 800083a:	46bd      	mov	sp, r7
 800083c:	b004      	add	sp, #16
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000078 	.word	0x20000078
 8000844:	40012400 	.word	0x40012400
 8000848:	10000010 	.word	0x10000010

0800084c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000850:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000852:	4a1c      	ldr	r2, [pc, #112]	; (80008c4 <MX_SPI1_Init+0x78>)
 8000854:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000856:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000858:	2282      	movs	r2, #130	; 0x82
 800085a:	0052      	lsls	r2, r2, #1
 800085c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800085e:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000864:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000866:	22e0      	movs	r2, #224	; 0xe0
 8000868:	00d2      	lsls	r2, r2, #3
 800086a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800086c:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_SPI1_Init+0x74>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000872:	4b13      	ldr	r3, [pc, #76]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000878:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_SPI1_Init+0x74>)
 800087a:	2280      	movs	r2, #128	; 0x80
 800087c:	02d2      	lsls	r2, r2, #11
 800087e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800088c:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <MX_SPI1_Init+0x74>)
 800088e:	2200      	movs	r2, #0
 8000890:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <MX_SPI1_Init+0x74>)
 8000894:	2200      	movs	r2, #0
 8000896:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <MX_SPI1_Init+0x74>)
 800089a:	2207      	movs	r2, #7
 800089c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800089e:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <MX_SPI1_Init+0x74>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <MX_SPI1_Init+0x74>)
 80008a6:	2208      	movs	r2, #8
 80008a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008aa:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <MX_SPI1_Init+0x74>)
 80008ac:	0018      	movs	r0, r3
 80008ae:	f002 f92f 	bl	8002b10 <HAL_SPI_Init>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008b6:	f000 f921 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	200000dc 	.word	0x200000dc
 80008c4:	40013000 	.word	0x40013000

080008c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	; (800093c <MX_SPI2_Init+0x74>)
 80008ce:	4a1c      	ldr	r2, [pc, #112]	; (8000940 <MX_SPI2_Init+0x78>)
 80008d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	; (800093c <MX_SPI2_Init+0x74>)
 80008d4:	2282      	movs	r2, #130	; 0x82
 80008d6:	0052      	lsls	r2, r2, #1
 80008d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008da:	4b18      	ldr	r3, [pc, #96]	; (800093c <MX_SPI2_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80008e0:	4b16      	ldr	r3, [pc, #88]	; (800093c <MX_SPI2_Init+0x74>)
 80008e2:	22e0      	movs	r2, #224	; 0xe0
 80008e4:	00d2      	lsls	r2, r2, #3
 80008e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008e8:	4b14      	ldr	r3, [pc, #80]	; (800093c <MX_SPI2_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008ee:	4b13      	ldr	r3, [pc, #76]	; (800093c <MX_SPI2_Init+0x74>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <MX_SPI2_Init+0x74>)
 80008f6:	2280      	movs	r2, #128	; 0x80
 80008f8:	02d2      	lsls	r2, r2, #11
 80008fa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <MX_SPI2_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000902:	4b0e      	ldr	r3, [pc, #56]	; (800093c <MX_SPI2_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000908:	4b0c      	ldr	r3, [pc, #48]	; (800093c <MX_SPI2_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800090e:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_SPI2_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000914:	4b09      	ldr	r3, [pc, #36]	; (800093c <MX_SPI2_Init+0x74>)
 8000916:	2207      	movs	r2, #7
 8000918:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800091a:	4b08      	ldr	r3, [pc, #32]	; (800093c <MX_SPI2_Init+0x74>)
 800091c:	2200      	movs	r2, #0
 800091e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <MX_SPI2_Init+0x74>)
 8000922:	2208      	movs	r2, #8
 8000924:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000926:	4b05      	ldr	r3, [pc, #20]	; (800093c <MX_SPI2_Init+0x74>)
 8000928:	0018      	movs	r0, r3
 800092a:	f002 f8f1 	bl	8002b10 <HAL_SPI_Init>
 800092e:	1e03      	subs	r3, r0, #0
 8000930:	d001      	beq.n	8000936 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000932:	f000 f8e3 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000140 	.word	0x20000140
 8000940:	40003800 	.word	0x40003800

08000944 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000948:	4b23      	ldr	r3, [pc, #140]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800094a:	4a24      	ldr	r2, [pc, #144]	; (80009dc <MX_USART1_UART_Init+0x98>)
 800094c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800094e:	4b22      	ldr	r3, [pc, #136]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000950:	22e1      	movs	r2, #225	; 0xe1
 8000952:	0252      	lsls	r2, r2, #9
 8000954:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000956:	4b20      	ldr	r3, [pc, #128]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800095c:	4b1e      	ldr	r3, [pc, #120]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000962:	4b1d      	ldr	r3, [pc, #116]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000968:	4b1b      	ldr	r3, [pc, #108]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800096a:	220c      	movs	r2, #12
 800096c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096e:	4b1a      	ldr	r3, [pc, #104]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000974:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800097a:	4b17      	ldr	r3, [pc, #92]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800097c:	2200      	movs	r2, #0
 800097e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000980:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000982:	2200      	movs	r2, #0
 8000984:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000986:	4b14      	ldr	r3, [pc, #80]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 8000988:	2200      	movs	r2, #0
 800098a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800098c:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800098e:	0018      	movs	r0, r3
 8000990:	f002 f976 	bl	8002c80 <HAL_UART_Init>
 8000994:	1e03      	subs	r3, r0, #0
 8000996:	d001      	beq.n	800099c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000998:	f000 f8b0 	bl	8000afc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099c:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 800099e:	2100      	movs	r1, #0
 80009a0:	0018      	movs	r0, r3
 80009a2:	f002 fedb 	bl	800375c <HAL_UARTEx_SetTxFifoThreshold>
 80009a6:	1e03      	subs	r3, r0, #0
 80009a8:	d001      	beq.n	80009ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009aa:	f000 f8a7 	bl	8000afc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ae:	4b0a      	ldr	r3, [pc, #40]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 80009b0:	2100      	movs	r1, #0
 80009b2:	0018      	movs	r0, r3
 80009b4:	f002 ff12 	bl	80037dc <HAL_UARTEx_SetRxFifoThreshold>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009bc:	f000 f89e 	bl	8000afc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <MX_USART1_UART_Init+0x94>)
 80009c2:	0018      	movs	r0, r3
 80009c4:	f002 fe90 	bl	80036e8 <HAL_UARTEx_DisableFifoMode>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009cc:	f000 f896 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	46c0      	nop			; (mov r8, r8)
 80009d8:	200001a4 	.word	0x200001a4
 80009dc:	40013800 	.word	0x40013800

080009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e0:	b590      	push	{r4, r7, lr}
 80009e2:	b08b      	sub	sp, #44	; 0x2c
 80009e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e6:	2414      	movs	r4, #20
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	0018      	movs	r0, r3
 80009ec:	2314      	movs	r3, #20
 80009ee:	001a      	movs	r2, r3
 80009f0:	2100      	movs	r1, #0
 80009f2:	f002 ffb3 	bl	800395c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b3e      	ldr	r3, [pc, #248]	; (8000af0 <MX_GPIO_Init+0x110>)
 80009f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009fa:	4b3d      	ldr	r3, [pc, #244]	; (8000af0 <MX_GPIO_Init+0x110>)
 80009fc:	2102      	movs	r1, #2
 80009fe:	430a      	orrs	r2, r1
 8000a00:	635a      	str	r2, [r3, #52]	; 0x34
 8000a02:	4b3b      	ldr	r3, [pc, #236]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a06:	2202      	movs	r2, #2
 8000a08:	4013      	ands	r3, r2
 8000a0a:	613b      	str	r3, [r7, #16]
 8000a0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	4b38      	ldr	r3, [pc, #224]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a12:	4b37      	ldr	r3, [pc, #220]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a14:	2104      	movs	r1, #4
 8000a16:	430a      	orrs	r2, r1
 8000a18:	635a      	str	r2, [r3, #52]	; 0x34
 8000a1a:	4b35      	ldr	r3, [pc, #212]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a1e:	2204      	movs	r2, #4
 8000a20:	4013      	ands	r3, r2
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a26:	4b32      	ldr	r3, [pc, #200]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a2a:	4b31      	ldr	r3, [pc, #196]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a2c:	2120      	movs	r1, #32
 8000a2e:	430a      	orrs	r2, r1
 8000a30:	635a      	str	r2, [r3, #52]	; 0x34
 8000a32:	4b2f      	ldr	r3, [pc, #188]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a36:	2220      	movs	r2, #32
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	4b2c      	ldr	r3, [pc, #176]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a42:	4b2b      	ldr	r3, [pc, #172]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a44:	2101      	movs	r1, #1
 8000a46:	430a      	orrs	r2, r1
 8000a48:	635a      	str	r2, [r3, #52]	; 0x34
 8000a4a:	4b29      	ldr	r3, [pc, #164]	; (8000af0 <MX_GPIO_Init+0x110>)
 8000a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4013      	ands	r3, r2
 8000a52:	607b      	str	r3, [r7, #4]
 8000a54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9|GPIO_PIN_8, GPIO_PIN_RESET);
 8000a56:	23c0      	movs	r3, #192	; 0xc0
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	4826      	ldr	r0, [pc, #152]	; (8000af4 <MX_GPIO_Init+0x114>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	0019      	movs	r1, r3
 8000a60:	f001 f9ae 	bl	8001dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	0119      	lsls	r1, r3, #4
 8000a68:	23a0      	movs	r3, #160	; 0xa0
 8000a6a:	05db      	lsls	r3, r3, #23
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f001 f9a6 	bl	8001dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB9 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	22c0      	movs	r2, #192	; 0xc0
 8000a78:	0092      	lsls	r2, r2, #2
 8000a7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	2201      	movs	r2, #1
 8000a80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a82:	193b      	adds	r3, r7, r4
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	193b      	adds	r3, r7, r4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a8e:	193b      	adds	r3, r7, r4
 8000a90:	4a18      	ldr	r2, [pc, #96]	; (8000af4 <MX_GPIO_Init+0x114>)
 8000a92:	0019      	movs	r1, r3
 8000a94:	0010      	movs	r0, r2
 8000a96:	f001 f82f 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8000a9a:	0021      	movs	r1, r4
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2204      	movs	r2, #4
 8000aa0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2288      	movs	r2, #136	; 0x88
 8000aa6:	0352      	lsls	r2, r2, #13
 8000aa8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 8000ab0:	000c      	movs	r4, r1
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	4a10      	ldr	r2, [pc, #64]	; (8000af8 <MX_GPIO_Init+0x118>)
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	0010      	movs	r0, r2
 8000aba:	f001 f81d 	bl	8001af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000abe:	0021      	movs	r1, r4
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2280      	movs	r2, #128	; 0x80
 8000ac4:	0112      	lsls	r2, r2, #4
 8000ac6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2201      	movs	r2, #1
 8000acc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	187a      	adds	r2, r7, r1
 8000adc:	23a0      	movs	r3, #160	; 0xa0
 8000ade:	05db      	lsls	r3, r3, #23
 8000ae0:	0011      	movs	r1, r2
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f001 f808 	bl	8001af8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b00b      	add	sp, #44	; 0x2c
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	40021000 	.word	0x40021000
 8000af4:	50000400 	.word	0x50000400
 8000af8:	50001400 	.word	0x50001400

08000afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b00:	b672      	cpsid	i
}
 8000b02:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <Error_Handler+0x8>
	...

08000b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0e:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <HAL_MspInit+0x44>)
 8000b10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <HAL_MspInit+0x44>)
 8000b14:	2101      	movs	r1, #1
 8000b16:	430a      	orrs	r2, r1
 8000b18:	641a      	str	r2, [r3, #64]	; 0x40
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <HAL_MspInit+0x44>)
 8000b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1e:	2201      	movs	r2, #1
 8000b20:	4013      	ands	r3, r2
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <HAL_MspInit+0x44>)
 8000b28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b2a:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <HAL_MspInit+0x44>)
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	0549      	lsls	r1, r1, #21
 8000b30:	430a      	orrs	r2, r1
 8000b32:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b34:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <HAL_MspInit+0x44>)
 8000b36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	055b      	lsls	r3, r3, #21
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b002      	add	sp, #8
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	40021000 	.word	0x40021000

08000b50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b08b      	sub	sp, #44	; 0x2c
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	2414      	movs	r4, #20
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	2314      	movs	r3, #20
 8000b60:	001a      	movs	r2, r3
 8000b62:	2100      	movs	r1, #0
 8000b64:	f002 fefa 	bl	800395c <memset>
  if(hadc->Instance==ADC1)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a25      	ldr	r2, [pc, #148]	; (8000c04 <HAL_ADC_MspInit+0xb4>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d144      	bne.n	8000bfc <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b72:	4b25      	ldr	r3, [pc, #148]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b76:	4b24      	ldr	r3, [pc, #144]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	0349      	lsls	r1, r1, #13
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	641a      	str	r2, [r3, #64]	; 0x40
 8000b80:	4b21      	ldr	r3, [pc, #132]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	035b      	lsls	r3, r3, #13
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b92:	4b1d      	ldr	r3, [pc, #116]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b94:	2101      	movs	r1, #1
 8000b96:	430a      	orrs	r2, r1
 8000b98:	635a      	str	r2, [r3, #52]	; 0x34
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba6:	4b18      	ldr	r3, [pc, #96]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000baa:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000bac:	2102      	movs	r1, #2
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	635a      	str	r2, [r3, #52]	; 0x34
 8000bb2:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <HAL_ADC_MspInit+0xb8>)
 8000bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	4013      	ands	r3, r2
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9
    PB2     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	22fe      	movs	r2, #254	; 0xfe
 8000bc2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	193b      	adds	r3, r7, r4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd0:	193a      	adds	r2, r7, r4
 8000bd2:	23a0      	movs	r3, #160	; 0xa0
 8000bd4:	05db      	lsls	r3, r3, #23
 8000bd6:	0011      	movs	r1, r2
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f000 ff8d 	bl	8001af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	2206      	movs	r2, #6
 8000be2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	193b      	adds	r3, r7, r4
 8000be6:	2203      	movs	r2, #3
 8000be8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bf0:	193b      	adds	r3, r7, r4
 8000bf2:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <HAL_ADC_MspInit+0xbc>)
 8000bf4:	0019      	movs	r1, r3
 8000bf6:	0010      	movs	r0, r2
 8000bf8:	f000 ff7e 	bl	8001af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b00b      	add	sp, #44	; 0x2c
 8000c02:	bd90      	pop	{r4, r7, pc}
 8000c04:	40012400 	.word	0x40012400
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	50000400 	.word	0x50000400

08000c10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c10:	b590      	push	{r4, r7, lr}
 8000c12:	b08d      	sub	sp, #52	; 0x34
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	241c      	movs	r4, #28
 8000c1a:	193b      	adds	r3, r7, r4
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	2314      	movs	r3, #20
 8000c20:	001a      	movs	r2, r3
 8000c22:	2100      	movs	r1, #0
 8000c24:	f002 fe9a 	bl	800395c <memset>
  if(hspi->Instance==SPI1)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a4f      	ldr	r2, [pc, #316]	; (8000d6c <HAL_SPI_MspInit+0x15c>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d130      	bne.n	8000c94 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c32:	4b4f      	ldr	r3, [pc, #316]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c36:	4b4e      	ldr	r3, [pc, #312]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c38:	2180      	movs	r1, #128	; 0x80
 8000c3a:	0149      	lsls	r1, r1, #5
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	641a      	str	r2, [r3, #64]	; 0x40
 8000c40:	4b4b      	ldr	r3, [pc, #300]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c44:	2380      	movs	r3, #128	; 0x80
 8000c46:	015b      	lsls	r3, r3, #5
 8000c48:	4013      	ands	r3, r2
 8000c4a:	61bb      	str	r3, [r7, #24]
 8000c4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4e:	4b48      	ldr	r3, [pc, #288]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c52:	4b47      	ldr	r3, [pc, #284]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c54:	2102      	movs	r1, #2
 8000c56:	430a      	orrs	r2, r1
 8000c58:	635a      	str	r2, [r3, #52]	; 0x34
 8000c5a:	4b45      	ldr	r3, [pc, #276]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c5e:	2202      	movs	r2, #2
 8000c60:	4013      	ands	r3, r2
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	697b      	ldr	r3, [r7, #20]
    PB0     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000c66:	0021      	movs	r1, r4
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2239      	movs	r2, #57	; 0x39
 8000c6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	2202      	movs	r2, #2
 8000c72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	187b      	adds	r3, r7, r1
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	187b      	adds	r3, r7, r1
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c80:	187b      	adds	r3, r7, r1
 8000c82:	2200      	movs	r2, #0
 8000c84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c86:	187b      	adds	r3, r7, r1
 8000c88:	4a3a      	ldr	r2, [pc, #232]	; (8000d74 <HAL_SPI_MspInit+0x164>)
 8000c8a:	0019      	movs	r1, r3
 8000c8c:	0010      	movs	r0, r2
 8000c8e:	f000 ff33 	bl	8001af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000c92:	e066      	b.n	8000d62 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a37      	ldr	r2, [pc, #220]	; (8000d78 <HAL_SPI_MspInit+0x168>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d161      	bne.n	8000d62 <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c9e:	4b34      	ldr	r3, [pc, #208]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000ca0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ca2:	4b33      	ldr	r3, [pc, #204]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000ca4:	2180      	movs	r1, #128	; 0x80
 8000ca6:	01c9      	lsls	r1, r1, #7
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cac:	4b30      	ldr	r3, [pc, #192]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	01db      	lsls	r3, r3, #7
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]
 8000cb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b2d      	ldr	r3, [pc, #180]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000cbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cbe:	4b2c      	ldr	r3, [pc, #176]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000cc6:	4b2a      	ldr	r3, [pc, #168]	; (8000d70 <HAL_SPI_MspInit+0x160>)
 8000cc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cca:	2201      	movs	r2, #1
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8000cd2:	241c      	movs	r4, #28
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	4a29      	ldr	r2, [pc, #164]	; (8000d7c <HAL_SPI_MspInit+0x16c>)
 8000cd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	193b      	adds	r3, r7, r4
 8000cdc:	2202      	movs	r2, #2
 8000cde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	193b      	adds	r3, r7, r4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	193b      	adds	r3, r7, r4
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000cec:	193b      	adds	r3, r7, r4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	193a      	adds	r2, r7, r4
 8000cf4:	23a0      	movs	r3, #160	; 0xa0
 8000cf6:	05db      	lsls	r3, r3, #23
 8000cf8:	0011      	movs	r1, r2
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f000 fefc 	bl	8001af8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000d00:	0021      	movs	r1, r4
 8000d02:	187b      	adds	r3, r7, r1
 8000d04:	2280      	movs	r2, #128	; 0x80
 8000d06:	0052      	lsls	r2, r2, #1
 8000d08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	000c      	movs	r4, r1
 8000d0c:	193b      	adds	r3, r7, r4
 8000d0e:	2202      	movs	r2, #2
 8000d10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	193b      	adds	r3, r7, r4
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	193b      	adds	r3, r7, r4
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	2201      	movs	r2, #1
 8000d22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	193a      	adds	r2, r7, r4
 8000d26:	23a0      	movs	r3, #160	; 0xa0
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 fee3 	bl	8001af8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d32:	0021      	movs	r1, r4
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2280      	movs	r2, #128	; 0x80
 8000d38:	0092      	lsls	r2, r2, #2
 8000d3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	2202      	movs	r2, #2
 8000d40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	187b      	adds	r3, r7, r1
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d48:	187b      	adds	r3, r7, r1
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8000d4e:	187b      	adds	r3, r7, r1
 8000d50:	2204      	movs	r2, #4
 8000d52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d54:	187a      	adds	r2, r7, r1
 8000d56:	23a0      	movs	r3, #160	; 0xa0
 8000d58:	05db      	lsls	r3, r3, #23
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f000 fecb 	bl	8001af8 <HAL_GPIO_Init>
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b00d      	add	sp, #52	; 0x34
 8000d68:	bd90      	pop	{r4, r7, pc}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	40013000 	.word	0x40013000
 8000d70:	40021000 	.word	0x40021000
 8000d74:	50000400 	.word	0x50000400
 8000d78:	40003800 	.word	0x40003800
 8000d7c:	00000401 	.word	0x00000401

08000d80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d80:	b590      	push	{r4, r7, lr}
 8000d82:	b095      	sub	sp, #84	; 0x54
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	233c      	movs	r3, #60	; 0x3c
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	2314      	movs	r3, #20
 8000d90:	001a      	movs	r2, r3
 8000d92:	2100      	movs	r1, #0
 8000d94:	f002 fde2 	bl	800395c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d98:	2414      	movs	r4, #20
 8000d9a:	193b      	adds	r3, r7, r4
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	2328      	movs	r3, #40	; 0x28
 8000da0:	001a      	movs	r2, r3
 8000da2:	2100      	movs	r1, #0
 8000da4:	f002 fdda 	bl	800395c <memset>
  if(huart->Instance==USART1)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a22      	ldr	r2, [pc, #136]	; (8000e38 <HAL_UART_MspInit+0xb8>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d13d      	bne.n	8000e2e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	2201      	movs	r2, #1
 8000db6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000db8:	193b      	adds	r3, r7, r4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dbe:	193b      	adds	r3, r7, r4
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f001 fd2b 	bl	800281c <HAL_RCCEx_PeriphCLKConfig>
 8000dc6:	1e03      	subs	r3, r0, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000dca:	f7ff fe97 	bl	8000afc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dce:	4b1b      	ldr	r3, [pc, #108]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dd2:	4b1a      	ldr	r3, [pc, #104]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000dd4:	2180      	movs	r1, #128	; 0x80
 8000dd6:	01c9      	lsls	r1, r1, #7
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	641a      	str	r2, [r3, #64]	; 0x40
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000dde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	01db      	lsls	r3, r3, #7
 8000de4:	4013      	ands	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000dec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000df0:	2102      	movs	r1, #2
 8000df2:	430a      	orrs	r2, r1
 8000df4:	635a      	str	r2, [r3, #52]	; 0x34
 8000df6:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <HAL_UART_MspInit+0xbc>)
 8000df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e02:	213c      	movs	r1, #60	; 0x3c
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	22c0      	movs	r2, #192	; 0xc0
 8000e08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2202      	movs	r2, #2
 8000e0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2200      	movs	r2, #0
 8000e1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	2200      	movs	r2, #0
 8000e20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <HAL_UART_MspInit+0xc0>)
 8000e26:	0019      	movs	r1, r3
 8000e28:	0010      	movs	r0, r2
 8000e2a:	f000 fe65 	bl	8001af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000e2e:	46c0      	nop			; (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b015      	add	sp, #84	; 0x54
 8000e34:	bd90      	pop	{r4, r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	40013800 	.word	0x40013800
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	50000400 	.word	0x50000400

08000e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <NMI_Handler+0x4>

08000e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4e:	e7fe      	b.n	8000e4e <HardFault_Handler+0x4>

08000e50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e68:	f000 f8d4 	bl	8001014 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e7c:	4a14      	ldr	r2, [pc, #80]	; (8000ed0 <_sbrk+0x5c>)
 8000e7e:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <_sbrk+0x60>)
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e88:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <_sbrk+0x64>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d102      	bne.n	8000e96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e90:	4b11      	ldr	r3, [pc, #68]	; (8000ed8 <_sbrk+0x64>)
 8000e92:	4a12      	ldr	r2, [pc, #72]	; (8000edc <_sbrk+0x68>)
 8000e94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e96:	4b10      	ldr	r3, [pc, #64]	; (8000ed8 <_sbrk+0x64>)
 8000e98:	681a      	ldr	r2, [r3, #0]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	18d3      	adds	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d207      	bcs.n	8000eb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ea4:	f002 fd62 	bl	800396c <__errno>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	220c      	movs	r2, #12
 8000eac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	425b      	negs	r3, r3
 8000eb2:	e009      	b.n	8000ec8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eb4:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <_sbrk+0x64>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eba:	4b07      	ldr	r3, [pc, #28]	; (8000ed8 <_sbrk+0x64>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	18d2      	adds	r2, r2, r3
 8000ec2:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <_sbrk+0x64>)
 8000ec4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b006      	add	sp, #24
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20002000 	.word	0x20002000
 8000ed4:	00000400 	.word	0x00000400
 8000ed8:	20000238 	.word	0x20000238
 8000edc:	20000388 	.word	0x20000388

08000ee0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ef0:	f7ff fff6 	bl	8000ee0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef4:	480c      	ldr	r0, [pc, #48]	; (8000f28 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ef6:	490d      	ldr	r1, [pc, #52]	; (8000f2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	; (8000f30 <LoopForever+0xe>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f0c:	4c0a      	ldr	r4, [pc, #40]	; (8000f38 <LoopForever+0x16>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f1a:	f002 fd2d 	bl	8003978 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f1e:	f7ff fb8f 	bl	8000640 <main>

08000f22 <LoopForever>:

LoopForever:
  b LoopForever
 8000f22:	e7fe      	b.n	8000f22 <LoopForever>
  ldr   r0, =_estack
 8000f24:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f2c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f30:	080043b0 	.word	0x080043b0
  ldr r2, =_sbss
 8000f34:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f38:	20000388 	.word	0x20000388

08000f3c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <ADC1_IRQHandler>
	...

08000f40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <HAL_Init+0x3c>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <HAL_Init+0x3c>)
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	0049      	lsls	r1, r1, #1
 8000f56:	430a      	orrs	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 f810 	bl	8000f80 <HAL_InitTick>
 8000f60:	1e03      	subs	r3, r0, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	2201      	movs	r2, #1
 8000f68:	701a      	strb	r2, [r3, #0]
 8000f6a:	e001      	b.n	8000f70 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f6c:	f7ff fdcc 	bl	8000b08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f70:	1dfb      	adds	r3, r7, #7
 8000f72:	781b      	ldrb	r3, [r3, #0]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b002      	add	sp, #8
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	40022000 	.word	0x40022000

08000f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f90:	4b1d      	ldr	r3, [pc, #116]	; (8001008 <HAL_InitTick+0x88>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d02b      	beq.n	8000ff0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f98:	4b1c      	ldr	r3, [pc, #112]	; (800100c <HAL_InitTick+0x8c>)
 8000f9a:	681c      	ldr	r4, [r3, #0]
 8000f9c:	4b1a      	ldr	r3, [pc, #104]	; (8001008 <HAL_InitTick+0x88>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	0019      	movs	r1, r3
 8000fa2:	23fa      	movs	r3, #250	; 0xfa
 8000fa4:	0098      	lsls	r0, r3, #2
 8000fa6:	f7ff f8bf 	bl	8000128 <__udivsi3>
 8000faa:	0003      	movs	r3, r0
 8000fac:	0019      	movs	r1, r3
 8000fae:	0020      	movs	r0, r4
 8000fb0:	f7ff f8ba 	bl	8000128 <__udivsi3>
 8000fb4:	0003      	movs	r3, r0
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f000 fd91 	bl	8001ade <HAL_SYSTICK_Config>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d112      	bne.n	8000fe6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	d80a      	bhi.n	8000fdc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	425b      	negs	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	0018      	movs	r0, r3
 8000fd0:	f000 fd70 	bl	8001ab4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <HAL_InitTick+0x90>)
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	e00d      	b.n	8000ff8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000fdc:	230f      	movs	r3, #15
 8000fde:	18fb      	adds	r3, r7, r3
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
 8000fe4:	e008      	b.n	8000ff8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	18fb      	adds	r3, r7, r3
 8000fea:	2201      	movs	r2, #1
 8000fec:	701a      	strb	r2, [r3, #0]
 8000fee:	e003      	b.n	8000ff8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ff0:	230f      	movs	r3, #15
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ff8:	230f      	movs	r3, #15
 8000ffa:	18fb      	adds	r3, r7, r3
 8000ffc:	781b      	ldrb	r3, [r3, #0]
}
 8000ffe:	0018      	movs	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	b005      	add	sp, #20
 8001004:	bd90      	pop	{r4, r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	20000008 	.word	0x20000008
 800100c:	20000000 	.word	0x20000000
 8001010:	20000004 	.word	0x20000004

08001014 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <HAL_IncTick+0x1c>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	001a      	movs	r2, r3
 800101e:	4b05      	ldr	r3, [pc, #20]	; (8001034 <HAL_IncTick+0x20>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	18d2      	adds	r2, r2, r3
 8001024:	4b03      	ldr	r3, [pc, #12]	; (8001034 <HAL_IncTick+0x20>)
 8001026:	601a      	str	r2, [r3, #0]
}
 8001028:	46c0      	nop			; (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	20000008 	.word	0x20000008
 8001034:	2000023c 	.word	0x2000023c

08001038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  return uwTick;
 800103c:	4b02      	ldr	r3, [pc, #8]	; (8001048 <HAL_GetTick+0x10>)
 800103e:	681b      	ldr	r3, [r3, #0]
}
 8001040:	0018      	movs	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	2000023c 	.word	0x2000023c

0800104c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001054:	f7ff fff0 	bl	8001038 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	3301      	adds	r3, #1
 8001064:	d005      	beq.n	8001072 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_Delay+0x44>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	001a      	movs	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	189b      	adds	r3, r3, r2
 8001070:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	f7ff ffe0 	bl	8001038 <HAL_GetTick>
 8001078:	0002      	movs	r2, r0
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	429a      	cmp	r2, r3
 8001082:	d8f7      	bhi.n	8001074 <HAL_Delay+0x28>
  {
  }
}
 8001084:	46c0      	nop			; (mov r8, r8)
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	46bd      	mov	sp, r7
 800108a:	b004      	add	sp, #16
 800108c:	bd80      	pop	{r7, pc}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	20000008 	.word	0x20000008

08001094 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a05      	ldr	r2, [pc, #20]	; (80010b8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80010a4:	401a      	ands	r2, r3
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	601a      	str	r2, [r3, #0]
}
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	46bd      	mov	sp, r7
 80010b2:	b002      	add	sp, #8
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	fe3fffff 	.word	0xfe3fffff

080010bc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	23e0      	movs	r3, #224	; 0xe0
 80010ca:	045b      	lsls	r3, r3, #17
 80010cc:	4013      	ands	r3, r2
}
 80010ce:	0018      	movs	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	b002      	add	sp, #8
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	68ba      	ldr	r2, [r7, #8]
 80010e8:	2104      	movs	r1, #4
 80010ea:	400a      	ands	r2, r1
 80010ec:	2107      	movs	r1, #7
 80010ee:	4091      	lsls	r1, r2
 80010f0:	000a      	movs	r2, r1
 80010f2:	43d2      	mvns	r2, r2
 80010f4:	401a      	ands	r2, r3
 80010f6:	68bb      	ldr	r3, [r7, #8]
 80010f8:	2104      	movs	r1, #4
 80010fa:	400b      	ands	r3, r1
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	4099      	lsls	r1, r3
 8001100:	000b      	movs	r3, r1
 8001102:	431a      	orrs	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001108:	46c0      	nop			; (mov r8, r8)
 800110a:	46bd      	mov	sp, r7
 800110c:	b004      	add	sp, #16
 800110e:	bd80      	pop	{r7, pc}

08001110 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	2104      	movs	r1, #4
 8001122:	400a      	ands	r2, r1
 8001124:	2107      	movs	r1, #7
 8001126:	4091      	lsls	r1, r2
 8001128:	000a      	movs	r2, r1
 800112a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	2104      	movs	r1, #4
 8001130:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001132:	40da      	lsrs	r2, r3
 8001134:	0013      	movs	r3, r2
}
 8001136:	0018      	movs	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}

0800113e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b084      	sub	sp, #16
 8001142:	af00      	add	r7, sp, #0
 8001144:	60f8      	str	r0, [r7, #12]
 8001146:	60b9      	str	r1, [r7, #8]
 8001148:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	211f      	movs	r1, #31
 8001152:	400a      	ands	r2, r1
 8001154:	210f      	movs	r1, #15
 8001156:	4091      	lsls	r1, r2
 8001158:	000a      	movs	r2, r1
 800115a:	43d2      	mvns	r2, r2
 800115c:	401a      	ands	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	0e9b      	lsrs	r3, r3, #26
 8001162:	210f      	movs	r1, #15
 8001164:	4019      	ands	r1, r3
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	201f      	movs	r0, #31
 800116a:	4003      	ands	r3, r0
 800116c:	4099      	lsls	r1, r3
 800116e:	000b      	movs	r3, r1
 8001170:	431a      	orrs	r2, r3
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	46bd      	mov	sp, r7
 800117a:	b004      	add	sp, #16
 800117c:	bd80      	pop	{r7, pc}

0800117e <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	035b      	lsls	r3, r3, #13
 8001190:	0b5b      	lsrs	r3, r3, #13
 8001192:	431a      	orrs	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001198:	46c0      	nop			; (mov r8, r8)
 800119a:	46bd      	mov	sp, r7
 800119c:	b002      	add	sp, #8
 800119e:	bd80      	pop	{r7, pc}

080011a0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	0352      	lsls	r2, r2, #13
 80011b2:	0b52      	lsrs	r2, r2, #13
 80011b4:	43d2      	mvns	r2, r2
 80011b6:	401a      	ands	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011bc:	46c0      	nop			; (mov r8, r8)
 80011be:	46bd      	mov	sp, r7
 80011c0:	b002      	add	sp, #8
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	0212      	lsls	r2, r2, #8
 80011d8:	43d2      	mvns	r2, r2
 80011da:	401a      	ands	r2, r3
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	400b      	ands	r3, r1
 80011e4:	4904      	ldr	r1, [pc, #16]	; (80011f8 <LL_ADC_SetChannelSamplingTime+0x34>)
 80011e6:	400b      	ands	r3, r1
 80011e8:	431a      	orrs	r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	07ffff00 	.word	0x07ffff00

080011fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	4a05      	ldr	r2, [pc, #20]	; (8001220 <LL_ADC_EnableInternalRegulator+0x24>)
 800120a:	4013      	ands	r3, r2
 800120c:	2280      	movs	r2, #128	; 0x80
 800120e:	0552      	lsls	r2, r2, #21
 8001210:	431a      	orrs	r2, r3
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	46bd      	mov	sp, r7
 800121a:	b002      	add	sp, #8
 800121c:	bd80      	pop	{r7, pc}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	6fffffe8 	.word	0x6fffffe8

08001224 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689a      	ldr	r2, [r3, #8]
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	055b      	lsls	r3, r3, #21
 8001234:	401a      	ands	r2, r3
 8001236:	2380      	movs	r3, #128	; 0x80
 8001238:	055b      	lsls	r3, r3, #21
 800123a:	429a      	cmp	r2, r3
 800123c:	d101      	bne.n	8001242 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001242:	2300      	movs	r3, #0
}
 8001244:	0018      	movs	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	b002      	add	sp, #8
 800124a:	bd80      	pop	{r7, pc}

0800124c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2201      	movs	r2, #1
 800125a:	4013      	ands	r3, r2
 800125c:	2b01      	cmp	r3, #1
 800125e:	d101      	bne.n	8001264 <LL_ADC_IsEnabled+0x18>
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <LL_ADC_IsEnabled+0x1a>
 8001264:	2300      	movs	r3, #0
}
 8001266:	0018      	movs	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	b002      	add	sp, #8
 800126c:	bd80      	pop	{r7, pc}

0800126e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	2204      	movs	r2, #4
 800127c:	4013      	ands	r3, r2
 800127e:	2b04      	cmp	r3, #4
 8001280:	d101      	bne.n	8001286 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001282:	2301      	movs	r3, #1
 8001284:	e000      	b.n	8001288 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001286:	2300      	movs	r3, #0
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	b002      	add	sp, #8
 800128e:	bd80      	pop	{r7, pc}

08001290 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b088      	sub	sp, #32
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001298:	231f      	movs	r3, #31
 800129a:	18fb      	adds	r3, r7, r3
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e17f      	b.n	80015b6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10a      	bne.n	80012d4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	0018      	movs	r0, r3
 80012c2:	f7ff fc45 	bl	8000b50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2254      	movs	r2, #84	; 0x54
 80012d0:	2100      	movs	r1, #0
 80012d2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff ffa3 	bl	8001224 <LL_ADC_IsInternalRegulatorEnabled>
 80012de:	1e03      	subs	r3, r0, #0
 80012e0:	d115      	bne.n	800130e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	0018      	movs	r0, r3
 80012e8:	f7ff ff88 	bl	80011fc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012ec:	4bb4      	ldr	r3, [pc, #720]	; (80015c0 <HAL_ADC_Init+0x330>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	49b4      	ldr	r1, [pc, #720]	; (80015c4 <HAL_ADC_Init+0x334>)
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7fe ff18 	bl	8000128 <__udivsi3>
 80012f8:	0003      	movs	r3, r0
 80012fa:	3301      	adds	r3, #1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001300:	e002      	b.n	8001308 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	3b01      	subs	r3, #1
 8001306:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1f9      	bne.n	8001302 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	0018      	movs	r0, r3
 8001314:	f7ff ff86 	bl	8001224 <LL_ADC_IsInternalRegulatorEnabled>
 8001318:	1e03      	subs	r3, r0, #0
 800131a:	d10f      	bne.n	800133c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001320:	2210      	movs	r2, #16
 8001322:	431a      	orrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800132c:	2201      	movs	r2, #1
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001334:	231f      	movs	r3, #31
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	0018      	movs	r0, r3
 8001342:	f7ff ff94 	bl	800126e <LL_ADC_REG_IsConversionOngoing>
 8001346:	0003      	movs	r3, r0
 8001348:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800134e:	2210      	movs	r2, #16
 8001350:	4013      	ands	r3, r2
 8001352:	d000      	beq.n	8001356 <HAL_ADC_Init+0xc6>
 8001354:	e122      	b.n	800159c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d000      	beq.n	800135e <HAL_ADC_Init+0xce>
 800135c:	e11e      	b.n	800159c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001362:	4a99      	ldr	r2, [pc, #612]	; (80015c8 <HAL_ADC_Init+0x338>)
 8001364:	4013      	ands	r3, r2
 8001366:	2202      	movs	r2, #2
 8001368:	431a      	orrs	r2, r3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	0018      	movs	r0, r3
 8001374:	f7ff ff6a 	bl	800124c <LL_ADC_IsEnabled>
 8001378:	1e03      	subs	r3, r0, #0
 800137a:	d000      	beq.n	800137e <HAL_ADC_Init+0xee>
 800137c:	e0ad      	b.n	80014da <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7e1b      	ldrb	r3, [r3, #24]
 8001386:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001388:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7e5b      	ldrb	r3, [r3, #25]
 800138e:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001390:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	7e9b      	ldrb	r3, [r3, #26]
 8001396:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001398:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <HAL_ADC_Init+0x118>
 80013a2:	2380      	movs	r3, #128	; 0x80
 80013a4:	015b      	lsls	r3, r3, #5
 80013a6:	e000      	b.n	80013aa <HAL_ADC_Init+0x11a>
 80013a8:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013aa:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013b0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	da04      	bge.n	80013c4 <HAL_ADC_Init+0x134>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	085b      	lsrs	r3, r3, #1
 80013c2:	e001      	b.n	80013c8 <HAL_ADC_Init+0x138>
 80013c4:	2380      	movs	r3, #128	; 0x80
 80013c6:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80013c8:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	212c      	movs	r1, #44	; 0x2c
 80013ce:	5c5b      	ldrb	r3, [r3, r1]
 80013d0:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013d2:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4313      	orrs	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2220      	movs	r2, #32
 80013de:	5c9b      	ldrb	r3, [r3, r2]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d115      	bne.n	8001410 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	7e9b      	ldrb	r3, [r3, #26]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d105      	bne.n	80013f8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2280      	movs	r2, #128	; 0x80
 80013f0:	0252      	lsls	r2, r2, #9
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
 80013f6:	e00b      	b.n	8001410 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013fc:	2220      	movs	r2, #32
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001408:	2201      	movs	r2, #1
 800140a:	431a      	orrs	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001414:	2b00      	cmp	r3, #0
 8001416:	d00a      	beq.n	800142e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800141c:	23e0      	movs	r3, #224	; 0xe0
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001426:	4313      	orrs	r3, r2
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4a65      	ldr	r2, [pc, #404]	; (80015cc <HAL_ADC_Init+0x33c>)
 8001436:	4013      	ands	r3, r2
 8001438:	0019      	movs	r1, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	430a      	orrs	r2, r1
 8001442:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	0f9b      	lsrs	r3, r3, #30
 800144a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001450:	4313      	orrs	r3, r2
 8001452:	697a      	ldr	r2, [r7, #20]
 8001454:	4313      	orrs	r3, r2
 8001456:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	223c      	movs	r2, #60	; 0x3c
 800145c:	5c9b      	ldrb	r3, [r3, r2]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d111      	bne.n	8001486 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	0f9b      	lsrs	r3, r3, #30
 8001468:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800146e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001474:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800147a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	4313      	orrs	r3, r2
 8001480:	2201      	movs	r2, #1
 8001482:	4313      	orrs	r3, r2
 8001484:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	691b      	ldr	r3, [r3, #16]
 800148c:	4a50      	ldr	r2, [pc, #320]	; (80015d0 <HAL_ADC_Init+0x340>)
 800148e:	4013      	ands	r3, r2
 8001490:	0019      	movs	r1, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	430a      	orrs	r2, r1
 800149a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	23c0      	movs	r3, #192	; 0xc0
 80014a2:	061b      	lsls	r3, r3, #24
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d018      	beq.n	80014da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014ac:	2380      	movs	r3, #128	; 0x80
 80014ae:	05db      	lsls	r3, r3, #23
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d012      	beq.n	80014da <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	061b      	lsls	r3, r3, #24
 80014bc:	429a      	cmp	r2, r3
 80014be:	d00c      	beq.n	80014da <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014c0:	4b44      	ldr	r3, [pc, #272]	; (80015d4 <HAL_ADC_Init+0x344>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a44      	ldr	r2, [pc, #272]	; (80015d8 <HAL_ADC_Init+0x348>)
 80014c6:	4013      	ands	r3, r2
 80014c8:	0019      	movs	r1, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	23f0      	movs	r3, #240	; 0xf0
 80014d0:	039b      	lsls	r3, r3, #14
 80014d2:	401a      	ands	r2, r3
 80014d4:	4b3f      	ldr	r3, [pc, #252]	; (80015d4 <HAL_ADC_Init+0x344>)
 80014d6:	430a      	orrs	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014e2:	001a      	movs	r2, r3
 80014e4:	2100      	movs	r1, #0
 80014e6:	f7ff fdf6 	bl	80010d6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6818      	ldr	r0, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f2:	493a      	ldr	r1, [pc, #232]	; (80015dc <HAL_ADC_Init+0x34c>)
 80014f4:	001a      	movs	r2, r3
 80014f6:	f7ff fdee 	bl	80010d6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2110      	movs	r1, #16
 800150e:	4249      	negs	r1, r1
 8001510:	430a      	orrs	r2, r1
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
 8001514:	e018      	b.n	8001548 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	691a      	ldr	r2, [r3, #16]
 800151a:	2380      	movs	r3, #128	; 0x80
 800151c:	039b      	lsls	r3, r3, #14
 800151e:	429a      	cmp	r2, r3
 8001520:	d112      	bne.n	8001548 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	3b01      	subs	r3, #1
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	221c      	movs	r2, #28
 8001532:	4013      	ands	r3, r2
 8001534:	2210      	movs	r2, #16
 8001536:	4252      	negs	r2, r2
 8001538:	409a      	lsls	r2, r3
 800153a:	0011      	movs	r1, r2
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2100      	movs	r1, #0
 800154e:	0018      	movs	r0, r3
 8001550:	f7ff fdde 	bl	8001110 <LL_ADC_GetSamplingTimeCommonChannels>
 8001554:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800155a:	429a      	cmp	r2, r3
 800155c:	d10b      	bne.n	8001576 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001568:	2203      	movs	r2, #3
 800156a:	4393      	bics	r3, r2
 800156c:	2201      	movs	r2, #1
 800156e:	431a      	orrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001574:	e01c      	b.n	80015b0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157a:	2212      	movs	r2, #18
 800157c:	4393      	bics	r3, r2
 800157e:	2210      	movs	r2, #16
 8001580:	431a      	orrs	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800158a:	2201      	movs	r2, #1
 800158c:	431a      	orrs	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001592:	231f      	movs	r3, #31
 8001594:	18fb      	adds	r3, r7, r3
 8001596:	2201      	movs	r2, #1
 8001598:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800159a:	e009      	b.n	80015b0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a0:	2210      	movs	r2, #16
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80015a8:	231f      	movs	r3, #31
 80015aa:	18fb      	adds	r3, r7, r3
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80015b0:	231f      	movs	r3, #31
 80015b2:	18fb      	adds	r3, r7, r3
 80015b4:	781b      	ldrb	r3, [r3, #0]
}
 80015b6:	0018      	movs	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b008      	add	sp, #32
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	20000000 	.word	0x20000000
 80015c4:	00030d40 	.word	0x00030d40
 80015c8:	fffffefd 	.word	0xfffffefd
 80015cc:	fffe0201 	.word	0xfffe0201
 80015d0:	1ffffc02 	.word	0x1ffffc02
 80015d4:	40012708 	.word	0x40012708
 80015d8:	ffc3ffff 	.word	0xffc3ffff
 80015dc:	07ffff04 	.word	0x07ffff04

080015e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015ea:	2317      	movs	r3, #23
 80015ec:	18fb      	adds	r3, r7, r3
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2254      	movs	r2, #84	; 0x54
 80015fa:	5c9b      	ldrb	r3, [r3, r2]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d101      	bne.n	8001604 <HAL_ADC_ConfigChannel+0x24>
 8001600:	2302      	movs	r3, #2
 8001602:	e1c0      	b.n	8001986 <HAL_ADC_ConfigChannel+0x3a6>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2254      	movs	r2, #84	; 0x54
 8001608:	2101      	movs	r1, #1
 800160a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	0018      	movs	r0, r3
 8001612:	f7ff fe2c 	bl	800126e <LL_ADC_REG_IsConversionOngoing>
 8001616:	1e03      	subs	r3, r0, #0
 8001618:	d000      	beq.n	800161c <HAL_ADC_ConfigChannel+0x3c>
 800161a:	e1a3      	b.n	8001964 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d100      	bne.n	8001626 <HAL_ADC_ConfigChannel+0x46>
 8001624:	e143      	b.n	80018ae <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691a      	ldr	r2, [r3, #16]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	061b      	lsls	r3, r3, #24
 800162e:	429a      	cmp	r2, r3
 8001630:	d004      	beq.n	800163c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001636:	4ac1      	ldr	r2, [pc, #772]	; (800193c <HAL_ADC_ConfigChannel+0x35c>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d108      	bne.n	800164e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	0019      	movs	r1, r3
 8001646:	0010      	movs	r0, r2
 8001648:	f7ff fd99 	bl	800117e <LL_ADC_REG_SetSequencerChAdd>
 800164c:	e0c9      	b.n	80017e2 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	211f      	movs	r1, #31
 8001658:	400b      	ands	r3, r1
 800165a:	210f      	movs	r1, #15
 800165c:	4099      	lsls	r1, r3
 800165e:	000b      	movs	r3, r1
 8001660:	43db      	mvns	r3, r3
 8001662:	4013      	ands	r3, r2
 8001664:	0019      	movs	r1, r3
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	035b      	lsls	r3, r3, #13
 800166c:	0b5b      	lsrs	r3, r3, #13
 800166e:	d105      	bne.n	800167c <HAL_ADC_ConfigChannel+0x9c>
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0e9b      	lsrs	r3, r3, #26
 8001676:	221f      	movs	r2, #31
 8001678:	4013      	ands	r3, r2
 800167a:	e098      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2201      	movs	r2, #1
 8001682:	4013      	ands	r3, r2
 8001684:	d000      	beq.n	8001688 <HAL_ADC_ConfigChannel+0xa8>
 8001686:	e091      	b.n	80017ac <HAL_ADC_ConfigChannel+0x1cc>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2202      	movs	r2, #2
 800168e:	4013      	ands	r3, r2
 8001690:	d000      	beq.n	8001694 <HAL_ADC_ConfigChannel+0xb4>
 8001692:	e089      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x1c8>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2204      	movs	r2, #4
 800169a:	4013      	ands	r3, r2
 800169c:	d000      	beq.n	80016a0 <HAL_ADC_ConfigChannel+0xc0>
 800169e:	e081      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x1c4>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2208      	movs	r2, #8
 80016a6:	4013      	ands	r3, r2
 80016a8:	d000      	beq.n	80016ac <HAL_ADC_ConfigChannel+0xcc>
 80016aa:	e079      	b.n	80017a0 <HAL_ADC_ConfigChannel+0x1c0>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2210      	movs	r2, #16
 80016b2:	4013      	ands	r3, r2
 80016b4:	d000      	beq.n	80016b8 <HAL_ADC_ConfigChannel+0xd8>
 80016b6:	e071      	b.n	800179c <HAL_ADC_ConfigChannel+0x1bc>
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2220      	movs	r2, #32
 80016be:	4013      	ands	r3, r2
 80016c0:	d000      	beq.n	80016c4 <HAL_ADC_ConfigChannel+0xe4>
 80016c2:	e069      	b.n	8001798 <HAL_ADC_ConfigChannel+0x1b8>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2240      	movs	r2, #64	; 0x40
 80016ca:	4013      	ands	r3, r2
 80016cc:	d000      	beq.n	80016d0 <HAL_ADC_ConfigChannel+0xf0>
 80016ce:	e061      	b.n	8001794 <HAL_ADC_ConfigChannel+0x1b4>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2280      	movs	r2, #128	; 0x80
 80016d6:	4013      	ands	r3, r2
 80016d8:	d000      	beq.n	80016dc <HAL_ADC_ConfigChannel+0xfc>
 80016da:	e059      	b.n	8001790 <HAL_ADC_ConfigChannel+0x1b0>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4013      	ands	r3, r2
 80016e6:	d151      	bne.n	800178c <HAL_ADC_ConfigChannel+0x1ac>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4013      	ands	r3, r2
 80016f2:	d149      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x1a8>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	4013      	ands	r3, r2
 80016fe:	d141      	bne.n	8001784 <HAL_ADC_ConfigChannel+0x1a4>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	011b      	lsls	r3, r3, #4
 8001708:	4013      	ands	r3, r2
 800170a:	d139      	bne.n	8001780 <HAL_ADC_ConfigChannel+0x1a0>
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	015b      	lsls	r3, r3, #5
 8001714:	4013      	ands	r3, r2
 8001716:	d131      	bne.n	800177c <HAL_ADC_ConfigChannel+0x19c>
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	019b      	lsls	r3, r3, #6
 8001720:	4013      	ands	r3, r2
 8001722:	d129      	bne.n	8001778 <HAL_ADC_ConfigChannel+0x198>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	01db      	lsls	r3, r3, #7
 800172c:	4013      	ands	r3, r2
 800172e:	d121      	bne.n	8001774 <HAL_ADC_ConfigChannel+0x194>
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	4013      	ands	r3, r2
 800173a:	d119      	bne.n	8001770 <HAL_ADC_ConfigChannel+0x190>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	025b      	lsls	r3, r3, #9
 8001744:	4013      	ands	r3, r2
 8001746:	d111      	bne.n	800176c <HAL_ADC_ConfigChannel+0x18c>
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	4013      	ands	r3, r2
 8001752:	d109      	bne.n	8001768 <HAL_ADC_ConfigChannel+0x188>
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	02db      	lsls	r3, r3, #11
 800175c:	4013      	ands	r3, r2
 800175e:	d001      	beq.n	8001764 <HAL_ADC_ConfigChannel+0x184>
 8001760:	2312      	movs	r3, #18
 8001762:	e024      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001764:	2300      	movs	r3, #0
 8001766:	e022      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001768:	2311      	movs	r3, #17
 800176a:	e020      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 800176c:	2310      	movs	r3, #16
 800176e:	e01e      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001770:	230f      	movs	r3, #15
 8001772:	e01c      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001774:	230e      	movs	r3, #14
 8001776:	e01a      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001778:	230d      	movs	r3, #13
 800177a:	e018      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 800177c:	230c      	movs	r3, #12
 800177e:	e016      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001780:	230b      	movs	r3, #11
 8001782:	e014      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001784:	230a      	movs	r3, #10
 8001786:	e012      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001788:	2309      	movs	r3, #9
 800178a:	e010      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 800178c:	2308      	movs	r3, #8
 800178e:	e00e      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001790:	2307      	movs	r3, #7
 8001792:	e00c      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001794:	2306      	movs	r3, #6
 8001796:	e00a      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 8001798:	2305      	movs	r3, #5
 800179a:	e008      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 800179c:	2304      	movs	r3, #4
 800179e:	e006      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 80017a0:	2303      	movs	r3, #3
 80017a2:	e004      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 80017a4:	2302      	movs	r3, #2
 80017a6:	e002      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 80017a8:	2301      	movs	r3, #1
 80017aa:	e000      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1ce>
 80017ac:	2300      	movs	r3, #0
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	6852      	ldr	r2, [r2, #4]
 80017b2:	201f      	movs	r0, #31
 80017b4:	4002      	ands	r2, r0
 80017b6:	4093      	lsls	r3, r2
 80017b8:	000a      	movs	r2, r1
 80017ba:	431a      	orrs	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	089b      	lsrs	r3, r3, #2
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d808      	bhi.n	80017e2 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	6859      	ldr	r1, [r3, #4]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	001a      	movs	r2, r3
 80017de:	f7ff fcae 	bl	800113e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6818      	ldr	r0, [r3, #0]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	001a      	movs	r2, r3
 80017f0:	f7ff fce8 	bl	80011c4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	db00      	blt.n	80017fe <HAL_ADC_ConfigChannel+0x21e>
 80017fc:	e0bc      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017fe:	4b50      	ldr	r3, [pc, #320]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 8001800:	0018      	movs	r0, r3
 8001802:	f7ff fc5b 	bl	80010bc <LL_ADC_GetCommonPathInternalCh>
 8001806:	0003      	movs	r3, r0
 8001808:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a4d      	ldr	r2, [pc, #308]	; (8001944 <HAL_ADC_ConfigChannel+0x364>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d122      	bne.n	800185a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	041b      	lsls	r3, r3, #16
 800181a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800181c:	d11d      	bne.n	800185a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	2280      	movs	r2, #128	; 0x80
 8001822:	0412      	lsls	r2, r2, #16
 8001824:	4313      	orrs	r3, r2
 8001826:	4a46      	ldr	r2, [pc, #280]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 8001828:	0019      	movs	r1, r3
 800182a:	0010      	movs	r0, r2
 800182c:	f7ff fc32 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001830:	4b45      	ldr	r3, [pc, #276]	; (8001948 <HAL_ADC_ConfigChannel+0x368>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4945      	ldr	r1, [pc, #276]	; (800194c <HAL_ADC_ConfigChannel+0x36c>)
 8001836:	0018      	movs	r0, r3
 8001838:	f7fe fc76 	bl	8000128 <__udivsi3>
 800183c:	0003      	movs	r3, r0
 800183e:	1c5a      	adds	r2, r3, #1
 8001840:	0013      	movs	r3, r2
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	189b      	adds	r3, r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800184a:	e002      	b.n	8001852 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	3b01      	subs	r3, #1
 8001850:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f9      	bne.n	800184c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001858:	e08e      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a3c      	ldr	r2, [pc, #240]	; (8001950 <HAL_ADC_ConfigChannel+0x370>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d10e      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	045b      	lsls	r3, r3, #17
 800186a:	4013      	ands	r3, r2
 800186c:	d109      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	2280      	movs	r2, #128	; 0x80
 8001872:	0452      	lsls	r2, r2, #17
 8001874:	4313      	orrs	r3, r2
 8001876:	4a32      	ldr	r2, [pc, #200]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 8001878:	0019      	movs	r1, r3
 800187a:	0010      	movs	r0, r2
 800187c:	f7ff fc0a 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
 8001880:	e07a      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a33      	ldr	r2, [pc, #204]	; (8001954 <HAL_ADC_ConfigChannel+0x374>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d000      	beq.n	800188e <HAL_ADC_ConfigChannel+0x2ae>
 800188c:	e074      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	03db      	lsls	r3, r3, #15
 8001894:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001896:	d000      	beq.n	800189a <HAL_ADC_ConfigChannel+0x2ba>
 8001898:	e06e      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2280      	movs	r2, #128	; 0x80
 800189e:	03d2      	lsls	r2, r2, #15
 80018a0:	4313      	orrs	r3, r2
 80018a2:	4a27      	ldr	r2, [pc, #156]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 80018a4:	0019      	movs	r1, r3
 80018a6:	0010      	movs	r0, r2
 80018a8:	f7ff fbf4 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
 80018ac:	e064      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	691a      	ldr	r2, [r3, #16]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	061b      	lsls	r3, r3, #24
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d004      	beq.n	80018c4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018be:	4a1f      	ldr	r2, [pc, #124]	; (800193c <HAL_ADC_ConfigChannel+0x35c>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d107      	bne.n	80018d4 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	0019      	movs	r1, r3
 80018ce:	0010      	movs	r0, r2
 80018d0:	f7ff fc66 	bl	80011a0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	da4d      	bge.n	8001978 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018dc:	4b18      	ldr	r3, [pc, #96]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 80018de:	0018      	movs	r0, r3
 80018e0:	f7ff fbec 	bl	80010bc <LL_ADC_GetCommonPathInternalCh>
 80018e4:	0003      	movs	r3, r0
 80018e6:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a15      	ldr	r2, [pc, #84]	; (8001944 <HAL_ADC_ConfigChannel+0x364>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d108      	bne.n	8001904 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4a18      	ldr	r2, [pc, #96]	; (8001958 <HAL_ADC_ConfigChannel+0x378>)
 80018f6:	4013      	ands	r3, r2
 80018f8:	4a11      	ldr	r2, [pc, #68]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 80018fa:	0019      	movs	r1, r3
 80018fc:	0010      	movs	r0, r2
 80018fe:	f7ff fbc9 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
 8001902:	e039      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a11      	ldr	r2, [pc, #68]	; (8001950 <HAL_ADC_ConfigChannel+0x370>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d108      	bne.n	8001920 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4a12      	ldr	r2, [pc, #72]	; (800195c <HAL_ADC_ConfigChannel+0x37c>)
 8001912:	4013      	ands	r3, r2
 8001914:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 8001916:	0019      	movs	r1, r3
 8001918:	0010      	movs	r0, r2
 800191a:	f7ff fbbb 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
 800191e:	e02b      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <HAL_ADC_ConfigChannel+0x374>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d126      	bne.n	8001978 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	4a0c      	ldr	r2, [pc, #48]	; (8001960 <HAL_ADC_ConfigChannel+0x380>)
 800192e:	4013      	ands	r3, r2
 8001930:	4a03      	ldr	r2, [pc, #12]	; (8001940 <HAL_ADC_ConfigChannel+0x360>)
 8001932:	0019      	movs	r1, r3
 8001934:	0010      	movs	r0, r2
 8001936:	f7ff fbad 	bl	8001094 <LL_ADC_SetCommonPathInternalCh>
 800193a:	e01d      	b.n	8001978 <HAL_ADC_ConfigChannel+0x398>
 800193c:	80000004 	.word	0x80000004
 8001940:	40012708 	.word	0x40012708
 8001944:	b0001000 	.word	0xb0001000
 8001948:	20000000 	.word	0x20000000
 800194c:	00030d40 	.word	0x00030d40
 8001950:	b8004000 	.word	0xb8004000
 8001954:	b4002000 	.word	0xb4002000
 8001958:	ff7fffff 	.word	0xff7fffff
 800195c:	feffffff 	.word	0xfeffffff
 8001960:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001968:	2220      	movs	r2, #32
 800196a:	431a      	orrs	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001970:	2317      	movs	r3, #23
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	2201      	movs	r2, #1
 8001976:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2254      	movs	r2, #84	; 0x54
 800197c:	2100      	movs	r1, #0
 800197e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001980:	2317      	movs	r3, #23
 8001982:	18fb      	adds	r3, r7, r3
 8001984:	781b      	ldrb	r3, [r3, #0]
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b006      	add	sp, #24
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	0002      	movs	r2, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	1dfb      	adds	r3, r7, #7
 800199c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800199e:	1dfb      	adds	r3, r7, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b7f      	cmp	r3, #127	; 0x7f
 80019a4:	d828      	bhi.n	80019f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a6:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019a8:	1dfb      	adds	r3, r7, #7
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	089b      	lsrs	r3, r3, #2
 80019b0:	33c0      	adds	r3, #192	; 0xc0
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	589b      	ldr	r3, [r3, r2]
 80019b6:	1dfa      	adds	r2, r7, #7
 80019b8:	7812      	ldrb	r2, [r2, #0]
 80019ba:	0011      	movs	r1, r2
 80019bc:	2203      	movs	r2, #3
 80019be:	400a      	ands	r2, r1
 80019c0:	00d2      	lsls	r2, r2, #3
 80019c2:	21ff      	movs	r1, #255	; 0xff
 80019c4:	4091      	lsls	r1, r2
 80019c6:	000a      	movs	r2, r1
 80019c8:	43d2      	mvns	r2, r2
 80019ca:	401a      	ands	r2, r3
 80019cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	019b      	lsls	r3, r3, #6
 80019d2:	22ff      	movs	r2, #255	; 0xff
 80019d4:	401a      	ands	r2, r3
 80019d6:	1dfb      	adds	r3, r7, #7
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	0018      	movs	r0, r3
 80019dc:	2303      	movs	r3, #3
 80019de:	4003      	ands	r3, r0
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e4:	481f      	ldr	r0, [pc, #124]	; (8001a64 <__NVIC_SetPriority+0xd4>)
 80019e6:	1dfb      	adds	r3, r7, #7
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b25b      	sxtb	r3, r3
 80019ec:	089b      	lsrs	r3, r3, #2
 80019ee:	430a      	orrs	r2, r1
 80019f0:	33c0      	adds	r3, #192	; 0xc0
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019f6:	e031      	b.n	8001a5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f8:	4a1b      	ldr	r2, [pc, #108]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	0019      	movs	r1, r3
 8001a00:	230f      	movs	r3, #15
 8001a02:	400b      	ands	r3, r1
 8001a04:	3b08      	subs	r3, #8
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3306      	adds	r3, #6
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	18d3      	adds	r3, r2, r3
 8001a0e:	3304      	adds	r3, #4
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1dfa      	adds	r2, r7, #7
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	0011      	movs	r1, r2
 8001a18:	2203      	movs	r2, #3
 8001a1a:	400a      	ands	r2, r1
 8001a1c:	00d2      	lsls	r2, r2, #3
 8001a1e:	21ff      	movs	r1, #255	; 0xff
 8001a20:	4091      	lsls	r1, r2
 8001a22:	000a      	movs	r2, r1
 8001a24:	43d2      	mvns	r2, r2
 8001a26:	401a      	ands	r2, r3
 8001a28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	019b      	lsls	r3, r3, #6
 8001a2e:	22ff      	movs	r2, #255	; 0xff
 8001a30:	401a      	ands	r2, r3
 8001a32:	1dfb      	adds	r3, r7, #7
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	0018      	movs	r0, r3
 8001a38:	2303      	movs	r3, #3
 8001a3a:	4003      	ands	r3, r0
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a40:	4809      	ldr	r0, [pc, #36]	; (8001a68 <__NVIC_SetPriority+0xd8>)
 8001a42:	1dfb      	adds	r3, r7, #7
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	001c      	movs	r4, r3
 8001a48:	230f      	movs	r3, #15
 8001a4a:	4023      	ands	r3, r4
 8001a4c:	3b08      	subs	r3, #8
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	430a      	orrs	r2, r1
 8001a52:	3306      	adds	r3, #6
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	18c3      	adds	r3, r0, r3
 8001a58:	3304      	adds	r3, #4
 8001a5a:	601a      	str	r2, [r3, #0]
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b003      	add	sp, #12
 8001a62:	bd90      	pop	{r4, r7, pc}
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	1e5a      	subs	r2, r3, #1
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	045b      	lsls	r3, r3, #17
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d301      	bcc.n	8001a84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a80:	2301      	movs	r3, #1
 8001a82:	e010      	b.n	8001aa6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <SysTick_Config+0x44>)
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	3a01      	subs	r2, #1
 8001a8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	425b      	negs	r3, r3
 8001a90:	2103      	movs	r1, #3
 8001a92:	0018      	movs	r0, r3
 8001a94:	f7ff ff7c 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	; (8001ab0 <SysTick_Config+0x44>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	; (8001ab0 <SysTick_Config+0x44>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	210f      	movs	r1, #15
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	1c02      	adds	r2, r0, #0
 8001ac4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	b25b      	sxtb	r3, r3
 8001ace:	0011      	movs	r1, r2
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b004      	add	sp, #16
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	0018      	movs	r0, r3
 8001aea:	f7ff ffbf 	bl	8001a6c <SysTick_Config>
 8001aee:	0003      	movs	r3, r0
}
 8001af0:	0018      	movs	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b002      	add	sp, #8
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b06:	e147      	b.n	8001d98 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4091      	lsls	r1, r2
 8001b12:	000a      	movs	r2, r1
 8001b14:	4013      	ands	r3, r2
 8001b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d100      	bne.n	8001b20 <HAL_GPIO_Init+0x28>
 8001b1e:	e138      	b.n	8001d92 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	2203      	movs	r2, #3
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d005      	beq.n	8001b38 <HAL_GPIO_Init+0x40>
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2203      	movs	r2, #3
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d130      	bne.n	8001b9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2203      	movs	r2, #3
 8001b44:	409a      	lsls	r2, r3
 8001b46:	0013      	movs	r3, r2
 8001b48:	43da      	mvns	r2, r3
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	68da      	ldr	r2, [r3, #12]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	0013      	movs	r3, r2
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b6e:	2201      	movs	r2, #1
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	43da      	mvns	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	091b      	lsrs	r3, r3, #4
 8001b84:	2201      	movs	r2, #1
 8001b86:	401a      	ands	r2, r3
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2203      	movs	r2, #3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d017      	beq.n	8001bd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
 8001baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	005b      	lsls	r3, r3, #1
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	409a      	lsls	r2, r3
 8001bb4:	0013      	movs	r3, r2
 8001bb6:	43da      	mvns	r2, r3
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d123      	bne.n	8001c2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	08da      	lsrs	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3208      	adds	r2, #8
 8001bea:	0092      	lsls	r2, r2, #2
 8001bec:	58d3      	ldr	r3, [r2, r3]
 8001bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	2207      	movs	r2, #7
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	0013      	movs	r3, r2
 8001bfe:	43da      	mvns	r2, r3
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	4013      	ands	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	691a      	ldr	r2, [r3, #16]
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	2107      	movs	r1, #7
 8001c0e:	400b      	ands	r3, r1
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	409a      	lsls	r2, r3
 8001c14:	0013      	movs	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	08da      	lsrs	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3208      	adds	r2, #8
 8001c24:	0092      	lsls	r2, r2, #2
 8001c26:	6939      	ldr	r1, [r7, #16]
 8001c28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	2203      	movs	r2, #3
 8001c36:	409a      	lsls	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2203      	movs	r2, #3
 8001c48:	401a      	ands	r2, r3
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	0013      	movs	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	23c0      	movs	r3, #192	; 0xc0
 8001c64:	029b      	lsls	r3, r3, #10
 8001c66:	4013      	ands	r3, r2
 8001c68:	d100      	bne.n	8001c6c <HAL_GPIO_Init+0x174>
 8001c6a:	e092      	b.n	8001d92 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001c6c:	4a50      	ldr	r2, [pc, #320]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3318      	adds	r3, #24
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	589b      	ldr	r3, [r3, r2]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	4013      	ands	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	220f      	movs	r2, #15
 8001c84:	409a      	lsls	r2, r3
 8001c86:	0013      	movs	r3, r2
 8001c88:	43da      	mvns	r2, r3
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	23a0      	movs	r3, #160	; 0xa0
 8001c94:	05db      	lsls	r3, r3, #23
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d013      	beq.n	8001cc2 <HAL_GPIO_Init+0x1ca>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a45      	ldr	r2, [pc, #276]	; (8001db4 <HAL_GPIO_Init+0x2bc>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d00d      	beq.n	8001cbe <HAL_GPIO_Init+0x1c6>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a44      	ldr	r2, [pc, #272]	; (8001db8 <HAL_GPIO_Init+0x2c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d007      	beq.n	8001cba <HAL_GPIO_Init+0x1c2>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a43      	ldr	r2, [pc, #268]	; (8001dbc <HAL_GPIO_Init+0x2c4>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d101      	bne.n	8001cb6 <HAL_GPIO_Init+0x1be>
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x1cc>
 8001cb6:	2305      	movs	r3, #5
 8001cb8:	e004      	b.n	8001cc4 <HAL_GPIO_Init+0x1cc>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_Init+0x1cc>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_GPIO_Init+0x1cc>
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	2103      	movs	r1, #3
 8001cc8:	400a      	ands	r2, r1
 8001cca:	00d2      	lsls	r2, r2, #3
 8001ccc:	4093      	lsls	r3, r2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001cd4:	4936      	ldr	r1, [pc, #216]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	089b      	lsrs	r3, r3, #2
 8001cda:	3318      	adds	r3, #24
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ce2:	4b33      	ldr	r3, [pc, #204]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	43da      	mvns	r2, r3
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4013      	ands	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685a      	ldr	r2, [r3, #4]
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	035b      	lsls	r3, r3, #13
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d003      	beq.n	8001d06 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d06:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d0c:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	43da      	mvns	r2, r3
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	2380      	movs	r3, #128	; 0x80
 8001d22:	039b      	lsls	r3, r3, #14
 8001d24:	4013      	ands	r3, r2
 8001d26:	d003      	beq.n	8001d30 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001d28:	693a      	ldr	r2, [r7, #16]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d30:	4b1f      	ldr	r3, [pc, #124]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d36:	4a1e      	ldr	r2, [pc, #120]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d38:	2384      	movs	r3, #132	; 0x84
 8001d3a:	58d3      	ldr	r3, [r2, r3]
 8001d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	43da      	mvns	r2, r3
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	4013      	ands	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	029b      	lsls	r3, r3, #10
 8001d50:	4013      	ands	r3, r2
 8001d52:	d003      	beq.n	8001d5c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d5c:	4914      	ldr	r1, [pc, #80]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d5e:	2284      	movs	r2, #132	; 0x84
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001d64:	4a12      	ldr	r2, [pc, #72]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	58d3      	ldr	r3, [r2, r3]
 8001d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4013      	ands	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	025b      	lsls	r3, r3, #9
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d8a:	4909      	ldr	r1, [pc, #36]	; (8001db0 <HAL_GPIO_Init+0x2b8>)
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	3301      	adds	r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	40da      	lsrs	r2, r3
 8001da0:	1e13      	subs	r3, r2, #0
 8001da2:	d000      	beq.n	8001da6 <HAL_GPIO_Init+0x2ae>
 8001da4:	e6b0      	b.n	8001b08 <HAL_GPIO_Init+0x10>
  }
}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b006      	add	sp, #24
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40021800 	.word	0x40021800
 8001db4:	50000400 	.word	0x50000400
 8001db8:	50000800 	.word	0x50000800
 8001dbc:	50000c00 	.word	0x50000c00

08001dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	0008      	movs	r0, r1
 8001dca:	0011      	movs	r1, r2
 8001dcc:	1cbb      	adds	r3, r7, #2
 8001dce:	1c02      	adds	r2, r0, #0
 8001dd0:	801a      	strh	r2, [r3, #0]
 8001dd2:	1c7b      	adds	r3, r7, #1
 8001dd4:	1c0a      	adds	r2, r1, #0
 8001dd6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dd8:	1c7b      	adds	r3, r7, #1
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d004      	beq.n	8001dea <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001de0:	1cbb      	adds	r3, r7, #2
 8001de2:	881a      	ldrh	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001de8:	e003      	b.n	8001df2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dea:	1cbb      	adds	r3, r7, #2
 8001dec:	881a      	ldrh	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	2380      	movs	r3, #128	; 0x80
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d11f      	bne.n	8001e60 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	0013      	movs	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	189b      	adds	r3, r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	4912      	ldr	r1, [pc, #72]	; (8001e78 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7fe f97a 	bl	8000128 <__udivsi3>
 8001e34:	0003      	movs	r3, r0
 8001e36:	3301      	adds	r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e3a:	e008      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	e001      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e009      	b.n	8001e62 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e50:	695a      	ldr	r2, [r3, #20]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	401a      	ands	r2, r3
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d0ed      	beq.n	8001e3c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	0018      	movs	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b004      	add	sp, #16
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	40007000 	.word	0x40007000
 8001e70:	fffff9ff 	.word	0xfffff9ff
 8001e74:	20000000 	.word	0x20000000
 8001e78:	000f4240 	.word	0x000f4240

08001e7c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001e80:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	23e0      	movs	r3, #224	; 0xe0
 8001e86:	01db      	lsls	r3, r3, #7
 8001e88:	4013      	ands	r3, r2
}
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40021000 	.word	0x40021000

08001e94 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e2fe      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	4013      	ands	r3, r2
 8001eae:	d100      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x1e>
 8001eb0:	e07c      	b.n	8001fac <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001eb2:	4bc3      	ldr	r3, [pc, #780]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	2238      	movs	r2, #56	; 0x38
 8001eb8:	4013      	ands	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ebc:	4bc0      	ldr	r3, [pc, #768]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	2b10      	cmp	r3, #16
 8001eca:	d102      	bne.n	8001ed2 <HAL_RCC_OscConfig+0x3e>
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d002      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d10b      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed8:	4bb9      	ldr	r3, [pc, #740]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	; 0x80
 8001ede:	029b      	lsls	r3, r3, #10
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d062      	beq.n	8001faa <HAL_RCC_OscConfig+0x116>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d15e      	bne.n	8001faa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e2d9      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	025b      	lsls	r3, r3, #9
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d107      	bne.n	8001f0c <HAL_RCC_OscConfig+0x78>
 8001efc:	4bb0      	ldr	r3, [pc, #704]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	4baf      	ldr	r3, [pc, #700]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f02:	2180      	movs	r1, #128	; 0x80
 8001f04:	0249      	lsls	r1, r1, #9
 8001f06:	430a      	orrs	r2, r1
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	e020      	b.n	8001f4e <HAL_RCC_OscConfig+0xba>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	23a0      	movs	r3, #160	; 0xa0
 8001f12:	02db      	lsls	r3, r3, #11
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d10e      	bne.n	8001f36 <HAL_RCC_OscConfig+0xa2>
 8001f18:	4ba9      	ldr	r3, [pc, #676]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4ba8      	ldr	r3, [pc, #672]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f1e:	2180      	movs	r1, #128	; 0x80
 8001f20:	02c9      	lsls	r1, r1, #11
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	4ba6      	ldr	r3, [pc, #664]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	4ba5      	ldr	r3, [pc, #660]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f2c:	2180      	movs	r1, #128	; 0x80
 8001f2e:	0249      	lsls	r1, r1, #9
 8001f30:	430a      	orrs	r2, r1
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	e00b      	b.n	8001f4e <HAL_RCC_OscConfig+0xba>
 8001f36:	4ba2      	ldr	r3, [pc, #648]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	4ba1      	ldr	r3, [pc, #644]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f3c:	49a1      	ldr	r1, [pc, #644]	; (80021c4 <HAL_RCC_OscConfig+0x330>)
 8001f3e:	400a      	ands	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	4b9f      	ldr	r3, [pc, #636]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b9e      	ldr	r3, [pc, #632]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f48:	499f      	ldr	r1, [pc, #636]	; (80021c8 <HAL_RCC_OscConfig+0x334>)
 8001f4a:	400a      	ands	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d014      	beq.n	8001f80 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f56:	f7ff f86f 	bl	8001038 <HAL_GetTick>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f60:	f7ff f86a 	bl	8001038 <HAL_GetTick>
 8001f64:	0002      	movs	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b64      	cmp	r3, #100	; 0x64
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e298      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f72:	4b93      	ldr	r3, [pc, #588]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	029b      	lsls	r3, r3, #10
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCC_OscConfig+0xcc>
 8001f7e:	e015      	b.n	8001fac <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7ff f85a 	bl	8001038 <HAL_GetTick>
 8001f84:	0003      	movs	r3, r0
 8001f86:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f8a:	f7ff f855 	bl	8001038 <HAL_GetTick>
 8001f8e:	0002      	movs	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b64      	cmp	r3, #100	; 0x64
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e283      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f9c:	4b88      	ldr	r3, [pc, #544]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	029b      	lsls	r3, r3, #10
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d1f0      	bne.n	8001f8a <HAL_RCC_OscConfig+0xf6>
 8001fa8:	e000      	b.n	8001fac <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001faa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d100      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x124>
 8001fb6:	e099      	b.n	80020ec <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fb8:	4b81      	ldr	r3, [pc, #516]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	2238      	movs	r2, #56	; 0x38
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc2:	4b7f      	ldr	r3, [pc, #508]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001fc4:	68db      	ldr	r3, [r3, #12]
 8001fc6:	2203      	movs	r2, #3
 8001fc8:	4013      	ands	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	2b10      	cmp	r3, #16
 8001fd0:	d102      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x144>
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d002      	beq.n	8001fde <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d135      	bne.n	800204a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fde:	4b78      	ldr	r3, [pc, #480]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	2380      	movs	r3, #128	; 0x80
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d005      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x162>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e256      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff6:	4b72      	ldr	r3, [pc, #456]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	4a74      	ldr	r2, [pc, #464]	; (80021cc <HAL_RCC_OscConfig+0x338>)
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	0019      	movs	r1, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	021a      	lsls	r2, r3, #8
 8002006:	4b6e      	ldr	r3, [pc, #440]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002008:	430a      	orrs	r2, r1
 800200a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d112      	bne.n	8002038 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002012:	4b6b      	ldr	r3, [pc, #428]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a6e      	ldr	r2, [pc, #440]	; (80021d0 <HAL_RCC_OscConfig+0x33c>)
 8002018:	4013      	ands	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691a      	ldr	r2, [r3, #16]
 8002020:	4b67      	ldr	r3, [pc, #412]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002022:	430a      	orrs	r2, r1
 8002024:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002026:	4b66      	ldr	r3, [pc, #408]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	0adb      	lsrs	r3, r3, #11
 800202c:	2207      	movs	r2, #7
 800202e:	4013      	ands	r3, r2
 8002030:	4a68      	ldr	r2, [pc, #416]	; (80021d4 <HAL_RCC_OscConfig+0x340>)
 8002032:	40da      	lsrs	r2, r3
 8002034:	4b68      	ldr	r3, [pc, #416]	; (80021d8 <HAL_RCC_OscConfig+0x344>)
 8002036:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002038:	4b68      	ldr	r3, [pc, #416]	; (80021dc <HAL_RCC_OscConfig+0x348>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0018      	movs	r0, r3
 800203e:	f7fe ff9f 	bl	8000f80 <HAL_InitTick>
 8002042:	1e03      	subs	r3, r0, #0
 8002044:	d051      	beq.n	80020ea <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e22c      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d030      	beq.n	80020b4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002052:	4b5b      	ldr	r3, [pc, #364]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a5e      	ldr	r2, [pc, #376]	; (80021d0 <HAL_RCC_OscConfig+0x33c>)
 8002058:	4013      	ands	r3, r2
 800205a:	0019      	movs	r1, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691a      	ldr	r2, [r3, #16]
 8002060:	4b57      	ldr	r3, [pc, #348]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002062:	430a      	orrs	r2, r1
 8002064:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002066:	4b56      	ldr	r3, [pc, #344]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4b55      	ldr	r3, [pc, #340]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800206c:	2180      	movs	r1, #128	; 0x80
 800206e:	0049      	lsls	r1, r1, #1
 8002070:	430a      	orrs	r2, r1
 8002072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7fe ffe0 	bl	8001038 <HAL_GetTick>
 8002078:	0003      	movs	r3, r0
 800207a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207e:	f7fe ffdb 	bl	8001038 <HAL_GetTick>
 8002082:	0002      	movs	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e209      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002090:	4b4b      	ldr	r3, [pc, #300]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4013      	ands	r3, r2
 800209a:	d0f0      	beq.n	800207e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800209c:	4b48      	ldr	r3, [pc, #288]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	4a4a      	ldr	r2, [pc, #296]	; (80021cc <HAL_RCC_OscConfig+0x338>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	021a      	lsls	r2, r3, #8
 80020ac:	4b44      	ldr	r3, [pc, #272]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80020ae:	430a      	orrs	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	e01b      	b.n	80020ec <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80020b4:	4b42      	ldr	r3, [pc, #264]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	4b41      	ldr	r3, [pc, #260]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80020ba:	4949      	ldr	r1, [pc, #292]	; (80021e0 <HAL_RCC_OscConfig+0x34c>)
 80020bc:	400a      	ands	r2, r1
 80020be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c0:	f7fe ffba 	bl	8001038 <HAL_GetTick>
 80020c4:	0003      	movs	r3, r0
 80020c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c8:	e008      	b.n	80020dc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ca:	f7fe ffb5 	bl	8001038 <HAL_GetTick>
 80020ce:	0002      	movs	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d901      	bls.n	80020dc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	e1e3      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020dc:	4b38      	ldr	r3, [pc, #224]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	2380      	movs	r3, #128	; 0x80
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	4013      	ands	r3, r2
 80020e6:	d1f0      	bne.n	80020ca <HAL_RCC_OscConfig+0x236>
 80020e8:	e000      	b.n	80020ec <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020ea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2208      	movs	r2, #8
 80020f2:	4013      	ands	r3, r2
 80020f4:	d047      	beq.n	8002186 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020f6:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2238      	movs	r2, #56	; 0x38
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b18      	cmp	r3, #24
 8002100:	d10a      	bne.n	8002118 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002102:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002106:	2202      	movs	r2, #2
 8002108:	4013      	ands	r3, r2
 800210a:	d03c      	beq.n	8002186 <HAL_RCC_OscConfig+0x2f2>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d138      	bne.n	8002186 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e1c5      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d019      	beq.n	8002154 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002120:	4b27      	ldr	r3, [pc, #156]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002122:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002124:	4b26      	ldr	r3, [pc, #152]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002126:	2101      	movs	r1, #1
 8002128:	430a      	orrs	r2, r1
 800212a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212c:	f7fe ff84 	bl	8001038 <HAL_GetTick>
 8002130:	0003      	movs	r3, r0
 8002132:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002136:	f7fe ff7f 	bl	8001038 <HAL_GetTick>
 800213a:	0002      	movs	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e1ad      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002148:	4b1d      	ldr	r3, [pc, #116]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800214a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800214c:	2202      	movs	r2, #2
 800214e:	4013      	ands	r3, r2
 8002150:	d0f1      	beq.n	8002136 <HAL_RCC_OscConfig+0x2a2>
 8002152:	e018      	b.n	8002186 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002154:	4b1a      	ldr	r3, [pc, #104]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 8002156:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800215a:	2101      	movs	r1, #1
 800215c:	438a      	bics	r2, r1
 800215e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002160:	f7fe ff6a 	bl	8001038 <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216a:	f7fe ff65 	bl	8001038 <HAL_GetTick>
 800216e:	0002      	movs	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e193      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800217c:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800217e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002180:	2202      	movs	r2, #2
 8002182:	4013      	ands	r3, r2
 8002184:	d1f1      	bne.n	800216a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2204      	movs	r2, #4
 800218c:	4013      	ands	r3, r2
 800218e:	d100      	bne.n	8002192 <HAL_RCC_OscConfig+0x2fe>
 8002190:	e0c6      	b.n	8002320 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002192:	231f      	movs	r3, #31
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2238      	movs	r2, #56	; 0x38
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b20      	cmp	r3, #32
 80021a4:	d11e      	bne.n	80021e4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <HAL_RCC_OscConfig+0x32c>)
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d100      	bne.n	80021b2 <HAL_RCC_OscConfig+0x31e>
 80021b0:	e0b6      	b.n	8002320 <HAL_RCC_OscConfig+0x48c>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d000      	beq.n	80021bc <HAL_RCC_OscConfig+0x328>
 80021ba:	e0b1      	b.n	8002320 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e171      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
 80021c0:	40021000 	.word	0x40021000
 80021c4:	fffeffff 	.word	0xfffeffff
 80021c8:	fffbffff 	.word	0xfffbffff
 80021cc:	ffff80ff 	.word	0xffff80ff
 80021d0:	ffffc7ff 	.word	0xffffc7ff
 80021d4:	00f42400 	.word	0x00f42400
 80021d8:	20000000 	.word	0x20000000
 80021dc:	20000004 	.word	0x20000004
 80021e0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021e4:	4bb1      	ldr	r3, [pc, #708]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80021e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021e8:	2380      	movs	r3, #128	; 0x80
 80021ea:	055b      	lsls	r3, r3, #21
 80021ec:	4013      	ands	r3, r2
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_OscConfig+0x360>
 80021f0:	2301      	movs	r3, #1
 80021f2:	e000      	b.n	80021f6 <HAL_RCC_OscConfig+0x362>
 80021f4:	2300      	movs	r3, #0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d011      	beq.n	800221e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80021fa:	4bac      	ldr	r3, [pc, #688]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80021fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021fe:	4bab      	ldr	r3, [pc, #684]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002200:	2180      	movs	r1, #128	; 0x80
 8002202:	0549      	lsls	r1, r1, #21
 8002204:	430a      	orrs	r2, r1
 8002206:	63da      	str	r2, [r3, #60]	; 0x3c
 8002208:	4ba8      	ldr	r3, [pc, #672]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800220a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	055b      	lsls	r3, r3, #21
 8002210:	4013      	ands	r3, r2
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002216:	231f      	movs	r3, #31
 8002218:	18fb      	adds	r3, r7, r3
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800221e:	4ba4      	ldr	r3, [pc, #656]	; (80024b0 <HAL_RCC_OscConfig+0x61c>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	2380      	movs	r3, #128	; 0x80
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4013      	ands	r3, r2
 8002228:	d11a      	bne.n	8002260 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800222a:	4ba1      	ldr	r3, [pc, #644]	; (80024b0 <HAL_RCC_OscConfig+0x61c>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	4ba0      	ldr	r3, [pc, #640]	; (80024b0 <HAL_RCC_OscConfig+0x61c>)
 8002230:	2180      	movs	r1, #128	; 0x80
 8002232:	0049      	lsls	r1, r1, #1
 8002234:	430a      	orrs	r2, r1
 8002236:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002238:	f7fe fefe 	bl	8001038 <HAL_GetTick>
 800223c:	0003      	movs	r3, r0
 800223e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002242:	f7fe fef9 	bl	8001038 <HAL_GetTick>
 8002246:	0002      	movs	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e127      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002254:	4b96      	ldr	r3, [pc, #600]	; (80024b0 <HAL_RCC_OscConfig+0x61c>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	4013      	ands	r3, r2
 800225e:	d0f0      	beq.n	8002242 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d106      	bne.n	8002276 <HAL_RCC_OscConfig+0x3e2>
 8002268:	4b90      	ldr	r3, [pc, #576]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800226a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800226c:	4b8f      	ldr	r3, [pc, #572]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800226e:	2101      	movs	r1, #1
 8002270:	430a      	orrs	r2, r1
 8002272:	65da      	str	r2, [r3, #92]	; 0x5c
 8002274:	e01c      	b.n	80022b0 <HAL_RCC_OscConfig+0x41c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	2b05      	cmp	r3, #5
 800227c:	d10c      	bne.n	8002298 <HAL_RCC_OscConfig+0x404>
 800227e:	4b8b      	ldr	r3, [pc, #556]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002280:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002282:	4b8a      	ldr	r3, [pc, #552]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002284:	2104      	movs	r1, #4
 8002286:	430a      	orrs	r2, r1
 8002288:	65da      	str	r2, [r3, #92]	; 0x5c
 800228a:	4b88      	ldr	r3, [pc, #544]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800228c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800228e:	4b87      	ldr	r3, [pc, #540]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002290:	2101      	movs	r1, #1
 8002292:	430a      	orrs	r2, r1
 8002294:	65da      	str	r2, [r3, #92]	; 0x5c
 8002296:	e00b      	b.n	80022b0 <HAL_RCC_OscConfig+0x41c>
 8002298:	4b84      	ldr	r3, [pc, #528]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800229a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800229c:	4b83      	ldr	r3, [pc, #524]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800229e:	2101      	movs	r1, #1
 80022a0:	438a      	bics	r2, r1
 80022a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80022a4:	4b81      	ldr	r3, [pc, #516]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80022a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80022a8:	4b80      	ldr	r3, [pc, #512]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80022aa:	2104      	movs	r1, #4
 80022ac:	438a      	bics	r2, r1
 80022ae:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d014      	beq.n	80022e2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b8:	f7fe febe 	bl	8001038 <HAL_GetTick>
 80022bc:	0003      	movs	r3, r0
 80022be:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c0:	e009      	b.n	80022d6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022c2:	f7fe feb9 	bl	8001038 <HAL_GetTick>
 80022c6:	0002      	movs	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	4a79      	ldr	r2, [pc, #484]	; (80024b4 <HAL_RCC_OscConfig+0x620>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e0e6      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d6:	4b75      	ldr	r3, [pc, #468]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80022d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022da:	2202      	movs	r2, #2
 80022dc:	4013      	ands	r3, r2
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x42e>
 80022e0:	e013      	b.n	800230a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fea9 	bl	8001038 <HAL_GetTick>
 80022e6:	0003      	movs	r3, r0
 80022e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022ea:	e009      	b.n	8002300 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ec:	f7fe fea4 	bl	8001038 <HAL_GetTick>
 80022f0:	0002      	movs	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	4a6f      	ldr	r2, [pc, #444]	; (80024b4 <HAL_RCC_OscConfig+0x620>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e0d1      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002300:	4b6a      	ldr	r3, [pc, #424]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002304:	2202      	movs	r2, #2
 8002306:	4013      	ands	r3, r2
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800230a:	231f      	movs	r3, #31
 800230c:	18fb      	adds	r3, r7, r3
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d105      	bne.n	8002320 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002314:	4b65      	ldr	r3, [pc, #404]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002316:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002318:	4b64      	ldr	r3, [pc, #400]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800231a:	4967      	ldr	r1, [pc, #412]	; (80024b8 <HAL_RCC_OscConfig+0x624>)
 800231c:	400a      	ands	r2, r1
 800231e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d100      	bne.n	800232a <HAL_RCC_OscConfig+0x496>
 8002328:	e0bb      	b.n	80024a2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800232a:	4b60      	ldr	r3, [pc, #384]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2238      	movs	r2, #56	; 0x38
 8002330:	4013      	ands	r3, r2
 8002332:	2b10      	cmp	r3, #16
 8002334:	d100      	bne.n	8002338 <HAL_RCC_OscConfig+0x4a4>
 8002336:	e07b      	b.n	8002430 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69db      	ldr	r3, [r3, #28]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d156      	bne.n	80023ee <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002340:	4b5a      	ldr	r3, [pc, #360]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b59      	ldr	r3, [pc, #356]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002346:	495d      	ldr	r1, [pc, #372]	; (80024bc <HAL_RCC_OscConfig+0x628>)
 8002348:	400a      	ands	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7fe fe74 	bl	8001038 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002356:	f7fe fe6f 	bl	8001038 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e09d      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002368:	4b50      	ldr	r3, [pc, #320]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	2380      	movs	r3, #128	; 0x80
 800236e:	049b      	lsls	r3, r3, #18
 8002370:	4013      	ands	r3, r2
 8002372:	d1f0      	bne.n	8002356 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002374:	4b4d      	ldr	r3, [pc, #308]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	4a51      	ldr	r2, [pc, #324]	; (80024c0 <HAL_RCC_OscConfig+0x62c>)
 800237a:	4013      	ands	r3, r2
 800237c:	0019      	movs	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a1a      	ldr	r2, [r3, #32]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238c:	021b      	lsls	r3, r3, #8
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	431a      	orrs	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a0:	431a      	orrs	r2, r3
 80023a2:	4b42      	ldr	r3, [pc, #264]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023a4:	430a      	orrs	r2, r1
 80023a6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023a8:	4b40      	ldr	r3, [pc, #256]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4b3f      	ldr	r3, [pc, #252]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023ae:	2180      	movs	r1, #128	; 0x80
 80023b0:	0449      	lsls	r1, r1, #17
 80023b2:	430a      	orrs	r2, r1
 80023b4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80023b6:	4b3d      	ldr	r3, [pc, #244]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	4b3c      	ldr	r3, [pc, #240]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	0549      	lsls	r1, r1, #21
 80023c0:	430a      	orrs	r2, r1
 80023c2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c4:	f7fe fe38 	bl	8001038 <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ce:	f7fe fe33 	bl	8001038 <HAL_GetTick>
 80023d2:	0002      	movs	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e061      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e0:	4b32      	ldr	r3, [pc, #200]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	2380      	movs	r3, #128	; 0x80
 80023e6:	049b      	lsls	r3, r3, #18
 80023e8:	4013      	ands	r3, r2
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCC_OscConfig+0x53a>
 80023ec:	e059      	b.n	80024a2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ee:	4b2f      	ldr	r3, [pc, #188]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 80023f4:	4931      	ldr	r1, [pc, #196]	; (80024bc <HAL_RCC_OscConfig+0x628>)
 80023f6:	400a      	ands	r2, r1
 80023f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fa:	f7fe fe1d 	bl	8001038 <HAL_GetTick>
 80023fe:	0003      	movs	r3, r0
 8002400:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002404:	f7fe fe18 	bl	8001038 <HAL_GetTick>
 8002408:	0002      	movs	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e046      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002416:	4b25      	ldr	r3, [pc, #148]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	2380      	movs	r3, #128	; 0x80
 800241c:	049b      	lsls	r3, r3, #18
 800241e:	4013      	ands	r3, r2
 8002420:	d1f0      	bne.n	8002404 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002422:	4b22      	ldr	r3, [pc, #136]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002424:	68da      	ldr	r2, [r3, #12]
 8002426:	4b21      	ldr	r3, [pc, #132]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 8002428:	4926      	ldr	r1, [pc, #152]	; (80024c4 <HAL_RCC_OscConfig+0x630>)
 800242a:	400a      	ands	r2, r1
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	e038      	b.n	80024a2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	69db      	ldr	r3, [r3, #28]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e033      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800243c:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <HAL_RCC_OscConfig+0x618>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	2203      	movs	r2, #3
 8002446:	401a      	ands	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	429a      	cmp	r2, r3
 800244e:	d126      	bne.n	800249e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2270      	movs	r2, #112	; 0x70
 8002454:	401a      	ands	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245a:	429a      	cmp	r2, r3
 800245c:	d11f      	bne.n	800249e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	23fe      	movs	r3, #254	; 0xfe
 8002462:	01db      	lsls	r3, r3, #7
 8002464:	401a      	ands	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d116      	bne.n	800249e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	23f8      	movs	r3, #248	; 0xf8
 8002474:	039b      	lsls	r3, r3, #14
 8002476:	401a      	ands	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d10e      	bne.n	800249e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	23e0      	movs	r3, #224	; 0xe0
 8002484:	051b      	lsls	r3, r3, #20
 8002486:	401a      	ands	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800248c:	429a      	cmp	r2, r3
 800248e:	d106      	bne.n	800249e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	0f5b      	lsrs	r3, r3, #29
 8002494:	075a      	lsls	r2, r3, #29
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800249a:	429a      	cmp	r2, r3
 800249c:	d001      	beq.n	80024a2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e000      	b.n	80024a4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b008      	add	sp, #32
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40007000 	.word	0x40007000
 80024b4:	00001388 	.word	0x00001388
 80024b8:	efffffff 	.word	0xefffffff
 80024bc:	feffffff 	.word	0xfeffffff
 80024c0:	11c1808c 	.word	0x11c1808c
 80024c4:	eefefffc 	.word	0xeefefffc

080024c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e0e9      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024dc:	4b76      	ldr	r3, [pc, #472]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2207      	movs	r2, #7
 80024e2:	4013      	ands	r3, r2
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d91e      	bls.n	8002528 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ea:	4b73      	ldr	r3, [pc, #460]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2207      	movs	r2, #7
 80024f0:	4393      	bics	r3, r2
 80024f2:	0019      	movs	r1, r3
 80024f4:	4b70      	ldr	r3, [pc, #448]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024fc:	f7fe fd9c 	bl	8001038 <HAL_GetTick>
 8002500:	0003      	movs	r3, r0
 8002502:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002504:	e009      	b.n	800251a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002506:	f7fe fd97 	bl	8001038 <HAL_GetTick>
 800250a:	0002      	movs	r2, r0
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	4a6a      	ldr	r2, [pc, #424]	; (80026bc <HAL_RCC_ClockConfig+0x1f4>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d901      	bls.n	800251a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e0ca      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800251a:	4b67      	ldr	r3, [pc, #412]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2207      	movs	r2, #7
 8002520:	4013      	ands	r3, r2
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d1ee      	bne.n	8002506 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2202      	movs	r2, #2
 800252e:	4013      	ands	r3, r2
 8002530:	d015      	beq.n	800255e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2204      	movs	r2, #4
 8002538:	4013      	ands	r3, r2
 800253a:	d006      	beq.n	800254a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800253c:	4b60      	ldr	r3, [pc, #384]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	4b5f      	ldr	r3, [pc, #380]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002542:	21e0      	movs	r1, #224	; 0xe0
 8002544:	01c9      	lsls	r1, r1, #7
 8002546:	430a      	orrs	r2, r1
 8002548:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800254a:	4b5d      	ldr	r3, [pc, #372]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	4a5d      	ldr	r2, [pc, #372]	; (80026c4 <HAL_RCC_ClockConfig+0x1fc>)
 8002550:	4013      	ands	r3, r2
 8002552:	0019      	movs	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	4b59      	ldr	r3, [pc, #356]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800255a:	430a      	orrs	r2, r1
 800255c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2201      	movs	r2, #1
 8002564:	4013      	ands	r3, r2
 8002566:	d057      	beq.n	8002618 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d107      	bne.n	8002580 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002570:	4b53      	ldr	r3, [pc, #332]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	2380      	movs	r3, #128	; 0x80
 8002576:	029b      	lsls	r3, r3, #10
 8002578:	4013      	ands	r3, r2
 800257a:	d12b      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e097      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b02      	cmp	r3, #2
 8002586:	d107      	bne.n	8002598 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002588:	4b4d      	ldr	r3, [pc, #308]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	049b      	lsls	r3, r3, #18
 8002590:	4013      	ands	r3, r2
 8002592:	d11f      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e08b      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d107      	bne.n	80025b0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025a0:	4b47      	ldr	r3, [pc, #284]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2380      	movs	r3, #128	; 0x80
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	4013      	ands	r3, r2
 80025aa:	d113      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e07f      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	2b03      	cmp	r3, #3
 80025b6:	d106      	bne.n	80025c6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b8:	4b41      	ldr	r3, [pc, #260]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 80025ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025bc:	2202      	movs	r2, #2
 80025be:	4013      	ands	r3, r2
 80025c0:	d108      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e074      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025c6:	4b3e      	ldr	r3, [pc, #248]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 80025c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ca:	2202      	movs	r2, #2
 80025cc:	4013      	ands	r3, r2
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e06d      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025d4:	4b3a      	ldr	r3, [pc, #232]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	2207      	movs	r2, #7
 80025da:	4393      	bics	r3, r2
 80025dc:	0019      	movs	r1, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	4b37      	ldr	r3, [pc, #220]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 80025e4:	430a      	orrs	r2, r1
 80025e6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e8:	f7fe fd26 	bl	8001038 <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f0:	e009      	b.n	8002606 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f2:	f7fe fd21 	bl	8001038 <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	4a2f      	ldr	r2, [pc, #188]	; (80026bc <HAL_RCC_ClockConfig+0x1f4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e054      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	4b2e      	ldr	r3, [pc, #184]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	2238      	movs	r2, #56	; 0x38
 800260c:	401a      	ands	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	429a      	cmp	r2, r3
 8002616:	d1ec      	bne.n	80025f2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002618:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2207      	movs	r2, #7
 800261e:	4013      	ands	r3, r2
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d21e      	bcs.n	8002664 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b24      	ldr	r3, [pc, #144]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2207      	movs	r2, #7
 800262c:	4393      	bics	r3, r2
 800262e:	0019      	movs	r1, r3
 8002630:	4b21      	ldr	r3, [pc, #132]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002638:	f7fe fcfe 	bl	8001038 <HAL_GetTick>
 800263c:	0003      	movs	r3, r0
 800263e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002640:	e009      	b.n	8002656 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002642:	f7fe fcf9 	bl	8001038 <HAL_GetTick>
 8002646:	0002      	movs	r2, r0
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	4a1b      	ldr	r2, [pc, #108]	; (80026bc <HAL_RCC_ClockConfig+0x1f4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e02c      	b.n	80026b0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002656:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <HAL_RCC_ClockConfig+0x1f0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2207      	movs	r2, #7
 800265c:	4013      	ands	r3, r2
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d1ee      	bne.n	8002642 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2204      	movs	r2, #4
 800266a:	4013      	ands	r3, r2
 800266c:	d009      	beq.n	8002682 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800266e:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	4a15      	ldr	r2, [pc, #84]	; (80026c8 <HAL_RCC_ClockConfig+0x200>)
 8002674:	4013      	ands	r3, r2
 8002676:	0019      	movs	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800267e:	430a      	orrs	r2, r1
 8002680:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002682:	f000 f829 	bl	80026d8 <HAL_RCC_GetSysClockFreq>
 8002686:	0001      	movs	r1, r0
 8002688:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <HAL_RCC_ClockConfig+0x1f8>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	0a1b      	lsrs	r3, r3, #8
 800268e:	220f      	movs	r2, #15
 8002690:	401a      	ands	r2, r3
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <HAL_RCC_ClockConfig+0x204>)
 8002694:	0092      	lsls	r2, r2, #2
 8002696:	58d3      	ldr	r3, [r2, r3]
 8002698:	221f      	movs	r2, #31
 800269a:	4013      	ands	r3, r2
 800269c:	000a      	movs	r2, r1
 800269e:	40da      	lsrs	r2, r3
 80026a0:	4b0b      	ldr	r3, [pc, #44]	; (80026d0 <HAL_RCC_ClockConfig+0x208>)
 80026a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80026a4:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <HAL_RCC_ClockConfig+0x20c>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	0018      	movs	r0, r3
 80026aa:	f7fe fc69 	bl	8000f80 <HAL_InitTick>
 80026ae:	0003      	movs	r3, r0
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	40022000 	.word	0x40022000
 80026bc:	00001388 	.word	0x00001388
 80026c0:	40021000 	.word	0x40021000
 80026c4:	fffff0ff 	.word	0xfffff0ff
 80026c8:	ffff8fff 	.word	0xffff8fff
 80026cc:	080042e4 	.word	0x080042e4
 80026d0:	20000000 	.word	0x20000000
 80026d4:	20000004 	.word	0x20000004

080026d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026de:	4b3c      	ldr	r3, [pc, #240]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	2238      	movs	r2, #56	; 0x38
 80026e4:	4013      	ands	r3, r2
 80026e6:	d10f      	bne.n	8002708 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026e8:	4b39      	ldr	r3, [pc, #228]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	0adb      	lsrs	r3, r3, #11
 80026ee:	2207      	movs	r2, #7
 80026f0:	4013      	ands	r3, r2
 80026f2:	2201      	movs	r2, #1
 80026f4:	409a      	lsls	r2, r3
 80026f6:	0013      	movs	r3, r2
 80026f8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026fa:	6839      	ldr	r1, [r7, #0]
 80026fc:	4835      	ldr	r0, [pc, #212]	; (80027d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80026fe:	f7fd fd13 	bl	8000128 <__udivsi3>
 8002702:	0003      	movs	r3, r0
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	e05d      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002708:	4b31      	ldr	r3, [pc, #196]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2238      	movs	r2, #56	; 0x38
 800270e:	4013      	ands	r3, r2
 8002710:	2b08      	cmp	r3, #8
 8002712:	d102      	bne.n	800271a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002714:	4b30      	ldr	r3, [pc, #192]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	e054      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800271a:	4b2d      	ldr	r3, [pc, #180]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2238      	movs	r2, #56	; 0x38
 8002720:	4013      	ands	r3, r2
 8002722:	2b10      	cmp	r3, #16
 8002724:	d138      	bne.n	8002798 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002726:	4b2a      	ldr	r3, [pc, #168]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2203      	movs	r2, #3
 800272c:	4013      	ands	r3, r2
 800272e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002730:	4b27      	ldr	r3, [pc, #156]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	091b      	lsrs	r3, r3, #4
 8002736:	2207      	movs	r2, #7
 8002738:	4013      	ands	r3, r2
 800273a:	3301      	adds	r3, #1
 800273c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d10d      	bne.n	8002760 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002744:	68b9      	ldr	r1, [r7, #8]
 8002746:	4824      	ldr	r0, [pc, #144]	; (80027d8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002748:	f7fd fcee 	bl	8000128 <__udivsi3>
 800274c:	0003      	movs	r3, r0
 800274e:	0019      	movs	r1, r3
 8002750:	4b1f      	ldr	r3, [pc, #124]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	0a1b      	lsrs	r3, r3, #8
 8002756:	227f      	movs	r2, #127	; 0x7f
 8002758:	4013      	ands	r3, r2
 800275a:	434b      	muls	r3, r1
 800275c:	617b      	str	r3, [r7, #20]
        break;
 800275e:	e00d      	b.n	800277c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002760:	68b9      	ldr	r1, [r7, #8]
 8002762:	481c      	ldr	r0, [pc, #112]	; (80027d4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002764:	f7fd fce0 	bl	8000128 <__udivsi3>
 8002768:	0003      	movs	r3, r0
 800276a:	0019      	movs	r1, r3
 800276c:	4b18      	ldr	r3, [pc, #96]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	0a1b      	lsrs	r3, r3, #8
 8002772:	227f      	movs	r2, #127	; 0x7f
 8002774:	4013      	ands	r3, r2
 8002776:	434b      	muls	r3, r1
 8002778:	617b      	str	r3, [r7, #20]
        break;
 800277a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800277c:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	0f5b      	lsrs	r3, r3, #29
 8002782:	2207      	movs	r2, #7
 8002784:	4013      	ands	r3, r2
 8002786:	3301      	adds	r3, #1
 8002788:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	6978      	ldr	r0, [r7, #20]
 800278e:	f7fd fccb 	bl	8000128 <__udivsi3>
 8002792:	0003      	movs	r3, r0
 8002794:	613b      	str	r3, [r7, #16]
 8002796:	e015      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002798:	4b0d      	ldr	r3, [pc, #52]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	2238      	movs	r2, #56	; 0x38
 800279e:	4013      	ands	r3, r2
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d103      	bne.n	80027ac <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80027a4:	2380      	movs	r3, #128	; 0x80
 80027a6:	021b      	lsls	r3, r3, #8
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	e00b      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2238      	movs	r2, #56	; 0x38
 80027b2:	4013      	ands	r3, r2
 80027b4:	2b18      	cmp	r3, #24
 80027b6:	d103      	bne.n	80027c0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80027b8:	23fa      	movs	r3, #250	; 0xfa
 80027ba:	01db      	lsls	r3, r3, #7
 80027bc:	613b      	str	r3, [r7, #16]
 80027be:	e001      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80027c4:	693b      	ldr	r3, [r7, #16]
}
 80027c6:	0018      	movs	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b006      	add	sp, #24
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	40021000 	.word	0x40021000
 80027d4:	00f42400 	.word	0x00f42400
 80027d8:	007a1200 	.word	0x007a1200

080027dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e0:	4b02      	ldr	r3, [pc, #8]	; (80027ec <HAL_RCC_GetHCLKFreq+0x10>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	0018      	movs	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	20000000 	.word	0x20000000

080027f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f0:	b5b0      	push	{r4, r5, r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80027f4:	f7ff fff2 	bl	80027dc <HAL_RCC_GetHCLKFreq>
 80027f8:	0004      	movs	r4, r0
 80027fa:	f7ff fb3f 	bl	8001e7c <LL_RCC_GetAPB1Prescaler>
 80027fe:	0003      	movs	r3, r0
 8002800:	0b1a      	lsrs	r2, r3, #12
 8002802:	4b05      	ldr	r3, [pc, #20]	; (8002818 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002804:	0092      	lsls	r2, r2, #2
 8002806:	58d3      	ldr	r3, [r2, r3]
 8002808:	221f      	movs	r2, #31
 800280a:	4013      	ands	r3, r2
 800280c:	40dc      	lsrs	r4, r3
 800280e:	0023      	movs	r3, r4
}
 8002810:	0018      	movs	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bdb0      	pop	{r4, r5, r7, pc}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	08004324 	.word	0x08004324

0800281c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b086      	sub	sp, #24
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002824:	2313      	movs	r3, #19
 8002826:	18fb      	adds	r3, r7, r3
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800282c:	2312      	movs	r3, #18
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	2200      	movs	r2, #0
 8002832:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	2380      	movs	r3, #128	; 0x80
 800283a:	029b      	lsls	r3, r3, #10
 800283c:	4013      	ands	r3, r2
 800283e:	d100      	bne.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002840:	e0a3      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002842:	2011      	movs	r0, #17
 8002844:	183b      	adds	r3, r7, r0
 8002846:	2200      	movs	r2, #0
 8002848:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800284a:	4ba5      	ldr	r3, [pc, #660]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800284c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	055b      	lsls	r3, r3, #21
 8002852:	4013      	ands	r3, r2
 8002854:	d110      	bne.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002856:	4ba2      	ldr	r3, [pc, #648]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800285a:	4ba1      	ldr	r3, [pc, #644]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800285c:	2180      	movs	r1, #128	; 0x80
 800285e:	0549      	lsls	r1, r1, #21
 8002860:	430a      	orrs	r2, r1
 8002862:	63da      	str	r2, [r3, #60]	; 0x3c
 8002864:	4b9e      	ldr	r3, [pc, #632]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002866:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	055b      	lsls	r3, r3, #21
 800286c:	4013      	ands	r3, r2
 800286e:	60bb      	str	r3, [r7, #8]
 8002870:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002872:	183b      	adds	r3, r7, r0
 8002874:	2201      	movs	r2, #1
 8002876:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002878:	4b9a      	ldr	r3, [pc, #616]	; (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	4b99      	ldr	r3, [pc, #612]	; (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800287e:	2180      	movs	r1, #128	; 0x80
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	430a      	orrs	r2, r1
 8002884:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002886:	f7fe fbd7 	bl	8001038 <HAL_GetTick>
 800288a:	0003      	movs	r3, r0
 800288c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800288e:	e00b      	b.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002890:	f7fe fbd2 	bl	8001038 <HAL_GetTick>
 8002894:	0002      	movs	r2, r0
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d904      	bls.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800289e:	2313      	movs	r3, #19
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	2203      	movs	r2, #3
 80028a4:	701a      	strb	r2, [r3, #0]
        break;
 80028a6:	e005      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028a8:	4b8e      	ldr	r3, [pc, #568]	; (8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	d0ed      	beq.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80028b4:	2313      	movs	r3, #19
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d154      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80028be:	4b88      	ldr	r3, [pc, #544]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028c2:	23c0      	movs	r3, #192	; 0xc0
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4013      	ands	r3, r2
 80028c8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d019      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d014      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028da:	4b81      	ldr	r3, [pc, #516]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028de:	4a82      	ldr	r2, [pc, #520]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028e4:	4b7e      	ldr	r3, [pc, #504]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028e8:	4b7d      	ldr	r3, [pc, #500]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028ea:	2180      	movs	r1, #128	; 0x80
 80028ec:	0249      	lsls	r1, r1, #9
 80028ee:	430a      	orrs	r2, r1
 80028f0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028f2:	4b7b      	ldr	r3, [pc, #492]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028f6:	4b7a      	ldr	r3, [pc, #488]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80028f8:	497c      	ldr	r1, [pc, #496]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80028fa:	400a      	ands	r2, r1
 80028fc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028fe:	4b78      	ldr	r3, [pc, #480]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2201      	movs	r2, #1
 8002908:	4013      	ands	r3, r2
 800290a:	d016      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7fe fb94 	bl	8001038 <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002914:	e00c      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002916:	f7fe fb8f 	bl	8001038 <HAL_GetTick>
 800291a:	0002      	movs	r2, r0
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	4a73      	ldr	r2, [pc, #460]	; (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d904      	bls.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002926:	2313      	movs	r3, #19
 8002928:	18fb      	adds	r3, r7, r3
 800292a:	2203      	movs	r2, #3
 800292c:	701a      	strb	r2, [r3, #0]
            break;
 800292e:	e004      	b.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002930:	4b6b      	ldr	r3, [pc, #428]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002934:	2202      	movs	r2, #2
 8002936:	4013      	ands	r3, r2
 8002938:	d0ed      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800293a:	2313      	movs	r3, #19
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10a      	bne.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002944:	4b66      	ldr	r3, [pc, #408]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002948:	4a67      	ldr	r2, [pc, #412]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800294a:	4013      	ands	r3, r2
 800294c:	0019      	movs	r1, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002952:	4b63      	ldr	r3, [pc, #396]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002954:	430a      	orrs	r2, r1
 8002956:	65da      	str	r2, [r3, #92]	; 0x5c
 8002958:	e00c      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800295a:	2312      	movs	r3, #18
 800295c:	18fb      	adds	r3, r7, r3
 800295e:	2213      	movs	r2, #19
 8002960:	18ba      	adds	r2, r7, r2
 8002962:	7812      	ldrb	r2, [r2, #0]
 8002964:	701a      	strb	r2, [r3, #0]
 8002966:	e005      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002968:	2312      	movs	r3, #18
 800296a:	18fb      	adds	r3, r7, r3
 800296c:	2213      	movs	r2, #19
 800296e:	18ba      	adds	r2, r7, r2
 8002970:	7812      	ldrb	r2, [r2, #0]
 8002972:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002974:	2311      	movs	r3, #17
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d105      	bne.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800297e:	4b58      	ldr	r3, [pc, #352]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002982:	4b57      	ldr	r3, [pc, #348]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002984:	495b      	ldr	r1, [pc, #364]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8002986:	400a      	ands	r2, r1
 8002988:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2201      	movs	r2, #1
 8002990:	4013      	ands	r3, r2
 8002992:	d009      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002994:	4b52      	ldr	r3, [pc, #328]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002996:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002998:	2203      	movs	r2, #3
 800299a:	4393      	bics	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	4b4f      	ldr	r3, [pc, #316]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029a4:	430a      	orrs	r2, r1
 80029a6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2210      	movs	r2, #16
 80029ae:	4013      	ands	r3, r2
 80029b0:	d009      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029b2:	4b4b      	ldr	r3, [pc, #300]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b6:	4a50      	ldr	r2, [pc, #320]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80029b8:	4013      	ands	r3, r2
 80029ba:	0019      	movs	r1, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	4b47      	ldr	r3, [pc, #284]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029c2:	430a      	orrs	r2, r1
 80029c4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4013      	ands	r3, r2
 80029d0:	d009      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029d2:	4b43      	ldr	r3, [pc, #268]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029d6:	4a49      	ldr	r2, [pc, #292]	; (8002afc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029d8:	4013      	ands	r3, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	4b3f      	ldr	r3, [pc, #252]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029e2:	430a      	orrs	r2, r1
 80029e4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	2380      	movs	r3, #128	; 0x80
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	4013      	ands	r3, r2
 80029f0:	d009      	beq.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029f2:	4b3b      	ldr	r3, [pc, #236]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80029f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f6:	4a42      	ldr	r2, [pc, #264]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	699a      	ldr	r2, [r3, #24]
 8002a00:	4b37      	ldr	r3, [pc, #220]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a02:	430a      	orrs	r2, r1
 8002a04:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d009      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a10:	4b33      	ldr	r3, [pc, #204]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a14:	4a3b      	ldr	r2, [pc, #236]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002a16:	4013      	ands	r3, r2
 8002a18:	0019      	movs	r1, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	4b30      	ldr	r3, [pc, #192]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a20:	430a      	orrs	r2, r1
 8002a22:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	01db      	lsls	r3, r3, #7
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d015      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a30:	4b2b      	ldr	r3, [pc, #172]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	0899      	lsrs	r1, r3, #2
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69da      	ldr	r2, [r3, #28]
 8002a3c:	4b28      	ldr	r3, [pc, #160]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69da      	ldr	r2, [r3, #28]
 8002a46:	2380      	movs	r3, #128	; 0x80
 8002a48:	05db      	lsls	r3, r3, #23
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d106      	bne.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002a4e:	4b24      	ldr	r3, [pc, #144]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a50:	68da      	ldr	r2, [r3, #12]
 8002a52:	4b23      	ldr	r3, [pc, #140]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a54:	2180      	movs	r1, #128	; 0x80
 8002a56:	0249      	lsls	r1, r1, #9
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	2380      	movs	r3, #128	; 0x80
 8002a62:	039b      	lsls	r3, r3, #14
 8002a64:	4013      	ands	r3, r2
 8002a66:	d016      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a68:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	4a26      	ldr	r2, [pc, #152]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002a6e:	4013      	ands	r3, r2
 8002a70:	0019      	movs	r1, r3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1a      	ldr	r2, [r3, #32]
 8002a76:	4b1a      	ldr	r3, [pc, #104]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a78:	430a      	orrs	r2, r1
 8002a7a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1a      	ldr	r2, [r3, #32]
 8002a80:	2380      	movs	r3, #128	; 0x80
 8002a82:	03db      	lsls	r3, r3, #15
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d106      	bne.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002a88:	4b15      	ldr	r3, [pc, #84]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002a8e:	2180      	movs	r1, #128	; 0x80
 8002a90:	0449      	lsls	r1, r1, #17
 8002a92:	430a      	orrs	r2, r1
 8002a94:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	2380      	movs	r3, #128	; 0x80
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d016      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa6:	4a19      	ldr	r2, [pc, #100]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	0019      	movs	r1, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691a      	ldr	r2, [r3, #16]
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691a      	ldr	r2, [r3, #16]
 8002aba:	2380      	movs	r3, #128	; 0x80
 8002abc:	01db      	lsls	r3, r3, #7
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d106      	bne.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002ac2:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8002ac8:	2180      	movs	r1, #128	; 0x80
 8002aca:	0249      	lsls	r1, r1, #9
 8002acc:	430a      	orrs	r2, r1
 8002ace:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002ad0:	2312      	movs	r3, #18
 8002ad2:	18fb      	adds	r3, r7, r3
 8002ad4:	781b      	ldrb	r3, [r3, #0]
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b006      	add	sp, #24
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	46c0      	nop			; (mov r8, r8)
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	40007000 	.word	0x40007000
 8002ae8:	fffffcff 	.word	0xfffffcff
 8002aec:	fffeffff 	.word	0xfffeffff
 8002af0:	00001388 	.word	0x00001388
 8002af4:	efffffff 	.word	0xefffffff
 8002af8:	fffff3ff 	.word	0xfffff3ff
 8002afc:	fff3ffff 	.word	0xfff3ffff
 8002b00:	ffcfffff 	.word	0xffcfffff
 8002b04:	ffffcfff 	.word	0xffffcfff
 8002b08:	ffbfffff 	.word	0xffbfffff
 8002b0c:	ffff3fff 	.word	0xffff3fff

08002b10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e0a8      	b.n	8002c74 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d109      	bne.n	8002b3e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	2382      	movs	r3, #130	; 0x82
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d009      	beq.n	8002b4a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	61da      	str	r2, [r3, #28]
 8002b3c:	e005      	b.n	8002b4a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	225d      	movs	r2, #93	; 0x5d
 8002b54:	5c9b      	ldrb	r3, [r3, r2]
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d107      	bne.n	8002b6c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	225c      	movs	r2, #92	; 0x5c
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	0018      	movs	r0, r3
 8002b68:	f7fe f852 	bl	8000c10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	225d      	movs	r2, #93	; 0x5d
 8002b70:	2102      	movs	r1, #2
 8002b72:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2140      	movs	r1, #64	; 0x40
 8002b80:	438a      	bics	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	68da      	ldr	r2, [r3, #12]
 8002b88:	23e0      	movs	r3, #224	; 0xe0
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d902      	bls.n	8002b96 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002b90:	2300      	movs	r3, #0
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	e002      	b.n	8002b9c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	015b      	lsls	r3, r3, #5
 8002b9a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68da      	ldr	r2, [r3, #12]
 8002ba0:	23f0      	movs	r3, #240	; 0xf0
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d008      	beq.n	8002bba <HAL_SPI_Init+0xaa>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	23e0      	movs	r3, #224	; 0xe0
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d002      	beq.n	8002bba <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	2382      	movs	r3, #130	; 0x82
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6899      	ldr	r1, [r3, #8]
 8002bc8:	2384      	movs	r3, #132	; 0x84
 8002bca:	021b      	lsls	r3, r3, #8
 8002bcc:	400b      	ands	r3, r1
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	2102      	movs	r1, #2
 8002bd6:	400b      	ands	r3, r1
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	2101      	movs	r1, #1
 8002be0:	400b      	ands	r3, r1
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6999      	ldr	r1, [r3, #24]
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	400b      	ands	r3, r1
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	2138      	movs	r1, #56	; 0x38
 8002bf6:	400b      	ands	r3, r1
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a1b      	ldr	r3, [r3, #32]
 8002bfe:	2180      	movs	r1, #128	; 0x80
 8002c00:	400b      	ands	r3, r1
 8002c02:	431a      	orrs	r2, r3
 8002c04:	0011      	movs	r1, r2
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	019b      	lsls	r3, r3, #6
 8002c0e:	401a      	ands	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	0c1b      	lsrs	r3, r3, #16
 8002c1e:	2204      	movs	r2, #4
 8002c20:	401a      	ands	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c26:	2110      	movs	r1, #16
 8002c28:	400b      	ands	r3, r1
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c30:	2108      	movs	r1, #8
 8002c32:	400b      	ands	r3, r1
 8002c34:	431a      	orrs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68d9      	ldr	r1, [r3, #12]
 8002c3a:	23f0      	movs	r3, #240	; 0xf0
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	400b      	ands	r3, r1
 8002c40:	431a      	orrs	r2, r3
 8002c42:	0011      	movs	r1, r2
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	2380      	movs	r3, #128	; 0x80
 8002c48:	015b      	lsls	r3, r3, #5
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69da      	ldr	r2, [r3, #28]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4907      	ldr	r1, [pc, #28]	; (8002c7c <HAL_SPI_Init+0x16c>)
 8002c60:	400a      	ands	r2, r1
 8002c62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	225d      	movs	r2, #93	; 0x5d
 8002c6e:	2101      	movs	r1, #1
 8002c70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	0018      	movs	r0, r3
 8002c76:	46bd      	mov	sp, r7
 8002c78:	b004      	add	sp, #16
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	fffff7ff 	.word	0xfffff7ff

08002c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e046      	b.n	8002d20 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2288      	movs	r2, #136	; 0x88
 8002c96:	589b      	ldr	r3, [r3, r2]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d107      	bne.n	8002cac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2284      	movs	r2, #132	; 0x84
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7fe f86a 	bl	8000d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2288      	movs	r2, #136	; 0x88
 8002cb0:	2124      	movs	r1, #36	; 0x24
 8002cb2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	438a      	bics	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f000 f8cc 	bl	8002e64 <UART_SetConfig>
 8002ccc:	0003      	movs	r3, r0
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e024      	b.n	8002d20 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f000 fb37 	bl	8003354 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	490d      	ldr	r1, [pc, #52]	; (8002d28 <HAL_UART_Init+0xa8>)
 8002cf2:	400a      	ands	r2, r1
 8002cf4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	212a      	movs	r1, #42	; 0x2a
 8002d02:	438a      	bics	r2, r1
 8002d04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2101      	movs	r1, #1
 8002d12:	430a      	orrs	r2, r1
 8002d14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f000 fbcf 	bl	80034bc <UART_CheckIdleState>
 8002d1e:	0003      	movs	r3, r0
}
 8002d20:	0018      	movs	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b002      	add	sp, #8
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	ffffb7ff 	.word	0xffffb7ff

08002d2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b08a      	sub	sp, #40	; 0x28
 8002d30:	af02      	add	r7, sp, #8
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	603b      	str	r3, [r7, #0]
 8002d38:	1dbb      	adds	r3, r7, #6
 8002d3a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2288      	movs	r2, #136	; 0x88
 8002d40:	589b      	ldr	r3, [r3, r2]
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d000      	beq.n	8002d48 <HAL_UART_Transmit+0x1c>
 8002d46:	e088      	b.n	8002e5a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_UART_Transmit+0x2a>
 8002d4e:	1dbb      	adds	r3, r7, #6
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e080      	b.n	8002e5c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	2380      	movs	r3, #128	; 0x80
 8002d60:	015b      	lsls	r3, r3, #5
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d109      	bne.n	8002d7a <HAL_UART_Transmit+0x4e>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d105      	bne.n	8002d7a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	2201      	movs	r2, #1
 8002d72:	4013      	ands	r3, r2
 8002d74:	d001      	beq.n	8002d7a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e070      	b.n	8002e5c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2290      	movs	r2, #144	; 0x90
 8002d7e:	2100      	movs	r1, #0
 8002d80:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2288      	movs	r2, #136	; 0x88
 8002d86:	2121      	movs	r1, #33	; 0x21
 8002d88:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d8a:	f7fe f955 	bl	8001038 <HAL_GetTick>
 8002d8e:	0003      	movs	r3, r0
 8002d90:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1dba      	adds	r2, r7, #6
 8002d96:	2154      	movs	r1, #84	; 0x54
 8002d98:	8812      	ldrh	r2, [r2, #0]
 8002d9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	1dba      	adds	r2, r7, #6
 8002da0:	2156      	movs	r1, #86	; 0x56
 8002da2:	8812      	ldrh	r2, [r2, #0]
 8002da4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	2380      	movs	r3, #128	; 0x80
 8002dac:	015b      	lsls	r3, r3, #5
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d108      	bne.n	8002dc4 <HAL_UART_Transmit+0x98>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d104      	bne.n	8002dc4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	61bb      	str	r3, [r7, #24]
 8002dc2:	e003      	b.n	8002dcc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002dcc:	e02c      	b.n	8002e28 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	0013      	movs	r3, r2
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2180      	movs	r1, #128	; 0x80
 8002ddc:	f000 fbbc 	bl	8003558 <UART_WaitOnFlagUntilTimeout>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e039      	b.n	8002e5c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10b      	bne.n	8002e06 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	001a      	movs	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	05d2      	lsls	r2, r2, #23
 8002dfa:	0dd2      	lsrs	r2, r2, #23
 8002dfc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	3302      	adds	r3, #2
 8002e02:	61bb      	str	r3, [r7, #24]
 8002e04:	e007      	b.n	8002e16 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	781a      	ldrb	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	3301      	adds	r3, #1
 8002e14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2256      	movs	r2, #86	; 0x56
 8002e1a:	5a9b      	ldrh	r3, [r3, r2]
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	b299      	uxth	r1, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2256      	movs	r2, #86	; 0x56
 8002e26:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2256      	movs	r2, #86	; 0x56
 8002e2c:	5a9b      	ldrh	r3, [r3, r2]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1cc      	bne.n	8002dce <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	0013      	movs	r3, r2
 8002e3e:	2200      	movs	r2, #0
 8002e40:	2140      	movs	r1, #64	; 0x40
 8002e42:	f000 fb89 	bl	8003558 <UART_WaitOnFlagUntilTimeout>
 8002e46:	1e03      	subs	r3, r0, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e006      	b.n	8002e5c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2288      	movs	r2, #136	; 0x88
 8002e52:	2120      	movs	r1, #32
 8002e54:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	e000      	b.n	8002e5c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002e5a:	2302      	movs	r3, #2
  }
}
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	b008      	add	sp, #32
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b090      	sub	sp, #64	; 0x40
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e6c:	231a      	movs	r3, #26
 8002e6e:	2220      	movs	r2, #32
 8002e70:	189b      	adds	r3, r3, r2
 8002e72:	19db      	adds	r3, r3, r7
 8002e74:	2200      	movs	r2, #0
 8002e76:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	431a      	orrs	r2, r3
 8002e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	431a      	orrs	r2, r3
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4ac4      	ldr	r2, [pc, #784]	; (80031a8 <UART_SetConfig+0x344>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ea2:	430b      	orrs	r3, r1
 8002ea4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	4abf      	ldr	r2, [pc, #764]	; (80031ac <UART_SetConfig+0x348>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	68d9      	ldr	r1, [r3, #12]
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	0003      	movs	r3, r0
 8002ebc:	430b      	orrs	r3, r1
 8002ebe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4ab9      	ldr	r2, [pc, #740]	; (80031b0 <UART_SetConfig+0x34c>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d004      	beq.n	8002eda <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	4ab4      	ldr	r2, [pc, #720]	; (80031b4 <UART_SetConfig+0x350>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef6:	220f      	movs	r2, #15
 8002ef8:	4393      	bics	r3, r2
 8002efa:	0018      	movs	r0, r3
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	0003      	movs	r3, r0
 8002f06:	430b      	orrs	r3, r1
 8002f08:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4aaa      	ldr	r2, [pc, #680]	; (80031b8 <UART_SetConfig+0x354>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d131      	bne.n	8002f78 <UART_SetConfig+0x114>
 8002f14:	4ba9      	ldr	r3, [pc, #676]	; (80031bc <UART_SetConfig+0x358>)
 8002f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f18:	2203      	movs	r2, #3
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d01d      	beq.n	8002f5c <UART_SetConfig+0xf8>
 8002f20:	d823      	bhi.n	8002f6a <UART_SetConfig+0x106>
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d00c      	beq.n	8002f40 <UART_SetConfig+0xdc>
 8002f26:	d820      	bhi.n	8002f6a <UART_SetConfig+0x106>
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d002      	beq.n	8002f32 <UART_SetConfig+0xce>
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d00e      	beq.n	8002f4e <UART_SetConfig+0xea>
 8002f30:	e01b      	b.n	8002f6a <UART_SetConfig+0x106>
 8002f32:	231b      	movs	r3, #27
 8002f34:	2220      	movs	r2, #32
 8002f36:	189b      	adds	r3, r3, r2
 8002f38:	19db      	adds	r3, r3, r7
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	701a      	strb	r2, [r3, #0]
 8002f3e:	e071      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f40:	231b      	movs	r3, #27
 8002f42:	2220      	movs	r2, #32
 8002f44:	189b      	adds	r3, r3, r2
 8002f46:	19db      	adds	r3, r3, r7
 8002f48:	2202      	movs	r2, #2
 8002f4a:	701a      	strb	r2, [r3, #0]
 8002f4c:	e06a      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f4e:	231b      	movs	r3, #27
 8002f50:	2220      	movs	r2, #32
 8002f52:	189b      	adds	r3, r3, r2
 8002f54:	19db      	adds	r3, r3, r7
 8002f56:	2204      	movs	r2, #4
 8002f58:	701a      	strb	r2, [r3, #0]
 8002f5a:	e063      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f5c:	231b      	movs	r3, #27
 8002f5e:	2220      	movs	r2, #32
 8002f60:	189b      	adds	r3, r3, r2
 8002f62:	19db      	adds	r3, r3, r7
 8002f64:	2208      	movs	r2, #8
 8002f66:	701a      	strb	r2, [r3, #0]
 8002f68:	e05c      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f6a:	231b      	movs	r3, #27
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	189b      	adds	r3, r3, r2
 8002f70:	19db      	adds	r3, r3, r7
 8002f72:	2210      	movs	r2, #16
 8002f74:	701a      	strb	r2, [r3, #0]
 8002f76:	e055      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a90      	ldr	r2, [pc, #576]	; (80031c0 <UART_SetConfig+0x35c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d106      	bne.n	8002f90 <UART_SetConfig+0x12c>
 8002f82:	231b      	movs	r3, #27
 8002f84:	2220      	movs	r2, #32
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	19db      	adds	r3, r3, r7
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	701a      	strb	r2, [r3, #0]
 8002f8e:	e049      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a86      	ldr	r2, [pc, #536]	; (80031b0 <UART_SetConfig+0x34c>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d13e      	bne.n	8003018 <UART_SetConfig+0x1b4>
 8002f9a:	4b88      	ldr	r3, [pc, #544]	; (80031bc <UART_SetConfig+0x358>)
 8002f9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f9e:	23c0      	movs	r3, #192	; 0xc0
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	22c0      	movs	r2, #192	; 0xc0
 8002fa6:	0112      	lsls	r2, r2, #4
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d027      	beq.n	8002ffc <UART_SetConfig+0x198>
 8002fac:	22c0      	movs	r2, #192	; 0xc0
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d82a      	bhi.n	800300a <UART_SetConfig+0x1a6>
 8002fb4:	2280      	movs	r2, #128	; 0x80
 8002fb6:	0112      	lsls	r2, r2, #4
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d011      	beq.n	8002fe0 <UART_SetConfig+0x17c>
 8002fbc:	2280      	movs	r2, #128	; 0x80
 8002fbe:	0112      	lsls	r2, r2, #4
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d822      	bhi.n	800300a <UART_SetConfig+0x1a6>
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d004      	beq.n	8002fd2 <UART_SetConfig+0x16e>
 8002fc8:	2280      	movs	r2, #128	; 0x80
 8002fca:	00d2      	lsls	r2, r2, #3
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d00e      	beq.n	8002fee <UART_SetConfig+0x18a>
 8002fd0:	e01b      	b.n	800300a <UART_SetConfig+0x1a6>
 8002fd2:	231b      	movs	r3, #27
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	189b      	adds	r3, r3, r2
 8002fd8:	19db      	adds	r3, r3, r7
 8002fda:	2200      	movs	r2, #0
 8002fdc:	701a      	strb	r2, [r3, #0]
 8002fde:	e021      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002fe0:	231b      	movs	r3, #27
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	189b      	adds	r3, r3, r2
 8002fe6:	19db      	adds	r3, r3, r7
 8002fe8:	2202      	movs	r2, #2
 8002fea:	701a      	strb	r2, [r3, #0]
 8002fec:	e01a      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002fee:	231b      	movs	r3, #27
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	189b      	adds	r3, r3, r2
 8002ff4:	19db      	adds	r3, r3, r7
 8002ff6:	2204      	movs	r2, #4
 8002ff8:	701a      	strb	r2, [r3, #0]
 8002ffa:	e013      	b.n	8003024 <UART_SetConfig+0x1c0>
 8002ffc:	231b      	movs	r3, #27
 8002ffe:	2220      	movs	r2, #32
 8003000:	189b      	adds	r3, r3, r2
 8003002:	19db      	adds	r3, r3, r7
 8003004:	2208      	movs	r2, #8
 8003006:	701a      	strb	r2, [r3, #0]
 8003008:	e00c      	b.n	8003024 <UART_SetConfig+0x1c0>
 800300a:	231b      	movs	r3, #27
 800300c:	2220      	movs	r2, #32
 800300e:	189b      	adds	r3, r3, r2
 8003010:	19db      	adds	r3, r3, r7
 8003012:	2210      	movs	r2, #16
 8003014:	701a      	strb	r2, [r3, #0]
 8003016:	e005      	b.n	8003024 <UART_SetConfig+0x1c0>
 8003018:	231b      	movs	r3, #27
 800301a:	2220      	movs	r2, #32
 800301c:	189b      	adds	r3, r3, r2
 800301e:	19db      	adds	r3, r3, r7
 8003020:	2210      	movs	r2, #16
 8003022:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a61      	ldr	r2, [pc, #388]	; (80031b0 <UART_SetConfig+0x34c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d000      	beq.n	8003030 <UART_SetConfig+0x1cc>
 800302e:	e092      	b.n	8003156 <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003030:	231b      	movs	r3, #27
 8003032:	2220      	movs	r2, #32
 8003034:	189b      	adds	r3, r3, r2
 8003036:	19db      	adds	r3, r3, r7
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b08      	cmp	r3, #8
 800303c:	d015      	beq.n	800306a <UART_SetConfig+0x206>
 800303e:	dc18      	bgt.n	8003072 <UART_SetConfig+0x20e>
 8003040:	2b04      	cmp	r3, #4
 8003042:	d00d      	beq.n	8003060 <UART_SetConfig+0x1fc>
 8003044:	dc15      	bgt.n	8003072 <UART_SetConfig+0x20e>
 8003046:	2b00      	cmp	r3, #0
 8003048:	d002      	beq.n	8003050 <UART_SetConfig+0x1ec>
 800304a:	2b02      	cmp	r3, #2
 800304c:	d005      	beq.n	800305a <UART_SetConfig+0x1f6>
 800304e:	e010      	b.n	8003072 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003050:	f7ff fbce 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 8003054:	0003      	movs	r3, r0
 8003056:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003058:	e014      	b.n	8003084 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800305a:	4b5a      	ldr	r3, [pc, #360]	; (80031c4 <UART_SetConfig+0x360>)
 800305c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800305e:	e011      	b.n	8003084 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003060:	f7ff fb3a 	bl	80026d8 <HAL_RCC_GetSysClockFreq>
 8003064:	0003      	movs	r3, r0
 8003066:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003068:	e00c      	b.n	8003084 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800306a:	2380      	movs	r3, #128	; 0x80
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003070:	e008      	b.n	8003084 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8003072:	2300      	movs	r3, #0
 8003074:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003076:	231a      	movs	r3, #26
 8003078:	2220      	movs	r2, #32
 800307a:	189b      	adds	r3, r3, r2
 800307c:	19db      	adds	r3, r3, r7
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
        break;
 8003082:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003086:	2b00      	cmp	r3, #0
 8003088:	d100      	bne.n	800308c <UART_SetConfig+0x228>
 800308a:	e147      	b.n	800331c <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003090:	4b4d      	ldr	r3, [pc, #308]	; (80031c8 <UART_SetConfig+0x364>)
 8003092:	0052      	lsls	r2, r2, #1
 8003094:	5ad3      	ldrh	r3, [r2, r3]
 8003096:	0019      	movs	r1, r3
 8003098:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800309a:	f7fd f845 	bl	8000128 <__udivsi3>
 800309e:	0003      	movs	r3, r0
 80030a0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	0013      	movs	r3, r2
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	189b      	adds	r3, r3, r2
 80030ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d305      	bcc.n	80030be <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80030b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d906      	bls.n	80030cc <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 80030be:	231a      	movs	r3, #26
 80030c0:	2220      	movs	r2, #32
 80030c2:	189b      	adds	r3, r3, r2
 80030c4:	19db      	adds	r3, r3, r7
 80030c6:	2201      	movs	r2, #1
 80030c8:	701a      	strb	r2, [r3, #0]
 80030ca:	e127      	b.n	800331c <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80030cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	2300      	movs	r3, #0
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030d8:	4b3b      	ldr	r3, [pc, #236]	; (80031c8 <UART_SetConfig+0x364>)
 80030da:	0052      	lsls	r2, r2, #1
 80030dc:	5ad3      	ldrh	r3, [r2, r3]
 80030de:	613b      	str	r3, [r7, #16]
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	693a      	ldr	r2, [r7, #16]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	69b8      	ldr	r0, [r7, #24]
 80030ea:	69f9      	ldr	r1, [r7, #28]
 80030ec:	f7fd f992 	bl	8000414 <__aeabi_uldivmod>
 80030f0:	0002      	movs	r2, r0
 80030f2:	000b      	movs	r3, r1
 80030f4:	0e11      	lsrs	r1, r2, #24
 80030f6:	021d      	lsls	r5, r3, #8
 80030f8:	430d      	orrs	r5, r1
 80030fa:	0214      	lsls	r4, r2, #8
 80030fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	085b      	lsrs	r3, r3, #1
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68b8      	ldr	r0, [r7, #8]
 800310a:	68f9      	ldr	r1, [r7, #12]
 800310c:	1900      	adds	r0, r0, r4
 800310e:	4169      	adcs	r1, r5
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	603b      	str	r3, [r7, #0]
 8003116:	2300      	movs	r3, #0
 8003118:	607b      	str	r3, [r7, #4]
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f7fd f979 	bl	8000414 <__aeabi_uldivmod>
 8003122:	0002      	movs	r2, r0
 8003124:	000b      	movs	r3, r1
 8003126:	0013      	movs	r3, r2
 8003128:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800312a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800312c:	23c0      	movs	r3, #192	; 0xc0
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	429a      	cmp	r2, r3
 8003132:	d309      	bcc.n	8003148 <UART_SetConfig+0x2e4>
 8003134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003136:	2380      	movs	r3, #128	; 0x80
 8003138:	035b      	lsls	r3, r3, #13
 800313a:	429a      	cmp	r2, r3
 800313c:	d204      	bcs.n	8003148 <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800313e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003144:	60da      	str	r2, [r3, #12]
 8003146:	e0e9      	b.n	800331c <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8003148:	231a      	movs	r3, #26
 800314a:	2220      	movs	r2, #32
 800314c:	189b      	adds	r3, r3, r2
 800314e:	19db      	adds	r3, r3, r7
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e0e2      	b.n	800331c <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003158:	69da      	ldr	r2, [r3, #28]
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	021b      	lsls	r3, r3, #8
 800315e:	429a      	cmp	r2, r3
 8003160:	d000      	beq.n	8003164 <UART_SetConfig+0x300>
 8003162:	e083      	b.n	800326c <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8003164:	231b      	movs	r3, #27
 8003166:	2220      	movs	r2, #32
 8003168:	189b      	adds	r3, r3, r2
 800316a:	19db      	adds	r3, r3, r7
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	2b08      	cmp	r3, #8
 8003170:	d015      	beq.n	800319e <UART_SetConfig+0x33a>
 8003172:	dc2b      	bgt.n	80031cc <UART_SetConfig+0x368>
 8003174:	2b04      	cmp	r3, #4
 8003176:	d00d      	beq.n	8003194 <UART_SetConfig+0x330>
 8003178:	dc28      	bgt.n	80031cc <UART_SetConfig+0x368>
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <UART_SetConfig+0x320>
 800317e:	2b02      	cmp	r3, #2
 8003180:	d005      	beq.n	800318e <UART_SetConfig+0x32a>
 8003182:	e023      	b.n	80031cc <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003184:	f7ff fb34 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 8003188:	0003      	movs	r3, r0
 800318a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800318c:	e027      	b.n	80031de <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <UART_SetConfig+0x360>)
 8003190:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003192:	e024      	b.n	80031de <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003194:	f7ff faa0 	bl	80026d8 <HAL_RCC_GetSysClockFreq>
 8003198:	0003      	movs	r3, r0
 800319a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800319c:	e01f      	b.n	80031de <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800319e:	2380      	movs	r3, #128	; 0x80
 80031a0:	021b      	lsls	r3, r3, #8
 80031a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80031a4:	e01b      	b.n	80031de <UART_SetConfig+0x37a>
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	cfff69f3 	.word	0xcfff69f3
 80031ac:	ffffcfff 	.word	0xffffcfff
 80031b0:	40008000 	.word	0x40008000
 80031b4:	11fff4ff 	.word	0x11fff4ff
 80031b8:	40013800 	.word	0x40013800
 80031bc:	40021000 	.word	0x40021000
 80031c0:	40004400 	.word	0x40004400
 80031c4:	00f42400 	.word	0x00f42400
 80031c8:	08004344 	.word	0x08004344
      default:
        pclk = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80031d0:	231a      	movs	r3, #26
 80031d2:	2220      	movs	r2, #32
 80031d4:	189b      	adds	r3, r3, r2
 80031d6:	19db      	adds	r3, r3, r7
 80031d8:	2201      	movs	r2, #1
 80031da:	701a      	strb	r2, [r3, #0]
        break;
 80031dc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d100      	bne.n	80031e6 <UART_SetConfig+0x382>
 80031e4:	e09a      	b.n	800331c <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031ea:	4b58      	ldr	r3, [pc, #352]	; (800334c <UART_SetConfig+0x4e8>)
 80031ec:	0052      	lsls	r2, r2, #1
 80031ee:	5ad3      	ldrh	r3, [r2, r3]
 80031f0:	0019      	movs	r1, r3
 80031f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80031f4:	f7fc ff98 	bl	8000128 <__udivsi3>
 80031f8:	0003      	movs	r3, r0
 80031fa:	005a      	lsls	r2, r3, #1
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	085b      	lsrs	r3, r3, #1
 8003202:	18d2      	adds	r2, r2, r3
 8003204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	0019      	movs	r1, r3
 800320a:	0010      	movs	r0, r2
 800320c:	f7fc ff8c 	bl	8000128 <__udivsi3>
 8003210:	0003      	movs	r3, r0
 8003212:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003216:	2b0f      	cmp	r3, #15
 8003218:	d921      	bls.n	800325e <UART_SetConfig+0x3fa>
 800321a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800321c:	2380      	movs	r3, #128	; 0x80
 800321e:	025b      	lsls	r3, r3, #9
 8003220:	429a      	cmp	r2, r3
 8003222:	d21c      	bcs.n	800325e <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003226:	b29a      	uxth	r2, r3
 8003228:	200e      	movs	r0, #14
 800322a:	2420      	movs	r4, #32
 800322c:	1903      	adds	r3, r0, r4
 800322e:	19db      	adds	r3, r3, r7
 8003230:	210f      	movs	r1, #15
 8003232:	438a      	bics	r2, r1
 8003234:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003238:	085b      	lsrs	r3, r3, #1
 800323a:	b29b      	uxth	r3, r3
 800323c:	2207      	movs	r2, #7
 800323e:	4013      	ands	r3, r2
 8003240:	b299      	uxth	r1, r3
 8003242:	1903      	adds	r3, r0, r4
 8003244:	19db      	adds	r3, r3, r7
 8003246:	1902      	adds	r2, r0, r4
 8003248:	19d2      	adds	r2, r2, r7
 800324a:	8812      	ldrh	r2, [r2, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	1902      	adds	r2, r0, r4
 8003256:	19d2      	adds	r2, r2, r7
 8003258:	8812      	ldrh	r2, [r2, #0]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	e05e      	b.n	800331c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800325e:	231a      	movs	r3, #26
 8003260:	2220      	movs	r2, #32
 8003262:	189b      	adds	r3, r3, r2
 8003264:	19db      	adds	r3, r3, r7
 8003266:	2201      	movs	r2, #1
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e057      	b.n	800331c <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800326c:	231b      	movs	r3, #27
 800326e:	2220      	movs	r2, #32
 8003270:	189b      	adds	r3, r3, r2
 8003272:	19db      	adds	r3, r3, r7
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b08      	cmp	r3, #8
 8003278:	d015      	beq.n	80032a6 <UART_SetConfig+0x442>
 800327a:	dc18      	bgt.n	80032ae <UART_SetConfig+0x44a>
 800327c:	2b04      	cmp	r3, #4
 800327e:	d00d      	beq.n	800329c <UART_SetConfig+0x438>
 8003280:	dc15      	bgt.n	80032ae <UART_SetConfig+0x44a>
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <UART_SetConfig+0x428>
 8003286:	2b02      	cmp	r3, #2
 8003288:	d005      	beq.n	8003296 <UART_SetConfig+0x432>
 800328a:	e010      	b.n	80032ae <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800328c:	f7ff fab0 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 8003290:	0003      	movs	r3, r0
 8003292:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003294:	e014      	b.n	80032c0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003296:	4b2e      	ldr	r3, [pc, #184]	; (8003350 <UART_SetConfig+0x4ec>)
 8003298:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800329a:	e011      	b.n	80032c0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800329c:	f7ff fa1c 	bl	80026d8 <HAL_RCC_GetSysClockFreq>
 80032a0:	0003      	movs	r3, r0
 80032a2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032a4:	e00c      	b.n	80032c0 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032a6:	2380      	movs	r3, #128	; 0x80
 80032a8:	021b      	lsls	r3, r3, #8
 80032aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032ac:	e008      	b.n	80032c0 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80032b2:	231a      	movs	r3, #26
 80032b4:	2220      	movs	r2, #32
 80032b6:	189b      	adds	r3, r3, r2
 80032b8:	19db      	adds	r3, r3, r7
 80032ba:	2201      	movs	r2, #1
 80032bc:	701a      	strb	r2, [r3, #0]
        break;
 80032be:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80032c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d02a      	beq.n	800331c <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ca:	4b20      	ldr	r3, [pc, #128]	; (800334c <UART_SetConfig+0x4e8>)
 80032cc:	0052      	lsls	r2, r2, #1
 80032ce:	5ad3      	ldrh	r3, [r2, r3]
 80032d0:	0019      	movs	r1, r3
 80032d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80032d4:	f7fc ff28 	bl	8000128 <__udivsi3>
 80032d8:	0003      	movs	r3, r0
 80032da:	001a      	movs	r2, r3
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	085b      	lsrs	r3, r3, #1
 80032e2:	18d2      	adds	r2, r2, r3
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	0019      	movs	r1, r3
 80032ea:	0010      	movs	r0, r2
 80032ec:	f7fc ff1c 	bl	8000128 <__udivsi3>
 80032f0:	0003      	movs	r3, r0
 80032f2:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f6:	2b0f      	cmp	r3, #15
 80032f8:	d90a      	bls.n	8003310 <UART_SetConfig+0x4ac>
 80032fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032fc:	2380      	movs	r3, #128	; 0x80
 80032fe:	025b      	lsls	r3, r3, #9
 8003300:	429a      	cmp	r2, r3
 8003302:	d205      	bcs.n	8003310 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003306:	b29a      	uxth	r2, r3
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	e005      	b.n	800331c <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8003310:	231a      	movs	r3, #26
 8003312:	2220      	movs	r2, #32
 8003314:	189b      	adds	r3, r3, r2
 8003316:	19db      	adds	r3, r3, r7
 8003318:	2201      	movs	r2, #1
 800331a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800331c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331e:	226a      	movs	r2, #106	; 0x6a
 8003320:	2101      	movs	r1, #1
 8003322:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003326:	2268      	movs	r2, #104	; 0x68
 8003328:	2101      	movs	r1, #1
 800332a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800332c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332e:	2200      	movs	r2, #0
 8003330:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	2200      	movs	r2, #0
 8003336:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003338:	231a      	movs	r3, #26
 800333a:	2220      	movs	r2, #32
 800333c:	189b      	adds	r3, r3, r2
 800333e:	19db      	adds	r3, r3, r7
 8003340:	781b      	ldrb	r3, [r3, #0]
}
 8003342:	0018      	movs	r0, r3
 8003344:	46bd      	mov	sp, r7
 8003346:	b010      	add	sp, #64	; 0x40
 8003348:	bdb0      	pop	{r4, r5, r7, pc}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	08004344 	.word	0x08004344
 8003350:	00f42400 	.word	0x00f42400

08003354 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003360:	2201      	movs	r2, #1
 8003362:	4013      	ands	r3, r2
 8003364:	d00b      	beq.n	800337e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4a4a      	ldr	r2, [pc, #296]	; (8003498 <UART_AdvFeatureConfig+0x144>)
 800336e:	4013      	ands	r3, r2
 8003370:	0019      	movs	r1, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	2202      	movs	r2, #2
 8003384:	4013      	ands	r3, r2
 8003386:	d00b      	beq.n	80033a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	4a43      	ldr	r2, [pc, #268]	; (800349c <UART_AdvFeatureConfig+0x148>)
 8003390:	4013      	ands	r3, r2
 8003392:	0019      	movs	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	2204      	movs	r2, #4
 80033a6:	4013      	ands	r3, r2
 80033a8:	d00b      	beq.n	80033c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a3b      	ldr	r2, [pc, #236]	; (80034a0 <UART_AdvFeatureConfig+0x14c>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	0019      	movs	r1, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	2208      	movs	r2, #8
 80033c8:	4013      	ands	r3, r2
 80033ca:	d00b      	beq.n	80033e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4a34      	ldr	r2, [pc, #208]	; (80034a4 <UART_AdvFeatureConfig+0x150>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	0019      	movs	r1, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	2210      	movs	r2, #16
 80033ea:	4013      	ands	r3, r2
 80033ec:	d00b      	beq.n	8003406 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	4a2c      	ldr	r2, [pc, #176]	; (80034a8 <UART_AdvFeatureConfig+0x154>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	0019      	movs	r1, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340a:	2220      	movs	r2, #32
 800340c:	4013      	ands	r3, r2
 800340e:	d00b      	beq.n	8003428 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	4a25      	ldr	r2, [pc, #148]	; (80034ac <UART_AdvFeatureConfig+0x158>)
 8003418:	4013      	ands	r3, r2
 800341a:	0019      	movs	r1, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342c:	2240      	movs	r2, #64	; 0x40
 800342e:	4013      	ands	r3, r2
 8003430:	d01d      	beq.n	800346e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <UART_AdvFeatureConfig+0x15c>)
 800343a:	4013      	ands	r3, r2
 800343c:	0019      	movs	r1, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	035b      	lsls	r3, r3, #13
 8003452:	429a      	cmp	r2, r3
 8003454:	d10b      	bne.n	800346e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a15      	ldr	r2, [pc, #84]	; (80034b4 <UART_AdvFeatureConfig+0x160>)
 800345e:	4013      	ands	r3, r2
 8003460:	0019      	movs	r1, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	4013      	ands	r3, r2
 8003476:	d00b      	beq.n	8003490 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	4a0e      	ldr	r2, [pc, #56]	; (80034b8 <UART_AdvFeatureConfig+0x164>)
 8003480:	4013      	ands	r3, r2
 8003482:	0019      	movs	r1, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	605a      	str	r2, [r3, #4]
  }
}
 8003490:	46c0      	nop			; (mov r8, r8)
 8003492:	46bd      	mov	sp, r7
 8003494:	b002      	add	sp, #8
 8003496:	bd80      	pop	{r7, pc}
 8003498:	fffdffff 	.word	0xfffdffff
 800349c:	fffeffff 	.word	0xfffeffff
 80034a0:	fffbffff 	.word	0xfffbffff
 80034a4:	ffff7fff 	.word	0xffff7fff
 80034a8:	ffffefff 	.word	0xffffefff
 80034ac:	ffffdfff 	.word	0xffffdfff
 80034b0:	ffefffff 	.word	0xffefffff
 80034b4:	ff9fffff 	.word	0xff9fffff
 80034b8:	fff7ffff 	.word	0xfff7ffff

080034bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2290      	movs	r2, #144	; 0x90
 80034c8:	2100      	movs	r1, #0
 80034ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034cc:	f7fd fdb4 	bl	8001038 <HAL_GetTick>
 80034d0:	0003      	movs	r3, r0
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2208      	movs	r2, #8
 80034dc:	4013      	ands	r3, r2
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d10c      	bne.n	80034fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2280      	movs	r2, #128	; 0x80
 80034e6:	0391      	lsls	r1, r2, #14
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4a1a      	ldr	r2, [pc, #104]	; (8003554 <UART_CheckIdleState+0x98>)
 80034ec:	9200      	str	r2, [sp, #0]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f000 f832 	bl	8003558 <UART_WaitOnFlagUntilTimeout>
 80034f4:	1e03      	subs	r3, r0, #0
 80034f6:	d001      	beq.n	80034fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e026      	b.n	800354a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2204      	movs	r2, #4
 8003504:	4013      	ands	r3, r2
 8003506:	2b04      	cmp	r3, #4
 8003508:	d10c      	bne.n	8003524 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2280      	movs	r2, #128	; 0x80
 800350e:	03d1      	lsls	r1, r2, #15
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	4a10      	ldr	r2, [pc, #64]	; (8003554 <UART_CheckIdleState+0x98>)
 8003514:	9200      	str	r2, [sp, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	f000 f81e 	bl	8003558 <UART_WaitOnFlagUntilTimeout>
 800351c:	1e03      	subs	r3, r0, #0
 800351e:	d001      	beq.n	8003524 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e012      	b.n	800354a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2288      	movs	r2, #136	; 0x88
 8003528:	2120      	movs	r1, #32
 800352a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	228c      	movs	r2, #140	; 0x8c
 8003530:	2120      	movs	r1, #32
 8003532:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2284      	movs	r2, #132	; 0x84
 8003544:	2100      	movs	r1, #0
 8003546:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	0018      	movs	r0, r3
 800354c:	46bd      	mov	sp, r7
 800354e:	b004      	add	sp, #16
 8003550:	bd80      	pop	{r7, pc}
 8003552:	46c0      	nop			; (mov r8, r8)
 8003554:	01ffffff 	.word	0x01ffffff

08003558 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b094      	sub	sp, #80	; 0x50
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	603b      	str	r3, [r7, #0]
 8003564:	1dfb      	adds	r3, r7, #7
 8003566:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003568:	e0a7      	b.n	80036ba <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800356a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800356c:	3301      	adds	r3, #1
 800356e:	d100      	bne.n	8003572 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003570:	e0a3      	b.n	80036ba <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003572:	f7fd fd61 	bl	8001038 <HAL_GetTick>
 8003576:	0002      	movs	r2, r0
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800357e:	429a      	cmp	r2, r3
 8003580:	d302      	bcc.n	8003588 <UART_WaitOnFlagUntilTimeout+0x30>
 8003582:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003584:	2b00      	cmp	r3, #0
 8003586:	d13f      	bne.n	8003608 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003588:	f3ef 8310 	mrs	r3, PRIMASK
 800358c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003590:	647b      	str	r3, [r7, #68]	; 0x44
 8003592:	2301      	movs	r3, #1
 8003594:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003598:	f383 8810 	msr	PRIMASK, r3
}
 800359c:	46c0      	nop			; (mov r8, r8)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	494e      	ldr	r1, [pc, #312]	; (80036e4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80035aa:	400a      	ands	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]
 80035ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035b0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	f383 8810 	msr	PRIMASK, r3
}
 80035b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035ba:	f3ef 8310 	mrs	r3, PRIMASK
 80035be:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80035c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035c2:	643b      	str	r3, [r7, #64]	; 0x40
 80035c4:	2301      	movs	r3, #1
 80035c6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ca:	f383 8810 	msr	PRIMASK, r3
}
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2101      	movs	r1, #1
 80035dc:	438a      	bics	r2, r1
 80035de:	609a      	str	r2, [r3, #8]
 80035e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035e6:	f383 8810 	msr	PRIMASK, r3
}
 80035ea:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2288      	movs	r2, #136	; 0x88
 80035f0:	2120      	movs	r1, #32
 80035f2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	228c      	movs	r2, #140	; 0x8c
 80035f8:	2120      	movs	r1, #32
 80035fa:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2284      	movs	r2, #132	; 0x84
 8003600:	2100      	movs	r1, #0
 8003602:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e069      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2204      	movs	r2, #4
 8003610:	4013      	ands	r3, r2
 8003612:	d052      	beq.n	80036ba <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	69da      	ldr	r2, [r3, #28]
 800361a:	2380      	movs	r3, #128	; 0x80
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	401a      	ands	r2, r3
 8003620:	2380      	movs	r3, #128	; 0x80
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	429a      	cmp	r2, r3
 8003626:	d148      	bne.n	80036ba <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2280      	movs	r2, #128	; 0x80
 800362e:	0112      	lsls	r2, r2, #4
 8003630:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003632:	f3ef 8310 	mrs	r3, PRIMASK
 8003636:	613b      	str	r3, [r7, #16]
  return(result);
 8003638:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800363a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800363c:	2301      	movs	r3, #1
 800363e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f383 8810 	msr	PRIMASK, r3
}
 8003646:	46c0      	nop			; (mov r8, r8)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4924      	ldr	r1, [pc, #144]	; (80036e4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003654:	400a      	ands	r2, r1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800365a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	f383 8810 	msr	PRIMASK, r3
}
 8003662:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003664:	f3ef 8310 	mrs	r3, PRIMASK
 8003668:	61fb      	str	r3, [r7, #28]
  return(result);
 800366a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800366c:	64bb      	str	r3, [r7, #72]	; 0x48
 800366e:	2301      	movs	r3, #1
 8003670:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	f383 8810 	msr	PRIMASK, r3
}
 8003678:	46c0      	nop			; (mov r8, r8)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2101      	movs	r1, #1
 8003686:	438a      	bics	r2, r1
 8003688:	609a      	str	r2, [r3, #8]
 800368a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800368c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003690:	f383 8810 	msr	PRIMASK, r3
}
 8003694:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2288      	movs	r2, #136	; 0x88
 800369a:	2120      	movs	r1, #32
 800369c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	228c      	movs	r2, #140	; 0x8c
 80036a2:	2120      	movs	r1, #32
 80036a4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2290      	movs	r2, #144	; 0x90
 80036aa:	2120      	movs	r1, #32
 80036ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2284      	movs	r2, #132	; 0x84
 80036b2:	2100      	movs	r1, #0
 80036b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e010      	b.n	80036dc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69db      	ldr	r3, [r3, #28]
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	4013      	ands	r3, r2
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	425a      	negs	r2, r3
 80036ca:	4153      	adcs	r3, r2
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	001a      	movs	r2, r3
 80036d0:	1dfb      	adds	r3, r7, #7
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d100      	bne.n	80036da <UART_WaitOnFlagUntilTimeout+0x182>
 80036d8:	e747      	b.n	800356a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	0018      	movs	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	b014      	add	sp, #80	; 0x50
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	fffffe5f 	.word	0xfffffe5f

080036e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2284      	movs	r2, #132	; 0x84
 80036f4:	5c9b      	ldrb	r3, [r3, r2]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_UARTEx_DisableFifoMode+0x16>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e027      	b.n	800374e <HAL_UARTEx_DisableFifoMode+0x66>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2284      	movs	r2, #132	; 0x84
 8003702:	2101      	movs	r1, #1
 8003704:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2288      	movs	r2, #136	; 0x88
 800370a:	2124      	movs	r1, #36	; 0x24
 800370c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2101      	movs	r1, #1
 8003722:	438a      	bics	r2, r1
 8003724:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4a0b      	ldr	r2, [pc, #44]	; (8003758 <HAL_UARTEx_DisableFifoMode+0x70>)
 800372a:	4013      	ands	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2288      	movs	r2, #136	; 0x88
 8003740:	2120      	movs	r1, #32
 8003742:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2284      	movs	r2, #132	; 0x84
 8003748:	2100      	movs	r1, #0
 800374a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	0018      	movs	r0, r3
 8003750:	46bd      	mov	sp, r7
 8003752:	b004      	add	sp, #16
 8003754:	bd80      	pop	{r7, pc}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	dfffffff 	.word	0xdfffffff

0800375c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2284      	movs	r2, #132	; 0x84
 800376a:	5c9b      	ldrb	r3, [r3, r2]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d101      	bne.n	8003774 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003770:	2302      	movs	r3, #2
 8003772:	e02e      	b.n	80037d2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2284      	movs	r2, #132	; 0x84
 8003778:	2101      	movs	r1, #1
 800377a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2288      	movs	r2, #136	; 0x88
 8003780:	2124      	movs	r1, #36	; 0x24
 8003782:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2101      	movs	r1, #1
 8003798:	438a      	bics	r2, r1
 800379a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	08d9      	lsrs	r1, r3, #3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	0018      	movs	r0, r3
 80037b4:	f000 f854 	bl	8003860 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2288      	movs	r2, #136	; 0x88
 80037c4:	2120      	movs	r1, #32
 80037c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2284      	movs	r2, #132	; 0x84
 80037cc:	2100      	movs	r1, #0
 80037ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	0018      	movs	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b004      	add	sp, #16
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2284      	movs	r2, #132	; 0x84
 80037ea:	5c9b      	ldrb	r3, [r3, r2]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e02f      	b.n	8003854 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2284      	movs	r2, #132	; 0x84
 80037f8:	2101      	movs	r1, #1
 80037fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2288      	movs	r2, #136	; 0x88
 8003800:	2124      	movs	r1, #36	; 0x24
 8003802:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2101      	movs	r1, #1
 8003818:	438a      	bics	r2, r1
 800381a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	4a0e      	ldr	r2, [pc, #56]	; (800385c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003824:	4013      	ands	r3, r2
 8003826:	0019      	movs	r1, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	430a      	orrs	r2, r1
 8003830:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	0018      	movs	r0, r3
 8003836:	f000 f813 	bl	8003860 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2288      	movs	r2, #136	; 0x88
 8003846:	2120      	movs	r1, #32
 8003848:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2284      	movs	r2, #132	; 0x84
 800384e:	2100      	movs	r1, #0
 8003850:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	0018      	movs	r0, r3
 8003856:	46bd      	mov	sp, r7
 8003858:	b004      	add	sp, #16
 800385a:	bd80      	pop	{r7, pc}
 800385c:	f1ffffff 	.word	0xf1ffffff

08003860 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800386c:	2b00      	cmp	r3, #0
 800386e:	d108      	bne.n	8003882 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	226a      	movs	r2, #106	; 0x6a
 8003874:	2101      	movs	r1, #1
 8003876:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2268      	movs	r2, #104	; 0x68
 800387c:	2101      	movs	r1, #1
 800387e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003880:	e043      	b.n	800390a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003882:	260f      	movs	r6, #15
 8003884:	19bb      	adds	r3, r7, r6
 8003886:	2208      	movs	r2, #8
 8003888:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800388a:	200e      	movs	r0, #14
 800388c:	183b      	adds	r3, r7, r0
 800388e:	2208      	movs	r2, #8
 8003890:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	0e5b      	lsrs	r3, r3, #25
 800389a:	b2da      	uxtb	r2, r3
 800389c:	240d      	movs	r4, #13
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	2107      	movs	r1, #7
 80038a2:	400a      	ands	r2, r1
 80038a4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	0f5b      	lsrs	r3, r3, #29
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	250c      	movs	r5, #12
 80038b2:	197b      	adds	r3, r7, r5
 80038b4:	2107      	movs	r1, #7
 80038b6:	400a      	ands	r2, r1
 80038b8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038ba:	183b      	adds	r3, r7, r0
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	197a      	adds	r2, r7, r5
 80038c0:	7812      	ldrb	r2, [r2, #0]
 80038c2:	4914      	ldr	r1, [pc, #80]	; (8003914 <UARTEx_SetNbDataToProcess+0xb4>)
 80038c4:	5c8a      	ldrb	r2, [r1, r2]
 80038c6:	435a      	muls	r2, r3
 80038c8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80038ca:	197b      	adds	r3, r7, r5
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	4a12      	ldr	r2, [pc, #72]	; (8003918 <UARTEx_SetNbDataToProcess+0xb8>)
 80038d0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038d2:	0019      	movs	r1, r3
 80038d4:	f7fc fcb2 	bl	800023c <__divsi3>
 80038d8:	0003      	movs	r3, r0
 80038da:	b299      	uxth	r1, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	226a      	movs	r2, #106	; 0x6a
 80038e0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80038e2:	19bb      	adds	r3, r7, r6
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	193a      	adds	r2, r7, r4
 80038e8:	7812      	ldrb	r2, [r2, #0]
 80038ea:	490a      	ldr	r1, [pc, #40]	; (8003914 <UARTEx_SetNbDataToProcess+0xb4>)
 80038ec:	5c8a      	ldrb	r2, [r1, r2]
 80038ee:	435a      	muls	r2, r3
 80038f0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80038f2:	193b      	adds	r3, r7, r4
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	4a08      	ldr	r2, [pc, #32]	; (8003918 <UARTEx_SetNbDataToProcess+0xb8>)
 80038f8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80038fa:	0019      	movs	r1, r3
 80038fc:	f7fc fc9e 	bl	800023c <__divsi3>
 8003900:	0003      	movs	r3, r0
 8003902:	b299      	uxth	r1, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2268      	movs	r2, #104	; 0x68
 8003908:	5299      	strh	r1, [r3, r2]
}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	46bd      	mov	sp, r7
 800390e:	b005      	add	sp, #20
 8003910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	0800435c 	.word	0x0800435c
 8003918:	08004364 	.word	0x08004364

0800391c <siprintf>:
 800391c:	b40e      	push	{r1, r2, r3}
 800391e:	b500      	push	{lr}
 8003920:	490b      	ldr	r1, [pc, #44]	; (8003950 <siprintf+0x34>)
 8003922:	b09c      	sub	sp, #112	; 0x70
 8003924:	ab1d      	add	r3, sp, #116	; 0x74
 8003926:	9002      	str	r0, [sp, #8]
 8003928:	9006      	str	r0, [sp, #24]
 800392a:	9107      	str	r1, [sp, #28]
 800392c:	9104      	str	r1, [sp, #16]
 800392e:	4809      	ldr	r0, [pc, #36]	; (8003954 <siprintf+0x38>)
 8003930:	4909      	ldr	r1, [pc, #36]	; (8003958 <siprintf+0x3c>)
 8003932:	cb04      	ldmia	r3!, {r2}
 8003934:	9105      	str	r1, [sp, #20]
 8003936:	6800      	ldr	r0, [r0, #0]
 8003938:	a902      	add	r1, sp, #8
 800393a:	9301      	str	r3, [sp, #4]
 800393c:	f000 f9a2 	bl	8003c84 <_svfiprintf_r>
 8003940:	2200      	movs	r2, #0
 8003942:	9b02      	ldr	r3, [sp, #8]
 8003944:	701a      	strb	r2, [r3, #0]
 8003946:	b01c      	add	sp, #112	; 0x70
 8003948:	bc08      	pop	{r3}
 800394a:	b003      	add	sp, #12
 800394c:	4718      	bx	r3
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	7fffffff 	.word	0x7fffffff
 8003954:	20000058 	.word	0x20000058
 8003958:	ffff0208 	.word	0xffff0208

0800395c <memset>:
 800395c:	0003      	movs	r3, r0
 800395e:	1882      	adds	r2, r0, r2
 8003960:	4293      	cmp	r3, r2
 8003962:	d100      	bne.n	8003966 <memset+0xa>
 8003964:	4770      	bx	lr
 8003966:	7019      	strb	r1, [r3, #0]
 8003968:	3301      	adds	r3, #1
 800396a:	e7f9      	b.n	8003960 <memset+0x4>

0800396c <__errno>:
 800396c:	4b01      	ldr	r3, [pc, #4]	; (8003974 <__errno+0x8>)
 800396e:	6818      	ldr	r0, [r3, #0]
 8003970:	4770      	bx	lr
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	20000058 	.word	0x20000058

08003978 <__libc_init_array>:
 8003978:	b570      	push	{r4, r5, r6, lr}
 800397a:	2600      	movs	r6, #0
 800397c:	4c0c      	ldr	r4, [pc, #48]	; (80039b0 <__libc_init_array+0x38>)
 800397e:	4d0d      	ldr	r5, [pc, #52]	; (80039b4 <__libc_init_array+0x3c>)
 8003980:	1b64      	subs	r4, r4, r5
 8003982:	10a4      	asrs	r4, r4, #2
 8003984:	42a6      	cmp	r6, r4
 8003986:	d109      	bne.n	800399c <__libc_init_array+0x24>
 8003988:	2600      	movs	r6, #0
 800398a:	f000 fc6d 	bl	8004268 <_init>
 800398e:	4c0a      	ldr	r4, [pc, #40]	; (80039b8 <__libc_init_array+0x40>)
 8003990:	4d0a      	ldr	r5, [pc, #40]	; (80039bc <__libc_init_array+0x44>)
 8003992:	1b64      	subs	r4, r4, r5
 8003994:	10a4      	asrs	r4, r4, #2
 8003996:	42a6      	cmp	r6, r4
 8003998:	d105      	bne.n	80039a6 <__libc_init_array+0x2e>
 800399a:	bd70      	pop	{r4, r5, r6, pc}
 800399c:	00b3      	lsls	r3, r6, #2
 800399e:	58eb      	ldr	r3, [r5, r3]
 80039a0:	4798      	blx	r3
 80039a2:	3601      	adds	r6, #1
 80039a4:	e7ee      	b.n	8003984 <__libc_init_array+0xc>
 80039a6:	00b3      	lsls	r3, r6, #2
 80039a8:	58eb      	ldr	r3, [r5, r3]
 80039aa:	4798      	blx	r3
 80039ac:	3601      	adds	r6, #1
 80039ae:	e7f2      	b.n	8003996 <__libc_init_array+0x1e>
 80039b0:	080043a8 	.word	0x080043a8
 80039b4:	080043a8 	.word	0x080043a8
 80039b8:	080043ac 	.word	0x080043ac
 80039bc:	080043a8 	.word	0x080043a8

080039c0 <__retarget_lock_acquire_recursive>:
 80039c0:	4770      	bx	lr

080039c2 <__retarget_lock_release_recursive>:
 80039c2:	4770      	bx	lr

080039c4 <_free_r>:
 80039c4:	b570      	push	{r4, r5, r6, lr}
 80039c6:	0005      	movs	r5, r0
 80039c8:	2900      	cmp	r1, #0
 80039ca:	d010      	beq.n	80039ee <_free_r+0x2a>
 80039cc:	1f0c      	subs	r4, r1, #4
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	da00      	bge.n	80039d6 <_free_r+0x12>
 80039d4:	18e4      	adds	r4, r4, r3
 80039d6:	0028      	movs	r0, r5
 80039d8:	f000 f8e2 	bl	8003ba0 <__malloc_lock>
 80039dc:	4a1d      	ldr	r2, [pc, #116]	; (8003a54 <_free_r+0x90>)
 80039de:	6813      	ldr	r3, [r2, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <_free_r+0x2c>
 80039e4:	6063      	str	r3, [r4, #4]
 80039e6:	6014      	str	r4, [r2, #0]
 80039e8:	0028      	movs	r0, r5
 80039ea:	f000 f8e1 	bl	8003bb0 <__malloc_unlock>
 80039ee:	bd70      	pop	{r4, r5, r6, pc}
 80039f0:	42a3      	cmp	r3, r4
 80039f2:	d908      	bls.n	8003a06 <_free_r+0x42>
 80039f4:	6820      	ldr	r0, [r4, #0]
 80039f6:	1821      	adds	r1, r4, r0
 80039f8:	428b      	cmp	r3, r1
 80039fa:	d1f3      	bne.n	80039e4 <_free_r+0x20>
 80039fc:	6819      	ldr	r1, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	1809      	adds	r1, r1, r0
 8003a02:	6021      	str	r1, [r4, #0]
 8003a04:	e7ee      	b.n	80039e4 <_free_r+0x20>
 8003a06:	001a      	movs	r2, r3
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <_free_r+0x4e>
 8003a0e:	42a3      	cmp	r3, r4
 8003a10:	d9f9      	bls.n	8003a06 <_free_r+0x42>
 8003a12:	6811      	ldr	r1, [r2, #0]
 8003a14:	1850      	adds	r0, r2, r1
 8003a16:	42a0      	cmp	r0, r4
 8003a18:	d10b      	bne.n	8003a32 <_free_r+0x6e>
 8003a1a:	6820      	ldr	r0, [r4, #0]
 8003a1c:	1809      	adds	r1, r1, r0
 8003a1e:	1850      	adds	r0, r2, r1
 8003a20:	6011      	str	r1, [r2, #0]
 8003a22:	4283      	cmp	r3, r0
 8003a24:	d1e0      	bne.n	80039e8 <_free_r+0x24>
 8003a26:	6818      	ldr	r0, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	1841      	adds	r1, r0, r1
 8003a2c:	6011      	str	r1, [r2, #0]
 8003a2e:	6053      	str	r3, [r2, #4]
 8003a30:	e7da      	b.n	80039e8 <_free_r+0x24>
 8003a32:	42a0      	cmp	r0, r4
 8003a34:	d902      	bls.n	8003a3c <_free_r+0x78>
 8003a36:	230c      	movs	r3, #12
 8003a38:	602b      	str	r3, [r5, #0]
 8003a3a:	e7d5      	b.n	80039e8 <_free_r+0x24>
 8003a3c:	6820      	ldr	r0, [r4, #0]
 8003a3e:	1821      	adds	r1, r4, r0
 8003a40:	428b      	cmp	r3, r1
 8003a42:	d103      	bne.n	8003a4c <_free_r+0x88>
 8003a44:	6819      	ldr	r1, [r3, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	1809      	adds	r1, r1, r0
 8003a4a:	6021      	str	r1, [r4, #0]
 8003a4c:	6063      	str	r3, [r4, #4]
 8003a4e:	6054      	str	r4, [r2, #4]
 8003a50:	e7ca      	b.n	80039e8 <_free_r+0x24>
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	20000380 	.word	0x20000380

08003a58 <sbrk_aligned>:
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	4e0f      	ldr	r6, [pc, #60]	; (8003a98 <sbrk_aligned+0x40>)
 8003a5c:	000d      	movs	r5, r1
 8003a5e:	6831      	ldr	r1, [r6, #0]
 8003a60:	0004      	movs	r4, r0
 8003a62:	2900      	cmp	r1, #0
 8003a64:	d102      	bne.n	8003a6c <sbrk_aligned+0x14>
 8003a66:	f000 fba1 	bl	80041ac <_sbrk_r>
 8003a6a:	6030      	str	r0, [r6, #0]
 8003a6c:	0029      	movs	r1, r5
 8003a6e:	0020      	movs	r0, r4
 8003a70:	f000 fb9c 	bl	80041ac <_sbrk_r>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d00a      	beq.n	8003a8e <sbrk_aligned+0x36>
 8003a78:	2303      	movs	r3, #3
 8003a7a:	1cc5      	adds	r5, r0, #3
 8003a7c:	439d      	bics	r5, r3
 8003a7e:	42a8      	cmp	r0, r5
 8003a80:	d007      	beq.n	8003a92 <sbrk_aligned+0x3a>
 8003a82:	1a29      	subs	r1, r5, r0
 8003a84:	0020      	movs	r0, r4
 8003a86:	f000 fb91 	bl	80041ac <_sbrk_r>
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d101      	bne.n	8003a92 <sbrk_aligned+0x3a>
 8003a8e:	2501      	movs	r5, #1
 8003a90:	426d      	negs	r5, r5
 8003a92:	0028      	movs	r0, r5
 8003a94:	bd70      	pop	{r4, r5, r6, pc}
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	20000384 	.word	0x20000384

08003a9c <_malloc_r>:
 8003a9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	1ccb      	adds	r3, r1, #3
 8003aa2:	4393      	bics	r3, r2
 8003aa4:	3308      	adds	r3, #8
 8003aa6:	0006      	movs	r6, r0
 8003aa8:	001f      	movs	r7, r3
 8003aaa:	2b0c      	cmp	r3, #12
 8003aac:	d238      	bcs.n	8003b20 <_malloc_r+0x84>
 8003aae:	270c      	movs	r7, #12
 8003ab0:	42b9      	cmp	r1, r7
 8003ab2:	d837      	bhi.n	8003b24 <_malloc_r+0x88>
 8003ab4:	0030      	movs	r0, r6
 8003ab6:	f000 f873 	bl	8003ba0 <__malloc_lock>
 8003aba:	4b38      	ldr	r3, [pc, #224]	; (8003b9c <_malloc_r+0x100>)
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	001c      	movs	r4, r3
 8003ac2:	2c00      	cmp	r4, #0
 8003ac4:	d133      	bne.n	8003b2e <_malloc_r+0x92>
 8003ac6:	0039      	movs	r1, r7
 8003ac8:	0030      	movs	r0, r6
 8003aca:	f7ff ffc5 	bl	8003a58 <sbrk_aligned>
 8003ace:	0004      	movs	r4, r0
 8003ad0:	1c43      	adds	r3, r0, #1
 8003ad2:	d15e      	bne.n	8003b92 <_malloc_r+0xf6>
 8003ad4:	9b00      	ldr	r3, [sp, #0]
 8003ad6:	681c      	ldr	r4, [r3, #0]
 8003ad8:	0025      	movs	r5, r4
 8003ada:	2d00      	cmp	r5, #0
 8003adc:	d14e      	bne.n	8003b7c <_malloc_r+0xe0>
 8003ade:	2c00      	cmp	r4, #0
 8003ae0:	d051      	beq.n	8003b86 <_malloc_r+0xea>
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	0029      	movs	r1, r5
 8003ae6:	18e3      	adds	r3, r4, r3
 8003ae8:	0030      	movs	r0, r6
 8003aea:	9301      	str	r3, [sp, #4]
 8003aec:	f000 fb5e 	bl	80041ac <_sbrk_r>
 8003af0:	9b01      	ldr	r3, [sp, #4]
 8003af2:	4283      	cmp	r3, r0
 8003af4:	d147      	bne.n	8003b86 <_malloc_r+0xea>
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	0030      	movs	r0, r6
 8003afa:	1aff      	subs	r7, r7, r3
 8003afc:	0039      	movs	r1, r7
 8003afe:	f7ff ffab 	bl	8003a58 <sbrk_aligned>
 8003b02:	3001      	adds	r0, #1
 8003b04:	d03f      	beq.n	8003b86 <_malloc_r+0xea>
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	19db      	adds	r3, r3, r7
 8003b0a:	6023      	str	r3, [r4, #0]
 8003b0c:	9b00      	ldr	r3, [sp, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d040      	beq.n	8003b96 <_malloc_r+0xfa>
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	42a2      	cmp	r2, r4
 8003b18:	d133      	bne.n	8003b82 <_malloc_r+0xe6>
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	e014      	b.n	8003b4a <_malloc_r+0xae>
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	dac5      	bge.n	8003ab0 <_malloc_r+0x14>
 8003b24:	230c      	movs	r3, #12
 8003b26:	2500      	movs	r5, #0
 8003b28:	6033      	str	r3, [r6, #0]
 8003b2a:	0028      	movs	r0, r5
 8003b2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b2e:	6821      	ldr	r1, [r4, #0]
 8003b30:	1bc9      	subs	r1, r1, r7
 8003b32:	d420      	bmi.n	8003b76 <_malloc_r+0xda>
 8003b34:	290b      	cmp	r1, #11
 8003b36:	d918      	bls.n	8003b6a <_malloc_r+0xce>
 8003b38:	19e2      	adds	r2, r4, r7
 8003b3a:	6027      	str	r7, [r4, #0]
 8003b3c:	42a3      	cmp	r3, r4
 8003b3e:	d112      	bne.n	8003b66 <_malloc_r+0xca>
 8003b40:	9b00      	ldr	r3, [sp, #0]
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	6863      	ldr	r3, [r4, #4]
 8003b46:	6011      	str	r1, [r2, #0]
 8003b48:	6053      	str	r3, [r2, #4]
 8003b4a:	0030      	movs	r0, r6
 8003b4c:	0025      	movs	r5, r4
 8003b4e:	f000 f82f 	bl	8003bb0 <__malloc_unlock>
 8003b52:	2207      	movs	r2, #7
 8003b54:	350b      	adds	r5, #11
 8003b56:	1d23      	adds	r3, r4, #4
 8003b58:	4395      	bics	r5, r2
 8003b5a:	1aea      	subs	r2, r5, r3
 8003b5c:	429d      	cmp	r5, r3
 8003b5e:	d0e4      	beq.n	8003b2a <_malloc_r+0x8e>
 8003b60:	1b5b      	subs	r3, r3, r5
 8003b62:	50a3      	str	r3, [r4, r2]
 8003b64:	e7e1      	b.n	8003b2a <_malloc_r+0x8e>
 8003b66:	605a      	str	r2, [r3, #4]
 8003b68:	e7ec      	b.n	8003b44 <_malloc_r+0xa8>
 8003b6a:	6862      	ldr	r2, [r4, #4]
 8003b6c:	42a3      	cmp	r3, r4
 8003b6e:	d1d5      	bne.n	8003b1c <_malloc_r+0x80>
 8003b70:	9b00      	ldr	r3, [sp, #0]
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	e7e9      	b.n	8003b4a <_malloc_r+0xae>
 8003b76:	0023      	movs	r3, r4
 8003b78:	6864      	ldr	r4, [r4, #4]
 8003b7a:	e7a2      	b.n	8003ac2 <_malloc_r+0x26>
 8003b7c:	002c      	movs	r4, r5
 8003b7e:	686d      	ldr	r5, [r5, #4]
 8003b80:	e7ab      	b.n	8003ada <_malloc_r+0x3e>
 8003b82:	0013      	movs	r3, r2
 8003b84:	e7c4      	b.n	8003b10 <_malloc_r+0x74>
 8003b86:	230c      	movs	r3, #12
 8003b88:	0030      	movs	r0, r6
 8003b8a:	6033      	str	r3, [r6, #0]
 8003b8c:	f000 f810 	bl	8003bb0 <__malloc_unlock>
 8003b90:	e7cb      	b.n	8003b2a <_malloc_r+0x8e>
 8003b92:	6027      	str	r7, [r4, #0]
 8003b94:	e7d9      	b.n	8003b4a <_malloc_r+0xae>
 8003b96:	605b      	str	r3, [r3, #4]
 8003b98:	deff      	udf	#255	; 0xff
 8003b9a:	46c0      	nop			; (mov r8, r8)
 8003b9c:	20000380 	.word	0x20000380

08003ba0 <__malloc_lock>:
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	4802      	ldr	r0, [pc, #8]	; (8003bac <__malloc_lock+0xc>)
 8003ba4:	f7ff ff0c 	bl	80039c0 <__retarget_lock_acquire_recursive>
 8003ba8:	bd10      	pop	{r4, pc}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	2000037c 	.word	0x2000037c

08003bb0 <__malloc_unlock>:
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	4802      	ldr	r0, [pc, #8]	; (8003bbc <__malloc_unlock+0xc>)
 8003bb4:	f7ff ff05 	bl	80039c2 <__retarget_lock_release_recursive>
 8003bb8:	bd10      	pop	{r4, pc}
 8003bba:	46c0      	nop			; (mov r8, r8)
 8003bbc:	2000037c 	.word	0x2000037c

08003bc0 <__ssputs_r>:
 8003bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	9301      	str	r3, [sp, #4]
 8003bc6:	9203      	str	r2, [sp, #12]
 8003bc8:	688e      	ldr	r6, [r1, #8]
 8003bca:	9a01      	ldr	r2, [sp, #4]
 8003bcc:	0007      	movs	r7, r0
 8003bce:	000c      	movs	r4, r1
 8003bd0:	680b      	ldr	r3, [r1, #0]
 8003bd2:	4296      	cmp	r6, r2
 8003bd4:	d831      	bhi.n	8003c3a <__ssputs_r+0x7a>
 8003bd6:	898a      	ldrh	r2, [r1, #12]
 8003bd8:	2190      	movs	r1, #144	; 0x90
 8003bda:	00c9      	lsls	r1, r1, #3
 8003bdc:	420a      	tst	r2, r1
 8003bde:	d029      	beq.n	8003c34 <__ssputs_r+0x74>
 8003be0:	2003      	movs	r0, #3
 8003be2:	6921      	ldr	r1, [r4, #16]
 8003be4:	1a5b      	subs	r3, r3, r1
 8003be6:	9302      	str	r3, [sp, #8]
 8003be8:	6963      	ldr	r3, [r4, #20]
 8003bea:	4343      	muls	r3, r0
 8003bec:	0fdd      	lsrs	r5, r3, #31
 8003bee:	18ed      	adds	r5, r5, r3
 8003bf0:	9b01      	ldr	r3, [sp, #4]
 8003bf2:	9802      	ldr	r0, [sp, #8]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	181b      	adds	r3, r3, r0
 8003bf8:	106d      	asrs	r5, r5, #1
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d900      	bls.n	8003c00 <__ssputs_r+0x40>
 8003bfe:	001d      	movs	r5, r3
 8003c00:	0552      	lsls	r2, r2, #21
 8003c02:	d529      	bpl.n	8003c58 <__ssputs_r+0x98>
 8003c04:	0029      	movs	r1, r5
 8003c06:	0038      	movs	r0, r7
 8003c08:	f7ff ff48 	bl	8003a9c <_malloc_r>
 8003c0c:	1e06      	subs	r6, r0, #0
 8003c0e:	d02d      	beq.n	8003c6c <__ssputs_r+0xac>
 8003c10:	9a02      	ldr	r2, [sp, #8]
 8003c12:	6921      	ldr	r1, [r4, #16]
 8003c14:	f000 fae7 	bl	80041e6 <memcpy>
 8003c18:	89a2      	ldrh	r2, [r4, #12]
 8003c1a:	4b19      	ldr	r3, [pc, #100]	; (8003c80 <__ssputs_r+0xc0>)
 8003c1c:	401a      	ands	r2, r3
 8003c1e:	2380      	movs	r3, #128	; 0x80
 8003c20:	4313      	orrs	r3, r2
 8003c22:	81a3      	strh	r3, [r4, #12]
 8003c24:	9b02      	ldr	r3, [sp, #8]
 8003c26:	6126      	str	r6, [r4, #16]
 8003c28:	18f6      	adds	r6, r6, r3
 8003c2a:	6026      	str	r6, [r4, #0]
 8003c2c:	6165      	str	r5, [r4, #20]
 8003c2e:	9e01      	ldr	r6, [sp, #4]
 8003c30:	1aed      	subs	r5, r5, r3
 8003c32:	60a5      	str	r5, [r4, #8]
 8003c34:	9b01      	ldr	r3, [sp, #4]
 8003c36:	429e      	cmp	r6, r3
 8003c38:	d900      	bls.n	8003c3c <__ssputs_r+0x7c>
 8003c3a:	9e01      	ldr	r6, [sp, #4]
 8003c3c:	0032      	movs	r2, r6
 8003c3e:	9903      	ldr	r1, [sp, #12]
 8003c40:	6820      	ldr	r0, [r4, #0]
 8003c42:	f000 fa9f 	bl	8004184 <memmove>
 8003c46:	2000      	movs	r0, #0
 8003c48:	68a3      	ldr	r3, [r4, #8]
 8003c4a:	1b9b      	subs	r3, r3, r6
 8003c4c:	60a3      	str	r3, [r4, #8]
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	199b      	adds	r3, r3, r6
 8003c52:	6023      	str	r3, [r4, #0]
 8003c54:	b005      	add	sp, #20
 8003c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c58:	002a      	movs	r2, r5
 8003c5a:	0038      	movs	r0, r7
 8003c5c:	f000 facc 	bl	80041f8 <_realloc_r>
 8003c60:	1e06      	subs	r6, r0, #0
 8003c62:	d1df      	bne.n	8003c24 <__ssputs_r+0x64>
 8003c64:	0038      	movs	r0, r7
 8003c66:	6921      	ldr	r1, [r4, #16]
 8003c68:	f7ff feac 	bl	80039c4 <_free_r>
 8003c6c:	230c      	movs	r3, #12
 8003c6e:	2001      	movs	r0, #1
 8003c70:	603b      	str	r3, [r7, #0]
 8003c72:	89a2      	ldrh	r2, [r4, #12]
 8003c74:	3334      	adds	r3, #52	; 0x34
 8003c76:	4313      	orrs	r3, r2
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	4240      	negs	r0, r0
 8003c7c:	e7ea      	b.n	8003c54 <__ssputs_r+0x94>
 8003c7e:	46c0      	nop			; (mov r8, r8)
 8003c80:	fffffb7f 	.word	0xfffffb7f

08003c84 <_svfiprintf_r>:
 8003c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c86:	b0a1      	sub	sp, #132	; 0x84
 8003c88:	9003      	str	r0, [sp, #12]
 8003c8a:	001d      	movs	r5, r3
 8003c8c:	898b      	ldrh	r3, [r1, #12]
 8003c8e:	000f      	movs	r7, r1
 8003c90:	0016      	movs	r6, r2
 8003c92:	061b      	lsls	r3, r3, #24
 8003c94:	d511      	bpl.n	8003cba <_svfiprintf_r+0x36>
 8003c96:	690b      	ldr	r3, [r1, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10e      	bne.n	8003cba <_svfiprintf_r+0x36>
 8003c9c:	2140      	movs	r1, #64	; 0x40
 8003c9e:	f7ff fefd 	bl	8003a9c <_malloc_r>
 8003ca2:	6038      	str	r0, [r7, #0]
 8003ca4:	6138      	str	r0, [r7, #16]
 8003ca6:	2800      	cmp	r0, #0
 8003ca8:	d105      	bne.n	8003cb6 <_svfiprintf_r+0x32>
 8003caa:	230c      	movs	r3, #12
 8003cac:	9a03      	ldr	r2, [sp, #12]
 8003cae:	3801      	subs	r0, #1
 8003cb0:	6013      	str	r3, [r2, #0]
 8003cb2:	b021      	add	sp, #132	; 0x84
 8003cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cb6:	2340      	movs	r3, #64	; 0x40
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	2300      	movs	r3, #0
 8003cbc:	ac08      	add	r4, sp, #32
 8003cbe:	6163      	str	r3, [r4, #20]
 8003cc0:	3320      	adds	r3, #32
 8003cc2:	7663      	strb	r3, [r4, #25]
 8003cc4:	3310      	adds	r3, #16
 8003cc6:	76a3      	strb	r3, [r4, #26]
 8003cc8:	9507      	str	r5, [sp, #28]
 8003cca:	0035      	movs	r5, r6
 8003ccc:	782b      	ldrb	r3, [r5, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <_svfiprintf_r+0x52>
 8003cd2:	2b25      	cmp	r3, #37	; 0x25
 8003cd4:	d148      	bne.n	8003d68 <_svfiprintf_r+0xe4>
 8003cd6:	1bab      	subs	r3, r5, r6
 8003cd8:	9305      	str	r3, [sp, #20]
 8003cda:	42b5      	cmp	r5, r6
 8003cdc:	d00b      	beq.n	8003cf6 <_svfiprintf_r+0x72>
 8003cde:	0032      	movs	r2, r6
 8003ce0:	0039      	movs	r1, r7
 8003ce2:	9803      	ldr	r0, [sp, #12]
 8003ce4:	f7ff ff6c 	bl	8003bc0 <__ssputs_r>
 8003ce8:	3001      	adds	r0, #1
 8003cea:	d100      	bne.n	8003cee <_svfiprintf_r+0x6a>
 8003cec:	e0af      	b.n	8003e4e <_svfiprintf_r+0x1ca>
 8003cee:	6963      	ldr	r3, [r4, #20]
 8003cf0:	9a05      	ldr	r2, [sp, #20]
 8003cf2:	189b      	adds	r3, r3, r2
 8003cf4:	6163      	str	r3, [r4, #20]
 8003cf6:	782b      	ldrb	r3, [r5, #0]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d100      	bne.n	8003cfe <_svfiprintf_r+0x7a>
 8003cfc:	e0a7      	b.n	8003e4e <_svfiprintf_r+0x1ca>
 8003cfe:	2201      	movs	r2, #1
 8003d00:	2300      	movs	r3, #0
 8003d02:	4252      	negs	r2, r2
 8003d04:	6062      	str	r2, [r4, #4]
 8003d06:	a904      	add	r1, sp, #16
 8003d08:	3254      	adds	r2, #84	; 0x54
 8003d0a:	1852      	adds	r2, r2, r1
 8003d0c:	1c6e      	adds	r6, r5, #1
 8003d0e:	6023      	str	r3, [r4, #0]
 8003d10:	60e3      	str	r3, [r4, #12]
 8003d12:	60a3      	str	r3, [r4, #8]
 8003d14:	7013      	strb	r3, [r2, #0]
 8003d16:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d18:	4b55      	ldr	r3, [pc, #340]	; (8003e70 <_svfiprintf_r+0x1ec>)
 8003d1a:	2205      	movs	r2, #5
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	7831      	ldrb	r1, [r6, #0]
 8003d20:	9305      	str	r3, [sp, #20]
 8003d22:	f000 fa55 	bl	80041d0 <memchr>
 8003d26:	1c75      	adds	r5, r6, #1
 8003d28:	2800      	cmp	r0, #0
 8003d2a:	d11f      	bne.n	8003d6c <_svfiprintf_r+0xe8>
 8003d2c:	6822      	ldr	r2, [r4, #0]
 8003d2e:	06d3      	lsls	r3, r2, #27
 8003d30:	d504      	bpl.n	8003d3c <_svfiprintf_r+0xb8>
 8003d32:	2353      	movs	r3, #83	; 0x53
 8003d34:	a904      	add	r1, sp, #16
 8003d36:	185b      	adds	r3, r3, r1
 8003d38:	2120      	movs	r1, #32
 8003d3a:	7019      	strb	r1, [r3, #0]
 8003d3c:	0713      	lsls	r3, r2, #28
 8003d3e:	d504      	bpl.n	8003d4a <_svfiprintf_r+0xc6>
 8003d40:	2353      	movs	r3, #83	; 0x53
 8003d42:	a904      	add	r1, sp, #16
 8003d44:	185b      	adds	r3, r3, r1
 8003d46:	212b      	movs	r1, #43	; 0x2b
 8003d48:	7019      	strb	r1, [r3, #0]
 8003d4a:	7833      	ldrb	r3, [r6, #0]
 8003d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8003d4e:	d016      	beq.n	8003d7e <_svfiprintf_r+0xfa>
 8003d50:	0035      	movs	r5, r6
 8003d52:	2100      	movs	r1, #0
 8003d54:	200a      	movs	r0, #10
 8003d56:	68e3      	ldr	r3, [r4, #12]
 8003d58:	782a      	ldrb	r2, [r5, #0]
 8003d5a:	1c6e      	adds	r6, r5, #1
 8003d5c:	3a30      	subs	r2, #48	; 0x30
 8003d5e:	2a09      	cmp	r2, #9
 8003d60:	d94e      	bls.n	8003e00 <_svfiprintf_r+0x17c>
 8003d62:	2900      	cmp	r1, #0
 8003d64:	d111      	bne.n	8003d8a <_svfiprintf_r+0x106>
 8003d66:	e017      	b.n	8003d98 <_svfiprintf_r+0x114>
 8003d68:	3501      	adds	r5, #1
 8003d6a:	e7af      	b.n	8003ccc <_svfiprintf_r+0x48>
 8003d6c:	9b05      	ldr	r3, [sp, #20]
 8003d6e:	6822      	ldr	r2, [r4, #0]
 8003d70:	1ac0      	subs	r0, r0, r3
 8003d72:	2301      	movs	r3, #1
 8003d74:	4083      	lsls	r3, r0
 8003d76:	4313      	orrs	r3, r2
 8003d78:	002e      	movs	r6, r5
 8003d7a:	6023      	str	r3, [r4, #0]
 8003d7c:	e7cc      	b.n	8003d18 <_svfiprintf_r+0x94>
 8003d7e:	9b07      	ldr	r3, [sp, #28]
 8003d80:	1d19      	adds	r1, r3, #4
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	9107      	str	r1, [sp, #28]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	db01      	blt.n	8003d8e <_svfiprintf_r+0x10a>
 8003d8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8003d8c:	e004      	b.n	8003d98 <_svfiprintf_r+0x114>
 8003d8e:	425b      	negs	r3, r3
 8003d90:	60e3      	str	r3, [r4, #12]
 8003d92:	2302      	movs	r3, #2
 8003d94:	4313      	orrs	r3, r2
 8003d96:	6023      	str	r3, [r4, #0]
 8003d98:	782b      	ldrb	r3, [r5, #0]
 8003d9a:	2b2e      	cmp	r3, #46	; 0x2e
 8003d9c:	d10a      	bne.n	8003db4 <_svfiprintf_r+0x130>
 8003d9e:	786b      	ldrb	r3, [r5, #1]
 8003da0:	2b2a      	cmp	r3, #42	; 0x2a
 8003da2:	d135      	bne.n	8003e10 <_svfiprintf_r+0x18c>
 8003da4:	9b07      	ldr	r3, [sp, #28]
 8003da6:	3502      	adds	r5, #2
 8003da8:	1d1a      	adds	r2, r3, #4
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	9207      	str	r2, [sp, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	db2b      	blt.n	8003e0a <_svfiprintf_r+0x186>
 8003db2:	9309      	str	r3, [sp, #36]	; 0x24
 8003db4:	4e2f      	ldr	r6, [pc, #188]	; (8003e74 <_svfiprintf_r+0x1f0>)
 8003db6:	2203      	movs	r2, #3
 8003db8:	0030      	movs	r0, r6
 8003dba:	7829      	ldrb	r1, [r5, #0]
 8003dbc:	f000 fa08 	bl	80041d0 <memchr>
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	d006      	beq.n	8003dd2 <_svfiprintf_r+0x14e>
 8003dc4:	2340      	movs	r3, #64	; 0x40
 8003dc6:	1b80      	subs	r0, r0, r6
 8003dc8:	4083      	lsls	r3, r0
 8003dca:	6822      	ldr	r2, [r4, #0]
 8003dcc:	3501      	adds	r5, #1
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	7829      	ldrb	r1, [r5, #0]
 8003dd4:	2206      	movs	r2, #6
 8003dd6:	4828      	ldr	r0, [pc, #160]	; (8003e78 <_svfiprintf_r+0x1f4>)
 8003dd8:	1c6e      	adds	r6, r5, #1
 8003dda:	7621      	strb	r1, [r4, #24]
 8003ddc:	f000 f9f8 	bl	80041d0 <memchr>
 8003de0:	2800      	cmp	r0, #0
 8003de2:	d03c      	beq.n	8003e5e <_svfiprintf_r+0x1da>
 8003de4:	4b25      	ldr	r3, [pc, #148]	; (8003e7c <_svfiprintf_r+0x1f8>)
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d125      	bne.n	8003e36 <_svfiprintf_r+0x1b2>
 8003dea:	2207      	movs	r2, #7
 8003dec:	9b07      	ldr	r3, [sp, #28]
 8003dee:	3307      	adds	r3, #7
 8003df0:	4393      	bics	r3, r2
 8003df2:	3308      	adds	r3, #8
 8003df4:	9307      	str	r3, [sp, #28]
 8003df6:	6963      	ldr	r3, [r4, #20]
 8003df8:	9a04      	ldr	r2, [sp, #16]
 8003dfa:	189b      	adds	r3, r3, r2
 8003dfc:	6163      	str	r3, [r4, #20]
 8003dfe:	e764      	b.n	8003cca <_svfiprintf_r+0x46>
 8003e00:	4343      	muls	r3, r0
 8003e02:	0035      	movs	r5, r6
 8003e04:	2101      	movs	r1, #1
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	e7a6      	b.n	8003d58 <_svfiprintf_r+0xd4>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	425b      	negs	r3, r3
 8003e0e:	e7d0      	b.n	8003db2 <_svfiprintf_r+0x12e>
 8003e10:	2300      	movs	r3, #0
 8003e12:	200a      	movs	r0, #10
 8003e14:	001a      	movs	r2, r3
 8003e16:	3501      	adds	r5, #1
 8003e18:	6063      	str	r3, [r4, #4]
 8003e1a:	7829      	ldrb	r1, [r5, #0]
 8003e1c:	1c6e      	adds	r6, r5, #1
 8003e1e:	3930      	subs	r1, #48	; 0x30
 8003e20:	2909      	cmp	r1, #9
 8003e22:	d903      	bls.n	8003e2c <_svfiprintf_r+0x1a8>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d0c5      	beq.n	8003db4 <_svfiprintf_r+0x130>
 8003e28:	9209      	str	r2, [sp, #36]	; 0x24
 8003e2a:	e7c3      	b.n	8003db4 <_svfiprintf_r+0x130>
 8003e2c:	4342      	muls	r2, r0
 8003e2e:	0035      	movs	r5, r6
 8003e30:	2301      	movs	r3, #1
 8003e32:	1852      	adds	r2, r2, r1
 8003e34:	e7f1      	b.n	8003e1a <_svfiprintf_r+0x196>
 8003e36:	aa07      	add	r2, sp, #28
 8003e38:	9200      	str	r2, [sp, #0]
 8003e3a:	0021      	movs	r1, r4
 8003e3c:	003a      	movs	r2, r7
 8003e3e:	4b10      	ldr	r3, [pc, #64]	; (8003e80 <_svfiprintf_r+0x1fc>)
 8003e40:	9803      	ldr	r0, [sp, #12]
 8003e42:	e000      	b.n	8003e46 <_svfiprintf_r+0x1c2>
 8003e44:	bf00      	nop
 8003e46:	9004      	str	r0, [sp, #16]
 8003e48:	9b04      	ldr	r3, [sp, #16]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	d1d3      	bne.n	8003df6 <_svfiprintf_r+0x172>
 8003e4e:	89bb      	ldrh	r3, [r7, #12]
 8003e50:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003e52:	065b      	lsls	r3, r3, #25
 8003e54:	d400      	bmi.n	8003e58 <_svfiprintf_r+0x1d4>
 8003e56:	e72c      	b.n	8003cb2 <_svfiprintf_r+0x2e>
 8003e58:	2001      	movs	r0, #1
 8003e5a:	4240      	negs	r0, r0
 8003e5c:	e729      	b.n	8003cb2 <_svfiprintf_r+0x2e>
 8003e5e:	aa07      	add	r2, sp, #28
 8003e60:	9200      	str	r2, [sp, #0]
 8003e62:	0021      	movs	r1, r4
 8003e64:	003a      	movs	r2, r7
 8003e66:	4b06      	ldr	r3, [pc, #24]	; (8003e80 <_svfiprintf_r+0x1fc>)
 8003e68:	9803      	ldr	r0, [sp, #12]
 8003e6a:	f000 f87b 	bl	8003f64 <_printf_i>
 8003e6e:	e7ea      	b.n	8003e46 <_svfiprintf_r+0x1c2>
 8003e70:	0800436c 	.word	0x0800436c
 8003e74:	08004372 	.word	0x08004372
 8003e78:	08004376 	.word	0x08004376
 8003e7c:	00000000 	.word	0x00000000
 8003e80:	08003bc1 	.word	0x08003bc1

08003e84 <_printf_common>:
 8003e84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e86:	0016      	movs	r6, r2
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	688a      	ldr	r2, [r1, #8]
 8003e8c:	690b      	ldr	r3, [r1, #16]
 8003e8e:	000c      	movs	r4, r1
 8003e90:	9000      	str	r0, [sp, #0]
 8003e92:	4293      	cmp	r3, r2
 8003e94:	da00      	bge.n	8003e98 <_printf_common+0x14>
 8003e96:	0013      	movs	r3, r2
 8003e98:	0022      	movs	r2, r4
 8003e9a:	6033      	str	r3, [r6, #0]
 8003e9c:	3243      	adds	r2, #67	; 0x43
 8003e9e:	7812      	ldrb	r2, [r2, #0]
 8003ea0:	2a00      	cmp	r2, #0
 8003ea2:	d001      	beq.n	8003ea8 <_printf_common+0x24>
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	6033      	str	r3, [r6, #0]
 8003ea8:	6823      	ldr	r3, [r4, #0]
 8003eaa:	069b      	lsls	r3, r3, #26
 8003eac:	d502      	bpl.n	8003eb4 <_printf_common+0x30>
 8003eae:	6833      	ldr	r3, [r6, #0]
 8003eb0:	3302      	adds	r3, #2
 8003eb2:	6033      	str	r3, [r6, #0]
 8003eb4:	6822      	ldr	r2, [r4, #0]
 8003eb6:	2306      	movs	r3, #6
 8003eb8:	0015      	movs	r5, r2
 8003eba:	401d      	ands	r5, r3
 8003ebc:	421a      	tst	r2, r3
 8003ebe:	d027      	beq.n	8003f10 <_printf_common+0x8c>
 8003ec0:	0023      	movs	r3, r4
 8003ec2:	3343      	adds	r3, #67	; 0x43
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	1e5a      	subs	r2, r3, #1
 8003ec8:	4193      	sbcs	r3, r2
 8003eca:	6822      	ldr	r2, [r4, #0]
 8003ecc:	0692      	lsls	r2, r2, #26
 8003ece:	d430      	bmi.n	8003f32 <_printf_common+0xae>
 8003ed0:	0022      	movs	r2, r4
 8003ed2:	9901      	ldr	r1, [sp, #4]
 8003ed4:	9800      	ldr	r0, [sp, #0]
 8003ed6:	9d08      	ldr	r5, [sp, #32]
 8003ed8:	3243      	adds	r2, #67	; 0x43
 8003eda:	47a8      	blx	r5
 8003edc:	3001      	adds	r0, #1
 8003ede:	d025      	beq.n	8003f2c <_printf_common+0xa8>
 8003ee0:	2206      	movs	r2, #6
 8003ee2:	6823      	ldr	r3, [r4, #0]
 8003ee4:	2500      	movs	r5, #0
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	2b04      	cmp	r3, #4
 8003eea:	d105      	bne.n	8003ef8 <_printf_common+0x74>
 8003eec:	6833      	ldr	r3, [r6, #0]
 8003eee:	68e5      	ldr	r5, [r4, #12]
 8003ef0:	1aed      	subs	r5, r5, r3
 8003ef2:	43eb      	mvns	r3, r5
 8003ef4:	17db      	asrs	r3, r3, #31
 8003ef6:	401d      	ands	r5, r3
 8003ef8:	68a3      	ldr	r3, [r4, #8]
 8003efa:	6922      	ldr	r2, [r4, #16]
 8003efc:	4293      	cmp	r3, r2
 8003efe:	dd01      	ble.n	8003f04 <_printf_common+0x80>
 8003f00:	1a9b      	subs	r3, r3, r2
 8003f02:	18ed      	adds	r5, r5, r3
 8003f04:	2600      	movs	r6, #0
 8003f06:	42b5      	cmp	r5, r6
 8003f08:	d120      	bne.n	8003f4c <_printf_common+0xc8>
 8003f0a:	2000      	movs	r0, #0
 8003f0c:	e010      	b.n	8003f30 <_printf_common+0xac>
 8003f0e:	3501      	adds	r5, #1
 8003f10:	68e3      	ldr	r3, [r4, #12]
 8003f12:	6832      	ldr	r2, [r6, #0]
 8003f14:	1a9b      	subs	r3, r3, r2
 8003f16:	42ab      	cmp	r3, r5
 8003f18:	ddd2      	ble.n	8003ec0 <_printf_common+0x3c>
 8003f1a:	0022      	movs	r2, r4
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	9901      	ldr	r1, [sp, #4]
 8003f20:	9800      	ldr	r0, [sp, #0]
 8003f22:	9f08      	ldr	r7, [sp, #32]
 8003f24:	3219      	adds	r2, #25
 8003f26:	47b8      	blx	r7
 8003f28:	3001      	adds	r0, #1
 8003f2a:	d1f0      	bne.n	8003f0e <_printf_common+0x8a>
 8003f2c:	2001      	movs	r0, #1
 8003f2e:	4240      	negs	r0, r0
 8003f30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f32:	2030      	movs	r0, #48	; 0x30
 8003f34:	18e1      	adds	r1, r4, r3
 8003f36:	3143      	adds	r1, #67	; 0x43
 8003f38:	7008      	strb	r0, [r1, #0]
 8003f3a:	0021      	movs	r1, r4
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	3145      	adds	r1, #69	; 0x45
 8003f40:	7809      	ldrb	r1, [r1, #0]
 8003f42:	18a2      	adds	r2, r4, r2
 8003f44:	3243      	adds	r2, #67	; 0x43
 8003f46:	3302      	adds	r3, #2
 8003f48:	7011      	strb	r1, [r2, #0]
 8003f4a:	e7c1      	b.n	8003ed0 <_printf_common+0x4c>
 8003f4c:	0022      	movs	r2, r4
 8003f4e:	2301      	movs	r3, #1
 8003f50:	9901      	ldr	r1, [sp, #4]
 8003f52:	9800      	ldr	r0, [sp, #0]
 8003f54:	9f08      	ldr	r7, [sp, #32]
 8003f56:	321a      	adds	r2, #26
 8003f58:	47b8      	blx	r7
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	d0e6      	beq.n	8003f2c <_printf_common+0xa8>
 8003f5e:	3601      	adds	r6, #1
 8003f60:	e7d1      	b.n	8003f06 <_printf_common+0x82>
	...

08003f64 <_printf_i>:
 8003f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f66:	b08b      	sub	sp, #44	; 0x2c
 8003f68:	9206      	str	r2, [sp, #24]
 8003f6a:	000a      	movs	r2, r1
 8003f6c:	3243      	adds	r2, #67	; 0x43
 8003f6e:	9307      	str	r3, [sp, #28]
 8003f70:	9005      	str	r0, [sp, #20]
 8003f72:	9204      	str	r2, [sp, #16]
 8003f74:	7e0a      	ldrb	r2, [r1, #24]
 8003f76:	000c      	movs	r4, r1
 8003f78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003f7a:	2a78      	cmp	r2, #120	; 0x78
 8003f7c:	d809      	bhi.n	8003f92 <_printf_i+0x2e>
 8003f7e:	2a62      	cmp	r2, #98	; 0x62
 8003f80:	d80b      	bhi.n	8003f9a <_printf_i+0x36>
 8003f82:	2a00      	cmp	r2, #0
 8003f84:	d100      	bne.n	8003f88 <_printf_i+0x24>
 8003f86:	e0be      	b.n	8004106 <_printf_i+0x1a2>
 8003f88:	497c      	ldr	r1, [pc, #496]	; (800417c <_printf_i+0x218>)
 8003f8a:	9103      	str	r1, [sp, #12]
 8003f8c:	2a58      	cmp	r2, #88	; 0x58
 8003f8e:	d100      	bne.n	8003f92 <_printf_i+0x2e>
 8003f90:	e093      	b.n	80040ba <_printf_i+0x156>
 8003f92:	0026      	movs	r6, r4
 8003f94:	3642      	adds	r6, #66	; 0x42
 8003f96:	7032      	strb	r2, [r6, #0]
 8003f98:	e022      	b.n	8003fe0 <_printf_i+0x7c>
 8003f9a:	0010      	movs	r0, r2
 8003f9c:	3863      	subs	r0, #99	; 0x63
 8003f9e:	2815      	cmp	r0, #21
 8003fa0:	d8f7      	bhi.n	8003f92 <_printf_i+0x2e>
 8003fa2:	f7fc f8b7 	bl	8000114 <__gnu_thumb1_case_shi>
 8003fa6:	0016      	.short	0x0016
 8003fa8:	fff6001f 	.word	0xfff6001f
 8003fac:	fff6fff6 	.word	0xfff6fff6
 8003fb0:	001ffff6 	.word	0x001ffff6
 8003fb4:	fff6fff6 	.word	0xfff6fff6
 8003fb8:	fff6fff6 	.word	0xfff6fff6
 8003fbc:	003600a3 	.word	0x003600a3
 8003fc0:	fff60083 	.word	0xfff60083
 8003fc4:	00b4fff6 	.word	0x00b4fff6
 8003fc8:	0036fff6 	.word	0x0036fff6
 8003fcc:	fff6fff6 	.word	0xfff6fff6
 8003fd0:	0087      	.short	0x0087
 8003fd2:	0026      	movs	r6, r4
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	3642      	adds	r6, #66	; 0x42
 8003fd8:	1d11      	adds	r1, r2, #4
 8003fda:	6019      	str	r1, [r3, #0]
 8003fdc:	6813      	ldr	r3, [r2, #0]
 8003fde:	7033      	strb	r3, [r6, #0]
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0a2      	b.n	800412a <_printf_i+0x1c6>
 8003fe4:	6818      	ldr	r0, [r3, #0]
 8003fe6:	6809      	ldr	r1, [r1, #0]
 8003fe8:	1d02      	adds	r2, r0, #4
 8003fea:	060d      	lsls	r5, r1, #24
 8003fec:	d50b      	bpl.n	8004006 <_printf_i+0xa2>
 8003fee:	6805      	ldr	r5, [r0, #0]
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	2d00      	cmp	r5, #0
 8003ff4:	da03      	bge.n	8003ffe <_printf_i+0x9a>
 8003ff6:	232d      	movs	r3, #45	; 0x2d
 8003ff8:	9a04      	ldr	r2, [sp, #16]
 8003ffa:	426d      	negs	r5, r5
 8003ffc:	7013      	strb	r3, [r2, #0]
 8003ffe:	4b5f      	ldr	r3, [pc, #380]	; (800417c <_printf_i+0x218>)
 8004000:	270a      	movs	r7, #10
 8004002:	9303      	str	r3, [sp, #12]
 8004004:	e01b      	b.n	800403e <_printf_i+0xda>
 8004006:	6805      	ldr	r5, [r0, #0]
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	0649      	lsls	r1, r1, #25
 800400c:	d5f1      	bpl.n	8003ff2 <_printf_i+0x8e>
 800400e:	b22d      	sxth	r5, r5
 8004010:	e7ef      	b.n	8003ff2 <_printf_i+0x8e>
 8004012:	680d      	ldr	r5, [r1, #0]
 8004014:	6819      	ldr	r1, [r3, #0]
 8004016:	1d08      	adds	r0, r1, #4
 8004018:	6018      	str	r0, [r3, #0]
 800401a:	062e      	lsls	r6, r5, #24
 800401c:	d501      	bpl.n	8004022 <_printf_i+0xbe>
 800401e:	680d      	ldr	r5, [r1, #0]
 8004020:	e003      	b.n	800402a <_printf_i+0xc6>
 8004022:	066d      	lsls	r5, r5, #25
 8004024:	d5fb      	bpl.n	800401e <_printf_i+0xba>
 8004026:	680d      	ldr	r5, [r1, #0]
 8004028:	b2ad      	uxth	r5, r5
 800402a:	4b54      	ldr	r3, [pc, #336]	; (800417c <_printf_i+0x218>)
 800402c:	2708      	movs	r7, #8
 800402e:	9303      	str	r3, [sp, #12]
 8004030:	2a6f      	cmp	r2, #111	; 0x6f
 8004032:	d000      	beq.n	8004036 <_printf_i+0xd2>
 8004034:	3702      	adds	r7, #2
 8004036:	0023      	movs	r3, r4
 8004038:	2200      	movs	r2, #0
 800403a:	3343      	adds	r3, #67	; 0x43
 800403c:	701a      	strb	r2, [r3, #0]
 800403e:	6863      	ldr	r3, [r4, #4]
 8004040:	60a3      	str	r3, [r4, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	db03      	blt.n	800404e <_printf_i+0xea>
 8004046:	2104      	movs	r1, #4
 8004048:	6822      	ldr	r2, [r4, #0]
 800404a:	438a      	bics	r2, r1
 800404c:	6022      	str	r2, [r4, #0]
 800404e:	2d00      	cmp	r5, #0
 8004050:	d102      	bne.n	8004058 <_printf_i+0xf4>
 8004052:	9e04      	ldr	r6, [sp, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00c      	beq.n	8004072 <_printf_i+0x10e>
 8004058:	9e04      	ldr	r6, [sp, #16]
 800405a:	0028      	movs	r0, r5
 800405c:	0039      	movs	r1, r7
 800405e:	f7fc f8e9 	bl	8000234 <__aeabi_uidivmod>
 8004062:	9b03      	ldr	r3, [sp, #12]
 8004064:	3e01      	subs	r6, #1
 8004066:	5c5b      	ldrb	r3, [r3, r1]
 8004068:	7033      	strb	r3, [r6, #0]
 800406a:	002b      	movs	r3, r5
 800406c:	0005      	movs	r5, r0
 800406e:	429f      	cmp	r7, r3
 8004070:	d9f3      	bls.n	800405a <_printf_i+0xf6>
 8004072:	2f08      	cmp	r7, #8
 8004074:	d109      	bne.n	800408a <_printf_i+0x126>
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	07db      	lsls	r3, r3, #31
 800407a:	d506      	bpl.n	800408a <_printf_i+0x126>
 800407c:	6862      	ldr	r2, [r4, #4]
 800407e:	6923      	ldr	r3, [r4, #16]
 8004080:	429a      	cmp	r2, r3
 8004082:	dc02      	bgt.n	800408a <_printf_i+0x126>
 8004084:	2330      	movs	r3, #48	; 0x30
 8004086:	3e01      	subs	r6, #1
 8004088:	7033      	strb	r3, [r6, #0]
 800408a:	9b04      	ldr	r3, [sp, #16]
 800408c:	1b9b      	subs	r3, r3, r6
 800408e:	6123      	str	r3, [r4, #16]
 8004090:	9b07      	ldr	r3, [sp, #28]
 8004092:	0021      	movs	r1, r4
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	9805      	ldr	r0, [sp, #20]
 8004098:	9b06      	ldr	r3, [sp, #24]
 800409a:	aa09      	add	r2, sp, #36	; 0x24
 800409c:	f7ff fef2 	bl	8003e84 <_printf_common>
 80040a0:	3001      	adds	r0, #1
 80040a2:	d147      	bne.n	8004134 <_printf_i+0x1d0>
 80040a4:	2001      	movs	r0, #1
 80040a6:	4240      	negs	r0, r0
 80040a8:	b00b      	add	sp, #44	; 0x2c
 80040aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040ac:	2220      	movs	r2, #32
 80040ae:	6809      	ldr	r1, [r1, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	6022      	str	r2, [r4, #0]
 80040b4:	2278      	movs	r2, #120	; 0x78
 80040b6:	4932      	ldr	r1, [pc, #200]	; (8004180 <_printf_i+0x21c>)
 80040b8:	9103      	str	r1, [sp, #12]
 80040ba:	0021      	movs	r1, r4
 80040bc:	3145      	adds	r1, #69	; 0x45
 80040be:	700a      	strb	r2, [r1, #0]
 80040c0:	6819      	ldr	r1, [r3, #0]
 80040c2:	6822      	ldr	r2, [r4, #0]
 80040c4:	c920      	ldmia	r1!, {r5}
 80040c6:	0610      	lsls	r0, r2, #24
 80040c8:	d402      	bmi.n	80040d0 <_printf_i+0x16c>
 80040ca:	0650      	lsls	r0, r2, #25
 80040cc:	d500      	bpl.n	80040d0 <_printf_i+0x16c>
 80040ce:	b2ad      	uxth	r5, r5
 80040d0:	6019      	str	r1, [r3, #0]
 80040d2:	07d3      	lsls	r3, r2, #31
 80040d4:	d502      	bpl.n	80040dc <_printf_i+0x178>
 80040d6:	2320      	movs	r3, #32
 80040d8:	4313      	orrs	r3, r2
 80040da:	6023      	str	r3, [r4, #0]
 80040dc:	2710      	movs	r7, #16
 80040de:	2d00      	cmp	r5, #0
 80040e0:	d1a9      	bne.n	8004036 <_printf_i+0xd2>
 80040e2:	2220      	movs	r2, #32
 80040e4:	6823      	ldr	r3, [r4, #0]
 80040e6:	4393      	bics	r3, r2
 80040e8:	6023      	str	r3, [r4, #0]
 80040ea:	e7a4      	b.n	8004036 <_printf_i+0xd2>
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	680d      	ldr	r5, [r1, #0]
 80040f0:	1d10      	adds	r0, r2, #4
 80040f2:	6949      	ldr	r1, [r1, #20]
 80040f4:	6018      	str	r0, [r3, #0]
 80040f6:	6813      	ldr	r3, [r2, #0]
 80040f8:	062e      	lsls	r6, r5, #24
 80040fa:	d501      	bpl.n	8004100 <_printf_i+0x19c>
 80040fc:	6019      	str	r1, [r3, #0]
 80040fe:	e002      	b.n	8004106 <_printf_i+0x1a2>
 8004100:	066d      	lsls	r5, r5, #25
 8004102:	d5fb      	bpl.n	80040fc <_printf_i+0x198>
 8004104:	8019      	strh	r1, [r3, #0]
 8004106:	2300      	movs	r3, #0
 8004108:	9e04      	ldr	r6, [sp, #16]
 800410a:	6123      	str	r3, [r4, #16]
 800410c:	e7c0      	b.n	8004090 <_printf_i+0x12c>
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	1d11      	adds	r1, r2, #4
 8004112:	6019      	str	r1, [r3, #0]
 8004114:	6816      	ldr	r6, [r2, #0]
 8004116:	2100      	movs	r1, #0
 8004118:	0030      	movs	r0, r6
 800411a:	6862      	ldr	r2, [r4, #4]
 800411c:	f000 f858 	bl	80041d0 <memchr>
 8004120:	2800      	cmp	r0, #0
 8004122:	d001      	beq.n	8004128 <_printf_i+0x1c4>
 8004124:	1b80      	subs	r0, r0, r6
 8004126:	6060      	str	r0, [r4, #4]
 8004128:	6863      	ldr	r3, [r4, #4]
 800412a:	6123      	str	r3, [r4, #16]
 800412c:	2300      	movs	r3, #0
 800412e:	9a04      	ldr	r2, [sp, #16]
 8004130:	7013      	strb	r3, [r2, #0]
 8004132:	e7ad      	b.n	8004090 <_printf_i+0x12c>
 8004134:	0032      	movs	r2, r6
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	9906      	ldr	r1, [sp, #24]
 800413a:	9805      	ldr	r0, [sp, #20]
 800413c:	9d07      	ldr	r5, [sp, #28]
 800413e:	47a8      	blx	r5
 8004140:	3001      	adds	r0, #1
 8004142:	d0af      	beq.n	80040a4 <_printf_i+0x140>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	d415      	bmi.n	8004176 <_printf_i+0x212>
 800414a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800414c:	68e0      	ldr	r0, [r4, #12]
 800414e:	4298      	cmp	r0, r3
 8004150:	daaa      	bge.n	80040a8 <_printf_i+0x144>
 8004152:	0018      	movs	r0, r3
 8004154:	e7a8      	b.n	80040a8 <_printf_i+0x144>
 8004156:	0022      	movs	r2, r4
 8004158:	2301      	movs	r3, #1
 800415a:	9906      	ldr	r1, [sp, #24]
 800415c:	9805      	ldr	r0, [sp, #20]
 800415e:	9e07      	ldr	r6, [sp, #28]
 8004160:	3219      	adds	r2, #25
 8004162:	47b0      	blx	r6
 8004164:	3001      	adds	r0, #1
 8004166:	d09d      	beq.n	80040a4 <_printf_i+0x140>
 8004168:	3501      	adds	r5, #1
 800416a:	68e3      	ldr	r3, [r4, #12]
 800416c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800416e:	1a9b      	subs	r3, r3, r2
 8004170:	42ab      	cmp	r3, r5
 8004172:	dcf0      	bgt.n	8004156 <_printf_i+0x1f2>
 8004174:	e7e9      	b.n	800414a <_printf_i+0x1e6>
 8004176:	2500      	movs	r5, #0
 8004178:	e7f7      	b.n	800416a <_printf_i+0x206>
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	0800437d 	.word	0x0800437d
 8004180:	0800438e 	.word	0x0800438e

08004184 <memmove>:
 8004184:	b510      	push	{r4, lr}
 8004186:	4288      	cmp	r0, r1
 8004188:	d902      	bls.n	8004190 <memmove+0xc>
 800418a:	188b      	adds	r3, r1, r2
 800418c:	4298      	cmp	r0, r3
 800418e:	d303      	bcc.n	8004198 <memmove+0x14>
 8004190:	2300      	movs	r3, #0
 8004192:	e007      	b.n	80041a4 <memmove+0x20>
 8004194:	5c8b      	ldrb	r3, [r1, r2]
 8004196:	5483      	strb	r3, [r0, r2]
 8004198:	3a01      	subs	r2, #1
 800419a:	d2fb      	bcs.n	8004194 <memmove+0x10>
 800419c:	bd10      	pop	{r4, pc}
 800419e:	5ccc      	ldrb	r4, [r1, r3]
 80041a0:	54c4      	strb	r4, [r0, r3]
 80041a2:	3301      	adds	r3, #1
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d1fa      	bne.n	800419e <memmove+0x1a>
 80041a8:	e7f8      	b.n	800419c <memmove+0x18>
	...

080041ac <_sbrk_r>:
 80041ac:	2300      	movs	r3, #0
 80041ae:	b570      	push	{r4, r5, r6, lr}
 80041b0:	4d06      	ldr	r5, [pc, #24]	; (80041cc <_sbrk_r+0x20>)
 80041b2:	0004      	movs	r4, r0
 80041b4:	0008      	movs	r0, r1
 80041b6:	602b      	str	r3, [r5, #0]
 80041b8:	f7fc fe5c 	bl	8000e74 <_sbrk>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d103      	bne.n	80041c8 <_sbrk_r+0x1c>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d000      	beq.n	80041c8 <_sbrk_r+0x1c>
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	bd70      	pop	{r4, r5, r6, pc}
 80041ca:	46c0      	nop			; (mov r8, r8)
 80041cc:	20000378 	.word	0x20000378

080041d0 <memchr>:
 80041d0:	b2c9      	uxtb	r1, r1
 80041d2:	1882      	adds	r2, r0, r2
 80041d4:	4290      	cmp	r0, r2
 80041d6:	d101      	bne.n	80041dc <memchr+0xc>
 80041d8:	2000      	movs	r0, #0
 80041da:	4770      	bx	lr
 80041dc:	7803      	ldrb	r3, [r0, #0]
 80041de:	428b      	cmp	r3, r1
 80041e0:	d0fb      	beq.n	80041da <memchr+0xa>
 80041e2:	3001      	adds	r0, #1
 80041e4:	e7f6      	b.n	80041d4 <memchr+0x4>

080041e6 <memcpy>:
 80041e6:	2300      	movs	r3, #0
 80041e8:	b510      	push	{r4, lr}
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d100      	bne.n	80041f0 <memcpy+0xa>
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	5ccc      	ldrb	r4, [r1, r3]
 80041f2:	54c4      	strb	r4, [r0, r3]
 80041f4:	3301      	adds	r3, #1
 80041f6:	e7f8      	b.n	80041ea <memcpy+0x4>

080041f8 <_realloc_r>:
 80041f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041fa:	0007      	movs	r7, r0
 80041fc:	000e      	movs	r6, r1
 80041fe:	0014      	movs	r4, r2
 8004200:	2900      	cmp	r1, #0
 8004202:	d105      	bne.n	8004210 <_realloc_r+0x18>
 8004204:	0011      	movs	r1, r2
 8004206:	f7ff fc49 	bl	8003a9c <_malloc_r>
 800420a:	0005      	movs	r5, r0
 800420c:	0028      	movs	r0, r5
 800420e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004210:	2a00      	cmp	r2, #0
 8004212:	d103      	bne.n	800421c <_realloc_r+0x24>
 8004214:	f7ff fbd6 	bl	80039c4 <_free_r>
 8004218:	0025      	movs	r5, r4
 800421a:	e7f7      	b.n	800420c <_realloc_r+0x14>
 800421c:	f000 f81b 	bl	8004256 <_malloc_usable_size_r>
 8004220:	9001      	str	r0, [sp, #4]
 8004222:	4284      	cmp	r4, r0
 8004224:	d803      	bhi.n	800422e <_realloc_r+0x36>
 8004226:	0035      	movs	r5, r6
 8004228:	0843      	lsrs	r3, r0, #1
 800422a:	42a3      	cmp	r3, r4
 800422c:	d3ee      	bcc.n	800420c <_realloc_r+0x14>
 800422e:	0021      	movs	r1, r4
 8004230:	0038      	movs	r0, r7
 8004232:	f7ff fc33 	bl	8003a9c <_malloc_r>
 8004236:	1e05      	subs	r5, r0, #0
 8004238:	d0e8      	beq.n	800420c <_realloc_r+0x14>
 800423a:	9b01      	ldr	r3, [sp, #4]
 800423c:	0022      	movs	r2, r4
 800423e:	429c      	cmp	r4, r3
 8004240:	d900      	bls.n	8004244 <_realloc_r+0x4c>
 8004242:	001a      	movs	r2, r3
 8004244:	0031      	movs	r1, r6
 8004246:	0028      	movs	r0, r5
 8004248:	f7ff ffcd 	bl	80041e6 <memcpy>
 800424c:	0031      	movs	r1, r6
 800424e:	0038      	movs	r0, r7
 8004250:	f7ff fbb8 	bl	80039c4 <_free_r>
 8004254:	e7da      	b.n	800420c <_realloc_r+0x14>

08004256 <_malloc_usable_size_r>:
 8004256:	1f0b      	subs	r3, r1, #4
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	1f18      	subs	r0, r3, #4
 800425c:	2b00      	cmp	r3, #0
 800425e:	da01      	bge.n	8004264 <_malloc_usable_size_r+0xe>
 8004260:	580b      	ldr	r3, [r1, r0]
 8004262:	18c0      	adds	r0, r0, r3
 8004264:	4770      	bx	lr
	...

08004268 <_init>:
 8004268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800426e:	bc08      	pop	{r3}
 8004270:	469e      	mov	lr, r3
 8004272:	4770      	bx	lr

08004274 <_fini>:
 8004274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004276:	46c0      	nop			; (mov r8, r8)
 8004278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800427a:	bc08      	pop	{r3}
 800427c:	469e      	mov	lr, r3
 800427e:	4770      	bx	lr
