// Seed: 3626073613
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  final id_3 <= 1;
  integer id_9;
  always_comb $display;
  module_0();
  assign {(1), 1, 1, 1'b0 & id_4, id_6, id_3, 1, id_6} = id_6;
  assign id_8 = id_3;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
endmodule
