{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700086781914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700086781914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 22:19:41 2023 " "Processing started: Wed Nov 15 22:19:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700086781914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086781914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off popCounter_32bitSerial -c popCounter_32bitSerial " "Command: quartus_map --read_settings_files=on --write_settings_files=off popCounter_32bitSerial -c popCounter_32bitSerial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086781914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700086782130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700086782130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder_1bit-structure " "Found design unit 1: halfAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788222 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfAdder_5bit-structure " "Found design unit 2: halfAdder_5bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788222 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder_1bit " "Found entity 1: halfAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788222 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfAdder_5bit " "Found entity 2: halfAdder_5bit" {  } { { "arithmetic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086788222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788223 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788223 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788223 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popCounter_32bitSerial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popCounter_32bitSerial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCounter_32bitSerial-structure " "Found design unit 1: popCounter_32bitSerial-structure" {  } { { "popCounter_32bitSerial.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCounter_32bitSerial " "Found entity 1: popCounter_32bitSerial" {  } { { "popCounter_32bitSerial.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086788224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086788224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 8 4 " "Found 8 design units, including 4 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_6bit-structure " "Found design unit 2: binCounter_6bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_5bit-structure " "Found design unit 3: parReg_5bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 parReg_6bit-structure " "Found design unit 4: parReg_6bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_6bit " "Found entity 2: binCounter_6bit" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_5bit " "Found entity 3: parReg_5bit" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""} { "Info" "ISGN_ENTITY_NAME" "4 parReg_6bit " "Found entity 4: parReg_6bit" {  } { { "storeDev.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/storeDev.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700086788225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086788225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "popCounter_32bitSerial " "Elaborating entity \"popCounter_32bitSerial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700086788276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff\"" {  } { { "popCounter_32bitSerial.vhd" "ff" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_5bit halfAdder_5bit:hd " "Elaborating entity \"halfAdder_5bit\" for hierarchy \"halfAdder_5bit:hd\"" {  } { { "popCounter_32bitSerial.vhd" "hd" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_1bit halfAdder_5bit:hd\|halfAdder_1bit:hA10 " "Elaborating entity \"halfAdder_1bit\" for hierarchy \"halfAdder_5bit:hd\|halfAdder_1bit:hA10\"" {  } { { "arithmetic.vhd" "hA10" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateXor2:xor20 " "Elaborating entity \"gateXor2\" for hierarchy \"halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateXor2:xor20\"" {  } { { "arithmetic.vhd" "xor20" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateAnd2:and20 " "Elaborating entity \"gateAnd2\" for hierarchy \"halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateAnd2:and20\"" {  } { { "arithmetic.vhd" "and20" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/arithmetic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_5bit parReg_5bit:pr5 " "Elaborating entity \"parReg_5bit\" for hierarchy \"parReg_5bit:pr5\"" {  } { { "popCounter_32bitSerial.vhd" "pr5" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_6bit parReg_6bit:pr6 " "Elaborating entity \"parReg_6bit\" for hierarchy \"parReg_6bit:pr6\"" {  } { { "popCounter_32bitSerial.vhd" "pr6" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_6bit binCounter_6bit:bc " "Elaborating entity \"binCounter_6bit\" for hierarchy \"binCounter_6bit:bc\"" {  } { { "popCounter_32bitSerial.vhd" "bc" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "popCounter_32bitSerial.vhd" "con" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/popCounter_32bitSerial.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086788319 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|contMem:cMem\|prog " "RAM logic \"control:con\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700086788649 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700086788649 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:con\|contMem:cMem\|prog~0 " "Found clock multiplexer control:con\|contMem:cMem\|prog~0" {  } { { "control.vhd" "" { Text "/home/goncalo/repos/aad/practical/vhdl_examples/popCounter_32bitSerial/control.vhd" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1700086788655 "|popCounter_32bitSerial|control:con|contMem:cMem|prog~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1700086788655 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700086788930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700086789207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700086789207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700086789275 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700086789275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700086789275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700086789275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700086789281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 22:19:49 2023 " "Processing ended: Wed Nov 15 22:19:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700086789281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700086789281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700086789281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700086789281 ""}
