Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: H:/TesiMagistrale/Software/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'axi_i_awready_i' is not connected on this instance [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/tb/tb_core_icarus/tb_top.v:169]
WARNING: [VRFC 10-5021] port 'clk1_i' is not connected on this instance [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:310]
WARNING: [VRFC 10-5021] port 'clk1_i' is not connected on this instance [H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v:331]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.biriscv_npc_lfsr
Compiling module xil_defaultlib.biriscv_npc_default
Compiling module xil_defaultlib.fetch_fifo(OPC_INFO_W=2)
Compiling module xil_defaultlib.biriscv_decoder
Compiling module xil_defaultlib.biriscv_decode_default
Compiling module xil_defaultlib.biriscv_fetch(SUPPORT_MMU=0)
Compiling module xil_defaultlib.biriscv_frontend(SUPPORT_MMU=0)
Compiling module xil_defaultlib.biriscv_mmu(MEM_CACHE_ADDR_MIN=3...
Compiling module xil_defaultlib.biriscv_lsu_fifo(WIDTH=36,DEPTH=...
Compiling module xil_defaultlib.biriscv_lsu(MEM_CACHE_ADDR_MIN=3...
Compiling module xil_defaultlib.biriscv_csr_regfile
Compiling module xil_defaultlib.biriscv_csr(SUPPORT_SUPER=0)
Compiling module xil_defaultlib.biriscv_multiplier
Compiling module xil_defaultlib.biriscv_divider
Compiling module xil_defaultlib.biriscv_pipe_ctrl
Compiling module xil_defaultlib.biriscv_regfile_default
Compiling module xil_defaultlib.biriscv_issue
Compiling module xil_defaultlib.biriscv_alu
Compiling module xil_defaultlib.biriscv_exec
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.dport_mux(TCM_MEM_BASE=32'b10000...
Compiling module xil_defaultlib.tcm_mem_pmem_fifo2(WIDTH=6)
Compiling module xil_defaultlib.tcm_mem_pmem_fifo2(WIDTH=32)
Compiling module xil_defaultlib.tcm_mem_pmem
Compiling module xil_defaultlib.tcm_mem_ram
Compiling module xil_defaultlib.tcm_mem_ram(TYPE="ENC")
Compiling module xil_defaultlib.tcm_mem_ram(TYPE="OTP")
Compiling module xil_defaultlib.validator
Compiling module xil_defaultlib.encryptor
Compiling module xil_defaultlib.tcm_mem_default
Compiling module xil_defaultlib.dport_axi_fifo(WIDTH=69)
Compiling module xil_defaultlib.dport_axi_fifo(WIDTH=11)
Compiling module xil_defaultlib.dport_axi
Compiling module xil_defaultlib.RandomGenerator
Compiling module xil_defaultlib.riscv_tcm_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
