# RV与芯片评论.20201226.第22期


<br />


---

<a name="cgX2z"></a>
# 重点聚焦

<br />
<br />

<a name="u1qhF"></a>
### 相关周报

- ![image.png](https://cdn.nlark.com/yuque/0/2020/png/1541992/1599307696075-3f44fb1b-f362-4130-a254-b3e4fb6cebac.png#align=left&display=inline&height=24&margin=%5Bobject%20Object%5D&name=image.png&originHeight=84&originWidth=89&size=7408&status=done&style=none&width=25)[semi engineering](https://semiengineering.com/) Week In Review: ：
   - Blog Review：
   - Design, Low Power：
   - Manufacturing, Test：
   - Auto, Security, Pervasive Computing：
- [IoT News](https://staceyoniot.com/): 
                  - [Dec. 18, 2020 ](https://staceyoniot.com/iot-news-of-the-week-for-dec-18-2020/
)
- [OSDT Weekly](https://github.com/hellogcc/osdt-weekly/tree/master/weekly)：([zhihu](https://www.zhihu.com/column/c_1252285504848613376)): 
                  - [2020-12-23 第077期 ](https://zhuanlan.zhihu.com/p/339073793
)
- [泰晓咨询](http://tinylab.org/)：
- [PLCT开源进展](https://www.zhihu.com/column/plct-lab)：([Github](https://github.com/isrc-cas/PLCT-Weekly)): 
                  - [第15期·2020年12月16日 ](https://zhuanlan.zhihu.com/p/338146059
)
- [RT-Thread](https://my.oschina.net/u/4428324)：
                  - [20201218期AI简报：内存256KB设备也能人脸检测！](https://my.oschina.net/u/4428324/blog/4819025
)
- ：
                  - [第 139 期：生物学的可怕进展 ](https://www.yuque.com/ruanyf/weekly/issue-139
)

---



<a name="nqDGS"></a>
# 技术动态


- "[系统级芯片(SoC)的复杂设计选择：RISC-V及SoC设计平台 ](https://www.eet-china.com/news/202012241038.html
)(From www.eet-china.com 2020.12.24)"
- "[为芯片设计扫清存储带宽与数据安全的瓶颈 ](https://www.eet-china.com/news/10439.html
)(From www.eet-china.com 2020.12.23)"
- "[那家做了全球最快RISC-V处理器的公司 ](https://posts.careerengine.us/p/5fe3ef8bd59e15620a2b7c55?from=latest-posts-panel&type=title
)(From posts.careerengine.us 2020.12.24)"
- "[中科蓝讯讯龙二代蓝牙SoC芯片发布！首次在RISC-V平台中实现ENC算法 ](https://m.xianjichina.com/special/detail_467329.html
)(From m.xianjichina.com 2020.12.17)"
- "[如何验证复杂的RISC-V设计 ](https://www.eet-china.com/news/2008009.html
)(From www.eet-china.com 2020.12.26)"



<a name="v2ah0"></a>
### 一周问答

- "[[蓝牙芯片] RISC-V内核BLE无线MCU CH573 TouchKey距离问题 ](https://bbs.21ic.com/icview-3059160-1-1.html
)(From bbs.21ic.com 2020.12.24)"
- "[从技术的角度来看，RISC-V 能对芯片发展、科技自主起到哪些作用？ ](https://www.zhihu.com/question/425542531/answer/1633438300
)(From www.zhihu.com 2020.12.26)"
- "[如何看待“RISC-V国际基金会CEO于9月17日对'Nvidia收购ARM'的侧面回应”？ ](https://www.zhihu.com/question/421857407/answer/1624039033
)(From www.zhihu.com 2020.12.26)"
<a name="CC8oT"></a>
### 社区动态

- "[第002次东亚时区RISC-V生态双周同步会：2020-12-24 ](https://zhuanlan.zhihu.com/p/339139837
)(From zhuanlan.zhihu.com 2020.12.24)"
- "[2020年最后的OSDT聚会 - RISC-V, OpenJ9 - 2020-12-27 ](https://zhuanlan.zhihu.com/p/338548326
)(From zhuanlan.zhihu.com 2020.12.27)"
- "[微软要自研芯片，据说还是ARM，而不是RISC-V ](https://www.txrjy.com/thread-1160914-1-1.html
)(From www.txrjy.com 2020.12.19)"
- "[买不到芯片啊，严重缺货 ](https://www.riscv-mcu.com/community-topic-id-299.html
)(From www.riscv-mcu.com 2020.12.26)"

---

<a name="SM5cC"></a>
# 产业风云

- "[MCU提价15%：兆易创新迎来新的爆发？ ](https://finance.sina.com.cn/stock/s/2020-12-23/doc-iiznezxs8509521.shtml
)(From finance.sina.com.cn 2020.12.23)"
- "[弯道超车？芯片架构RISC-V新势力迅速崛起 睿思芯科产品今年底量产 ](https://m.21jingji.com/article/20201224/herald/de9e552d8e3d6bb1b0b0a98206c4b302.html
)(From m.21jingji.com 2020.12.24)"
<a name="PO7vP"></a>
### 评论文集

- "[乱战中的AI芯片，创新与隐患谁更突出？ ](https://finance.sina.com.cn/stock/hkstock/hkstocknews/2020-12-24/doc-iiznctke8222417.shtml
)(From finance.sina.com.cn 2020.12.24)"
- "[EDA/IP，如何在中国半导体业实现跨越式发展？ ](https://www.ednchina.com/news/6190.html
)(From www.ednchina.com 2020.12.23)"
- "[ICCAD 2020：芯片IP客户圈即生态圈，各家玩法不尽相同 ](https://www.eet-china.com/news/202012220822.html
)(From www.eet-china.com 2020.12.22)"
- "[MCU8051的泥石流～RISCV32的商业启示 ](https://zhuanlan.zhihu.com/p/339071197
)(From zhuanlan.zhihu.com 2020.12.26)"
- "[突破ARM与x86重围，RISC-V后发制人面临的挑战与机遇 ](http://m.elecfans.com/article/1431157.html
)(From m.elecfans.com 2020.12.26)"
- "[数字新基建大步朝前 产业物联迸发生机 ](http://it.people.com.cn/n1/2020/1225/c1009-31978642.html
)(From it.people.com.cn 2020.12.26)"

---



<a name="tAplU"></a>
# 其他动态


<a name="tO9Sj"></a>
### 教育风云

- "[三周造台计算机！不难？！ ](https://news.sina.com.cn/c/2020-12-23/doc-iiznctke7980840.shtml
)(From news.sina.com.cn 2020.12.26)"
   - 清华大学刘卫东老师为主的“计算机组成原理”课程
   - 三周实现六个整数指令，LS，四个跳转，TLB，异常和中断，操作系统扩展。
<a name="ixt1u"></a>
### 博文推荐

- "[你就认识Intel和AMD？扒一扒另类CPU生产厂家 ](http://zhongce.sina.com.cn/article/view/74837
)(From zhongce.sina.com.cn 2020.12.24)"
- "[简约而不简单 | 论 RISC-V 架构的设计哲学 ](https://zhuanlan.zhihu.com/p/337976028
)(From zhuanlan.zhihu.com 2020.12.18)"
- "[RISC-V流水线CPU模拟器（c语言实现） ](https://www.cnblogs.com/gaozhenyu/p/14166473.html
)(From www.cnblogs.com 2020.11.27)"
- "[在“芯片庭院”培育一颗多核异构 RISC-V SOC种子 ](https://blog.csdn.net/qq_35712169/article/details/111476062
)(From blog.csdn.net 2020.12.22)"
- "[关于RISC-V启动部分的思考~ ](https://www.shangyexinzhi.com/article/3086385.html
)(From www.shangyexinzhi.com 2020.12.26)"

---

<a name="5NYql"></a>
# 一周论文
<a name="FNx6m"></a>
### **[PDF]** [Design of a dual-issue **RISC**-**V **processor](https://iopscience.iop.org/article/10.1088/1742-6596/1693/1/012192/pdf)
Z Hongsheng, Z Jiang, Y Li - Journal of Physics: Conference Series, 2020<br />A dual-issue 32-bit **RISC**-**V **processor is designed and reported. In order to evaluate<br />the performance of the dual-issue processor, a single-issue processor based on the<br />open source **RISC**-**V **instruction set architecture is first designed for reference and it …<br />

<a name="XIw4L"></a>
### [Highly Reconfigurable Performance Monitoring Unit on **RISC**-**V**](https://ieeexplore.ieee.org/abstract/document/9278263/)
M Lei, TY Yin, YC Zhou, J Han - 2020 IEEE 15th International Conference on Solid …, 2020<br />A high reconfigurable performance monitoring unit (PMU) structure is proposed and<br />implemented to monitor and analyze processor events and tasks. In this paper 1, the<br />traditional PMU based on **RISC**-**V **is improved, so that the performance monitoring …
<a name="6YDmS"></a>
### [An Ultra-low-power High-precision Dynamic Gesture Recognition Coprocessor Based On **RISC**-**V **Architecture](https://ieeexplore.ieee.org/abstract/document/9278334/)
YL Zhang, WZ Wang, Q Li, ZY Jia, J Han, XY Zeng… - 2020 IEEE 15th …, 2020<br />Contactless Dynamic gesture recognition (DGR), which has the extreme advantages<br />of simple action, wide and strong application, faces challenges such as real-time,<br />long-time work, low power, high complex algorithm, and more. In this article, we …
<a name="XoX3m"></a>
### [VeNNus: An Artificial Intelligence Accelerator Based on **RISC**-**V **Architecture](https://link.springer.com/chapter/10.1007/978-981-15-8767-2_25)
S Harini, A Ravikumar, D Garg - … Conference on Computational Intelligence and Data …<br />Developing prototypes for systems with custom chips is the most recent<br />advancement in accelerator-centric architectures. The development of such<br />prototype is a challenging task but with the emergence of new open-source …
<a name="t9vqj"></a>
### [HPME: A High-Performance Hardware Memory Encryption Engine Based on **RISC**-**V **TEE](https://ieeexplore.ieee.org/abstract/document/9278286/)
T Yin, G Xin, J Han - 2020 IEEE 15th International Conference on Solid …, 2020<br />Encryption and integrity verification of memory content is very important, especially<br />for IoT devices. In this paper, a high-performance hardware memory encryption<br />engine integrated into **RISC**-**V **SoC is proposed. By applying this scheme, we …<br />

<a name="RjZ1a"></a>
### **[PDF]** [Implementation of a Memory Access Trace Unit for a **RISC**-**V **SoC](https://ls12-www.cs.tu-dortmund.de/daes/media/documents/theses/killinger.pdf)
M Killinger<br />One of the most important aspects of testing and analyzing embedded systems is the<br />system monitoring itself. Newly developed System on a Chip can be verified and<br />tested using simulation software, with the drawback of often being computationally …
<a name="DwhvJ"></a>
### [Design and Implementation of a Pipelined RV32IMC Processor with Interrupt Support for Large-Scale Wireless Sensor Networks](https://ieeexplore.ieee.org/abstract/document/9293798/)
MJ Neri, RI Ridao, VE Baylosis, PM Chua, AJ Tan… - 2020 IEEE REGION 10 …, 2020<br />… used. This paper presents a pipelined **RISC**- **V** RV32IMC processor with interrupt support<br />as a solution to this challenge … FPGA. Index Terms—**RISC**-**V**, Wireless Sensor Networks,<br />Internet of Things, FPGA, Pipelining I. INTRODUCTION …
<a name="LLB6u"></a>
### **[PDF]** [VSYNC: Push-Button Verification and Optimization for Synchronization Primitives on Weak Memory Models](https://asplos-conference.org/abstracts/asplos21-paper922-extended_abstract.pdf)
J Oberhauser, RL de Lima Chehab, D Behrens, M Fu…<br />… Systems 1. Motivation Modern multicore architectures, such as ARM, Power, and<br />**RISC**-**V**, follow weak memory models (WMMs) [4, 12, 17, 30], which allow them to<br />execute independent memory operations out of order. WMMs …
<a name="QbHFr"></a>
### **[PDF]** [NOREBA: A Compiler-Informed Non-Speculative Out-of-Order Commit Processor](https://asplos-conference.org/abstracts/asplos21-paper415-extended_abstract.pdf)
A Hajiabadi, A Diavastos, TE Carlson<br />… 4.3. Precise Exception Handling We build NOREBA processor on top of the<br />**RISC**-**V** ISA, which limits exceptions to floating point and memory-related events.<br />In **RISC**-**V** based systems, we can accrue floating-point excep- tions …
<a name="LGbua"></a>
### **[PDF]** [DSbD CHERI and Morello Capability Essential IP (Version 1)](https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-953.pdf)
RNM Watson, J Woodruff, A Joannou, SW Moore… - 2020<br />… adapted for CHERI-**RISC**-**V** implementations, including for capability compression •<br />[TagController]: Tag controller for emulating a tagged memory using a hierarchical<br />in- memory table developed for CHERI-MIPS and adapted …
<a name="sn6T6"></a>
### [ICCIDE 2020](https://link.springer.com/content/pdf/10.1007/978-981-15-8767-2.pdf)
N Chaki, J Pejas, N Devarakonda, RMR Kovvur<br />… 273 Diwakar Agarwal, Garima, and Atul Bansal VeNNus: An Artificial Intelligence<br />Accelerator Based on **RISC**-**V** Architecture..... 287 S. Harini, Aswathy Ravikumar, and<br />Dhruv Garg DDoS Attack Detection in SDN Using CUSUM …
<a name="KusdB"></a>
### **[PDF]** [When Application-Specific ISA Meets FPGAs: A Multi-Layer Virtualization Framework for Heterogeneous Cloud FPGAs](https://asplos-conference.org/abstracts/asplos21-paper79-extended_abstract.pdf)
Y Zha, J Li<br />… It inherits the advantages of the general-purpose ISA (eg, x86, PowerPC,<br />ARM and **RISC**-**V**) and decouples the software development from the<br />underlying ISA-based FPGA accelerators, thereby providing a simple software …
<a name="dyr94"></a>
### [BrowserVM: Running Unmodified Operating Systems and Applications in Browsers](https://ieeexplore.ieee.org/abstract/document/9284133/)
E Wen, J Warren, G Weber - 2020 IEEE International Conference on Web Services …, 2020<br />… is code. As a result, static binary translation is only applicable for certain RISC<br />instruction sets such as **RISC**-**V**, which are designed to have fixed-width instructions<br />and no data mixed with code. VI. HARDWARE EMULATION …
<a name="4FGrQ"></a>
### **[PDF]** [Exploration into the Use of a Software Defined Radio as a Low-Cost Radar Front-End](https://scholarsarchive.byu.edu/cgi/viewcontent.cgi?article=9742&context=etd)
AM Monk - 2020<br />… Unfortunately, this can add additional overhead since the operating system must be suited<br />for the instruction set of the processor, such as x86 (Intel proprietary), ARM (ARM<br />proprietary), **RISC**-**V** (open-source), etc. The final processor option is to use a computer …
<a name="gbKmQ"></a>
### **[PDF]** [Post-Quantum Hash-Based Signatures for Secure Boot](https://eprint.iacr.org/2020/1584.pdf)
P Kampanakis, P Panburana, M Curcio, C Shroff<br />… devices. [21] also demonstrated an efficient implementation of XMSS in constrained<br />IoT motes. [22] integrated XMSS in a SoC platform around **RISC**-**V** cores and evaluated<br />on an FPGA to show that it is very efficient. XMSS shares …<br />

<a name="vD563"></a>
### [Programmable Dictionary Code Compression for Instruction Stream Energy Efficiency](https://ieeexplore.ieee.org/abstract/document/9283578/)
J Multanen, K Hepola, P Jääskeläinen - 2020 IEEE 38th International Conference on …, 2020<br />… The proposed instruction compression scheme is evaluated using **RISC**-**V** as an<br />example instruction set architecture. The energy savings are compared to an<br />instruction scratch pad and a filter cache as the next level storage …
<a name="hQGqK"></a>
### [An Integrated SoC for Image Processing in Space Flight Instruments](https://ieeexplore.ieee.org/abstract/document/9278012/)
X Liu, J Shi, Z Su, L Li - 2020 IEEE 15th International Conference on Solid …, 2020<br />… A **RISC**-**V** processor is used in Image-SoC to implement control and monitoring functions.<br />The module composition and data processing process of SoC will be introduced in detail<br />below … Keywords- SoC, **RISC**-**V**, image process 1. Introduction …
<a name="usBNC"></a>
### [Design and Implementation of Cryptographic Instruction Set](https://ieeexplore.ieee.org/abstract/document/9278206/)
M Bie, W Li, T Chen, L Nan - 2020 IEEE 15th International Conference on Solid …, 2020<br />… and public ey. Then we extracts fine-grained common logic, designs corresponding<br />cryptographic arithmetic units, follows the **RISC**-**V** instruction set architecture, and<br />designs cryptographic extended instruction sets. Ariane, a …
<a name="QGEql"></a>
### [An Open-Source Scalable Thermal and Power Controller for HPC Processors](https://ieeexplore.ieee.org/abstract/document/9283560/)
G Bambini, R Balas, C Conficoni, A Tilli, L Benini… - 2020 IEEE 38th …, 2020<br />… In this paper, we propose an open-source PCS design, based on a parallel<br />ultra-low power microcontroller with **RISC**- **V** cores, and an open-source<br />software environment based on a Real-time operating system (RTOS) with …
<a name="vCwez"></a>
### [Design of Shape-Changeable Chiplet-Based Computers Using an Inductively Coupled Wireless Bus Interface](https://ieeexplore.ieee.org/abstract/document/9283582/)
J Kadomoto, H Irie, S Sakai - 2020 IEEE 38th International Conference on Computer …, 2020<br />… The prototype chip, which has a **RISC**-**V** processor core, and the wireless bus interface<br />fabricated in 0.18-μm CMOS technology validates that wireless data communication can<br />be achieved between two processor chips … The ISA of the processor core is **RISC**-**V** RV32I …
<a name="zmDNc"></a>
### **[PDF]** [Variable Precision Multiplication for Software-Based Neural Networks](https://schaumont.dyn.wpi.edu/schaum/pdf/papers/2020hpec.pdf)
R Singh, T Conroy, P Schaumont<br />… Experiments on **RISC**-**V** with varying levels of hardware-support show that<br />for data-widths common to neural network applica- tions, the bit-sliced code<br />produces a speedup over traditional methods, which leads to faster and …
<a name="NnVjo"></a>
### **[PDF]** [A Face Recognition Algorithm Based on Dual-Channel Images and VGG-cut Model](https://iopscience.iop.org/article/10.1088/1742-6596/1693/1/012151/pdf)
D Su, Y Li, Y Zhao, R Xu, B Yuan, W Wu - Journal of Physics: Conference Series, 2020<br />… The experimental results on a **RISC**-**V** embedded FPGA platform show that<br />compared with the ResNet model called in Dlib, the VGG-like model and<br />MobileFaceNet trained by Keras, our algorithm is increased by 240×, 88× …
<a name="zVF1f"></a>
### [EXTENDED MEMORY INTERFACE](https://www.freepatentsonline.com/y2020/0387444.html)
VS Ramesh, A Porterfield - US Patent App. 16/433,698, 2020<br />… The RISC device 536 can be a processing resource that can employ a reduced instruction<br />set architecture (ISA) such as a **RISC**-**V** ISA, however, embodiments are not limited to<br />**RISC**-**V** ISAs and other processing devices and/or ISAs can be used …
<a name="2Zmgp"></a>
### **[PDF]** [Directed Test Generation for Activation of Security Assertions in RTL Models](https://www.cise.ufl.edu/research/cad/Publications/todaes20assert.pdf)
H WITHARANA, Y LYU, P MISHRA<br />… wide variety of security assertions. Note that we have also utilized other SVA operators<br />for representing security assertions in NoC architectures as well as SweRV **RISC**-**V**<br />processor in Section 6.2. Moreover, some of the remaining …
<a name="i7Owp"></a>
### **[PDF]** [Efficient utilization of vector extensions in microprocessors](https://depositonce.tu-berlin.de/bitstream/11303/11929/4/pohl_angela.pdf)
A Pohl - 2020<br />Page 1. Efficient Utilization of Vector Extensions in Microprocessors vorgelegt von<br />Dipl.-Ing. Angela Pohl an der Fakultät IV - Elektrotechnik und Informatik der Technischen<br />Universität Berlin zur Erlangung des akademischen Grades …
<a name="rxVFa"></a>
### [Wasmachine: Bring the Edge up to Speed with A WebAssembly OS](https://ieeexplore.ieee.org/abstract/document/9284230/)
E Wen, G Weber - 2020 IEEE 13th International Conference on Cloud …, 2020<br />… x86 and armv8 hardware. In the future, we plan to support more modern CPU architec-<br />tures such as **RISC**-**V**. Our kernel is SMP-aware and can run processes in parallel<br />on multi-core hardware. To enable concurrent access …
<a name="bO4Gk"></a>
### **[PDF]** [Double-Odd Elliptic Curves](https://eprint.iacr.org/2020/1558.pdf)
T Pornin<br />Page 1. Double-Odd Elliptic Curves Thomas Pornin NCC Group, thomas.pornin@<br />[nccgroup.com](http://nccgroup.com/) December, Abstract. This article explores the use of elliptic curves<br />with order r = mod , which we call double-odd elliptic curves …
<a name="GPJNw"></a>
### **[PDF]** [SECURE RULE MATCHING OF SIGNATURES IN DATA TRAFFIC WITH MACHINE LEARNING APPROACHES](https://dalspace.library.dal.ca/bitstream/handle/10222/80113/Nemati-Mohamadamin-MSc-CSCI-December-2020.pdf?sequence=1&isAllowed=y)
M Nemati - 2020<br />Page 1. SECURE RULE MATCHING OF SIGNATURES IN DATA TRAFFIC WITH MACHINE<br />LEARNING APPROACHES by Mohamadamin Nemati Submitted in partial fulfillment of the<br />requirements for the degree of Master of Computer Science at …
<a name="jjDd6"></a>
### [POINT-TO-POINT MODULE CONNECTION INTERFACE FOR INTEGRATED CIRCUIT GENERATION](https://www.freepatentsonline.com/y2020/0387659.html)
M Wachs, H Cook, WW Terpstra - US Patent App. 16/851,966, 2020<br />… identified by the design parameters data structure. The existing toolchain or software<br />development kit (eg, a **RISC**-**V** toolchain/SDK) may be set up using conventions suitable<br />for configurability. For example, the existing toolchain or …<br />

<a name="zlKbn"></a>
### [Full-Custom Implementation of Analog and Mixed-Signal Circuits](https://books.google.com/books?hl=en&lr=&id=GqQPEAAAQBAJ&oi=fnd&pg=PA263&ots=A8rx2VPQ8-&sig=-kd_w-V79rnymexwO6FImRaJP9Q)
G Leger, A Gines - Silicon Systems For Wireless Lan, 2020 - books.google.com<br />The architecture choice and the proper sizing of the RF transceiver entails a large part of a<br />successful design. Figure 10.1 shows an example of such an architecture. The RF-MIMO<br />transmitter uses a direct-up-conversion architecture. The baseband provides digital in-phase …<br />


---

RISC-V与芯片评论编辑部 - RISC-V和芯片动态周报<br />每周六发布<br />欢迎批评，指正，评论和加入<br />
<br />关于本刊: 

- 非特殊注明，本刊消息均来自于网络，如有版权问题，我们会立刻处理。
- [本刊部分消息来源](https://www.yuque.com/riscv/rvnews/overview#vHVQ5)




| 语雀 | 微信公众号 | Gitee | Github | Inspur |
| :---: | :---: | :---: | :---: | --- |
| <br />[RISC-V和芯片动态简报](https://www.yuque.com/riscv/rvnews)<br />[riscv  rvnews](https://www.yuque.com/riscv/rvnews) | 高效服务器和存储技术国家重点实验室<br />![image.png](https://cdn.nlark.com/yuque/0/2020/png/1541992/1608207453103-7b2eb8ee-1087-4e91-b124-0f9d394ef0bb.png#align=left&display=inline&height=139&margin=%5Bobject%20Object%5D&name=image.png&originHeight=139&originWidth=138&size=34726&status=done&style=none&width=138) | [inspur-risc-v  RVWeekly](https://gitee.com/inspur-risc-v/RVWeekly) | [inspur-risc-v  RVWeekly](https://github.com/inspur-risc-v/RVWeekly) | [riscv  RVWeekly](http://open.inspur.com/riscv/RVWeekly) |


<br />

