#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x152f04220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152f044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x152f04610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152f04d70_0 .net "in", 31 0, o0x148008010;  0 drivers
v0x152f14d60_0 .var "out", 31 0;
S_0x152f04780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f14e20_0 .net "clk", 0 0, o0x1480080d0;  0 drivers
o0x148008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152f14ec0_0 .net "data_address", 31 0, o0x148008100;  0 drivers
o0x148008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f14f70_0 .net "data_read", 0 0, o0x148008130;  0 drivers
v0x152f15020_0 .var "data_readdata", 31 0;
o0x148008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f150d0_0 .net "data_write", 0 0, o0x148008190;  0 drivers
o0x1480081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152f151b0_0 .net "data_writedata", 31 0, o0x1480081c0;  0 drivers
S_0x152f049a0 .scope module, "mult_tb" "mult_tb" 6 1;
 .timescale 0 0;
v0x152f21d60_0 .net "active", 0 0, L_0x152f2aa70;  1 drivers
v0x152f21e10_0 .var "clk", 0 0;
v0x152f21f20_0 .var "clk_enable", 0 0;
v0x152f21fb0_0 .net "data_address", 31 0, v0x152f1fd40_0;  1 drivers
v0x152f22040_0 .net "data_read", 0 0, L_0x152f2a0b0;  1 drivers
v0x152f220d0_0 .var "data_readdata", 31 0;
v0x152f22160_0 .net "data_write", 0 0, L_0x152f29b40;  1 drivers
v0x152f221f0_0 .net "data_writedata", 31 0, v0x152f18b50_0;  1 drivers
v0x152f222c0_0 .net "instr_address", 31 0, L_0x152f2aba0;  1 drivers
v0x152f223d0_0 .var "instr_readdata", 31 0;
v0x152f22460_0 .net "register_v0", 31 0, L_0x152f283f0;  1 drivers
v0x152f22530_0 .var "reset", 0 0;
S_0x152f152f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x152f049a0;
 .timescale 0 0;
v0x152f154c0_0 .var "expected", 63 0;
v0x152f15580_0 .var "funct", 5 0;
v0x152f15630_0 .var "i", 4 0;
v0x152f156f0_0 .var "imm", 15 0;
v0x152f157a0_0 .var "imm_instr", 31 0;
v0x152f15890_0 .var "opcode", 5 0;
v0x152f15940_0 .var "r_instr", 31 0;
v0x152f159f0_0 .var "rd", 4 0;
v0x152f15aa0_0 .var "rs", 4 0;
v0x152f15bb0_0 .var "rt", 4 0;
v0x152f15c60_0 .var "shamt", 4 0;
v0x152f15d10_0 .var "test", 31 0;
E_0x152f043e0 .event posedge, v0x152f18e60_0;
S_0x152f15dc0 .scope module, "dut" "mips_cpu_harvard" 6 135, 7 1 0, S_0x152f049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x152f235b0 .functor OR 1, L_0x152f23260, L_0x152f23470, C4<0>, C4<0>;
L_0x152f236a0 .functor BUFZ 1, L_0x152f22d50, C4<0>, C4<0>, C4<0>;
L_0x152f23ad0 .functor AND 1, L_0x152f22d50, L_0x152f23c20, C4<1>, C4<1>;
L_0x152f23da0 .functor OR 1, L_0x152f23ad0, L_0x152f23b40, C4<0>, C4<0>;
L_0x152f23ed0 .functor OR 1, L_0x152f23da0, L_0x152f23950, C4<0>, C4<0>;
L_0x152f23ff0 .functor OR 1, L_0x152f23ed0, L_0x152f25290, C4<0>, C4<0>;
L_0x152f240a0 .functor OR 1, L_0x152f23ff0, L_0x152f24d20, C4<0>, C4<0>;
L_0x152f24c30 .functor AND 1, L_0x152f24740, L_0x152f24860, C4<1>, C4<1>;
L_0x152f24d20 .functor OR 1, L_0x152f244e0, L_0x152f24c30, C4<0>, C4<0>;
L_0x152f25290 .functor AND 1, L_0x152f24a10, L_0x152f24f40, C4<1>, C4<1>;
L_0x152f257f0 .functor OR 1, L_0x152f25130, L_0x152f25460, C4<0>, C4<0>;
L_0x152f23870 .functor OR 1, L_0x152f25be0, L_0x152f25e90, C4<0>, C4<0>;
L_0x152f261c0 .functor AND 1, L_0x152f256b0, L_0x152f23870, C4<1>, C4<1>;
L_0x152f263c0 .functor OR 1, L_0x152f26050, L_0x152f26500, C4<0>, C4<0>;
L_0x152f26850 .functor OR 1, L_0x152f263c0, L_0x152f26730, C4<0>, C4<0>;
L_0x152f262b0 .functor AND 1, L_0x152f22d50, L_0x152f26850, C4<1>, C4<1>;
L_0x152f265e0 .functor AND 1, L_0x152f22d50, L_0x152f26a40, C4<1>, C4<1>;
L_0x152f26900 .functor AND 1, L_0x152f22d50, L_0x152f24b10, C4<1>, C4<1>;
L_0x152f27500 .functor AND 1, v0x152f1fc20_0, v0x152f21a60_0, C4<1>, C4<1>;
L_0x152f27570 .functor AND 1, L_0x152f27500, L_0x152f240a0, C4<1>, C4<1>;
L_0x152f276a0 .functor OR 1, L_0x152f24d20, L_0x152f25290, C4<0>, C4<0>;
L_0x152f28460 .functor BUFZ 32, L_0x152f28050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152f28550 .functor BUFZ 32, L_0x152f28300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152f294c0 .functor AND 1, v0x152f21f20_0, L_0x152f262b0, C4<1>, C4<1>;
L_0x152f29530 .functor AND 1, L_0x152f294c0, v0x152f1fc20_0, C4<1>, C4<1>;
L_0x152f27d70 .functor AND 1, L_0x152f29530, L_0x152f29710, C4<1>, C4<1>;
L_0x152f299f0 .functor AND 1, v0x152f1fc20_0, v0x152f21a60_0, C4<1>, C4<1>;
L_0x152f29b40 .functor AND 1, L_0x152f299f0, L_0x152f24270, C4<1>, C4<1>;
L_0x152f297b0 .functor OR 1, L_0x152f29bf0, L_0x152f29c90, C4<0>, C4<0>;
L_0x152f2a040 .functor AND 1, L_0x152f297b0, L_0x152f298a0, C4<1>, C4<1>;
L_0x152f2a0b0 .functor OR 1, L_0x152f23950, L_0x152f2a040, C4<0>, C4<0>;
L_0x152f2aa70 .functor BUFZ 1, v0x152f1fc20_0, C4<0>, C4<0>, C4<0>;
L_0x152f2aba0 .functor BUFZ 32, v0x152f1fcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152f1aef0_0 .net *"_ivl_100", 31 0, L_0x152f24ea0;  1 drivers
L_0x1480404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1af80_0 .net *"_ivl_103", 25 0, L_0x1480404d8;  1 drivers
L_0x148040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1b010_0 .net/2u *"_ivl_104", 31 0, L_0x148040520;  1 drivers
v0x152f1b0a0_0 .net *"_ivl_106", 0 0, L_0x152f24a10;  1 drivers
v0x152f1b130_0 .net *"_ivl_109", 5 0, L_0x152f25090;  1 drivers
L_0x148040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x152f1b1d0_0 .net/2u *"_ivl_110", 5 0, L_0x148040568;  1 drivers
v0x152f1b280_0 .net *"_ivl_112", 0 0, L_0x152f24f40;  1 drivers
v0x152f1b320_0 .net *"_ivl_116", 31 0, L_0x152f253c0;  1 drivers
L_0x1480405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1b3d0_0 .net *"_ivl_119", 25 0, L_0x1480405b0;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x152f1b4e0_0 .net/2u *"_ivl_12", 5 0, L_0x1480400a0;  1 drivers
L_0x1480405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x152f1b590_0 .net/2u *"_ivl_120", 31 0, L_0x1480405f8;  1 drivers
v0x152f1b640_0 .net *"_ivl_122", 0 0, L_0x152f25130;  1 drivers
v0x152f1b6e0_0 .net *"_ivl_124", 31 0, L_0x152f255d0;  1 drivers
L_0x148040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1b790_0 .net *"_ivl_127", 25 0, L_0x148040640;  1 drivers
L_0x148040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152f1b840_0 .net/2u *"_ivl_128", 31 0, L_0x148040688;  1 drivers
v0x152f1b8f0_0 .net *"_ivl_130", 0 0, L_0x152f25460;  1 drivers
v0x152f1b990_0 .net *"_ivl_134", 31 0, L_0x152f25940;  1 drivers
L_0x1480406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1bb20_0 .net *"_ivl_137", 25 0, L_0x1480406d0;  1 drivers
L_0x148040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1bbb0_0 .net/2u *"_ivl_138", 31 0, L_0x148040718;  1 drivers
v0x152f1bc60_0 .net *"_ivl_140", 0 0, L_0x152f256b0;  1 drivers
v0x152f1bd00_0 .net *"_ivl_143", 5 0, L_0x152f25cf0;  1 drivers
L_0x148040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x152f1bdb0_0 .net/2u *"_ivl_144", 5 0, L_0x148040760;  1 drivers
v0x152f1be60_0 .net *"_ivl_146", 0 0, L_0x152f25be0;  1 drivers
v0x152f1bf00_0 .net *"_ivl_149", 5 0, L_0x152f25fb0;  1 drivers
L_0x1480407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x152f1bfb0_0 .net/2u *"_ivl_150", 5 0, L_0x1480407a8;  1 drivers
v0x152f1c060_0 .net *"_ivl_152", 0 0, L_0x152f25e90;  1 drivers
v0x152f1c100_0 .net *"_ivl_155", 0 0, L_0x152f23870;  1 drivers
v0x152f1c1a0_0 .net *"_ivl_159", 1 0, L_0x152f26320;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x152f1c250_0 .net/2u *"_ivl_16", 5 0, L_0x1480400e8;  1 drivers
L_0x1480407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x152f1c300_0 .net/2u *"_ivl_160", 1 0, L_0x1480407f0;  1 drivers
v0x152f1c3b0_0 .net *"_ivl_162", 0 0, L_0x152f26050;  1 drivers
L_0x148040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x152f1c450_0 .net/2u *"_ivl_164", 5 0, L_0x148040838;  1 drivers
v0x152f1c500_0 .net *"_ivl_166", 0 0, L_0x152f26500;  1 drivers
v0x152f1ba30_0 .net *"_ivl_169", 0 0, L_0x152f263c0;  1 drivers
L_0x148040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x152f1c790_0 .net/2u *"_ivl_170", 5 0, L_0x148040880;  1 drivers
v0x152f1c820_0 .net *"_ivl_172", 0 0, L_0x152f26730;  1 drivers
v0x152f1c8b0_0 .net *"_ivl_175", 0 0, L_0x152f26850;  1 drivers
L_0x1480408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x152f1c940_0 .net/2u *"_ivl_178", 5 0, L_0x1480408c8;  1 drivers
v0x152f1c9e0_0 .net *"_ivl_180", 0 0, L_0x152f26a40;  1 drivers
L_0x148040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x152f1ca80_0 .net/2u *"_ivl_184", 5 0, L_0x148040910;  1 drivers
v0x152f1cb30_0 .net *"_ivl_186", 0 0, L_0x152f24b10;  1 drivers
L_0x148040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x152f1cbd0_0 .net/2u *"_ivl_194", 4 0, L_0x148040958;  1 drivers
v0x152f1cc80_0 .net *"_ivl_197", 4 0, L_0x152f27130;  1 drivers
v0x152f1cd30_0 .net *"_ivl_199", 4 0, L_0x152f26fc0;  1 drivers
v0x152f1cde0_0 .net *"_ivl_20", 31 0, L_0x152f230c0;  1 drivers
v0x152f1ce90_0 .net *"_ivl_200", 4 0, L_0x152f27060;  1 drivers
v0x152f1cf40_0 .net *"_ivl_205", 0 0, L_0x152f27500;  1 drivers
v0x152f1cfe0_0 .net *"_ivl_209", 0 0, L_0x152f276a0;  1 drivers
L_0x1480409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x152f1d080_0 .net/2u *"_ivl_210", 31 0, L_0x1480409a0;  1 drivers
v0x152f1d130_0 .net *"_ivl_212", 31 0, L_0x152f26690;  1 drivers
v0x152f1d1e0_0 .net *"_ivl_214", 31 0, L_0x152f271d0;  1 drivers
v0x152f1d290_0 .net *"_ivl_216", 31 0, L_0x152f27a40;  1 drivers
v0x152f1d340_0 .net *"_ivl_218", 31 0, L_0x152f27900;  1 drivers
v0x152f1d3f0_0 .net *"_ivl_227", 0 0, L_0x152f294c0;  1 drivers
v0x152f1d490_0 .net *"_ivl_229", 0 0, L_0x152f29530;  1 drivers
L_0x148040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1d530_0 .net *"_ivl_23", 25 0, L_0x148040130;  1 drivers
v0x152f1d5e0_0 .net *"_ivl_230", 31 0, L_0x152f29670;  1 drivers
L_0x148040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1d690_0 .net *"_ivl_233", 30 0, L_0x148040ac0;  1 drivers
L_0x148040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152f1d740_0 .net/2u *"_ivl_234", 31 0, L_0x148040b08;  1 drivers
v0x152f1d7f0_0 .net *"_ivl_236", 0 0, L_0x152f29710;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152f1d890_0 .net/2u *"_ivl_24", 31 0, L_0x148040178;  1 drivers
v0x152f1d940_0 .net *"_ivl_241", 0 0, L_0x152f299f0;  1 drivers
L_0x148040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x152f1d9e0_0 .net/2u *"_ivl_244", 5 0, L_0x148040b50;  1 drivers
L_0x148040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x152f1da90_0 .net/2u *"_ivl_248", 5 0, L_0x148040b98;  1 drivers
v0x152f1db40_0 .net *"_ivl_255", 0 0, L_0x152f298a0;  1 drivers
v0x152f1c5a0_0 .net *"_ivl_257", 0 0, L_0x152f2a040;  1 drivers
v0x152f1c640_0 .net *"_ivl_26", 0 0, L_0x152f23260;  1 drivers
v0x152f1c6e0_0 .net *"_ivl_261", 15 0, L_0x152f2a4e0;  1 drivers
v0x152f1dbd0_0 .net *"_ivl_262", 17 0, L_0x152f29d70;  1 drivers
L_0x148040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152f1dc80_0 .net *"_ivl_265", 1 0, L_0x148040c28;  1 drivers
v0x152f1dd30_0 .net *"_ivl_268", 15 0, L_0x152f2a790;  1 drivers
L_0x148040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152f1dde0_0 .net *"_ivl_270", 1 0, L_0x148040c70;  1 drivers
v0x152f1de90_0 .net *"_ivl_273", 0 0, L_0x152f2a6c0;  1 drivers
L_0x148040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x152f1df40_0 .net/2u *"_ivl_274", 13 0, L_0x148040cb8;  1 drivers
L_0x148040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1dff0_0 .net/2u *"_ivl_276", 13 0, L_0x148040d00;  1 drivers
v0x152f1e0a0_0 .net *"_ivl_278", 13 0, L_0x152f2a830;  1 drivers
v0x152f1e150_0 .net *"_ivl_28", 31 0, L_0x152f23380;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1e200_0 .net *"_ivl_31", 25 0, L_0x1480401c0;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152f1e2b0_0 .net/2u *"_ivl_32", 31 0, L_0x148040208;  1 drivers
v0x152f1e360_0 .net *"_ivl_34", 0 0, L_0x152f23470;  1 drivers
v0x152f1e400_0 .net *"_ivl_4", 31 0, L_0x152f22c20;  1 drivers
v0x152f1e4b0_0 .net *"_ivl_41", 2 0, L_0x152f23750;  1 drivers
L_0x148040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x152f1e560_0 .net/2u *"_ivl_42", 2 0, L_0x148040250;  1 drivers
v0x152f1e610_0 .net *"_ivl_47", 2 0, L_0x152f23a30;  1 drivers
L_0x148040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x152f1e6c0_0 .net/2u *"_ivl_48", 2 0, L_0x148040298;  1 drivers
v0x152f1e770_0 .net *"_ivl_53", 0 0, L_0x152f23c20;  1 drivers
v0x152f1e810_0 .net *"_ivl_55", 0 0, L_0x152f23ad0;  1 drivers
v0x152f1e8b0_0 .net *"_ivl_57", 0 0, L_0x152f23da0;  1 drivers
v0x152f1e950_0 .net *"_ivl_59", 0 0, L_0x152f23ed0;  1 drivers
v0x152f1e9f0_0 .net *"_ivl_61", 0 0, L_0x152f23ff0;  1 drivers
v0x152f1ea90_0 .net *"_ivl_65", 2 0, L_0x152f241b0;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x152f1eb40_0 .net/2u *"_ivl_66", 2 0, L_0x1480402e0;  1 drivers
L_0x148040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1ebf0_0 .net *"_ivl_7", 25 0, L_0x148040010;  1 drivers
v0x152f1eca0_0 .net *"_ivl_70", 31 0, L_0x152f24440;  1 drivers
L_0x148040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1ed50_0 .net *"_ivl_73", 25 0, L_0x148040328;  1 drivers
L_0x148040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x152f1ee00_0 .net/2u *"_ivl_74", 31 0, L_0x148040370;  1 drivers
v0x152f1eeb0_0 .net *"_ivl_76", 0 0, L_0x152f244e0;  1 drivers
v0x152f1ef50_0 .net *"_ivl_78", 31 0, L_0x152f246a0;  1 drivers
L_0x148040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1f000_0 .net/2u *"_ivl_8", 31 0, L_0x148040058;  1 drivers
L_0x1480403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1f0b0_0 .net *"_ivl_81", 25 0, L_0x1480403b8;  1 drivers
L_0x148040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152f1f160_0 .net/2u *"_ivl_82", 31 0, L_0x148040400;  1 drivers
v0x152f1f210_0 .net *"_ivl_84", 0 0, L_0x152f24740;  1 drivers
v0x152f1f2b0_0 .net *"_ivl_87", 0 0, L_0x152f24600;  1 drivers
v0x152f1f360_0 .net *"_ivl_88", 31 0, L_0x152f24910;  1 drivers
L_0x148040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f1f410_0 .net *"_ivl_91", 30 0, L_0x148040448;  1 drivers
L_0x148040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152f1f4c0_0 .net/2u *"_ivl_92", 31 0, L_0x148040490;  1 drivers
v0x152f1f570_0 .net *"_ivl_94", 0 0, L_0x152f24860;  1 drivers
v0x152f1f610_0 .net *"_ivl_97", 0 0, L_0x152f24c30;  1 drivers
v0x152f1f6b0_0 .net "active", 0 0, L_0x152f2aa70;  alias, 1 drivers
v0x152f1f750_0 .net "alu_op1", 31 0, L_0x152f28460;  1 drivers
v0x152f1f7f0_0 .net "alu_op2", 31 0, L_0x152f28550;  1 drivers
v0x152f1f890_0 .net "alui_instr", 0 0, L_0x152f23b40;  1 drivers
v0x152f1f930_0 .net "b_flag", 0 0, v0x152f16a10_0;  1 drivers
v0x152f1f9e0_0 .net "b_imm", 17 0, L_0x152f2a5a0;  1 drivers
v0x152f1fa70_0 .net "b_offset", 31 0, L_0x152f2a990;  1 drivers
v0x152f1fb00_0 .net "clk", 0 0, v0x152f21e10_0;  1 drivers
v0x152f1fb90_0 .net "clk_enable", 0 0, v0x152f21f20_0;  1 drivers
v0x152f1fc20_0 .var "cpu_active", 0 0;
v0x152f1fcb0_0 .var "curr_addr", 31 0;
v0x152f1fd40_0 .var "data_address", 31 0;
v0x152f1fde0_0 .net "data_read", 0 0, L_0x152f2a0b0;  alias, 1 drivers
v0x152f1fe80_0 .net "data_readdata", 31 0, v0x152f220d0_0;  1 drivers
v0x152f1ff60_0 .net "data_write", 0 0, L_0x152f29b40;  alias, 1 drivers
v0x152f20000_0 .net "data_writedata", 31 0, v0x152f18b50_0;  alias, 1 drivers
v0x152f200a0_0 .var "delay_slot", 31 0;
v0x152f20140_0 .net "effective_addr", 31 0, v0x152f16dd0_0;  1 drivers
v0x152f201e0_0 .net "funct_code", 5 0, L_0x152f22b80;  1 drivers
v0x152f20290_0 .net "hi_out", 31 0, v0x152f18f10_0;  1 drivers
v0x152f20350_0 .net "hl_reg_enable", 0 0, L_0x152f27d70;  1 drivers
v0x152f20420_0 .net "instr_address", 31 0, L_0x152f2aba0;  alias, 1 drivers
v0x152f204c0_0 .net "instr_opcode", 5 0, L_0x152f22a20;  1 drivers
v0x152f20560_0 .net "instr_readdata", 31 0, v0x152f223d0_0;  1 drivers
v0x152f20630_0 .net "j_imm", 0 0, L_0x152f257f0;  1 drivers
v0x152f206d0_0 .net "j_reg", 0 0, L_0x152f261c0;  1 drivers
v0x152f20770_0 .net "link_const", 0 0, L_0x152f24d20;  1 drivers
v0x152f20810_0 .net "link_reg", 0 0, L_0x152f25290;  1 drivers
v0x152f208b0_0 .net "lo_out", 31 0, v0x152f19640_0;  1 drivers
v0x152f20950_0 .net "load_data", 31 0, v0x152f17ec0_0;  1 drivers
v0x152f20a00_0 .net "load_instr", 0 0, L_0x152f23950;  1 drivers
v0x152f20a90_0 .net "lw", 0 0, L_0x152f22e70;  1 drivers
v0x152f20b30_0 .net "mfhi", 0 0, L_0x152f265e0;  1 drivers
v0x152f20bd0_0 .net "mflo", 0 0, L_0x152f26900;  1 drivers
v0x152f20c70_0 .net "movefrom", 0 0, L_0x152f235b0;  1 drivers
v0x152f20d10_0 .net "muldiv", 0 0, L_0x152f262b0;  1 drivers
v0x152f20db0_0 .var "next_delay_slot", 31 0;
v0x152f20e60_0 .net "partial_store", 0 0, L_0x152f297b0;  1 drivers
v0x152f20f00_0 .net "r_format", 0 0, L_0x152f22d50;  1 drivers
v0x152f20fa0_0 .net "reg_a_read_data", 31 0, L_0x152f28050;  1 drivers
v0x152f21060_0 .net "reg_a_read_index", 4 0, L_0x152f26ee0;  1 drivers
v0x152f21110_0 .net "reg_b_read_data", 31 0, L_0x152f28300;  1 drivers
v0x152f211a0_0 .net "reg_b_read_index", 4 0, L_0x152f26b20;  1 drivers
v0x152f21260_0 .net "reg_dst", 0 0, L_0x152f236a0;  1 drivers
v0x152f212f0_0 .net "reg_write", 0 0, L_0x152f240a0;  1 drivers
v0x152f21390_0 .net "reg_write_data", 31 0, L_0x152f27cd0;  1 drivers
v0x152f21450_0 .net "reg_write_enable", 0 0, L_0x152f27570;  1 drivers
v0x152f21500_0 .net "reg_write_index", 4 0, L_0x152f273a0;  1 drivers
v0x152f215b0_0 .net "register_v0", 31 0, L_0x152f283f0;  alias, 1 drivers
v0x152f21660_0 .net "reset", 0 0, v0x152f22530_0;  1 drivers
v0x152f216f0_0 .net "result", 31 0, v0x152f17220_0;  1 drivers
v0x152f217a0_0 .net "result_hi", 31 0, v0x152f16bc0_0;  1 drivers
v0x152f21870_0 .net "result_lo", 31 0, v0x152f16d20_0;  1 drivers
v0x152f21940_0 .net "sb", 0 0, L_0x152f29bf0;  1 drivers
v0x152f219d0_0 .net "sh", 0 0, L_0x152f29c90;  1 drivers
v0x152f21a60_0 .var "state", 0 0;
v0x152f21b00_0 .net "store_instr", 0 0, L_0x152f24270;  1 drivers
v0x152f21ba0_0 .net "sw", 0 0, L_0x152f22fe0;  1 drivers
E_0x152f15830/0 .event edge, v0x152f16a10_0, v0x152f200a0_0, v0x152f1fa70_0, v0x152f20630_0;
E_0x152f15830/1 .event edge, v0x152f16c70_0, v0x152f206d0_0, v0x152f1a300_0;
E_0x152f15830 .event/or E_0x152f15830/0, E_0x152f15830/1;
E_0x152f16150 .event edge, v0x152f18830_0, v0x152f16dd0_0;
L_0x152f22a20 .part v0x152f223d0_0, 26, 6;
L_0x152f22b80 .part v0x152f223d0_0, 0, 6;
L_0x152f22c20 .concat [ 6 26 0 0], L_0x152f22a20, L_0x148040010;
L_0x152f22d50 .cmp/eq 32, L_0x152f22c20, L_0x148040058;
L_0x152f22e70 .cmp/eq 6, L_0x152f22a20, L_0x1480400a0;
L_0x152f22fe0 .cmp/eq 6, L_0x152f22a20, L_0x1480400e8;
L_0x152f230c0 .concat [ 6 26 0 0], L_0x152f22a20, L_0x148040130;
L_0x152f23260 .cmp/eq 32, L_0x152f230c0, L_0x148040178;
L_0x152f23380 .concat [ 6 26 0 0], L_0x152f22a20, L_0x1480401c0;
L_0x152f23470 .cmp/eq 32, L_0x152f23380, L_0x148040208;
L_0x152f23750 .part L_0x152f22a20, 3, 3;
L_0x152f23950 .cmp/eq 3, L_0x152f23750, L_0x148040250;
L_0x152f23a30 .part L_0x152f22a20, 3, 3;
L_0x152f23b40 .cmp/eq 3, L_0x152f23a30, L_0x148040298;
L_0x152f23c20 .reduce/nor L_0x152f262b0;
L_0x152f241b0 .part L_0x152f22a20, 3, 3;
L_0x152f24270 .cmp/eq 3, L_0x152f241b0, L_0x1480402e0;
L_0x152f24440 .concat [ 6 26 0 0], L_0x152f22a20, L_0x148040328;
L_0x152f244e0 .cmp/eq 32, L_0x152f24440, L_0x148040370;
L_0x152f246a0 .concat [ 6 26 0 0], L_0x152f22a20, L_0x1480403b8;
L_0x152f24740 .cmp/eq 32, L_0x152f246a0, L_0x148040400;
L_0x152f24600 .part v0x152f223d0_0, 20, 1;
L_0x152f24910 .concat [ 1 31 0 0], L_0x152f24600, L_0x148040448;
L_0x152f24860 .cmp/eq 32, L_0x152f24910, L_0x148040490;
L_0x152f24ea0 .concat [ 6 26 0 0], L_0x152f22a20, L_0x1480404d8;
L_0x152f24a10 .cmp/eq 32, L_0x152f24ea0, L_0x148040520;
L_0x152f25090 .part v0x152f223d0_0, 0, 6;
L_0x152f24f40 .cmp/eq 6, L_0x152f25090, L_0x148040568;
L_0x152f253c0 .concat [ 6 26 0 0], L_0x152f22a20, L_0x1480405b0;
L_0x152f25130 .cmp/eq 32, L_0x152f253c0, L_0x1480405f8;
L_0x152f255d0 .concat [ 6 26 0 0], L_0x152f22a20, L_0x148040640;
L_0x152f25460 .cmp/eq 32, L_0x152f255d0, L_0x148040688;
L_0x152f25940 .concat [ 6 26 0 0], L_0x152f22a20, L_0x1480406d0;
L_0x152f256b0 .cmp/eq 32, L_0x152f25940, L_0x148040718;
L_0x152f25cf0 .part v0x152f223d0_0, 0, 6;
L_0x152f25be0 .cmp/eq 6, L_0x152f25cf0, L_0x148040760;
L_0x152f25fb0 .part v0x152f223d0_0, 0, 6;
L_0x152f25e90 .cmp/eq 6, L_0x152f25fb0, L_0x1480407a8;
L_0x152f26320 .part L_0x152f22b80, 3, 2;
L_0x152f26050 .cmp/eq 2, L_0x152f26320, L_0x1480407f0;
L_0x152f26500 .cmp/eq 6, L_0x152f22b80, L_0x148040838;
L_0x152f26730 .cmp/eq 6, L_0x152f22b80, L_0x148040880;
L_0x152f26a40 .cmp/eq 6, L_0x152f22b80, L_0x1480408c8;
L_0x152f24b10 .cmp/eq 6, L_0x152f22b80, L_0x148040910;
L_0x152f26ee0 .part v0x152f223d0_0, 21, 5;
L_0x152f26b20 .part v0x152f223d0_0, 16, 5;
L_0x152f27130 .part v0x152f223d0_0, 11, 5;
L_0x152f26fc0 .part v0x152f223d0_0, 16, 5;
L_0x152f27060 .functor MUXZ 5, L_0x152f26fc0, L_0x152f27130, L_0x152f236a0, C4<>;
L_0x152f273a0 .functor MUXZ 5, L_0x152f27060, L_0x148040958, L_0x152f24d20, C4<>;
L_0x152f26690 .arith/sum 32, v0x152f200a0_0, L_0x1480409a0;
L_0x152f271d0 .functor MUXZ 32, v0x152f17220_0, v0x152f17ec0_0, L_0x152f23950, C4<>;
L_0x152f27a40 .functor MUXZ 32, L_0x152f271d0, v0x152f19640_0, L_0x152f26900, C4<>;
L_0x152f27900 .functor MUXZ 32, L_0x152f27a40, v0x152f18f10_0, L_0x152f265e0, C4<>;
L_0x152f27cd0 .functor MUXZ 32, L_0x152f27900, L_0x152f26690, L_0x152f276a0, C4<>;
L_0x152f29670 .concat [ 1 31 0 0], v0x152f21a60_0, L_0x148040ac0;
L_0x152f29710 .cmp/eq 32, L_0x152f29670, L_0x148040b08;
L_0x152f29bf0 .cmp/eq 6, L_0x152f22a20, L_0x148040b50;
L_0x152f29c90 .cmp/eq 6, L_0x152f22a20, L_0x148040b98;
L_0x152f298a0 .reduce/nor v0x152f21a60_0;
L_0x152f2a4e0 .part v0x152f223d0_0, 0, 16;
L_0x152f29d70 .concat [ 16 2 0 0], L_0x152f2a4e0, L_0x148040c28;
L_0x152f2a790 .part L_0x152f29d70, 0, 16;
L_0x152f2a5a0 .concat [ 2 16 0 0], L_0x148040c70, L_0x152f2a790;
L_0x152f2a6c0 .part L_0x152f2a5a0, 17, 1;
L_0x152f2a830 .functor MUXZ 14, L_0x148040d00, L_0x148040cb8, L_0x152f2a6c0, C4<>;
L_0x152f2a990 .concat [ 18 14 0 0], L_0x152f2a5a0, L_0x152f2a830;
S_0x152f16180 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x152f164e0_0 .net *"_ivl_10", 15 0, L_0x152f28e50;  1 drivers
L_0x148040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152f165a0_0 .net/2u *"_ivl_14", 15 0, L_0x148040a78;  1 drivers
v0x152f16650_0 .net *"_ivl_17", 15 0, L_0x152f28f90;  1 drivers
v0x152f16710_0 .net *"_ivl_5", 0 0, L_0x152f287a0;  1 drivers
v0x152f167c0_0 .net *"_ivl_6", 15 0, L_0x152f25d90;  1 drivers
v0x152f168b0_0 .net *"_ivl_9", 15 0, L_0x152f28b50;  1 drivers
v0x152f16960_0 .net "addr_rt", 4 0, L_0x152f29200;  1 drivers
v0x152f16a10_0 .var "b_flag", 0 0;
v0x152f16ab0_0 .net "funct", 5 0, L_0x152f27790;  1 drivers
v0x152f16bc0_0 .var "hi", 31 0;
v0x152f16c70_0 .net "instructionword", 31 0, v0x152f223d0_0;  alias, 1 drivers
v0x152f16d20_0 .var "lo", 31 0;
v0x152f16dd0_0 .var "memaddroffset", 31 0;
v0x152f16e80_0 .var "multresult", 63 0;
v0x152f16f30_0 .net "op1", 31 0, L_0x152f28460;  alias, 1 drivers
v0x152f16fe0_0 .net "op2", 31 0, L_0x152f28550;  alias, 1 drivers
v0x152f17090_0 .net "opcode", 5 0, L_0x152f28700;  1 drivers
v0x152f17220_0 .var "result", 31 0;
v0x152f172b0_0 .net "shamt", 4 0, L_0x152f29160;  1 drivers
v0x152f17360_0 .net/s "sign_op1", 31 0, L_0x152f28460;  alias, 1 drivers
v0x152f17420_0 .net/s "sign_op2", 31 0, L_0x152f28550;  alias, 1 drivers
v0x152f174b0_0 .net "simmediatedata", 31 0, L_0x152f28ef0;  1 drivers
v0x152f17540_0 .net "simmediatedatas", 31 0, L_0x152f28ef0;  alias, 1 drivers
v0x152f175d0_0 .net "uimmediatedata", 31 0, L_0x152f29030;  1 drivers
v0x152f17660_0 .net "unsign_op1", 31 0, L_0x152f28460;  alias, 1 drivers
v0x152f17730_0 .net "unsign_op2", 31 0, L_0x152f28550;  alias, 1 drivers
v0x152f17810_0 .var "unsigned_result", 31 0;
E_0x152f16450/0 .event edge, v0x152f17090_0, v0x152f16f30_0, v0x152f174b0_0, v0x152f16ab0_0;
E_0x152f16450/1 .event edge, v0x152f16fe0_0, v0x152f172b0_0, v0x152f16e80_0, v0x152f16960_0;
E_0x152f16450/2 .event edge, v0x152f175d0_0, v0x152f17810_0;
E_0x152f16450 .event/or E_0x152f16450/0, E_0x152f16450/1, E_0x152f16450/2;
L_0x152f28700 .part v0x152f223d0_0, 26, 6;
L_0x152f27790 .part v0x152f223d0_0, 0, 6;
L_0x152f287a0 .part v0x152f223d0_0, 15, 1;
LS_0x152f25d90_0_0 .concat [ 1 1 1 1], L_0x152f287a0, L_0x152f287a0, L_0x152f287a0, L_0x152f287a0;
LS_0x152f25d90_0_4 .concat [ 1 1 1 1], L_0x152f287a0, L_0x152f287a0, L_0x152f287a0, L_0x152f287a0;
LS_0x152f25d90_0_8 .concat [ 1 1 1 1], L_0x152f287a0, L_0x152f287a0, L_0x152f287a0, L_0x152f287a0;
LS_0x152f25d90_0_12 .concat [ 1 1 1 1], L_0x152f287a0, L_0x152f287a0, L_0x152f287a0, L_0x152f287a0;
L_0x152f25d90 .concat [ 4 4 4 4], LS_0x152f25d90_0_0, LS_0x152f25d90_0_4, LS_0x152f25d90_0_8, LS_0x152f25d90_0_12;
L_0x152f28b50 .part v0x152f223d0_0, 0, 16;
L_0x152f28e50 .concat [ 16 0 0 0], L_0x152f28b50;
L_0x152f28ef0 .concat [ 16 16 0 0], L_0x152f28e50, L_0x152f25d90;
L_0x152f28f90 .part v0x152f223d0_0, 0, 16;
L_0x152f29030 .concat [ 16 16 0 0], L_0x152f28f90, L_0x148040a78;
L_0x152f29160 .part v0x152f223d0_0, 6, 5;
L_0x152f29200 .part v0x152f223d0_0, 16, 5;
S_0x152f17960 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x152f17c00_0 .net "address", 31 0, v0x152f16dd0_0;  alias, 1 drivers
v0x152f17cb0_0 .net "datafromMem", 31 0, v0x152f220d0_0;  alias, 1 drivers
v0x152f17d50_0 .net "instr_word", 31 0, v0x152f223d0_0;  alias, 1 drivers
v0x152f17e20_0 .net "opcode", 5 0, L_0x152f29300;  1 drivers
v0x152f17ec0_0 .var "out_transformed", 31 0;
v0x152f17fb0_0 .net "regword", 31 0, L_0x152f28300;  alias, 1 drivers
v0x152f18060_0 .net "whichbyte", 1 0, L_0x152f293a0;  1 drivers
E_0x152f17ba0/0 .event edge, v0x152f17e20_0, v0x152f17cb0_0, v0x152f18060_0, v0x152f16c70_0;
E_0x152f17ba0/1 .event edge, v0x152f17fb0_0;
E_0x152f17ba0 .event/or E_0x152f17ba0/0, E_0x152f17ba0/1;
L_0x152f29300 .part v0x152f223d0_0, 26, 6;
L_0x152f293a0 .part v0x152f16dd0_0, 0, 2;
S_0x152f18190 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x152f18430_0 .net *"_ivl_1", 1 0, L_0x152f2a2a0;  1 drivers
L_0x148040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152f184f0_0 .net *"_ivl_5", 0 0, L_0x148040be0;  1 drivers
v0x152f185a0_0 .net "bytenum", 2 0, L_0x152f29f50;  1 drivers
v0x152f18660_0 .net "dataword", 31 0, v0x152f220d0_0;  alias, 1 drivers
v0x152f18720_0 .net "eff_addr", 31 0, v0x152f16dd0_0;  alias, 1 drivers
v0x152f18830_0 .net "opcode", 5 0, L_0x152f22a20;  alias, 1 drivers
v0x152f188c0_0 .net "regbyte", 7 0, L_0x152f2a380;  1 drivers
v0x152f18970_0 .net "reghalfword", 15 0, L_0x152f2a420;  1 drivers
v0x152f18a20_0 .net "regword", 31 0, L_0x152f28300;  alias, 1 drivers
v0x152f18b50_0 .var "storedata", 31 0;
E_0x152f183d0/0 .event edge, v0x152f18830_0, v0x152f17fb0_0, v0x152f185a0_0, v0x152f188c0_0;
E_0x152f183d0/1 .event edge, v0x152f17cb0_0, v0x152f18970_0;
E_0x152f183d0 .event/or E_0x152f183d0/0, E_0x152f183d0/1;
L_0x152f2a2a0 .part v0x152f16dd0_0, 0, 2;
L_0x152f29f50 .concat [ 2 1 0 0], L_0x152f2a2a0, L_0x148040be0;
L_0x152f2a380 .part L_0x152f28300, 0, 8;
L_0x152f2a420 .part L_0x152f28300, 0, 16;
S_0x152f18c20 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x152f18e60_0 .net "clk", 0 0, v0x152f21e10_0;  alias, 1 drivers
v0x152f18f10_0 .var "data", 31 0;
v0x152f18fc0_0 .net "data_in", 31 0, v0x152f16bc0_0;  alias, 1 drivers
v0x152f19090_0 .net "data_out", 31 0, v0x152f18f10_0;  alias, 1 drivers
v0x152f19130_0 .net "enable", 0 0, L_0x152f27d70;  alias, 1 drivers
v0x152f19210_0 .net "reset", 0 0, v0x152f22530_0;  alias, 1 drivers
S_0x152f19330 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x152f195b0_0 .net "clk", 0 0, v0x152f21e10_0;  alias, 1 drivers
v0x152f19640_0 .var "data", 31 0;
v0x152f196d0_0 .net "data_in", 31 0, v0x152f16d20_0;  alias, 1 drivers
v0x152f197a0_0 .net "data_out", 31 0, v0x152f19640_0;  alias, 1 drivers
v0x152f19840_0 .net "enable", 0 0, L_0x152f27d70;  alias, 1 drivers
v0x152f19910_0 .net "reset", 0 0, v0x152f22530_0;  alias, 1 drivers
S_0x152f19a20 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x152f15dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x152f28050 .functor BUFZ 32, L_0x152f27be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152f28300 .functor BUFZ 32, L_0x152f28140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152f1a6b0_2 .array/port v0x152f1a6b0, 2;
L_0x152f283f0 .functor BUFZ 32, v0x152f1a6b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x152f19d50_0 .net *"_ivl_0", 31 0, L_0x152f27be0;  1 drivers
v0x152f19e10_0 .net *"_ivl_10", 6 0, L_0x152f281e0;  1 drivers
L_0x148040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152f19eb0_0 .net *"_ivl_13", 1 0, L_0x148040a30;  1 drivers
v0x152f19f50_0 .net *"_ivl_2", 6 0, L_0x152f27f30;  1 drivers
L_0x1480409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x152f1a000_0 .net *"_ivl_5", 1 0, L_0x1480409e8;  1 drivers
v0x152f1a0f0_0 .net *"_ivl_8", 31 0, L_0x152f28140;  1 drivers
v0x152f1a1a0_0 .net "r_clk", 0 0, v0x152f21e10_0;  alias, 1 drivers
v0x152f1a270_0 .net "r_clk_enable", 0 0, v0x152f21f20_0;  alias, 1 drivers
v0x152f1a300_0 .net "read_data1", 31 0, L_0x152f28050;  alias, 1 drivers
v0x152f1a410_0 .net "read_data2", 31 0, L_0x152f28300;  alias, 1 drivers
v0x152f1a4a0_0 .net "read_reg1", 4 0, L_0x152f26ee0;  alias, 1 drivers
v0x152f1a550_0 .net "read_reg2", 4 0, L_0x152f26b20;  alias, 1 drivers
v0x152f1a600_0 .net "register_v0", 31 0, L_0x152f283f0;  alias, 1 drivers
v0x152f1a6b0 .array "registers", 0 31, 31 0;
v0x152f1aa50_0 .net "reset", 0 0, v0x152f22530_0;  alias, 1 drivers
v0x152f1ab20_0 .net "write_control", 0 0, L_0x152f27570;  alias, 1 drivers
v0x152f1abb0_0 .net "write_data", 31 0, L_0x152f27cd0;  alias, 1 drivers
v0x152f1ad40_0 .net "write_reg", 4 0, L_0x152f273a0;  alias, 1 drivers
L_0x152f27be0 .array/port v0x152f1a6b0, L_0x152f27f30;
L_0x152f27f30 .concat [ 5 2 0 0], L_0x152f26ee0, L_0x1480409e8;
L_0x152f28140 .array/port v0x152f1a6b0, L_0x152f281e0;
L_0x152f281e0 .concat [ 5 2 0 0], L_0x152f26b20, L_0x148040a30;
S_0x152f04b10 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x14800b970 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f22640_0 .net "clk", 0 0, o0x14800b970;  0 drivers
v0x152f226f0_0 .var "curr_addr", 31 0;
o0x14800b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f22790_0 .net "enable", 0 0, o0x14800b9d0;  0 drivers
o0x14800ba00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152f22820_0 .net "next_addr", 31 0, o0x14800ba00;  0 drivers
o0x14800ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x152f228c0_0 .net "reset", 0 0, o0x14800ba30;  0 drivers
E_0x152f15fa0 .event posedge, v0x152f22640_0;
    .scope S_0x152f19a20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152f1a6b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x152f19a20;
T_1 ;
    %wait E_0x152f043e0;
    %load/vec4 v0x152f1aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x152f1a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x152f1ab20_0;
    %load/vec4 v0x152f1ad40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x152f1abb0_0;
    %load/vec4 v0x152f1ad40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152f1a6b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x152f16180;
T_2 ;
    %wait E_0x152f16450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %load/vec4 v0x152f17090_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f174b0_0;
    %add;
    %store/vec4 v0x152f16dd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x152f17090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x152f16ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x152f17420_0;
    %ix/getv 4, v0x152f172b0_0;
    %shiftl 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x152f17420_0;
    %ix/getv 4, v0x152f172b0_0;
    %shiftr 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x152f17420_0;
    %ix/getv 4, v0x152f172b0_0;
    %shiftr/s 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x152f17420_0;
    %load/vec4 v0x152f17660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x152f17420_0;
    %load/vec4 v0x152f17660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x152f17420_0;
    %load/vec4 v0x152f17660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x152f17360_0;
    %pad/s 64;
    %load/vec4 v0x152f17420_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x152f16e80_0, 0, 64;
    %load/vec4 v0x152f16e80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152f16bc0_0, 0, 32;
    %load/vec4 v0x152f16e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152f16d20_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x152f17660_0;
    %pad/u 64;
    %load/vec4 v0x152f17730_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x152f16e80_0, 0, 64;
    %load/vec4 v0x152f16e80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152f16bc0_0, 0, 32;
    %load/vec4 v0x152f16e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152f16d20_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f17420_0;
    %mod/s;
    %store/vec4 v0x152f16bc0_0, 0, 32;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f17420_0;
    %div/s;
    %store/vec4 v0x152f16d20_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %mod;
    %store/vec4 v0x152f16bc0_0, 0, 32;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %div;
    %store/vec4 v0x152f16d20_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x152f16f30_0;
    %store/vec4 v0x152f16bc0_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x152f16f30_0;
    %store/vec4 v0x152f16d20_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f17420_0;
    %add;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %add;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %sub;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %and;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %or;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %xor;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %or;
    %inv;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f17420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x152f16960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f17420_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f16fe0_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x152f17360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f16a10_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f174b0_0;
    %add;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f174b0_0;
    %add;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x152f17360_0;
    %load/vec4 v0x152f174b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f17540_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f175d0_0;
    %and;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f175d0_0;
    %or;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x152f17660_0;
    %load/vec4 v0x152f175d0_0;
    %xor;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x152f175d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x152f17810_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x152f17810_0;
    %store/vec4 v0x152f17220_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x152f17960;
T_3 ;
    %wait E_0x152f17ba0;
    %load/vec4 v0x152f17e20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x152f17d50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x152f17fb0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x152f17fb0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x152f17fb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x152f18060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17fb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f17fb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x152f17cb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152f17fb0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f17ec0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x152f19330;
T_4 ;
    %wait E_0x152f043e0;
    %load/vec4 v0x152f19910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152f19640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x152f19840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x152f196d0_0;
    %assign/vec4 v0x152f19640_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152f18c20;
T_5 ;
    %wait E_0x152f043e0;
    %load/vec4 v0x152f19210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152f18f10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x152f19130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x152f18fc0_0;
    %assign/vec4 v0x152f18f10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x152f18190;
T_6 ;
    %wait E_0x152f183d0;
    %load/vec4 v0x152f18830_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x152f18a20_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152f18b50_0, 4, 8;
    %load/vec4 v0x152f18a20_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152f18b50_0, 4, 8;
    %load/vec4 v0x152f18a20_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152f18b50_0, 4, 8;
    %load/vec4 v0x152f18a20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x152f18b50_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x152f18830_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x152f185a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x152f188c0_0;
    %load/vec4 v0x152f18660_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x152f18660_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152f188c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f18660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x152f18660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152f188c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f18660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x152f18660_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x152f188c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x152f18830_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x152f185a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x152f18970_0;
    %load/vec4 v0x152f18660_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x152f18660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152f18970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f18b50_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x152f15dc0;
T_7 ;
    %wait E_0x152f16150;
    %load/vec4 v0x152f204c0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x152f20140_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152f1fd40_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152f15dc0;
T_8 ;
    %wait E_0x152f15830;
    %load/vec4 v0x152f1f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x152f200a0_0;
    %load/vec4 v0x152f1fa70_0;
    %add;
    %store/vec4 v0x152f20db0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x152f20630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x152f200a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x152f20560_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152f20db0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x152f206d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x152f20fa0_0;
    %store/vec4 v0x152f20db0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x152f200a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152f20db0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152f15dc0;
T_9 ;
    %wait E_0x152f043e0;
    %load/vec4 v0x152f1fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x152f21660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152f1fcb0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x152f200a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152f1fc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152f21a60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x152f1fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x152f21a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152f21a60_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x152f21a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152f21a60_0, 0;
    %load/vec4 v0x152f200a0_0;
    %assign/vec4 v0x152f1fcb0_0, 0;
    %load/vec4 v0x152f20db0_0;
    %assign/vec4 v0x152f200a0_0, 0;
    %load/vec4 v0x152f1fcb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152f1fc20_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152f15dc0;
T_10 ;
    %wait E_0x152f043e0;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x152f21660_0, v0x152f1fb90_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x152f20560_0, v0x152f1f6b0_0, v0x152f21450_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x152f21060_0, v0x152f211a0_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x152f20fa0_0, v0x152f21110_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x152f21390_0, v0x152f216f0_0, v0x152f21500_0, v0x152f20a00_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x152f20d10_0, v0x152f21870_0, v0x152f217a0_0, v0x152f208b0_0, v0x152f20290_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x152f1f930_0, v0x152f1fa70_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x152f1fcb0_0, v0x152f21a60_0, v0x152f200a0_0, v0x152f20db0_0, v0x152f206d0_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x152f20420_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x152f049a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f21e10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x152f21e10_0;
    %inv;
    %store/vec4 v0x152f21e10_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x152f049a0;
T_12 ;
    %fork t_1, S_0x152f152f0;
    %jmp t_0;
    .scope S_0x152f152f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f22530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f21f20_0, 0, 1;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f22530_0, 0, 1;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152f15630_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152f220d0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x152f15890_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15aa0_0, 0, 5;
    %load/vec4 v0x152f15630_0;
    %store/vec4 v0x152f15bb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152f156f0_0, 0, 16;
    %load/vec4 v0x152f15890_0;
    %load/vec4 v0x152f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f156f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f157a0_0, 0, 32;
    %load/vec4 v0x152f157a0_0;
    %store/vec4 v0x152f223d0_0, 0, 32;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %load/vec4 v0x152f22160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x152f22040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x152f220d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152f220d0_0, 0, 32;
    %load/vec4 v0x152f15630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152f15630_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x152f15630_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152f15d10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x152f15890_0, 0, 6;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x152f15580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15c60_0, 0, 5;
    %load/vec4 v0x152f15630_0;
    %store/vec4 v0x152f15aa0_0, 0, 5;
    %load/vec4 v0x152f15630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152f15bb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f159f0_0, 0, 5;
    %load/vec4 v0x152f15890_0;
    %load/vec4 v0x152f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f15940_0, 0, 32;
    %load/vec4 v0x152f15940_0;
    %store/vec4 v0x152f223d0_0, 0, 32;
    %load/vec4 v0x152f15d10_0;
    %pad/s 64;
    %load/vec4 v0x152f15d10_0;
    %addi 3703181876, 0, 32;
    %pad/s 64;
    %mul;
    %store/vec4 v0x152f154c0_0, 0, 64;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x152f15890_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x152f15580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15bb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152f159f0_0, 0, 5;
    %load/vec4 v0x152f15890_0;
    %load/vec4 v0x152f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f15940_0, 0, 32;
    %load/vec4 v0x152f15940_0;
    %store/vec4 v0x152f223d0_0, 0, 32;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %load/vec4 v0x152f22460_0;
    %load/vec4 v0x152f154c0_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x152f154c0_0, 0, 32>, v0x152f22460_0 {0 0 0};
T_12.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x152f15890_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x152f15580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152f15bb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152f159f0_0, 0, 5;
    %load/vec4 v0x152f15890_0;
    %load/vec4 v0x152f15aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152f15580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152f15940_0, 0, 32;
    %load/vec4 v0x152f15940_0;
    %store/vec4 v0x152f223d0_0, 0, 32;
    %wait E_0x152f043e0;
    %delay 2, 0;
    %load/vec4 v0x152f22460_0;
    %load/vec4 v0x152f154c0_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 6 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x152f154c0_0, 32, 32>, v0x152f22460_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x152f15d10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152f15d10_0, 0, 32;
    %load/vec4 v0x152f15630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152f15630_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x152f049a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x152f04b10;
T_13 ;
    %wait E_0x152f15fa0;
    %load/vec4 v0x152f228c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152f226f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x152f22790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x152f22820_0;
    %assign/vec4 v0x152f226f0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/mult_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
