// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        in_stream_din,
        in_stream_num_data_valid,
        in_stream_fifo_cap,
        in_stream_full_n,
        in_stream_write,
        sext_ln181_i,
        iters_i
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
output  [511:0] in_stream_din;
input  [6:0] in_stream_num_data_valid;
input  [6:0] in_stream_fifo_cap;
input   in_stream_full_n;
output   in_stream_write;
input  [58:0] sext_ln181_i;
input  [15:0] iters_i;

reg ap_idle;
reg m_axi_inout1_RREADY;
reg in_stream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln181_reg_706;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln186_reg_710;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln181_fu_201_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    inout1_blk_n_R;
wire    ap_block_pp0_stage0;
reg    in_stream_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln186_fu_227_p2;
wire   [31:0] trunc_ln188_fu_247_p1;
reg   [31:0] trunc_ln188_reg_714;
reg   [31:0] trunc_ln188_7_i_reg_720;
reg   [31:0] trunc_ln188_8_i_reg_726;
wire   [0:0] trunc_ln188_1_fu_271_p1;
reg   [0:0] trunc_ln188_1_reg_732;
reg   [31:0] blocks_data_M_elems_V_2_1_i_i_reg_752;
reg   [31:0] blocks_data_M_elems_V_2_2_i_i_reg_758;
reg   [31:0] blocks_data_M_elems_V_2_3_i_i_reg_764;
reg   [31:0] blocks_data_M_elems_V_2_4_i_i_reg_770;
reg   [31:0] blocks_data_M_elems_V_2_5_i_i_reg_776;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [31:0] block_fu_88;
wire   [31:0] next_block_fu_239_p3;
wire    ap_loop_init;
reg   [15:0] i_fu_92;
wire   [15:0] add_ln181_fu_207_p2;
reg   [15:0] ap_sig_allocacmp_i_2;
reg   [31:0] blocks_data_M_elems_V_0_018_i_i_fu_96;
wire   [31:0] select_ln188_15_fu_468_p3;
reg   [31:0] blocks_data_M_elems_V_1_019_i_i_fu_100;
wire   [31:0] select_ln188_14_fu_462_p3;
reg   [31:0] blocks_data_M_elems_V_21_020_i_i_fu_104;
wire   [31:0] select_ln188_13_fu_456_p3;
reg   [31:0] blocks_data_M_elems_V_3_021_i_i_fu_108;
wire   [31:0] select_ln188_12_fu_450_p3;
reg   [31:0] blocks_data_M_elems_V_4_022_i_i_fu_112;
wire   [31:0] select_ln188_11_fu_444_p3;
reg   [31:0] blocks_data_M_elems_V_5_023_i_i_fu_116;
wire   [31:0] select_ln188_10_fu_438_p3;
reg   [31:0] blocks_data_M_elems_V_6_024_i_i_fu_120;
wire   [31:0] select_ln188_9_fu_432_p3;
reg   [31:0] blocks_data_M_elems_V_7_025_i_i_fu_124;
wire   [31:0] select_ln188_8_fu_426_p3;
reg   [31:0] blocks_data_M_elems_V_2_0_026_i_i_fu_128;
wire   [31:0] select_ln188_7_fu_420_p3;
reg   [31:0] blocks_data_M_elems_V_2_1_027_i_i_fu_132;
wire   [31:0] select_ln188_6_fu_414_p3;
reg   [31:0] blocks_data_M_elems_V_2_2_028_i_i_fu_136;
wire   [31:0] select_ln188_5_fu_408_p3;
reg   [31:0] blocks_data_M_elems_V_2_3_029_i_i_fu_140;
wire   [31:0] select_ln188_4_fu_402_p3;
reg   [31:0] blocks_data_M_elems_V_2_4_030_i_i_fu_144;
wire   [31:0] select_ln188_3_fu_396_p3;
reg   [31:0] blocks_data_M_elems_V_2_5_031_i_i_fu_148;
wire   [31:0] select_ln188_2_fu_390_p3;
reg   [31:0] blocks_data_M_elems_V_2_6_032_i_i_fu_152;
wire   [31:0] select_ln188_1_fu_384_p3;
reg   [31:0] blocks_data_M_elems_V_2_7_033_i_i_fu_156;
wire   [31:0] select_ln188_fu_378_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] add_ln186_fu_233_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_fu_88 <= 32'd0;
        end else if (((icmp_ln181_reg_706 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_fu_88 <= next_block_fu_239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln181_fu_201_p2 == 1'd0))) begin
            i_fu_92 <= add_ln181_fu_207_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_92 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln181_reg_706 <= icmp_ln181_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blocks_data_M_elems_V_0_018_i_i_fu_96 <= select_ln188_15_fu_468_p3;
        blocks_data_M_elems_V_1_019_i_i_fu_100 <= select_ln188_14_fu_462_p3;
        blocks_data_M_elems_V_21_020_i_i_fu_104 <= select_ln188_13_fu_456_p3;
        blocks_data_M_elems_V_2_0_026_i_i_fu_128 <= select_ln188_7_fu_420_p3;
        blocks_data_M_elems_V_2_1_027_i_i_fu_132 <= select_ln188_6_fu_414_p3;
        blocks_data_M_elems_V_2_2_028_i_i_fu_136 <= select_ln188_5_fu_408_p3;
        blocks_data_M_elems_V_2_3_029_i_i_fu_140 <= select_ln188_4_fu_402_p3;
        blocks_data_M_elems_V_2_4_030_i_i_fu_144 <= select_ln188_3_fu_396_p3;
        blocks_data_M_elems_V_2_5_031_i_i_fu_148 <= select_ln188_2_fu_390_p3;
        blocks_data_M_elems_V_2_6_032_i_i_fu_152 <= select_ln188_1_fu_384_p3;
        blocks_data_M_elems_V_2_7_033_i_i_fu_156 <= select_ln188_fu_378_p3;
        blocks_data_M_elems_V_3_021_i_i_fu_108 <= select_ln188_12_fu_450_p3;
        blocks_data_M_elems_V_4_022_i_i_fu_112 <= select_ln188_11_fu_444_p3;
        blocks_data_M_elems_V_5_023_i_i_fu_116 <= select_ln188_10_fu_438_p3;
        blocks_data_M_elems_V_6_024_i_i_fu_120 <= select_ln188_9_fu_432_p3;
        blocks_data_M_elems_V_7_025_i_i_fu_124 <= select_ln188_8_fu_426_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln181_reg_706 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blocks_data_M_elems_V_2_1_i_i_reg_752 <= {{m_axi_inout1_RDATA[63:32]}};
        blocks_data_M_elems_V_2_2_i_i_reg_758 <= {{m_axi_inout1_RDATA[95:64]}};
        blocks_data_M_elems_V_2_3_i_i_reg_764 <= {{m_axi_inout1_RDATA[127:96]}};
        blocks_data_M_elems_V_2_4_i_i_reg_770 <= {{m_axi_inout1_RDATA[159:128]}};
        blocks_data_M_elems_V_2_5_i_i_reg_776 <= {{m_axi_inout1_RDATA[191:160]}};
        icmp_ln186_reg_710 <= icmp_ln186_fu_227_p2;
        trunc_ln188_1_reg_732 <= trunc_ln188_1_fu_271_p1;
        trunc_ln188_7_i_reg_720 <= {{m_axi_inout1_RDATA[223:192]}};
        trunc_ln188_8_i_reg_726 <= {{m_axi_inout1_RDATA[255:224]}};
        trunc_ln188_reg_714 <= trunc_ln188_fu_247_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln181_fu_201_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln181_reg_706 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 16'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_92;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln186_reg_710 == 1'd1))) begin
        in_stream_blk_n = in_stream_full_n;
    end else begin
        in_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln186_reg_710 == 1'd1))) begin
        in_stream_write = 1'b1;
    end else begin
        in_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln181_reg_706 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        inout1_blk_n_R = m_axi_inout1_RVALID;
    end else begin
        inout1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln181_reg_706 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_inout1_RREADY = 1'b1;
    end else begin
        m_axi_inout1_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln181_fu_207_p2 = (ap_sig_allocacmp_i_2 + 16'd1);

assign add_ln186_fu_233_p2 = (block_fu_88 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((in_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln186_reg_710 == 1'd1)) | ((icmp_ln181_reg_706 == 1'd0) & (m_axi_inout1_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((in_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln186_reg_710 == 1'd1)) | ((icmp_ln181_reg_706 == 1'd0) & (m_axi_inout1_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((in_stream_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln186_reg_710 == 1'd1)) | ((icmp_ln181_reg_706 == 1'd0) & (m_axi_inout1_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln181_reg_706 == 1'd0) & (m_axi_inout1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((in_stream_full_n == 1'b0) & (icmp_ln186_reg_710 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln181_fu_201_p2 = ((ap_sig_allocacmp_i_2 == iters_i) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_227_p2 = ((block_fu_88 == 32'd1) ? 1'b1 : 1'b0);

assign in_stream_din = {{{{{{{{{{{{{{{{select_ln188_fu_378_p3}, {select_ln188_1_fu_384_p3}}, {select_ln188_2_fu_390_p3}}, {select_ln188_3_fu_396_p3}}, {select_ln188_4_fu_402_p3}}, {select_ln188_5_fu_408_p3}}, {select_ln188_6_fu_414_p3}}, {select_ln188_7_fu_420_p3}}, {select_ln188_8_fu_426_p3}}, {select_ln188_9_fu_432_p3}}, {select_ln188_10_fu_438_p3}}, {select_ln188_11_fu_444_p3}}, {select_ln188_12_fu_450_p3}}, {select_ln188_13_fu_456_p3}}, {select_ln188_14_fu_462_p3}}, {select_ln188_15_fu_468_p3}};

assign m_axi_inout1_ARADDR = 64'd0;

assign m_axi_inout1_ARBURST = 2'd0;

assign m_axi_inout1_ARCACHE = 4'd0;

assign m_axi_inout1_ARID = 1'd0;

assign m_axi_inout1_ARLEN = 32'd0;

assign m_axi_inout1_ARLOCK = 2'd0;

assign m_axi_inout1_ARPROT = 3'd0;

assign m_axi_inout1_ARQOS = 4'd0;

assign m_axi_inout1_ARREGION = 4'd0;

assign m_axi_inout1_ARSIZE = 3'd0;

assign m_axi_inout1_ARUSER = 1'd0;

assign m_axi_inout1_ARVALID = 1'b0;

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign next_block_fu_239_p3 = ((icmp_ln186_fu_227_p2[0:0] == 1'b1) ? 32'd0 : add_ln186_fu_233_p2);

assign select_ln188_10_fu_438_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_5_023_i_i_fu_116 : blocks_data_M_elems_V_2_5_i_i_reg_776);

assign select_ln188_11_fu_444_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_4_022_i_i_fu_112 : blocks_data_M_elems_V_2_4_i_i_reg_770);

assign select_ln188_12_fu_450_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_3_021_i_i_fu_108 : blocks_data_M_elems_V_2_3_i_i_reg_764);

assign select_ln188_13_fu_456_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_21_020_i_i_fu_104 : blocks_data_M_elems_V_2_2_i_i_reg_758);

assign select_ln188_14_fu_462_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_1_019_i_i_fu_100 : blocks_data_M_elems_V_2_1_i_i_reg_752);

assign select_ln188_15_fu_468_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_0_018_i_i_fu_96 : trunc_ln188_reg_714);

assign select_ln188_1_fu_384_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? trunc_ln188_7_i_reg_720 : blocks_data_M_elems_V_2_6_032_i_i_fu_152);

assign select_ln188_2_fu_390_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_2_5_i_i_reg_776 : blocks_data_M_elems_V_2_5_031_i_i_fu_148);

assign select_ln188_3_fu_396_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_2_4_i_i_reg_770 : blocks_data_M_elems_V_2_4_030_i_i_fu_144);

assign select_ln188_4_fu_402_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_2_3_i_i_reg_764 : blocks_data_M_elems_V_2_3_029_i_i_fu_140);

assign select_ln188_5_fu_408_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_2_2_i_i_reg_758 : blocks_data_M_elems_V_2_2_028_i_i_fu_136);

assign select_ln188_6_fu_414_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_2_1_i_i_reg_752 : blocks_data_M_elems_V_2_1_027_i_i_fu_132);

assign select_ln188_7_fu_420_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? trunc_ln188_reg_714 : blocks_data_M_elems_V_2_0_026_i_i_fu_128);

assign select_ln188_8_fu_426_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_7_025_i_i_fu_124 : trunc_ln188_8_i_reg_726);

assign select_ln188_9_fu_432_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? blocks_data_M_elems_V_6_024_i_i_fu_120 : trunc_ln188_7_i_reg_720);

assign select_ln188_fu_378_p3 = ((trunc_ln188_1_reg_732[0:0] == 1'b1) ? trunc_ln188_8_i_reg_726 : blocks_data_M_elems_V_2_7_033_i_i_fu_156);

assign trunc_ln188_1_fu_271_p1 = block_fu_88[0:0];

assign trunc_ln188_fu_247_p1 = m_axi_inout1_RDATA[31:0];

endmodule //ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i
