<stg><name>ipv4_drop_optional_ip_header<64></name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3">
<![CDATA[
entry:13 %doh_state_load = load i3 %doh_state

]]></Node>
<StgValue><ssdm name="doh_state_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
entry:16 %switch_ln211 = switch i3 %doh_state_load, void %sw.bb.i, i3 4, void %sw.bb103.i, i3 1, void %sw.bb12.i, i3 2, void %sw.bb24.i, i3 3, void %sw.bb31.i

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb31.i:0 %tmp_184_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_184_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln273 = br i1 %tmp_184_i, void %if.end64.i, void %if.then33.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then33.i:0 %rx_process2dropFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropFifo_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="128">
<![CDATA[
if.then33.i:1 %currWord_data_V = trunc i128 %rx_process2dropFifo_read_2

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:2 %currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="currWord_keep_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then33.i:3 %currWord_last_V_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="128">
<![CDATA[
if.then33.i:5 %trunc_ln628 = trunc i128 %rx_process2dropFifo_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:6 %tmp_190_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 67

]]></Node>
<StgValue><ssdm name="tmp_190_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
if.then33.i:7 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %rx_process2dropFifo_read_2, i32 68

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then33.i:8 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 68

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33.i:18 %br_ln283 = br i1 %tmp_56, void %if.then56.i, void %if.else57.i

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then56.i:0 %store_ln285 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.then56.i:1 %br_ln286 = br void %if.end63.i

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else57.i:0 %br_ln287 = br i1 %currWord_last_V_18, void %if.end62.i, void %if.then61.i

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="1"/>
<literal name="currWord_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then61.i:0 %store_ln289 = store i3 4, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="1"/>
<literal name="currWord_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.then61.i:1 %br_ln290 = br void %if.end62.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.end62.i:0 %br_ln0 = br void %if.end63.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.end63.i:0 %br_ln291 = br void %if.end64.i

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.end64.i:0 %br_ln292 = br void %ipv4_drop_optional_ip_header<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb24.i:0 %tmp_182_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_182_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb24.i:1 %br_ln262 = br i1 %tmp_182_i, void %if.end30.i, void %if.then26.i

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then26.i:0 %rx_process2dropFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropFifo_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then26.i:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then26.i:3 %br_ln266 = br i1 %currWord_last_V, void %if.end29.i, void %if.then28.i

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then28.i:0 %store_ln268 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
if.then28.i:1 %br_ln269 = br void %if.end29.i

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
if.end29.i:0 %br_ln270 = br void %if.end30.i

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.end30.i:0 %br_ln271 = br void %ipv4_drop_optional_ip_header<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb12.i:0 %tmp_i_260 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_260"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb12.i:1 %br_ln248 = br i1 %tmp_i_260, void %if.end23.i, void %if.then14.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then14.i:0 %rx_process2dropFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropFifo_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="128">
<![CDATA[
if.then14.i:1 %trunc_ln250 = trunc i128 %rx_process2dropFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln250"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14.i:3 %tmp_186_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4">
<![CDATA[
if.then14.i:5 %length_V_load = load i4 %length_V

]]></Node>
<StgValue><ssdm name="length_V_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then14.i:6 %add_ln841 = add i4 %length_V_load, i4 14

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then14.i:7 %store_ln841 = store i4 %add_ln841, i4 %length_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
if.then14.i:8 %switch_ln252 = switch i4 %length_V_load, void %if.end21.i, i4 3, void %if.then17.i, i4 2, void %if.then20.i

]]></Node>
<StgValue><ssdm name="switch_ln252"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
<literal name="length_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then20.i:0 %store_ln257 = store i3 2, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
<literal name="length_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then20.i:1 %br_ln258 = br void %if.end21.i

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
<literal name="length_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then17.i:0 %store_ln254 = store i3 3, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
<literal name="length_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.then17.i:1 %br_ln255 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
<literal name="length_V_load" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.end21.i:0 %br_ln0 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.end22.i:0 %br_ln259 = br void %if.end23.i

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end23.i:0 %br_ln260 = br void %ipv4_drop_optional_ip_header<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb103.i:5 %store_ln321 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln214 = br i1 %tmp_i, void %if.end11.i, void %land.lhs.true.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
land.lhs.true.i:0 %tmp_185_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_185_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i:1 %br_ln214 = br i1 %tmp_185_i, void %if.end11.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then.i:0 %rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropLengthFifo_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then.i:1 %store_ln216 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %rx_process2dropLengthFifo_read, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then.i:3 %icmp_ln1035 = icmp_eq  i3 %tmp_58, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:4 %br_ln222 = br i1 %icmp_ln1035, void %if.end.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.else.i:0 %rx_process2dropFifo_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropFifo_read_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="128">
<![CDATA[
if.else.i:1 %trunc_ln228 = trunc i128 %rx_process2dropFifo_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:3 %tmp_192_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_3, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_192_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.else.i:5 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end.i:0 %storemerge_i = phi i2 3, void %if.else.i, i2 1, void %if.then.i

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="2">
<![CDATA[
if.end.i:1 %zext_ln224 = zext i2 %storemerge_i

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end.i:2 %store_ln224 = store i3 %zext_ln224, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:3 %br_ln245 = br void %if.end11.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.end11.i:0 %br_ln246 = br void %ipv4_drop_optional_ip_header<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln196"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %p_Val2_s = load i64 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8">
<![CDATA[
entry:15 %p_Val2_26 = load i8 %prevWord_keep_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:4 %tmp_187_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then33.i:9 %xor_ln281 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln281"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then33.i:10 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.then33.i:11 %or_ln = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32, i1 %xor_ln281, i4 %tmp_190_i, i4 %tmp, i32 %trunc_ln628, i32 %tmp_187_i

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="80" op_0_bw="73">
<![CDATA[
if.then33.i:12 %zext_ln281 = zext i73 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="80">
<![CDATA[
if.then33.i:13 %or_ln281_1_i = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 0, i80 %zext_ln281

]]></Node>
<StgValue><ssdm name="or_ln281_1_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="81">
<![CDATA[
if.then33.i:14 %zext_ln281_1 = zext i81 %or_ln281_1_i

]]></Node>
<StgValue><ssdm name="zext_ln281_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then33.i:15 %write_ln281 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln281_1

]]></Node>
<StgValue><ssdm name="write_ln281"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then33.i:16 %store_ln282 = store i64 %currWord_data_V, i64 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_184_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then33.i:17 %store_ln282 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_2

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_182_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then26.i:2 %write_ln265 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %rx_process2dropFifo_read_1

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then14.i:2 %store_ln250 = store i64 %trunc_ln250, i64 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_260" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then14.i:4 %store_ln250 = store i8 %tmp_186_i, i8 %prevWord_keep_V_2

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb103.i:0 %tmp_180_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_180_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb103.i:1 %tmp_181_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_181_i"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="73" op_0_bw="73" op_1_bw="5" op_2_bw="4" op_3_bw="32" op_4_bw="32">
<![CDATA[
sw.bb103.i:2 %zext_ln320_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_181_i, i32 0, i32 %tmp_180_i

]]></Node>
<StgValue><ssdm name="zext_ln320_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="73">
<![CDATA[
sw.bb103.i:3 %zext_ln320 = zext i73 %zext_ln320_cast

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
sw.bb103.i:4 %write_ln320 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln320

]]></Node>
<StgValue><ssdm name="write_ln320"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
sw.bb103.i:6 %br_ln322 = br void %ipv4_drop_optional_ip_header<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.else.i:2 %store_ln228 = store i64 %trunc_ln228, i64 %prevWord_data_V

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="!4"/>
<literal name="doh_state_load" val="!1"/>
<literal name="doh_state_load" val="!2"/>
<literal name="doh_state_load" val="!3"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_185_i" val="1"/>
<literal name="icmp_ln1035" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else.i:4 %store_ln228 = store i8 %tmp_192_i, i8 %prevWord_keep_V_2

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0">
<![CDATA[
ipv4_drop_optional_ip_header<64>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
