# started on Thu Sep  5 23:02:01 2024

902.10	msec	task-clock:u	902099422	100.00	1.000	CPUs utilized
0		context-switches:u	902099422	100.00	0.000	/sec
0		cpu-migrations:u	902099422	100.00	0.000	/sec
33		page-faults:u	902099422	100.00	36.581	/sec
2161145214		cycles:u	451559739	50.00	2.396	GHz
6415493515		instructions:u	454217940	50.00	2.97	insn per cycle
2138786840		branches:u	454274034	50.00	2.371	G/sec
4491		branch-misses:u	454161183	50.00	0.00	of all branches
80002		L1-dcache-loads:u	454157868	50.00	88.684	K/sec
3775		L1-dcache-load-misses:u	454159071	50.00	4.72	of all L1-dcache accesses
7246		LLC-loads:u	454159165	50.00	8.032	K/sec
42		LLC-load-misses:u	383888369	42.00	0.58	of all LL-cache accesses
2141726430		L1-icache-loads:u	383880649	42.00	2.374	G/sec
35		L1-icache-load-misses:u	383938833	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383940536	42.00	0.000	/sec
0		dTLB-load-misses:u	383940370	42.00		
2134535964		iTLB-loads:u	383940127	42.00	2.366	G/sec
25		iTLB-load-misses:u	383938387	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
