Classic Timing Analyzer report for L2_2
Wed Sep 29 18:35:07 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.421 ns                                       ; M[4]  ; inst8   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.185 ns                                       ; inst8 ; Bl1_OUT ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.751 ns                                      ; M[4]  ; Bl1_OUT ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.028 ns                                      ; M[0]  ; inst8   ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8 ; inst8   ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8 ; inst8 ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.421 ns   ; M[4] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.361 ns   ; M[6] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.267 ns   ; N[6] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.255 ns   ; M[5] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.254 ns   ; N[7] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.227 ns   ; N[1] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.177 ns   ; N[3] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.108 ns   ; M[3] ; inst8 ; CLK      ;
; N/A   ; None         ; 3.044 ns   ; M[7] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.787 ns   ; N[2] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.762 ns   ; N[4] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.698 ns   ; M[2] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.611 ns   ; M[1] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.569 ns   ; N[0] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.347 ns   ; N[5] ; inst8 ; CLK      ;
; N/A   ; None         ; 2.267 ns   ; M[0] ; inst8 ; CLK      ;
+-------+--------------+------------+------+-------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-------+---------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To      ; From Clock ;
+-------+--------------+------------+-------+---------+------------+
; N/A   ; None         ; 8.185 ns   ; inst8 ; Bl1_OUT ; CLK        ;
+-------+--------------+------------+-------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 10.751 ns       ; M[4] ; Bl1_OUT ;
; N/A   ; None              ; 10.691 ns       ; M[6] ; Bl1_OUT ;
; N/A   ; None              ; 10.588 ns       ; N[6] ; Bl1_OUT ;
; N/A   ; None              ; 10.585 ns       ; M[5] ; Bl1_OUT ;
; N/A   ; None              ; 10.575 ns       ; N[7] ; Bl1_OUT ;
; N/A   ; None              ; 10.498 ns       ; N[3] ; Bl1_OUT ;
; N/A   ; None              ; 10.438 ns       ; M[3] ; Bl1_OUT ;
; N/A   ; None              ; 10.399 ns       ; N[1] ; Bl1_OUT ;
; N/A   ; None              ; 10.374 ns       ; M[7] ; Bl1_OUT ;
; N/A   ; None              ; 10.119 ns       ; N[2] ; Bl1_OUT ;
; N/A   ; None              ; 10.083 ns       ; N[4] ; Bl1_OUT ;
; N/A   ; None              ; 10.028 ns       ; M[2] ; Bl1_OUT ;
; N/A   ; None              ; 9.929 ns        ; M[1] ; Bl1_OUT ;
; N/A   ; None              ; 9.741 ns        ; N[0] ; Bl1_OUT ;
; N/A   ; None              ; 9.668 ns        ; N[5] ; Bl1_OUT ;
; N/A   ; None              ; 9.585 ns        ; M[0] ; Bl1_OUT ;
+-------+-------------------+-----------------+------+---------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.028 ns ; M[0] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.108 ns ; N[5] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.330 ns ; N[0] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.372 ns ; M[1] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.459 ns ; M[2] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.523 ns ; N[4] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.548 ns ; N[2] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.805 ns ; M[7] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.869 ns ; M[3] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.938 ns ; N[3] ; inst8 ; CLK      ;
; N/A           ; None        ; -2.988 ns ; N[1] ; inst8 ; CLK      ;
; N/A           ; None        ; -3.015 ns ; N[7] ; inst8 ; CLK      ;
; N/A           ; None        ; -3.016 ns ; M[5] ; inst8 ; CLK      ;
; N/A           ; None        ; -3.028 ns ; N[6] ; inst8 ; CLK      ;
; N/A           ; None        ; -3.122 ns ; M[6] ; inst8 ; CLK      ;
; N/A           ; None        ; -3.182 ns ; M[4] ; inst8 ; CLK      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 29 18:35:06 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L2_2 -c L2_2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "inst8" and destination register "inst8"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.099 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 1.398 ns ( 45.11 % )
                Info: Total interconnect delay = 1.701 ns ( 54.89 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.099 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
                Info: Total cell delay = 1.398 ns ( 45.11 % )
                Info: Total interconnect delay = 1.701 ns ( 54.89 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "inst8" (data pin = "M[4]", clock pin = "CLK") is 3.421 ns
    Info: + Longest pin to register delay is 6.430 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'M[4]'
        Info: 2: + IC(4.484 ns) + CELL(0.378 ns) = 5.634 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'BL1:inst|inst27~0'
        Info: 3: + IC(0.263 ns) + CELL(0.378 ns) = 6.275 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.430 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.683 ns ( 26.17 % )
        Info: Total interconnect delay = 4.747 ns ( 73.83 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.398 ns ( 45.11 % )
        Info: Total interconnect delay = 1.701 ns ( 54.89 % )
Info: tco from clock "CLK" to destination pin "Bl1_OUT" through register "inst8" is 8.185 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.398 ns ( 45.11 % )
        Info: Total interconnect delay = 1.701 ns ( 54.89 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.992 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: 2: + IC(0.250 ns) + CELL(0.272 ns) = 0.522 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(2.306 ns) + CELL(2.164 ns) = 4.992 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'Bl1_OUT'
        Info: Total cell delay = 2.436 ns ( 48.80 % )
        Info: Total interconnect delay = 2.556 ns ( 51.20 % )
Info: Longest tpd from source pin "M[4]" to destination pin "Bl1_OUT" is 10.751 ns
    Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 1; PIN Node = 'M[4]'
    Info: 2: + IC(4.484 ns) + CELL(0.378 ns) = 5.634 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'BL1:inst|inst27~0'
    Info: 3: + IC(0.269 ns) + CELL(0.378 ns) = 6.281 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 1; COMB Node = 'lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~0'
    Info: 4: + IC(2.306 ns) + CELL(2.164 ns) = 10.751 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'Bl1_OUT'
    Info: Total cell delay = 3.692 ns ( 34.34 % )
    Info: Total interconnect delay = 7.059 ns ( 65.66 % )
Info: th for register "inst8" (data pin = "M[0]", clock pin = "CLK") is -2.028 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.099 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_L8; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.701 ns) + CELL(0.618 ns) = 3.099 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.398 ns ( 45.11 % )
        Info: Total interconnect delay = 1.701 ns ( 54.89 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; PIN Node = 'M[0]'
        Info: 2: + IC(3.978 ns) + CELL(0.053 ns) = 4.848 ns; Loc. = LCCOMB_X34_Y8_N26; Fanout = 2; COMB Node = 'BL1:inst|inst27~1'
        Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 5.121 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'inst8~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.276 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.078 ns ( 20.43 % )
        Info: Total interconnect delay = 4.198 ns ( 79.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Wed Sep 29 18:35:07 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


