# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: bench_system.vhd(92): (vopt-1270) Bad default binding for component instance "NANOPROC_1: SYSTEM_PROC".
#  (Component port "fifo_full_w" is not on the entity.)
# ** Warning: [1] bench_system.vhd(92): (vopt-3473) Component instance "/bench_proc/NANOPROC_1 : SYSTEM_PROC" is not bound.
# Optimization failed
# Error loading design
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: system_proc.vhd(171): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(182): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(193): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(204): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(215): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_nanoproc.nano_pkg
# Loading work.bench_proc(a)#1
# Loading ieee.std_logic_unsigned(body)
# Loading lib_nanoproc.system_proc(a)#1
# Loading lib_nanoproc.std_fifo(fifo)#1
# ** Fatal: (vsim-3350) Generic "fifo_depth" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /bench_proc/NANOPROC_1/FIFO_N File: /tp/xph2sei/xph2sei412/nano-proc/proc/vhd/fifo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_nanoproc.nano_pkg
# Loading work.bench_proc(a)#1
# Loading ieee.std_logic_unsigned(body)
# Loading lib_nanoproc.system_proc(a)#1
# Loading lib_nanoproc.std_fifo(fifo)#1
# ** Fatal: (vsim-3350) Generic "fifo_depth" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /bench_proc/NANOPROC_1/FIFO_N File: /tp/xph2sei/xph2sei412/nano-proc/proc/vhd/fifo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_nanoproc.nano_pkg
# Loading work.bench_proc(a)#1
# Loading ieee.std_logic_unsigned(body)
# Loading lib_nanoproc.system_proc(a)#1
# Loading lib_nanoproc.std_fifo(fifo)#1
# ** Fatal: (vsim-3350) Generic "fifo_depth" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /bench_proc/NANOPROC_1/FIFO_N File: /tp/xph2sei/xph2sei412/nano-proc/proc/vhd/fifo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: system_proc.vhd(171): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(182): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(193): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(204): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# ** Warning: system_proc.vhd(215): (vopt-1251) Generic "fifo_depth" of entity "STD_FIFO" is not in the component being instantiated.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_nanoproc.nano_pkg
# Loading work.bench_proc(a)#1
# Loading ieee.std_logic_unsigned(body)
# Loading lib_nanoproc.system_proc(a)#1
# Loading lib_nanoproc.std_fifo(fifo)#1
# ** Fatal: (vsim-3350) Generic "fifo_depth" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /bench_proc/NANOPROC_1/FIFO_N File: /tp/xph2sei/xph2sei412/nano-proc/proc/vhd/fifo.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
vsim lib_nanoproc_bench.bench_proc
# vsim lib_nanoproc_bench.bench_proc 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_nanoproc.nano_pkg
# Loading work.bench_proc(a)#1
# Loading ieee.std_logic_unsigned(body)
# Loading lib_nanoproc.system_proc(a)#1
# ** Warning: (vsim-8683) Uninitialized out port /bench_proc/NANOPROC_1/rd_en_n has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench_proc/NANOPROC_1/rd_en_s has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench_proc/NANOPROC_1/rd_en_e has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /bench_proc/NANOPROC_1/rd_en_w has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/Clock
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/U1/R_save_q
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/U1/ctx_ctrl
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/U1/I
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/U1/p_state
add wave -position insertpoint  \
sim:/bench_proc/NANOPROC_1/U1/R_q \
sim:/bench_proc/NANOPROC_1/U1/R_d
