Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:35:32 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          337         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.742     -969.776                    543                  702        0.023        0.000                      0                  702       -0.488       -7.884                      49                   545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 0.833}        1.667           599.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.742     -969.776                    543                  702        0.023        0.000                      0                  702       -0.488       -7.884                      49                   545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          543  Failing Endpoints,  Worst Slack       -4.742ns,  Total Violation     -969.776ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :           49  Failing Endpoints,  Worst Slack       -0.488ns,  Total Violation       -7.884ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.403ns (38.182%)  route 3.891ns (61.818%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6.782 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 r  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.501    11.117    DUT/C_internal_reg[0]
    SLICE_X12Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.241 r  DUT/C_internal[13]_i_1/O
                         net (fo=2, routed)           0.475    11.716    C_internal[13]
    SLICE_X15Y47         FDCE                                         r  C_internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.693     6.782    clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  C_internal_reg[13]/C
                         clock pessimism              0.267     7.050    
                         clock uncertainty           -0.035     7.014    
    SLICE_X15Y47         FDCE (Setup_fdce_C_D)       -0.040     6.974    C_internal_reg[13]
  -------------------------------------------------------------------
                         required time                          6.974    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.739ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.403ns (38.134%)  route 3.898ns (61.866%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 6.781 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 r  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.635    11.251    DUT/C_internal_reg[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.375 r  DUT/C_internal[11]_i_1/O
                         net (fo=2, routed)           0.349    11.724    C_internal[11]
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     6.781    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[11]/C
                         clock pessimism              0.267     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)       -0.028     6.985    C_internal_reg[11]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 -4.739    

Slack (VIOLATED) :        -4.738ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.288ns  (logic 2.403ns (38.214%)  route 3.885ns (61.786%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 6.781 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 r  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.635    11.251    DUT/C_internal_reg[0]
    SLICE_X15Y45         LUT6 (Prop_lut6_I1_O)        0.124    11.375 r  DUT/C_internal[11]_i_1/O
                         net (fo=2, routed)           0.336    11.711    C_internal[11]
    SLICE_X13Y45         FDCE                                         r  C_internal_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     6.781    clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  C_internal_reg[11]_lopt_replica/C
                         clock pessimism              0.267     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)       -0.040     6.973    C_internal_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.973    
                         arrival time                         -11.711    
  -------------------------------------------------------------------
                         slack                                 -4.738    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 2.403ns (38.268%)  route 3.876ns (61.732%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 6.781 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.631    11.246    DUT/C_internal_reg[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.124    11.370 r  DUT/C_internal[8]_i_1/O
                         net (fo=2, routed)           0.332    11.702    C_internal[8]
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     6.781    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
                         clock pessimism              0.267     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)       -0.045     6.968    C_internal_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.968    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 2.403ns (38.268%)  route 3.876ns (61.732%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 6.781 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.631    11.246    DUT/C_internal_reg[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.124    11.370 r  DUT/C_internal[8]_i_1/O
                         net (fo=2, routed)           0.332    11.702    C_internal[8]
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     6.781    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]/C
                         clock pessimism              0.267     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X12Y44         FDCE (Setup_fdce_C_D)       -0.031     6.982    C_internal_reg[8]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                 -4.720    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 2.403ns (39.961%)  route 3.610ns (60.039%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 6.615 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.506    11.122    DUT/C_internal_reg[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.246 r  DUT/C_internal[1]_i_1/O
                         net (fo=2, routed)           0.190    11.436    C_internal[1]
    SLICE_X13Y50         FDCE                                         r  C_internal_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.525     6.615    clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  C_internal_reg[1]_lopt_replica/C
                         clock pessimism              0.187     6.802    
                         clock uncertainty           -0.035     6.766    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)       -0.047     6.719    C_internal_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.715ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 2.403ns (39.923%)  route 3.616ns (60.077%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 6.615 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.512    11.128    DUT/C_internal_reg[0]
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.252 r  DUT/C_internal[4]_i_1/O
                         net (fo=2, routed)           0.190    11.442    C_internal[4]
    SLICE_X13Y50         FDCE                                         r  C_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.525     6.615    clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  C_internal_reg[4]/C
                         clock pessimism              0.187     6.802    
                         clock uncertainty           -0.035     6.766    
    SLICE_X13Y50         FDCE (Setup_fdce_C_D)       -0.040     6.726    C_internal_reg[4]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                 -4.715    

Slack (VIOLATED) :        -4.680ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.403ns (38.695%)  route 3.807ns (61.305%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 6.781 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 r  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 r  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.501    11.117    DUT/C_internal_reg[0]
    SLICE_X12Y47         LUT6 (Prop_lut6_I1_O)        0.124    11.241 r  DUT/C_internal[13]_i_1/O
                         net (fo=2, routed)           0.392    11.633    C_internal[13]
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     6.781    clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[13]_lopt_replica/C
                         clock pessimism              0.267     7.049    
                         clock uncertainty           -0.035     7.013    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)       -0.061     6.952    C_internal_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                          6.952    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 -4.680    

Slack (VIOLATED) :        -4.660ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 2.403ns (38.818%)  route 3.787ns (61.182%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6.782 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.354    10.970    DUT/C_internal_reg[0]
    SLICE_X13Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.094 r  DUT/C_internal[5]_i_1/O
                         net (fo=2, routed)           0.519    11.613    C_internal[5]
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.693     6.782    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[5]/C
                         clock pessimism              0.267     7.050    
                         clock uncertainty           -0.035     7.014    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)       -0.061     6.953    C_internal_reg[5]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -4.660    

Slack (VIOLATED) :        -4.655ns  (required time - arrival time)
  Source:                 DUT/NormalizationShifter/level5_d2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            C_internal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (sys_clk_pin rise@1.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.403ns (38.830%)  route 3.786ns (61.170%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 6.782 - 1.667 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  DUT/NormalizationShifter/level5_d2_reg[19]/Q
                         net (fo=1, routed)           0.521     6.462    DUT/NormalizationShifter/level5_d2[19]
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.586 r  DUT/NormalizationShifter/C_internal[3]_i_16/O
                         net (fo=1, routed)           0.298     6.884    DUT/NormalizationShifter/C_internal[3]_i_16_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.008 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.816     7.824    DUT/NormalizationShifter/C_internal[3]_i_13_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.948 r  DUT/NormalizationShifter/C_internal[3]_i_9_comp_2/O
                         net (fo=1, routed)           0.299     8.247    DUT/NormalizationShifter/C_internal[3]_i_9_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.371 r  DUT/NormalizationShifter/C_internal[3]_i_7_comp_1/O
                         net (fo=1, routed)           0.000     8.371    DUT/NormalizationShifter/C_internal[3]_i_7_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.903 r  DUT/NormalizationShifter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.903    DUT/NormalizationShifter/C_internal_reg[3]_i_2_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.017 r  DUT/NormalizationShifter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.017    DUT/NormalizationShifter/C_internal_reg[7]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.330 f  DUT/NormalizationShifter/C_internal_reg[11]_i_2/O[3]
                         net (fo=2, routed)           0.980    10.310    plusOp[11]
    SLICE_X13Y47         LUT6 (Prop_lut6_I4_O)        0.306    10.616 f  C_internal[14]_i_2/O
                         net (fo=15, routed)          0.351    10.967    DUT/C_internal_reg[0]
    SLICE_X13Y49         LUT6 (Prop_lut6_I2_O)        0.124    11.091 r  DUT/C_internal[7]_i_1/O
                         net (fo=2, routed)           0.521    11.611    C_internal[7]
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      1.667     1.667 r  
    E3                                                0.000     1.667 r  clk (IN)
                         net (fo=0)                   0.000     1.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.693     6.782    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[7]/C
                         clock pessimism              0.267     7.050    
                         clock uncertainty           -0.035     7.014    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)       -0.058     6.956    C_internal_reg[7]
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                 -4.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level5_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.122%)  route 0.247ns (65.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  DUT/NormalizationShifter/level5_d1_reg[6]/Q
                         net (fo=1, routed)           0.247     1.870    DUT/NormalizationShifter/level5_d1_reg_n_0_[6]
    SLICE_X9Y45          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.916     2.081    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[6]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.017     1.847    DUT/NormalizationShifter/level5_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level5_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.946%)  route 0.292ns (64.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  DUT/NormalizationShifter/level5_d1_reg[18]/Q
                         net (fo=1, routed)           0.292     1.952    DUT/NormalizationShifter/level5_d1_reg_n_0_[18]
    SLICE_X9Y44          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.916     2.081    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[18]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.070     1.900    DUT/NormalizationShifter/level5_d2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level5_d1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.039%)  route 0.291ns (63.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  DUT/NormalizationShifter/level5_d1_reg[36]/Q
                         net (fo=1, routed)           0.291     1.950    DUT/NormalizationShifter/level5_d1_reg_n_0_[36]
    SLICE_X9Y44          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.916     2.081    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  DUT/NormalizationShifter/level5_d2_reg[36]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.066     1.896    DUT/NormalizationShifter/level5_d2_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.667%)  route 0.351ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  DUT/NormalizationShifter/level3_d1_reg[12]/Q
                         net (fo=4, routed)           0.351     1.987    DUT/NormalizationShifter/level3_d1_reg_n_0_[12]
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.045     2.032 r  DUT/NormalizationShifter/level5_d1[12]_i_1/O
                         net (fo=1, routed)           0.000     2.032    DUT/NormalizationShifter/level50_in[12]
    SLICE_X9Y49          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.917     2.082    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[12]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.923    DUT/NormalizationShifter/level5_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.892%)  route 0.219ns (54.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.670     1.590    clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     1.731 r  index_reg[1]/Q
                         net (fo=38, routed)          0.219     1.950    index_reg_n_0_[1]
    SLICE_X0Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.995 r  FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.995    FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y50          FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.091     1.883    FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.706%)  route 0.360ns (63.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  DUT/NormalizationShifter/level3_d1_reg[13]/Q
                         net (fo=4, routed)           0.360     2.020    DUT/NormalizationShifter/level3_d1_reg_n_0_[13]
    SLICE_X11Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.065 r  DUT/NormalizationShifter/level5_d1[29]_i_1/O
                         net (fo=1, routed)           0.000     2.065    DUT/NormalizationShifter/level50_in[29]
    SLICE_X11Y49         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.917     2.082    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[29]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.923    DUT/NormalizationShifter/level5_d1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 C_internal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/RightShifterComponent/level3_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.254%)  route 0.391ns (67.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  C_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  C_internal_reg[0]/Q
                         net (fo=8, routed)           0.391     2.027    DUT/RightShifterComponent/level3_d1_reg[16]_0[0]
    SLICE_X19Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.072 r  DUT/RightShifterComponent/level3_d1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.072    DUT/RightShifterComponent/level3_d1[2]_i_1__0_n_0
    SLICE_X19Y47         FDRE                                         r  DUT/RightShifterComponent/level3_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.917     2.082    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  DUT/RightShifterComponent/level3_d1_reg[2]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.092     1.923    DUT/RightShifterComponent/level3_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DUT/RightShifterComponent/level3_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/RightShifterComponent/level5_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.189ns (39.218%)  route 0.293ns (60.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.640     1.560    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  DUT/RightShifterComponent/level3_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  DUT/RightShifterComponent/level3_d1_reg[8]/Q
                         net (fo=4, routed)           0.293     1.994    DUT/RightShifterComponent/level3_d1_reg_n_0_[8]
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.048     2.042 r  DUT/RightShifterComponent/level5_d1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.042    DUT/RightShifterComponent/level4[8]
    SLICE_X12Y54         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.846     2.011    DUT/RightShifterComponent/clk_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  DUT/RightShifterComponent/level5_d1_reg[8]/C
                         clock pessimism             -0.250     1.760    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.131     1.891    DUT/RightShifterComponent/level5_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DUT/NormalizationShifter/level3_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            DUT/NormalizationShifter/level5_d1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.611%)  route 0.422ns (69.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  DUT/NormalizationShifter/level3_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  DUT/NormalizationShifter/level3_d1_reg[10]/Q
                         net (fo=4, routed)           0.422     2.058    DUT/NormalizationShifter/level3_d1_reg_n_0_[10]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.103 r  DUT/NormalizationShifter/level5_d1[34]_i_1/O
                         net (fo=1, routed)           0.000     2.103    DUT/NormalizationShifter/level50_in[34]
    SLICE_X10Y49         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.917     2.082    DUT/NormalizationShifter/clk_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  DUT/NormalizationShifter/level5_d1_reg[34]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.952    DUT/NormalizationShifter/level5_d1_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            wait_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.979%)  route 0.396ns (68.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X3Y50          FDPE                                         r  FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  FSM_onehot_state_reg[0]/Q
                         net (fo=37, routed)          0.396     2.061    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y49          LUT5 (Prop_lut5_I1_O)        0.045     2.106 r  wait_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     2.106    wait_cycles[0]
    SLICE_X0Y49          FDCE                                         r  wait_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.948     2.113    clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  wait_cycles_reg[0]/C
                         clock pessimism             -0.250     1.862    
    SLICE_X0Y49          FDCE (Hold_fdce_C_D)         0.092     1.954    wait_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1.667       -0.488     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1.667       -0.487     DSP48_X0Y18     DUT/multOp/CLK
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X10Y47    A_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X14Y46    A_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X13Y47    A_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X13Y47    A_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X12Y47    A_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X5Y51     A_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X15Y44    A_reg[14]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         1.667       0.667      SLICE_X5Y54     A_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X2Y55     DUT/AisZero_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         0.834       -0.146     SLICE_X2Y55     DUT/AisZero_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X6Y55     DUT/AexpPlusBexp_d3_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X2Y55     DUT/AisZero_d3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         0.833       -0.147     SLICE_X2Y55     DUT/AisZero_d3_reg_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.147ns (49.771%)  route 4.185ns (50.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.821     5.424    clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.185    10.027    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.728    13.755 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.755    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.114ns (49.439%)  route 4.208ns (50.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.821     5.424    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.419     5.843 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.208    10.050    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.695    13.746 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.746    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.129ns (52.126%)  route 3.792ns (47.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.647     5.250    clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.419     5.669 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.792     9.461    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.710    13.171 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.171    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.438ns  (logic 4.069ns (54.698%)  route 3.370ns (45.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.370     9.310    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.861 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.861    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 4.070ns (54.858%)  route 3.349ns (45.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.647     5.250    clk_IBUF_BUFG
    SLICE_X12Y50         FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.349     9.117    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.668 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.668    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 4.008ns (57.968%)  route 2.906ns (42.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           2.906     8.785    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.336 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.336    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.893ns  (logic 4.125ns (59.844%)  route 2.768ns (40.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     5.842 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.768     8.610    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         3.706    12.316 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.316    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.833ns  (logic 4.066ns (59.499%)  route 2.767ns (40.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.767     8.708    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.256 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.256    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.824ns  (logic 4.010ns (58.768%)  route 2.814ns (41.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X13Y44         FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.814     8.692    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.247 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.247    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 4.088ns (61.766%)  route 2.531ns (38.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.820     5.423    clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.518     5.941 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           2.531     8.471    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.042 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.042    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.410ns (80.406%)  route 0.344ns (19.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  C_internal_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  C_internal_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.344     2.007    C_internal_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.276 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.276    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.386ns (67.953%)  route 0.654ns (32.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  fsm_done_reg/Q
                         net (fo=1, routed)           0.654     2.342    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.564 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.564    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.445%)  route 0.674ns (32.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.674     2.376    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.630 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.630    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.397ns (65.306%)  route 0.742ns (34.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.576     1.495    clk_IBUF_BUFG
    SLICE_X13Y51         FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.742     2.378    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.634 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.634    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.394ns (67.161%)  route 0.682ns (32.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.682     2.384    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.637 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.637    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.393ns (65.272%)  route 0.741ns (34.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.642     1.562    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.741     2.444    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.697 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.697    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.397ns (65.119%)  route 0.748ns (34.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.642     1.562    clk_IBUF_BUFG
    SLICE_X13Y49         FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.748     2.451    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.707 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.707    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.435ns (65.802%)  route 0.746ns (34.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.746     2.471    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.741 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.741    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.412ns (62.389%)  route 0.851ns (37.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X12Y44         FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     1.725 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.851     2.576    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.825 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.825    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.413ns (62.028%)  route 0.865ns (37.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.641     1.561    clk_IBUF_BUFG
    SLICE_X13Y45         FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.128     1.689 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.865     2.554    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.839 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.839    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.730ns  (logic 1.480ns (25.824%)  route 4.250ns (74.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.250     5.730    rst_IBUF
    SLICE_X15Y49         FDCE                                         f  C_internal_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.693     5.115    clk_IBUF_BUFG
    SLICE_X15Y49         FDCE                                         r  C_internal_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.480ns (26.289%)  route 4.149ns (73.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.149     5.628    rst_IBUF
    SLICE_X12Y46         FDCE                                         f  C_internal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  C_internal_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.480ns (26.289%)  route 4.149ns (73.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.149     5.628    rst_IBUF
    SLICE_X13Y46         FDCE                                         f  C_internal_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.480ns (26.289%)  route 4.149ns (73.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.149     5.628    rst_IBUF
    SLICE_X13Y46         FDCE                                         f  C_internal_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X13Y46         FDCE                                         r  C_internal_reg[13]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.480ns (26.289%)  route 4.149ns (73.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.149     5.628    rst_IBUF
    SLICE_X12Y46         FDCE                                         f  C_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  C_internal_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.480ns (26.289%)  route 4.149ns (73.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.149     5.628    rst_IBUF
    SLICE_X12Y46         FDCE                                         f  C_internal_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X12Y46         FDCE                                         r  C_internal_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 1.480ns (26.350%)  route 4.135ns (73.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          4.135     5.615    rst_IBUF
    SLICE_X15Y47         FDCE                                         f  C_internal_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.693     5.115    clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  C_internal_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.480ns (27.034%)  route 3.993ns (72.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.993     5.473    rst_IBUF
    SLICE_X14Y45         FDCE                                         f  B_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  B_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.480ns (27.034%)  route 3.993ns (72.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.993     5.473    rst_IBUF
    SLICE_X14Y45         FDCE                                         f  B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  B_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.480ns (27.034%)  route 3.993ns (72.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=77, routed)          3.993     5.473    rst_IBUF
    SLICE_X14Y45         FDCE                                         f  B_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         1.692     5.114    clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  B_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.247ns (19.785%)  route 1.003ns (80.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.003     1.251    rst_IBUF
    SLICE_X5Y54          FDCE                                         f  A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  A_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.247ns (18.911%)  route 1.061ns (81.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.061     1.308    rst_IBUF
    SLICE_X4Y55          FDCE                                         f  C_internal_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  C_internal_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[15]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.247ns (18.911%)  route 1.061ns (81.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.061     1.308    rst_IBUF
    SLICE_X4Y55          FDCE                                         f  C_internal_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  C_internal_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.247ns (18.683%)  route 1.077ns (81.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.077     1.324    rst_IBUF
    SLICE_X4Y52          FDCE                                         f  B_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.875     2.040    clk_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  B_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.247ns (18.011%)  route 1.126ns (81.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.126     1.374    rst_IBUF
    SLICE_X0Y50          FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.247ns (18.011%)  route 1.126ns (81.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.126     1.374    rst_IBUF
    SLICE_X0Y50          FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.247ns (18.011%)  route 1.126ns (81.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.126     1.374    rst_IBUF
    SLICE_X0Y50          FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y50          FDCE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.247ns (17.832%)  route 1.140ns (82.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.140     1.388    rst_IBUF
    SLICE_X3Y50          FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X3Y50          FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.247ns (17.832%)  route 1.140ns (82.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=77, routed)          1.140     1.388    rst_IBUF
    SLICE_X2Y50          FDCE                                         f  fsm_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X2Y50          FDCE                                         r  fsm_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            prev_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.833ns period=1.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.245ns (17.676%)  route 1.143ns (82.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.389    start_IBUF
    SLICE_X6Y54          FDRE                                         r  prev_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=544, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  prev_start_reg/C





