


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                                uC/CPU
    3 00000000         ;                                    CPU CONFIGURATION &
                        PORT LAYER
    4 00000000         ;
    5 00000000         ;                          (c) Copyright 2004-2011; Micr
                       ium, Inc.; Weston, FL
    6 00000000         ;
    7 00000000         ;               All rights reserved.  Protected by inter
                       national copyright laws.
    8 00000000         ;
    9 00000000         ;               uC/CPU is provided in source form to reg
                       istered licensees ONLY.  It is 
   10 00000000         ;               illegal to distribute this source code t
                       o any third party unless you receive 
   11 00000000         ;               written permission by an authorized Micr
                       ium representative.  Knowledge of 
   12 00000000         ;               the source code may NOT be used to devel
                       op a similar product.
   13 00000000         ;
   14 00000000         ;               Please help us continue to provide the E
                       mbedded community with the finest 
   15 00000000         ;               software available.  Your honesty is gre
                       atly appreciated.
   16 00000000         ;
   17 00000000         ;               You can contact us at www.micrium.com.
   18 00000000         ;*******************************************************
                       *************************************************
   19 00000000         
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         ;
   22 00000000         ;                                            CPU PORT FI
                       LE
   23 00000000         ;
   24 00000000         ;                                            ARM-Cortex-
                       M3
   25 00000000         ;                                            IAR C Compi
                       ler
   26 00000000         ;
   27 00000000         ; Filename      : cpu_a.asm
   28 00000000         ; Version       : V1.28.01.00
   29 00000000         ; Programmer(s) : JJL
   30 00000000         ;*******************************************************
                       *************************************************
   31 00000000         
   32 00000000         
   33 00000000         ;*******************************************************
                       *************************************************
   34 00000000         ;                                           PUBLIC FUNCT
                       IONS
   35 00000000         ;*******************************************************
                       *************************************************
   36 00000000         
   37 00000000                 EXPORT           CPU_IntDis
   38 00000000                 EXPORT           CPU_IntEn
   39 00000000         
   40 00000000                 EXPORT           CPU_SR_Save



ARM Macro Assembler    Page 2 


   41 00000000                 EXPORT           CPU_SR_Restore
   42 00000000         
   43 00000000                 EXPORT           CPU_CntLeadZeros
   44 00000000                 EXPORT           CPU_RevBits
   45 00000000         
   46 00000000                 EXPORT           CPU_WaitForInt
   47 00000000                 EXPORT           CPU_WaitForExcept
   48 00000000         
   49 00000000         
   50 00000000         ;*******************************************************
                       *************************************************
   51 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   52 00000000         ;*******************************************************
                       *************************************************
   53 00000000         
   54 00000000         ; RSEG CODE:CODE:NOROOT(2)
   55 00000000         ; THUMB
   56 00000000                 PRESERVE8
   57 00000000         
   58 00000000                 AREA             |.text|, CODE, READONLY
   59 00000000                 THUMB
   60 00000000         
   61 00000000         ;$PAGE
   62 00000000         ;*******************************************************
                       *************************************************
   63 00000000         ;                                    DISABLE and ENABLE 
                       INTERRUPTS
   64 00000000         ;
   65 00000000         ; Description: Disable/Enable interrupts.
   66 00000000         ;
   67 00000000         ; Prototypes : void  CPU_IntDis(void);
   68 00000000         ;              void  CPU_IntEn (void);
   69 00000000         ;*******************************************************
                       *************************************************
   70 00000000         
   71 00000000         CPU_IntDis
   72 00000000 B672            CPSID            I
   73 00000002 4770            BX               LR
   74 00000004         
   75 00000004         
   76 00000004         CPU_IntEn
   77 00000004 B662            CPSIE            I
   78 00000006 4770            BX               LR
   79 00000008         
   80 00000008         
   81 00000008         ;*******************************************************
                       *************************************************
   82 00000008         ;                                      CRITICAL SECTION 
                       FUNCTIONS
   83 00000008         ;
   84 00000008         ; Description : Disable/Enable interrupts by preserving 
                       the state of interrupts.  Generally speaking, the
   85 00000008         ;               state of the interrupt disable flag is s
                       tored in the local variable 'cpu_sr' & interrupts
   86 00000008         ;               are then disabled ('cpu_sr' is allocated
                        in all functions that need to disable interrupts).
   87 00000008         ;               The previous interrupt state is restored
                        by copying 'cpu_sr' into the CPU's status register.



ARM Macro Assembler    Page 3 


   88 00000008         ;
   89 00000008         ; Prototypes  : CPU_SR  CPU_SR_Save   (void);
   90 00000008         ;               void    CPU_SR_Restore(CPU_SR  cpu_sr);
   91 00000008         ;
   92 00000008         ; Note(s)     : (1) These functions are used in general 
                       like this :
   93 00000008         ;
   94 00000008         ;                       void  Task (void  *p_arg)
   95 00000008         ;                       {
   96 00000008         ;                           CPU_SR_ALLOC();             
                               /* Allocate storage for CPU status register */
   97 00000008         ;                               :
   98 00000008         ;                               :
   99 00000008         ;                           CPU_CRITICAL_ENTER();       
                               /* cpu_sr = CPU_SR_Save();                  */
  100 00000008         ;                               :
  101 00000008         ;                               :
  102 00000008         ;                           CPU_CRITICAL_EXIT();        
                               /* CPU_SR_Restore(cpu_sr);                  */
  103 00000008         ;                               :
  104 00000008         ;                       }
  105 00000008         ;*******************************************************
                       *************************************************
  106 00000008         
  107 00000008         CPU_SR_Save
  108 00000008 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
  109 0000000C B672            CPSID            I
  110 0000000E 4770            BX               LR
  111 00000010         
  112 00000010         
  113 00000010         CPU_SR_Restore                       ; See Note #2.
  114 00000010 F380 8810       MSR              PRIMASK, R0
  115 00000014 4770            BX               LR
  116 00000016         
  117 00000016         
  118 00000016         ;$PAGE
  119 00000016         ;*******************************************************
                       *************************************************
  120 00000016         ;                                         CPU_CntLeadZer
                       os()
  121 00000016         ;                                        COUNT LEADING Z
                       EROS
  122 00000016         ;
  123 00000016         ; Description : Counts the number of contiguous, most-si
                       gnificant, leading zero bits before the first 
  124 00000016         ;                   binary one bit in a data value.
  125 00000016         ;
  126 00000016         ; Prototype   : CPU_DATA  CPU_CntLeadZeros(CPU_DATA  val
                       );
  127 00000016         ;
  128 00000016         ; Argument(s) : val         Data value to count leading 
                       zero bits.
  129 00000016         ;
  130 00000016         ; Return(s)   : Number of contiguous, most-significant, 
                       leading zero bits in 'val'.
  131 00000016         ;
  132 00000016         ; Caller(s)   : Application.



ARM Macro Assembler    Page 4 


  133 00000016         ;
  134 00000016         ;               This function is an INTERNAL CPU module 
                       function but MAY be called by application function(s).
  135 00000016         ;
  136 00000016         ; Note(s)     : (1) If the argument is zero, the value 3
                       2 is returned.
  137 00000016         ;
  138 00000016         ;               (2) MUST be implemented in cpu_a.asm if 
                       and only if CPU_CFG_LEAD_ZEROS_ASM_PRESENT is 
  139 00000016         ;                   #define'd in 'cpu_cfg.h' or 'cpu.h'.
                       
  140 00000016         ;*******************************************************
                       *************************************************
  141 00000016         
  142 00000016         CPU_CntLeadZeros
  143 00000016 FAB0 F080       CLZ              R0, R0      ; Count leading zer
                                                            os
  144 0000001A 4770            BX               LR
  145 0000001C         
  146 0000001C         
  147 0000001C         ;*******************************************************
                       *************************************************
  148 0000001C         ;                                             REVERSE BI
                       TS
  149 0000001C         ;
  150 0000001C         ; Description : Reverses the bits in the argument.
  151 0000001C         ;
  152 0000001C         ; Prototypes  : CPU_DATA  CPU_RevBits (CPU_DATA  val)
  153 0000001C         ;
  154 0000001C         ; Argument(s) : val     variable to reverse
  155 0000001C         ;*******************************************************
                       *************************************************
  156 0000001C         
  157 0000001C         CPU_RevBits
  158 0000001C FA90 F0A0       RBIT             R0, R0      ; Reverse bits
  159 00000020 4770            BX               LR
  160 00000022         
  161 00000022         
  162 00000022         ;$PAGE
  163 00000022         ;*******************************************************
                       *************************************************
  164 00000022         ;                                         WAIT FOR INTER
                       RUPT
  165 00000022         ;
  166 00000022         ; Description : Enters sleep state, which will be exited
                        when an interrupt is received.
  167 00000022         ;
  168 00000022         ; Prototypes  : void  CPU_WaitForInt (void)
  169 00000022         ;
  170 00000022         ; Argument(s) : none.
  171 00000022         ;*******************************************************
                       *************************************************
  172 00000022         
  173 00000022         CPU_WaitForInt
  174 00000022 BF30            WFI                          ; Wait for interrup
                                                            t
  175 00000024 4770            BX               LR
  176 00000026         
  177 00000026         



ARM Macro Assembler    Page 5 


  178 00000026         ;*******************************************************
                       *************************************************
  179 00000026         ;                                         WAIT FOR EXCEP
                       TION
  180 00000026         ;
  181 00000026         ; Description : Enters sleep state, which will be exited
                        when an exception is received.
  182 00000026         ;
  183 00000026         ; Prototypes  : void  CPU_WaitForExcept (void)
  184 00000026         ;
  185 00000026         ; Argument(s) : none.
  186 00000026         ;*******************************************************
                       *************************************************
  187 00000026         
  188 00000026         CPU_WaitForExcept
  189 00000026 BF20            WFE                          ; Wait for exceptio
                                                            n
  190 00000028 4770            BX               LR
  191 0000002A         
  192 0000002A         
  193 0000002A         ;$PAGE
  194 0000002A         ;*******************************************************
                       *************************************************
  195 0000002A         ;                                     CPU ASSEMBLY PORT 
                       FILE END
  196 0000002A         ;*******************************************************
                       *************************************************
  197 0000002A         
  198 0000002A                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=..\..\output\cpu_a.d -o..\..\output\cpu_a.o -IG:\单片机项目\农业物
联网\节点\程序V1.3\Project\MDK\RTE -ID:\MDK5.11\ARM\PACK\Keil\STM32F1xx_DFP\1.1
.0\Device\Include -ID:\MDK5\ARM\CMSIS\Include --predefine="__MICROLIB SETA 1" -
-predefine="__UVISION_VERSION SETA 515" --predefine="STM32F10X_MD SETA 1" --lis
t=..\..\listing\cpu_a.lst ..\..\uCOS-III\uC-CPU\cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 58 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      None
Comment: .text unused
CPU_CntLeadZeros 00000016

Symbol: CPU_CntLeadZeros
   Definitions
      At line 142 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 43 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_CntLeadZeros used once
CPU_IntDis 00000000

Symbol: CPU_IntDis
   Definitions
      At line 71 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 37 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_IntDis used once
CPU_IntEn 00000004

Symbol: CPU_IntEn
   Definitions
      At line 76 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 38 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_IntEn used once
CPU_RevBits 0000001C

Symbol: CPU_RevBits
   Definitions
      At line 157 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 44 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_RevBits used once
CPU_SR_Restore 00000010

Symbol: CPU_SR_Restore
   Definitions
      At line 113 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 41 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_SR_Restore used once
CPU_SR_Save 00000008

Symbol: CPU_SR_Save
   Definitions
      At line 107 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 40 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_SR_Save used once
CPU_WaitForExcept 00000026

Symbol: CPU_WaitForExcept



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 188 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 47 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_WaitForExcept used once
CPU_WaitForInt 00000022

Symbol: CPU_WaitForInt
   Definitions
      At line 173 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
   Uses
      At line 46 in file ..\..\uCOS-III\uC-CPU\cpu_a.asm
Comment: CPU_WaitForInt used once
9 symbols
342 symbols in table
