
*** Running vivado
    with args -log CPU_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU_test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ComputerOrnazation/lab5_2_3/VGA_pipeline'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: synth_design -top CPU_test -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1139.820 ; gain = 30.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_test' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/RAM_B/synth/RAM_B.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: RAM_B.mif - type: string 
	Parameter C_INIT_FILE bound to: RAM_B.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/RAM_B/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/RAM_B/synth/RAM_B.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'RAM_B' (9#1) [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/RAM_B/synth/RAM_B.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ROM_D_0' [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: ROM_D_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/ROM_D_0/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'ROM_D_0' (13#1) [e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/ROM_D_0/synth/ROM_D_0.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_CPU' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_IF' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG32' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/IF/REG32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (14#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/IF/REG32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_IF' (15#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_reg_ID' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/IF_reg_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_reg_ID' (16#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/IF_reg_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_ID' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/Regs.v:1]
WARNING: [Synth 8-324] index 0 out of range [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/Regs.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (17#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/Regs.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/ImmGen.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/ImmGen.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (18#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/ImmGen.v:2]
INFO: [Synth 8-6157] synthesizing module 'SCPU_ctrl_more' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:94]
INFO: [Synth 8-6155] done synthesizing module 'SCPU_ctrl_more' (19#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_ID' (20#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_ID.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'Rd_addr_out_ID' does not match port width (32) of module 'Pipeline_ID' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_CPU.v:132]
INFO: [Synth 8-6157] synthesizing module 'ID_reg_Ex' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID_reg_Ex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_reg_Ex' (21#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID_reg_Ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_Ex' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_Ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_32' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/MUX2T1_32.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_32' (22#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/MUX2T1_32.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU_more' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/EX/ALU_more.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/EX/ALU_more.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALU_more' (23#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/EX/ALU_more.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_Ex' (24#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_Ex.v:1]
INFO: [Synth 8-6157] synthesizing module 'Ex_reg_Mem' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Ex_reg_Mem.v:1]
INFO: [Synth 8-226] default block is never used [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Ex_reg_Mem.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Ex_reg_Mem' (25#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Ex_reg_Mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_Mem' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_Mem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_Mem' (26#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_Mem.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mem_reg_WB' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Mem_reg_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mem_reg_WB' (27#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Mem_reg_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_WB' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_WB' (28#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_CPU' (29#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_CPU.v:1]
WARNING: [Synth 8-7071] port 'x0' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x1' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x2' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x3' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x4' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x5' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x6' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x7' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x8' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x9' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x10' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x11' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x12' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x13' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x14' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x15' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x16' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x17' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x18' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x19' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x20' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x21' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x22' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x23' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x24' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x25' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x26' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x27' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x28' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x29' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x30' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'x31' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IFID_valid' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_inst' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_valid' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_rd' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_rs1' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_rs2' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_rs1_val' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_rs2_val' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_reg_wen' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_is_imm' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_imm' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_mem_ren' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_is_branch' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_is_jal' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_is_auipc' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_is_lui' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'IDEX_ALU_ctrl' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_pc' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_inst' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_valid' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_rd' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_reg_wen' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_Mem_ren' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'EXMA_is_jal' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'MAWB_pc' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'MAWB_inst' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'MAWB_valid' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'MAWB_rd' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7071] port 'MAWB_reg_wen' of module 'Pipeline_CPU' is unconnected for instance 'u3' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
WARNING: [Synth 8-7023] instance 'u3' of module 'Pipeline_CPU' has 74 connections declared, but only 13 given [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:42]
INFO: [Synth 8-6155] done synthesizing module 'CPU_test' (30#1) [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/CPU_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1482.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1482.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1482.914 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Imm_out_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/ImmGen.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_B_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'BranchN_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Auipc_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Byte_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Half_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_Load_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'MemRW_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Control_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/SCPU_ctrl.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/EX/ALU_more.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 46    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 7     
	  10 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[1023]                                              | 1024x31       | LUT            | 
|dist_mem_gen_v8_0_13 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[1023] | 1024x31       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1482.914 ; gain = 373.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1482.914 ; gain = 373.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1482.914 ; gain = 373.629
INFO: [Common 17-1381] The checkpoint 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.runs/synth_1/CPU_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_test_utilization_synth.rpt -pb CPU_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 17 14:06:54 2023...
