{
	"title" : "Fitter||Resource Section||Fitter Resource Usage Summary",
	"data" : {
		"data" : [
			{
				"0" : "Logic utilization (ALMs needed / total ALMs on device)",
				"1" : "298 / 32,070",
				"2" : "< 1 %"
			},
			{
				"0" : "ALMs needed [=A-B+C]",
				"1" : "298",
				"2" : ""
			},
			{
				"0" : "    [A] ALMs used in final placement [=a+b+c+d]",
				"1" : "311 / 32,070",
				"2" : "< 1 %"
			},
			{
				"0" : "        [a] ALMs used for LUT logic and registers",
				"1" : "160",
				"2" : ""
			},
			{
				"0" : "        [b] ALMs used for LUT logic",
				"1" : "134",
				"2" : ""
			},
			{
				"0" : "        [c] ALMs used for registers",
				"1" : "17",
				"2" : ""
			},
			{
				"0" : "        [d] ALMs used for memory (up to half of total ALMs)",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "    [B] Estimate of ALMs recoverable by dense packing",
				"1" : "13 / 32,070",
				"2" : "< 1 %"
			},
			{
				"0" : "    [C] Estimate of ALMs unavailable [=a+b+c+d]",
				"1" : "0 / 32,070",
				"2" : "0 %"
			},
			{
				"0" : "        [a] Due to location constrained logic",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [b] Due to LAB-wide signal conflicts",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [c] Due to LAB input limits",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "        [d] Due to virtual I/Os",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Difficulty packing design",
				"1" : "Low",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Total LABs:  partially or completely used",
				"1" : "40 / 3,207",
				"2" : "1 %"
			},
			{
				"0" : "    -- Logic LABs",
				"1" : "40",
				"2" : ""
			},
			{
				"0" : "    -- Memory LABs (up to half of total LABs)",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Combinational ALUT usage for logic",
				"1" : "533",
				"2" : ""
			},
			{
				"0" : "    -- 7 input functions",
				"1" : "4",
				"2" : ""
			},
			{
				"0" : "    -- 6 input functions",
				"1" : "63",
				"2" : ""
			},
			{
				"0" : "    -- 5 input functions",
				"1" : "73",
				"2" : ""
			},
			{
				"0" : "    -- 4 input functions",
				"1" : "204",
				"2" : ""
			},
			{
				"0" : "    -- <=3 input functions",
				"1" : "189",
				"2" : ""
			},
			{
				"0" : "Combinational ALUT usage for route-throughs",
				"1" : "6",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Dedicated logic registers",
				"1" : "366",
				"2" : ""
			},
			{
				"0" : "    -- By type:",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "        -- Primary logic registers",
				"1" : "354 / 64,140",
				"2" : "< 1 %"
			},
			{
				"0" : "        -- Secondary logic registers",
				"1" : "12 / 64,140",
				"2" : "< 1 %"
			},
			{
				"0" : "    -- By function:",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "        -- Design implementation registers",
				"1" : "354",
				"2" : ""
			},
			{
				"0" : "        -- Routing optimization registers",
				"1" : "12",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Virtual pins",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "I/O pins",
				"1" : "130 / 457",
				"2" : "28 %"
			},
			{
				"0" : "    -- Clock pins ",
				"1" : "1 / 8",
				"2" : "13 %"
			},
			{
				"0" : "    -- Dedicated input pins ",
				"1" : "0 / 21",
				"2" : "0 %"
			},
			{
				"0" : "I/O registers",
				"1" : "226",
				"2" : ""
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Hard processor system peripheral utilization",
				"1" : "",
				"2" : ""
			},
			{
				"0" : "    -- Boot from FPGA",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- Clock resets",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- Cross trigger",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- S2F AXI",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- F2S AXI",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- AXI Lightweight",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- SDRAM",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- Interrupts",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- JTAG",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- Loan I/O",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- MPU event standby",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- MPU general purpose",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- STM event",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- TPIU trace",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- DMA",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- CAN",
				"1" : "0 / 2 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- EMAC",
				"1" : "1 / 2 ( 50 % )",
				"2" : ""
			},
			{
				"0" : "    -- I2C",
				"1" : "0 / 4 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- NAND Flash",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- QSPI",
				"1" : "0 / 1 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- SDMMC",
				"1" : "1 / 1 ( 100 % )",
				"2" : ""
			},
			{
				"0" : "    -- SPI Master",
				"1" : "0 / 2 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- SPI Slave",
				"1" : "0 / 2 ( 0 % )",
				"2" : ""
			},
			{
				"0" : "    -- UART",
				"1" : "1 / 2 ( 50 % )",
				"2" : ""
			},
			{
				"0" : "    -- USB",
				"1" : "1 / 2 ( 50 % )",
				"2" : ""
			},
			{
				"0" : "",
				"1" : "",
				"2" : ""
			},
			{
				"0" : "M10K blocks",
				"1" : "0 / 397",
				"2" : "0 %"
			},
			{
				"0" : "Total MLAB memory bits",
				"1" : "0",
				"2" : ""
			},
			{
				"0" : "Total block memory bits",
				"1" : "0 / 4,065,280",
				"2" : "0 %"
			},
			{
				"0" : "Total block memory implementation bits",
				"1" : "0 / 4,065,280",
				"2" : "0 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Total DSP Blocks",
				"1" : "0 / 87",
				"2" : "0 %"
			},
			{
				"0" : " ",
				"1" : " ",
				"2" : ""
			},
			{
				"0" : "Fractional PLLs",
				"1" : "0 / 6",
				"2" : "0 %"
			},
			{
				"0" : "Global signals ",
				"1" : "2",
				"2" : ""
			},
			{
				"0" : "    -- Global clocks",
				"1" : "2 / 16",
				"2" : "13 %"
			},
			{
				"0" : "    -- Quadrant clocks",
				"1" : "0 / 66",
				"2" : "0 %"
			},
			{
				"0" : "    -- Horizontal periphery clocks",
				"1" : "0 / 18",
				"2" : "0 %"
			},
			{
				"0" : "SERDES Transmitters",
				"1" : "0 / 100",
				"2" : "0 %"
			},
			{
				"0" : "SERDES Receivers",
				"1" : "0 / 100",
				"2" : "0 %"
			},
			{
				"0" : "JTAGs",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "ASMI blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "CRC blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "Remote update blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "Oscillator blocks",
				"1" : "0 / 1",
				"2" : "0 %"
			},
			{
				"0" : "Impedance control blocks",
				"1" : "1 / 4",
				"2" : "25 %"
			},
			{
				"0" : "Hard Memory Controllers",
				"1" : "1 / 2",
				"2" : "50 %"
			},
			{
				"0" : "Average interconnect usage (total/H/V)",
				"1" : "0.2% / 0.2% / 0.3%",
				"2" : ""
			},
			{
				"0" : "Peak interconnect usage (total/H/V)",
				"1" : "5.6% / 5.6% / 5.6%",
				"2" : ""
			},
			{
				"0" : "Maximum fan-out",
				"1" : "704",
				"2" : ""
			},
			{
				"0" : "Highest non-global fan-out",
				"1" : "338",
				"2" : ""
			},
			{
				"0" : "Total fan-out",
				"1" : "5338",
				"2" : ""
			},
			{
				"0" : "Average fan-out",
				"1" : "2.89",
				"2" : ""
			}
		]
	}
}