<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="236" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="468" />
   <clocksource preferredWidth="467" />
   <frequency preferredWidth="449" />
  </columns>
 </clocktable>
 <library expandedCategories="Library,Project" />
 <window width="1696" height="1026" x="489" y="78" />
 <hdlexample language="VERILOG" />
 <generation
   simulation="VHDL"
   testbench_system="STANDARD"
   testbench_simulation="VHDL"
   synthesis="VHDL"
   block_symbol_file="1" />
</preferences>
