5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm8.3.vcd -o fsm8.3.cdd -v fsm8.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm8.3.v 1 53 1
2 1 14 110015 2c 1 c 0 0 clock
2 2 14 9000f 0 2a 20000 0 0 1 34 2
2 3 14 90015 43 27 2100a 1 2 1 34 2
2 4 14 410041 5 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 5 14 360042 5 23 c 0 4 next_state
2 6 14 290032 1 32 4 0 0 STATE_IDLE
2 7 14 210032 6 1a 200cc 5 6 1 34 1102
2 8 14 210025 2 1 c 0 0 reset
2 9 14 210042 6 19 201cc 7 8 1 34 1102
2 10 14 18001c 0 1 400 0 0 state
2 11 14 180042 16 38 600e 9 10
2 12 17 1a001e 3 1 c 0 0 valid
2 13 17 1a001e 0 2a 20000 0 0 1 34 2
2 14 17 1a001e 3 29 20008 12 13 1 34 2
2 15 17 120015 3 1 c 0 0 head
2 16 17 120015 0 2a 20000 0 0 1 34 2
2 17 17 120015 3 29 20008 15 16 1 34 2
2 18 17 9000d 4 1 c 0 0 state
2 19 17 9000d 0 2a 20000 0 0 1 34 2
2 20 17 9000d 4 29 20008 18 19 1 34 2
2 21 17 90015 5 2b 20008 17 20 1 34 2
2 22 17 9001e b 2b 2100a 14 21 1 34 2
2 23 18 20006 5 3d 126002 0 0 1 34 2 $u0
2 24 26 1c001c 6 0 20004 0 0 32 96 0 0 0 0 0 0 0 0
2 25 26 11001d 6 23 c 0 24 next_state
2 26 26 100010 6 1b 2000c 25 0 1 34 1102
2 27 26 7000c 0 1 400 0 0 msg_ip
2 28 26 7001d 3 35 f00e 26 27
2 29 48 8000c 1 3d 121002 0 0 1 34 2 $u2
2 30 0 0 6 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 31 0 0 6 23 f00e 0 30 next_state
2 32 0 0 4 1 c 0 0 state
2 33 0 0 2 1 c 0 0 reset
2 34 0 0 5 31 201cc 32 33 2 34 330a
2 35 0 0 5 26 2f00e 34 0 2 34 330a
1 STATE_IDLE 0 80000 1 0 31 0 1 33 0
1 STATE_SEND 0 80000 1 0 31 0 1 33 1
1 clock 6 83000f 1 0 0 0 1 33 1102
1 reset 7 3000f 1 0 0 0 1 33 1002
1 state 8 3000f 1 0 0 0 1 33 1102
1 next_state 9 83000f 1 0 1 0 2 33 230a
1 msg_ip 10 3000f 1 0 0 0 1 33 1002
1 head 11 3000f 1 0 0 0 1 33 1102
1 valid 12 3000f 1 0 0 0 1 33 1102
4 35 35 35
4 31 31 31
4 11 3 3
4 3 11 0
4 23 22 0
4 22 23 0
4 28 28 28
4 29 0 0
6 35 31 1 01,03,03,,01,81,0101
3 1 main.$u0 "main.$u0" fsm8.3.v 0 24 1
2 36 20 c000f 1 0 20000 0 0 1 36 3
2 37 20 60009 1 0 20008 0 0 1 36 1
2 38 20 6000f 1 31 20008 36 37 2 34 200a
2 39 20 50010 1 26 20008 38 0 2 34 200a
2 40 19 120016 4 1 c 0 0 state
2 41 19 b000f 2 1 c 0 0 reset
2 42 19 b0016 5 31 201cc 40 41 2 34 330a
2 43 19 a0017 9 26 2000e 42 0 2 34 330a
2 44 20 0 5 2f 3128e 39 43 1 34 1102
2 45 21 c0015 1 32 4 0 0 STATE_IDLE
2 46 21 60009 1 0 20004 0 0 1 36 0
2 47 21 60015 1 31 20044 45 46 2 34 30a
2 48 21 50016 1 26 20004 47 0 2 34 30a
2 49 21 0 3 2f 2014e 48 43 1 34 1102
2 50 22 c0015 1 32 8 0 0 STATE_SEND
2 51 22 60009 1 0 20004 0 0 1 36 0
2 52 22 60015 1 31 20088 50 51 2 34 120a
2 53 22 50016 1 26 20008 52 0 2 34 120a
2 54 22 0 1 2f 2020a 53 43 1 34 1002
2 55 22 59005c 1 0 20008 0 0 1 36 1
2 56 22 4e0057 1 32 4 0 0 STATE_IDLE
2 57 22 4e005c 1 31 20088 55 56 2 34 120a
2 58 22 4d005d 1 26 20008 57 0 2 34 120a
2 59 22 450048 1 0 20004 0 0 1 36 0
2 60 22 3a0043 1 32 8 0 0 STATE_SEND
2 61 22 3a0048 1 31 20108 59 60 2 34 210a
2 62 22 390049 1 26 20008 61 0 2 34 210a
2 63 22 290049 1 1a 20208 58 62 2 34 120a
2 64 22 29002d 1 1 4 0 0 valid
2 65 22 29005d 1 19 20088 63 64 2 34 120a
2 66 22 1b0024 0 1 400 0 0 next_state
2 67 22 1b005d 1 37 a 65 66
2 68 21 59005c 1 0 20008 0 0 1 36 1
2 69 21 4e0057 1 32 4 0 0 STATE_IDLE
2 70 21 4e005c 1 31 20088 68 69 2 34 120a
2 71 21 4d005d 1 26 20008 70 0 2 34 120a
2 72 21 450048 1 0 20004 0 0 1 36 0
2 73 21 3a0043 1 32 8 0 0 STATE_SEND
2 74 21 3a0048 1 31 20108 72 73 2 34 210a
2 75 21 390049 1 26 20008 74 0 2 34 210a
2 76 21 280049 2 1a 20208 71 75 2 34 330a
2 77 21 310034 2 1 c 0 0 head
2 78 21 29002d 2 1 c 0 0 valid
2 79 21 290034 2 8 2024c 77 78 1 34 11102
2 80 21 28005d 2 19 20288 76 79 2 34 330a
2 81 21 1b0024 0 1 400 0 0 next_state
2 82 21 1b005d 2 37 a 80 81
2 83 20 280031 1 32 4 0 0 STATE_IDLE
2 84 20 1b0024 0 1 400 0 0 next_state
2 85 20 1b0031 2 37 6 83 84
4 67 0 0
4 54 67 0
4 82 0 0
4 49 82 54
4 85 0 0
4 44 85 49
3 1 main.$u1 "main.$u1" fsm8.3.v 0 46 1
3 1 main.$u2 "main.$u2" fsm8.3.v 0 51 1
2 86 49 9000c 1 0 20004 0 0 1 36 0
2 87 49 10005 0 1 400 0 0 clock
2 88 49 1000c 1 37 11006 86 87
2 89 50 b000b 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 90 50 9000c 57 2c 22000a 89 0 32 34 aa aa aa aa aa aa aa aa
2 91 50 17001b 2b 1 1c 0 0 clock
2 92 50 160016 2b 1b 2002c 91 0 1 34 1102
2 93 50 e0012 0 1 400 0 0 clock
2 94 50 e001b 2b 37 602e 92 93
4 94 90 90
4 90 94 0
4 88 90 90
