.ALIASES
V_V1            V1(+=VCC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7432@SOURCE.VDC.Normal(chips)
V_V2            V2(+=VSS -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS7458@SOURCE.VDC.Normal(chips)
V_V3            V3(+=N26903 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS26887@SOURCE.VDC.Normal(chips)
V_V4            V4(+=N28616 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS28590@SOURCE.VDC.Normal(chips)
C_C1            C1(1=0 2=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS28716@ANALOG.C.Normal(chips)
R_R2            R2(1=N32314 2=N29345 ) CN @TEST.SCHEMATIC1(sch_1):INS29329@ANALOG.R.Normal(chips)
X_U1            U1(IN+=N28732 IN-=N28616 LEHY=N30371 SHDN=VCC VCCI=VCC VCCO=VCC VEE=0 OUT+=N30747 OUT-=N30741 ) CN
+@TEST.SCHEMATIC1(sch_1):INS30102@TLV3605.TLV3605.Normal(chips)
X_Q1            Q1(c=N30717 b=N30741 e=N30567 ) CN @TEST.SCHEMATIC1(sch_1):INS30426@PHIL_RF.BFG425W/PLP.Normal(chips)
V_V6            V6(+=N30567 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS30530@SOURCE.VDC.Normal(chips)
R_R3            R3(1=VCC 2=N30717 ) CN @TEST.SCHEMATIC1(sch_1):INS30680@ANALOG.R.Normal(chips)
V_V7            V7(+=N30974 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS30934@SOURCE.VPULSE.Normal(chips)
X_Q2            Q2(c=N32846 b=N30747 e=N33338 ) CN @TEST.SCHEMATIC1(sch_1):INS32663@PHIL_RF.BFG425W/PLP.Normal(chips)
V_V8            V8(+=N32730 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS32714@SOURCE.VDC.Normal(chips)
R_R4            R4(1=N32846 2=N32730 ) CN @TEST.SCHEMATIC1(sch_1):INS32825@ANALOG.R.Normal(chips)
V_V9            V9(+=N33338 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS33318@SOURCE.VDC.Normal(chips)
R_R5            R5(1=N29345 2=N33678 ) CN @TEST.SCHEMATIC1(sch_1):INS33662@ANALOG.R.Normal(chips)
X_D1            D1(1=N32314 2=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS34218@INFINEON.BAT14-03w/INF.Normal(chips)
X_Q3            Q3(c=N29345 b=N30717 e=N26903 ) CN @TEST.SCHEMATIC1(sch_1):INS34712@PHIL_RF.BFG425W/PLP.Normal(chips)
X_B1            B1(d=N30974 g=N32846 s=N33678 ) CN @TEST.SCHEMATIC1(sch_1):INS36228@CEL.NE325S01/CEL.Normal(chips)
I_I1            I1(+=VCC -=N28732 ) CN @TEST.SCHEMATIC1(sch_1):INS38068@SOURCE.IDC.Normal(chips)
_    _(VCC=VCC)
_    _(VSS=VSS)
.ENDALIASES
