
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008731                       # Number of seconds simulated
sim_ticks                                  8730778500                       # Number of ticks simulated
final_tick                                 8730778500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 350120                       # Simulator instruction rate (inst/s)
host_op_rate                                   408033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              609085594                       # Simulator tick rate (ticks/s)
host_mem_usage                                4497116                       # Number of bytes of host memory used
host_seconds                                    14.33                       # Real time elapsed on the host
sim_insts                                     5018699                       # Number of instructions simulated
sim_ops                                       5848835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.clk_domain.clock                2500                       # Clock period in ticks
system.mem_ctrls.bytes_read::ruby.dir_cntrl0      1377664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1377664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::ruby.dir_cntrl0      1296896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1296896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        10763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::ruby.dir_cntrl0        10132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    157793947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157793947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::ruby.dir_cntrl0    148542996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148542996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    306336943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306336943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.memReq                         20895                       # Total number of memory requests
system.mem_ctrls.memRead                        10763                       # Number of memory reads
system.mem_ctrls.memWrite                       10132                       # Number of memory writes
system.mem_ctrls.memRefresh                     63506                       # Number of memory refreshes
system.mem_ctrls.memWaitCycles                 127693                       # Delay stalled at the head of the bank queue
system.mem_ctrls.memInputQ                      10977                       # Delay in the input queue
system.mem_ctrls.memBankQ                       34244                       # Delay behind the head of the bank queue
system.mem_ctrls.totalStalls                   172914                       # Total number of stall cycles
system.mem_ctrls.stallsPerReq                8.275377                       # Expected number of stall cycles per request
system.mem_ctrls.memBankBusy                    96695                       # memory stalls due to busy bank
system.mem_ctrls.memBusBusy                     11880                       # memory stalls due to busy bus
system.mem_ctrls.memReadWriteBusy                2178                       # memory stalls due to read write turnaround
system.mem_ctrls.memDataBusBusy                  1743                       # memory stalls due to read read turnaround
system.mem_ctrls.memArbWait                      8323                       # memory stalls due to arbitration
system.mem_ctrls.memNotOld                       6874                       # memory stalls due to anti starvation
system.mem_ctrls.memBankCount            |         539      2.58%      2.58% |         125      0.60%      3.18% |         156      0.75%      3.92% |         617      2.95%      6.88% |         178      0.85%      7.73% |         139      0.67%      8.39% |         169      0.81%      9.20% |         190      0.91%     10.11% |         171      0.82%     10.93% |         178      0.85%     11.78% |        2042      9.77%     21.56% |       11578     55.41%     76.97% |         203      0.97%     77.94% |         211      1.01%     78.95% |         476      2.28%     81.23% |         199      0.95%     82.18% |         188      0.90%     83.08% |         176      0.84%     83.92% |         552      2.64%     86.56% |         419      2.01%     88.57% |         156      0.75%     89.31% |         154      0.74%     90.05% |         164      0.78%     90.84% |         154      0.74%     91.57% |         156      0.75%     92.32% |         159      0.76%     93.08% |         339      1.62%     94.70% |         142      0.68%     95.38% |         539      2.58%     97.96% |         142      0.68%     98.64% |         147      0.70%     99.34% |         137      0.66%    100.00% # Number of accesses per bank
system.mem_ctrls.memBankCount::total            20895                       # Number of accesses per bank
system.ruby_clk_domain.clock                      500                       # Clock period in ticks
system.ruby.phys_mem.bytes_read::cpu.inst     23040996                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::cpu.data      4858051                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.ce         73052                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores0.inst          208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.data        35456                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores1.inst          208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.data        35072                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores2.inst          208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.data        34816                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::gpu.shader_cores3.inst          208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total       28113347                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::cpu.inst     23040996                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores0.inst          208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores1.inst          208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores2.inst          208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::gpu.shader_cores3.inst          208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total     23041828                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::cpu.data      3503588                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.ce        73052                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores0.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores1.data         8576                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores2.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::gpu.shader_cores3.data         8448                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total      3610560                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::cpu.inst      5760249                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::cpu.data      1048710                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.ce            577                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores0.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.data          421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores1.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.data          428                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores2.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.data          416                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::gpu.shader_cores3.inst           13                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total         6811281                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::cpu.data       907777                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.ce           577                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores0.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores1.data          226                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores2.data          216                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::gpu.shader_cores3.data          224                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total         909236                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::cpu.inst     2639054009                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::cpu.data      556428158                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.ce          8367181                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.data      4017053                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores0.inst        23824                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.data      4061035                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores1.inst        23824                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.data      4017053                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores2.inst        23824                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.data      3987731                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::gpu.shader_cores3.inst        23824                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total        3220027515                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::cpu.inst   2639054009                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores0.inst        23824                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores1.inst        23824                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores2.inst        23824                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::gpu.shader_cores3.inst        23824                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total   2639149304                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::cpu.data     401291592                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.ce         8367181                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores0.data       967611                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores1.data       982272                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores2.data       967611                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::gpu.shader_cores3.data       967611                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total        413543878                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.inst    2639054009                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::cpu.data     957719750                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.ce        16734361                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.data      4984664                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores0.inst        23824                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.data      5043307                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores1.inst        23824                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.data      4984664                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores2.inst        23824                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.data      4955343                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::gpu.shader_cores3.inst        23824                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total       3633571393                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                         17461557                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      1                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    1                       # number of work items this cpu completed
system.cpu.committedInsts                     5018699                       # Number of instructions committed
system.cpu.committedOps                       5848835                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               5001382                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  59932                       # Number of float alu accesses
system.cpu.num_func_calls                      195242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       760885                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      5001382                       # number of integer instructions
system.cpu.num_fp_insts                         59932                       # number of float instructions
system.cpu.num_int_register_reads             8779012                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3379425                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                67568                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               47263                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             20757872                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2988938                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2038177                       # number of memory refs
system.cpu.num_load_insts                     1058395                       # Number of load instructions
system.cpu.num_store_insts                     979782                       # Number of store instructions
system.cpu.num_idle_cycles               76614.609991                       # Number of idle cycles
system.cpu.num_busy_cycles               17384942.390009                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.995612                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.004388                       # Percentage of idle cycles
system.cpu.Branches                           1037691                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3822851     64.46%     64.46% # Class of executed instruction
system.cpu.op_class::IntMult                    35530      0.60%     65.06% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                 412      0.01%     65.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                  83      0.00%     65.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                6964      0.12%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  18      0.00%     65.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              21749      0.37%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4747      0.08%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc             140      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.63% # Class of executed instruction
system.cpu.op_class::MemRead                  1058395     17.85%     83.48% # Class of executed instruction
system.cpu.op_class::MemWrite                  979782     16.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5930671                       # Class of executed instruction
system.gpu.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.gpu.clk_domain.clock                      1429                       # Clock period in ticks
system.gpu.dram_wrapper.clk_domain.clock          541                       # Clock period in ticks
system.gpu.icnt_wrapper.clk_domain.clock         2858                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  23071                       # delay histogram for all message
system.ruby.delayHist::mean                  1.100472                       # delay histogram for all message
system.ruby.delayHist::stdev                 8.957684                       # delay histogram for all message
system.ruby.delayHist                    |       22904     99.28%     99.28% |         106      0.46%     99.74% |          11      0.05%     99.78% |          10      0.04%     99.83% |          15      0.07%     99.89% |          11      0.05%     99.94% |           9      0.04%     99.98% |           3      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    23071                       # delay histogram for all message
system.ruby.outstanding_req_hist::bucket_size            8                      
system.ruby.outstanding_req_hist::max_bucket           79                      
system.ruby.outstanding_req_hist::samples      7720518                      
system.ruby.outstanding_req_hist::mean       1.010446                      
system.ruby.outstanding_req_hist::gmean      1.001078                      
system.ruby.outstanding_req_hist::stdev      0.723136                      
system.ruby.outstanding_req_hist         |     7718653     99.98%     99.98% |         211      0.00%     99.98% |         263      0.00%     99.98% |         278      0.00%     99.99% |         192      0.00%     99.99% |          37      0.00%     99.99% |          36      0.00%     99.99% |          51      0.00%     99.99% |         797      0.01%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist::total       7720518                      
system.ruby.latency_hist::bucket_size             256                      
system.ruby.latency_hist::max_bucket             2559                      
system.ruby.latency_hist::samples             7720517                      
system.ruby.latency_hist::mean               1.481264                      
system.ruby.latency_hist::gmean              1.008398                      
system.ruby.latency_hist::stdev             18.676953                      
system.ruby.latency_hist                 |     7719020     99.98%     99.98% |         205      0.00%     99.98% |         152      0.00%     99.99% |         181      0.00%     99.99% |         215      0.00%     99.99% |         387      0.01%    100.00% |         325      0.00%    100.00% |          29      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist::total               7720517                      
system.ruby.hit_latency_hist::bucket_size            1                      
system.ruby.hit_latency_hist::max_bucket            9                      
system.ruby.hit_latency_hist::samples         7708666                      
system.ruby.hit_latency_hist::mean                  1                      
system.ruby.hit_latency_hist::gmean                 1                      
system.ruby.hit_latency_hist             |           0      0.00%      0.00% |     7708666    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist::total           7708666                      
system.ruby.miss_latency_hist::bucket_size          256                      
system.ruby.miss_latency_hist::max_bucket         2559                      
system.ruby.miss_latency_hist::samples          11851                      
system.ruby.miss_latency_hist::mean        314.526622                      
system.ruby.miss_latency_hist::gmean       232.362704                      
system.ruby.miss_latency_hist::stdev       359.322390                      
system.ruby.miss_latency_hist            |       10354     87.37%     87.37% |         205      1.73%     89.10% |         152      1.28%     90.38% |         181      1.53%     91.91% |         215      1.81%     93.72% |         387      3.27%     96.99% |         325      2.74%     99.73% |          29      0.24%     99.97% |           3      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist::total            11851                      
system.ruby.L1Cache.incomplete_times             1088                      
system.ruby.Directory.incomplete_times          10762                      
system.gpu.shader_mmu.pagewalkers00.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers00.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers00.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers00.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers00.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers00.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers00.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers00.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers00.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers00.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers00.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers00.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers00.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers00.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers00.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers00.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers00.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers00.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers00.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers00.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers00.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers01.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers01.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers01.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers01.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers01.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers01.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers01.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers01.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers01.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers01.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers01.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers01.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers01.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers01.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers01.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers01.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers01.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers01.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers01.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers01.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers01.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers02.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers02.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers02.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers02.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers02.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers02.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers02.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers02.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers02.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers02.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers02.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers02.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers02.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers02.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers02.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers02.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers02.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers02.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers02.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers02.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers02.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers03.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers03.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers03.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers03.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers03.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers03.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers03.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers03.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers03.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers03.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers03.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers03.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers03.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers03.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers03.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers03.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers03.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers03.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers03.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers03.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers03.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers04.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers04.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers04.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers04.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers04.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers04.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers04.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers04.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers04.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers04.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers04.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers04.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers04.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers04.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers04.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers04.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers04.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers04.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers04.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers04.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers04.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers05.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers05.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers05.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers05.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers05.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers05.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers05.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers05.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers05.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers05.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers05.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers05.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers05.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers05.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers05.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers05.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers05.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers05.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers05.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers05.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers05.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers06.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers06.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers06.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers06.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers06.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers06.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers06.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers06.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers06.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers06.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers06.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers06.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers06.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers06.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers06.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers06.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers06.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers06.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers06.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers06.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers06.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers07.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers07.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers07.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers07.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers07.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers07.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers07.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers07.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers07.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers07.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers07.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers07.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers07.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers07.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers07.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers07.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers07.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers07.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers07.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers07.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers07.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers08.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers08.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers08.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers08.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers08.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers08.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers08.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers08.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers08.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers08.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers08.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers08.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers08.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers08.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers08.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers08.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers08.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers08.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers08.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers08.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers08.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers09.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers09.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers09.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers09.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers09.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers09.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers09.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers09.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers09.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers09.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers09.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers09.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers09.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers09.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers09.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers09.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers09.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers09.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers09.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers09.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers09.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers10.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers10.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers10.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers10.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers10.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers10.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers10.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers10.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers10.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers10.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers10.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers10.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers10.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers10.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers10.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers10.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers10.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers10.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers10.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers10.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers10.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers11.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers11.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers11.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers11.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers11.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers11.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers11.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers11.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers11.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers11.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers11.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers11.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers11.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers11.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers11.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers11.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers11.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers11.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers11.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers11.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers11.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers12.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers12.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers12.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers12.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers12.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers12.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers12.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers12.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers12.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers12.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers12.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers12.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers12.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers12.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers12.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers12.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers12.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers12.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers12.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers12.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers12.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers13.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers13.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers13.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers13.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers13.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers13.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers13.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers13.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers13.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers13.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers13.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers13.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers13.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers13.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers13.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers13.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers13.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers13.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers13.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers13.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers13.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers14.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers14.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers14.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers14.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers14.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers14.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers14.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers14.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers14.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers14.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers14.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers14.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers14.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers14.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers14.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers14.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers14.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers14.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers14.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers14.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers14.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers15.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers15.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers15.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers15.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers15.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers15.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers15.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers15.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers15.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers15.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers15.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers15.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers15.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers15.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers15.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers15.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers15.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers15.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers15.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers15.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers15.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers16.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers16.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers16.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers16.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers16.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers16.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers16.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers16.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers16.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers16.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers16.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers16.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers16.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers16.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers16.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers16.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers16.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers16.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers16.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers16.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers16.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers17.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers17.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers17.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers17.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers17.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers17.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers17.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers17.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers17.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers17.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers17.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers17.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers17.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers17.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers17.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers17.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers17.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers17.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers17.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers17.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers17.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers18.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers18.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers18.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers18.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers18.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers18.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers18.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers18.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers18.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers18.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers18.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers18.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers18.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers18.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers18.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers18.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers18.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers18.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers18.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers18.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers18.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers19.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers19.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers19.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers19.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers19.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers19.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers19.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers19.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers19.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers19.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers19.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers19.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers19.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers19.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers19.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers19.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers19.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers19.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers19.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers19.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers19.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers20.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers20.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers20.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers20.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers20.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers20.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers20.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers20.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers20.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers20.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers20.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers20.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers20.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers20.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers20.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers20.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers20.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers20.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers20.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers20.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers20.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers21.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers21.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers21.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers21.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers21.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers21.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers21.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers21.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers21.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers21.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers21.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers21.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers21.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers21.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers21.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers21.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers21.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers21.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers21.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers21.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers21.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers22.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers22.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers22.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers22.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers22.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers22.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers22.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers22.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers22.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers22.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers22.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers22.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers22.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers22.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers22.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers22.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers22.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers22.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers22.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers22.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers22.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers23.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers23.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers23.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers23.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers23.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers23.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers23.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers23.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers23.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers23.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers23.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers23.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers23.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers23.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers23.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers23.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers23.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers23.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers23.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers23.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers23.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers24.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers24.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers24.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers24.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers24.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers24.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers24.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers24.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers24.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers24.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers24.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers24.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers24.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers24.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers24.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers24.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers24.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers24.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers24.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers24.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers24.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers25.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers25.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers25.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers25.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers25.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers25.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers25.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers25.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers25.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers25.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers25.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers25.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers25.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers25.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers25.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers25.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers25.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers25.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers25.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers25.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers25.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers26.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers26.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers26.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers26.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers26.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers26.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers26.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers26.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers26.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers26.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers26.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers26.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers26.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers26.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers26.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers26.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers26.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers26.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers26.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers26.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers26.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers27.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers27.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers27.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers27.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers27.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers27.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers27.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers27.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers27.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers27.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers27.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers27.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers27.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers27.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers27.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers27.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers27.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers27.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers27.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers27.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers27.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers28.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers28.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers28.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers28.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers28.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers28.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers28.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers28.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers28.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers28.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers28.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers28.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers28.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers28.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers28.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers28.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers28.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers28.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers28.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers28.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers28.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers29.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers29.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers29.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers29.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers29.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers29.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers29.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers29.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers29.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers29.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers29.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers29.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers29.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers29.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers29.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers29.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers29.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers29.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers29.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers29.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers29.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers30.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers30.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers30.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers30.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers30.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers30.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers30.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers30.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers30.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers30.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers30.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers30.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers30.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers30.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers30.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers30.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers30.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers30.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers30.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers30.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers30.accesses            0                       # DTB accesses
system.gpu.shader_mmu.pagewalkers31.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.pagewalkers31.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.pagewalkers31.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.pagewalkers31.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.pagewalkers31.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.pagewalkers31.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.pagewalkers31.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.pagewalkers31.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.pagewalkers31.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.pagewalkers31.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.pagewalkers31.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.pagewalkers31.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.pagewalkers31.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.pagewalkers31.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.pagewalkers31.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.pagewalkers31.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.pagewalkers31.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.pagewalkers31.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.pagewalkers31.hits            0                       # DTB hits
system.gpu.shader_mmu.pagewalkers31.misses            0                       # DTB misses
system.gpu.shader_mmu.pagewalkers31.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walks            0                       # Table walker walks requested
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.gpu.shader_mmu.stage2_mmu.tlb.inst_hits            0                       # ITB inst hits
system.gpu.shader_mmu.stage2_mmu.tlb.inst_misses            0                       # ITB inst misses
system.gpu.shader_mmu.stage2_mmu.tlb.read_hits            0                       # DTB read hits
system.gpu.shader_mmu.stage2_mmu.tlb.read_misses            0                       # DTB read misses
system.gpu.shader_mmu.stage2_mmu.tlb.write_hits            0                       # DTB write hits
system.gpu.shader_mmu.stage2_mmu.tlb.write_misses            0                       # DTB write misses
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.gpu.shader_mmu.stage2_mmu.tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.gpu.shader_mmu.stage2_mmu.tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.gpu.shader_mmu.stage2_mmu.tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.gpu.shader_mmu.stage2_mmu.tlb.read_accesses            0                       # DTB read accesses
system.gpu.shader_mmu.stage2_mmu.tlb.write_accesses            0                       # DTB write accesses
system.gpu.shader_mmu.stage2_mmu.tlb.inst_accesses            0                       # ITB inst accesses
system.gpu.shader_mmu.stage2_mmu.tlb.hits            0                       # DTB hits
system.gpu.shader_mmu.stage2_mmu.tlb.misses            0                       # DTB misses
system.gpu.shader_mmu.stage2_mmu.tlb.accesses            0                       # DTB accesses
system.gpu.shader_mmu.numPagefaults                 0                       # Number of Pagefaults
system.gpu.shader_mmu.numPagewalks                198                       # Number of Pagewalks
system.gpu.shader_mmu.totalRequests               198                       # Total number of requests
system.gpu.shader_mmu.l2hits                        0                       # Hits in the shared L2
system.gpu.shader_mmu.prefetchHits                  0                       # Number of prefetch hits
system.gpu.shader_mmu.numPrefetches                 0                       # Number of prefetchs
system.gpu.shader_mmu.prefetchFaults                0                       # Number of faults caused by prefetches
system.gpu.shader_mmu.pagefaultLatency::samples            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::mean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::gmean          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::stdev          nan                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::0            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::1            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::2            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::3            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::4            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::5            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::6            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::7            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::8            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::9            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::10            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::11            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::12            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::13            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::14            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::15            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::16            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::17            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::18            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::19            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::20            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::21            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::22            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::23            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::24            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::25            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::26            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::27            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::28            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::29            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::30            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::31            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.pagefaultLatency::total            0                       # Latency to complete the pagefault
system.gpu.shader_mmu.concurrentWalks::samples          198                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::mean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::gmean            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::stdev            0                       # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::0          198    100.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::1            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::2            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::3            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::4            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::5            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::6            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::7            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::8            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::9            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::10            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::11            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::12            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::13            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::14            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::15            0      0.00%    100.00% # Number of outstanding walks
system.gpu.shader_mmu.concurrentWalks::total          198                       # Number of outstanding walks
system.gpu.shader_mmu.pagewalkLatency::samples          198                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::mean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::gmean            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::stdev            0                       # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::0          198    100.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::1            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::2            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::3            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::4            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::5            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::6            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::7            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::8            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::9            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::10            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::11            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::12            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::13            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::14            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::15            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::16            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::17            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::18            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::19            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::20            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::21            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::22            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::23            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::24            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::25            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::26            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::27            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::28            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::29            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::30            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::31            0      0.00%    100.00% # Latency to complete the pagewalk
system.gpu.shader_mmu.pagewalkLatency::total          198                       # Latency to complete the pagewalk
system.gpu.kernels_started                          2                       # Number of kernels started
system.gpu.kernels_completed                        2                       # Number of kernels completed
system.gpu.ce.device_dtb.hits                       0                       # Number of hits in this TLB
system.gpu.ce.device_dtb.misses                     0                       # Number of misses in this TLB
system.gpu.ce.device_dtb.hitRate                  nan                       # Hit rate for this TLB
system.gpu.ce.host_dtb.hits                       381                       # Number of hits in this TLB
system.gpu.ce.host_dtb.misses                     198                       # Number of misses in this TLB
system.gpu.ce.host_dtb.hitRate               0.658031                       # Hit rate for this TLB
system.gpu.ce.numOperations                         8                       # Number of copy/memset operations
system.gpu.ce.opBytesRead                       73052                       # Number of copy bytes read
system.gpu.ce.opBytesWritten                    73052                       # Number of copy/memset bytes written
system.gpu.ce.opTimeTicks                    52983992                       # Total time spent in copy/memset operations
system.gpu.shader_cores0.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores0.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores0.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores0.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores0.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores0.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores0.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores0.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores0.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores0.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores0.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores0.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores0.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores0.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores0.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores0.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores0.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores0.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores0.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores0.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores0.activeCycles            7964                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores0.notStalledCycles         4898                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores0.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores0.instPerCycle       22.919136                       # Instruction instances per cycle
system.gpu.shader_cores0.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores0.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores0.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores0.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores0.lsq.warpInstBufActive::samples      9998713                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::mean    10.358582                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::stdev    12.149828                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::0      3966904     39.67%     39.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::1       850255      8.50%     48.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::2       405836      4.06%     52.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::3       101459      1.01%     53.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::4        92885      0.93%     54.18% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::5        81453      0.81%     54.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::6       135755      1.36%     56.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::7        98601      0.99%     57.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::8       162906      1.63%     58.97% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::9        95743      0.96%     59.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::10        80024      0.80%     60.73% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::11        91456      0.91%     61.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::12       100030      1.00%     62.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::13       105746      1.06%     63.70% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::14        97172      0.97%     64.67% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::15        95743      0.96%     65.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::16        68592      0.69%     66.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::17        94314      0.94%     67.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::18       102888      1.03%     68.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::19       160048      1.60%     69.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::20        98601      0.99%     70.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::21        91456      0.91%     71.79% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::22       155761      1.56%     73.35% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::23       185770      1.86%     75.20% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::24       165764      1.66%     76.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::25       120036      1.20%     78.06% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::26       112891      1.13%     79.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::27       222924      2.23%     81.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::28       483002      4.83%     86.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::29       595893      5.96%     92.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::30       332957      3.33%     95.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::31       200060      2.00%     97.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::32       245788      2.46%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.warpInstBufActive::total      9998713                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores0.lsq.cacheAccesses     0.005221                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores0.lsq.writebackBlockedCycles           70                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores0.lsq.mshrHitQueued          201                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores0.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores0.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores0.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::mean   237.197917                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::gmean   100.122773                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::stdev   253.154535                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::0-63          118     40.97%     40.97% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::64-127           44     15.28%     56.25% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::128-191           13      4.51%     60.76% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::192-255            5      1.74%     62.50% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::256-319            8      2.78%     65.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::320-383           12      4.17%     69.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::384-447           13      4.51%     73.96% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::448-511           16      5.56%     79.51% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::512-575            7      2.43%     81.94% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::576-639           12      4.17%     86.11% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::640-703           34     11.81%     97.92% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::704-767            5      1.74%     99.65% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::768-831            1      0.35%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores0.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::mean    23.333333                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::gmean    20.390766                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::stdev    13.583013                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::8-15           55     57.29%     57.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::16-23            6      6.25%     63.54% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::24-31           14     14.58%     78.12% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::32-39            6      6.25%     84.38% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::40-47            6      6.25%     90.62% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::48-55            6      6.25%     96.88% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::56-63            2      2.08%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores0.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::mean     7.523438                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::gmean     6.918957                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::stdev     4.282138                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::0-1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::2-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::4-5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::6-7          217     84.77%     84.77% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::8-9            5      1.95%     86.72% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::10-11            1      0.39%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::12-13            2      0.78%     87.89% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::14-15           24      9.38%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::16-17            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::18-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::20-21            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::22-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::24-25            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::26-27            1      0.39%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::28-29            5      1.95%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::30-31            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores0.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores0.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores0.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores1.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores1.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores1.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores1.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores1.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores1.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores1.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores1.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores1.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores1.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores1.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores1.global_loads            8336                       # Number of loads from global space
system.gpu.shader_cores1.global_stores           2144                       # Number of stores to global space
system.gpu.shader_cores1.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores1.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores1.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores1.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores1.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores1.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::1        130432                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::2          2080                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::3         19376                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::5         24880                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores1.activeCycles            8209                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores1.notStalledCycles         4917                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores1.instInstances         182912                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores1.instPerCycle       22.281886                       # Instruction instances per cycle
system.gpu.shader_cores1.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores1.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores1.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores1.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores1.lsq.warpInstBufActive::samples     10297374                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::mean    10.537191                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::stdev    12.329546                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::0      4315580     41.91%     41.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::1       861687      8.37%     50.28% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::2       322954      3.14%     53.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::3       101459      0.99%     54.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::4        71450      0.69%     55.09% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::5        84311      0.82%     55.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::6        88598      0.86%     56.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::7        52873      0.51%     57.29% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::8        65734      0.64%     57.92% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::9        48586      0.47%     58.40% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::10        61447      0.60%     58.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::11        71450      0.69%     59.69% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::12        64305      0.62%     60.31% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::13       112891      1.10%     61.41% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::14       138613      1.35%     62.75% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::15       117178      1.14%     63.89% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::16       104317      1.01%     64.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::17       120036      1.17%     66.07% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::18       120036      1.17%     67.24% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::19       138613      1.35%     68.58% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::20       105746      1.03%     69.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::21        78595      0.76%     70.37% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::22       112891      1.10%     71.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::23       120036      1.17%     72.63% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::24       220066      2.14%     74.77% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::25       264365      2.57%     77.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::26       251504      2.44%     79.78% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::27       480144      4.66%     84.44% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::28       360108      3.50%     87.94% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::29       392975      3.82%     91.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::30       304377      2.96%     94.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::31       158619      1.54%     96.25% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::32       384401      3.73%     99.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::33         1429      0.01%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.warpInstBufActive::total     10297374                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores1.lsq.cacheAccesses     0.006499                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores1.lsq.writebackBlockedCycles           83                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores1.lsq.mshrHitQueued          195                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores1.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores1.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::samples          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::mean     1.654731                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::gmean     1.501909                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::stdev     0.744878                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::1          199     50.90%     50.90% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::2          128     32.74%     83.63% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::3           64     16.37%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpCoalescedAccesses::total          391                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores1.lsq.warpLatencyRead::samples          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::mean   246.863481                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::gmean   112.626890                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::stdev   241.077110                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::0-63          103     35.15%     35.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::64-127           38     12.97%     48.12% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::128-191           20      6.83%     54.95% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::192-255           14      4.78%     59.73% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::256-319           11      3.75%     63.48% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::320-383           22      7.51%     70.99% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::384-447           11      3.75%     74.74% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::448-511           16      5.46%     80.20% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::512-575            9      3.07%     83.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::576-639           21      7.17%     90.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::640-703           20      6.83%     97.27% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::704-767            6      2.05%     99.32% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::768-831            2      0.68%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyRead::total          293                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores1.lsq.warpLatencyWrite::samples           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::mean    17.336735                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::gmean    16.415048                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::stdev     6.150926                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::4-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::8-11            4      4.08%      4.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::12-15           57     58.16%     62.24% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::16-19            7      7.14%     69.39% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::20-23            8      8.16%     77.55% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::24-27           14     14.29%     91.84% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::28-31            7      7.14%     98.98% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::32-35            1      1.02%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::36-39            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyWrite::total           98                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores1.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::mean     7.425781                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::gmean     6.874100                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::stdev     4.096191                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::0-1            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::2-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::4-5            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::6-7          217     84.77%     84.77% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::8-9            5      1.95%     86.72% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::10-11            1      0.39%     87.11% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::12-13           22      8.59%     95.70% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::14-15            4      1.56%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::16-17            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::18-19            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::20-21            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::22-23            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::24-25            0      0.00%     97.27% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::26-27            3      1.17%     98.44% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::28-29            4      1.56%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::30-31            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores1.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores1.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores1.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores2.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores2.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores2.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores2.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores2.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores2.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores2.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores2.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores2.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores2.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores2.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores2.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores2.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores2.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores2.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores2.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores2.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores2.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores2.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores2.activeCycles            7932                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores2.notStalledCycles         4952                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores2.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores2.instPerCycle       23.011599                       # Instruction instances per cycle
system.gpu.shader_cores2.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores2.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores2.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores2.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores2.lsq.warpInstBufActive::samples      9924405                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::mean    10.671706                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::stdev    12.184871                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::0      3872590     39.02%     39.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::1       885980      8.93%     47.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::2       254362      2.56%     50.51% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::3        80024      0.81%     51.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::4        88598      0.89%     52.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::5        92885      0.94%     53.15% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::6       127181      1.28%     54.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::7       117178      1.18%     55.61% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::8       271510      2.74%     58.34% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::9        58589      0.59%     58.93% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::10        81453      0.82%     59.76% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::11        71450      0.72%     60.48% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::12        60018      0.60%     61.08% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::13       122894      1.24%     62.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::14        52873      0.53%     62.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::15       100030      1.01%     63.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::16        62876      0.63%     64.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::17        64305      0.65%     65.14% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::18       210063      2.12%     67.26% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::19       155761      1.57%     68.83% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::20       121465      1.22%     70.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::21       164335      1.66%     71.71% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::22       212921      2.15%     73.85% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::23        80024      0.81%     74.66% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::24       115749      1.17%     75.82% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::25       148616      1.50%     77.32% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::26       185770      1.87%     79.19% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::27       281513      2.84%     82.03% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::28       564455      5.69%     87.72% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::29       422984      4.26%     91.98% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::30       301519      3.04%     95.02% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::31        92885      0.94%     95.95% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::32       401549      4.05%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.warpInstBufActive::total      9924405                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores2.lsq.cacheAccesses     0.005653                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores2.lsq.writebackBlockedCycles           77                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores2.lsq.mshrHitQueued          230                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores2.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores2.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::mean     1.677083                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::gmean     1.533212                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::stdev     0.715291                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::1          180     46.88%     46.88% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::2          148     38.54%     85.42% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::3           56     14.58%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores2.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::mean   241.361111                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::gmean   119.086474                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::stdev   236.894531                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::0-63          102     35.42%     35.42% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::64-127           39     13.54%     48.96% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::128-191           14      4.86%     53.82% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::192-255           25      8.68%     62.50% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::256-319           20      6.94%     69.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::320-383            8      2.78%     72.22% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::384-447           10      3.47%     75.69% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::448-511           12      4.17%     79.86% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::512-575           13      4.51%     84.38% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::576-639           11      3.82%     88.19% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::640-703           32     11.11%     99.31% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::704-767            2      0.69%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores2.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::mean    27.604167                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::gmean    23.099137                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::stdev    17.545417                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::8-15           47     48.96%     48.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::16-23            7      7.29%     56.25% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::24-31           11     11.46%     67.71% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::32-39            8      8.33%     76.04% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::40-47            2      2.08%     78.13% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::48-55            8      8.33%     86.46% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::56-63           12     12.50%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores2.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::mean     7.628906                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::gmean     6.930988                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::stdev     4.848184                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::4-7          219     85.55%     85.55% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::8-11            5      1.95%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::12-15           22      8.59%     96.09% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::16-19            2      0.78%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::20-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::24-27            2      0.78%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::28-31            3      1.17%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::32-35            2      0.78%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::36-39            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::40-43            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores2.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores2.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores2.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.itb.hits                   0                       # Number of hits in this TLB
system.gpu.shader_cores3.itb.misses                 0                       # Number of misses in this TLB
system.gpu.shader_cores3.itb.hitRate              nan                       # Hit rate for this TLB
system.gpu.shader_cores3.local_loads                0                       # Number of loads from local space
system.gpu.shader_cores3.local_stores               0                       # Number of stores to local space
system.gpu.shader_cores3.shared_loads            4032                       # Number of loads from shared space
system.gpu.shader_cores3.shared_stores           3072                       # Number of stores to shared space
system.gpu.shader_cores3.param_kernel_loads         7296                       # Number of loads from kernel parameter space
system.gpu.shader_cores3.param_local_loads            0                       # Number of loads from local parameter space
system.gpu.shader_cores3.param_local_stores            0                       # Number of stores to local parameter space
system.gpu.shader_cores3.const_loads                0                       # Number of loads from constant space
system.gpu.shader_cores3.tex_loads                  0                       # Number of loads from texture space
system.gpu.shader_cores3.global_loads            8256                       # Number of loads from global space
system.gpu.shader_cores3.global_stores           2112                       # Number of stores to global space
system.gpu.shader_cores3.surf_loads                 0                       # Number of loads from surface space
system.gpu.shader_cores3.generic_loads              0                       # Number of loads from generic spaces (global, shared, local)
system.gpu.shader_cores3.generic_stores             0                       # Number of stores to generic spaces (global, shared, local)
system.gpu.shader_cores3.inst_cache_requests           13                       # Number of instruction cache requests sent
system.gpu.shader_cores3.inst_cache_retries            0                       # Number of instruction cache retries
system.gpu.shader_cores3.inst_counts::0             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::1        130176                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::2          2048                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::3         19392                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::4          6144                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::5         24768                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::6             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.inst_counts::7             0                       # Inst counts: 1: ALU, 2: MAD, 3: CTRL, 4: SFU, 5: MEM, 6: TEX, 7: NOP
system.gpu.shader_cores3.activeCycles            8017                       # Number of cycles this shader was executing a CTA
system.gpu.shader_cores3.notStalledCycles         4887                       # Number of cycles this shader was actually executing at least one instance
system.gpu.shader_cores3.instInstances         182528                       # Total instructions executed by all PEs in the core
system.gpu.shader_cores3.instPerCycle       22.767619                       # Instruction instances per cycle
system.gpu.shader_cores3.kernels_completed            2                       # Number of kernels completed
system.gpu.shader_cores3.lsq.data_tlb.hits            0                       # Number of hits in this TLB
system.gpu.shader_cores3.lsq.data_tlb.misses            0                       # Number of misses in this TLB
system.gpu.shader_cores3.lsq.data_tlb.hitRate          nan                       # Hit rate for this TLB
system.gpu.shader_cores3.lsq.warpInstBufActive::samples     10045870                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::mean     9.424182                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::gmean          nan                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::stdev    11.672713                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::0      4274139     42.55%     42.55% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::1       865974      8.62%     51.17% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::2       365824      3.64%     54.81% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::3       110033      1.10%     55.90% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::4       162906      1.62%     57.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::5        94314      0.94%     58.46% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::6        97172      0.97%     59.43% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::7        61447      0.61%     60.04% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::8       150045      1.49%     61.54% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::9        57160      0.57%     62.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::10       137184      1.37%     63.47% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::11       112891      1.12%     64.59% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::12        92885      0.92%     65.52% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::13        47157      0.47%     65.99% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::14        88598      0.88%     66.87% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::15       104317      1.04%     67.91% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::16       114320      1.14%     69.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::17       160048      1.59%     70.64% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::18        74308      0.74%     71.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::19       184341      1.83%     73.21% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::20        90027      0.90%     74.11% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::21       131468      1.31%     75.42% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::22       144329      1.44%     76.86% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::23       211492      2.11%     78.96% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::24       188628      1.88%     80.84% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::25       154332      1.54%     82.38% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::26       142900      1.42%     83.80% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::27       242930      2.42%     86.22% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::28       280084      2.79%     89.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::29       331528      3.30%     92.30% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::30       420126      4.18%     96.49% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::31       257220      2.56%     99.05% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::32        95743      0.95%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::33            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::34            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::35            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::36            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::37            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::38            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::39            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::40            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::41            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::42            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::43            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::44            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::45            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::46            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::47            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::48            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::49            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::50            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::51            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::52            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::53            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::54            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::55            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::56            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::57            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::58            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::59            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::60            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::61            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::62            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::63            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::64            0      0.00%    100.00% # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.warpInstBufActive::total     10045870                       # Histogram of number of active warp inst buffers at a given time
system.gpu.shader_cores3.lsq.cacheAccesses     0.005257                       # Average number of concurrent outstanding cache accesses
system.gpu.shader_cores3.lsq.writebackBlockedCycles           78                       # Number of cycles blocked for core writeback stage
system.gpu.shader_cores3.lsq.mshrHitQueued          186                       # Number of hits on blocked lines in MSHRs
system.gpu.shader_cores3.lsq.mshrsFullCycles            0                       # Number of cycles stalled waiting for an MSHR
system.gpu.shader_cores3.lsq.mshrsFullCount            0                       # Number of times MSHRs filled
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::samples          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::mean     1.666667                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::gmean     1.513086                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::stdev     0.746328                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::0            0      0.00%      0.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::1          192     50.00%     50.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::2          128     33.33%     83.33% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::3           64     16.67%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::4            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::5            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::6            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::7            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::8            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::9            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::10            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::11            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::12            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::13            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::14            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::15            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::16            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::17            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::18            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::19            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::20            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::21            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::22            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::23            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::24            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::25            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::26            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::27            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::28            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::29            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::30            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::31            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::32            0      0.00%    100.00% # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpCoalescedAccesses::total          384                       # Number of coalesced accesses per warp instruction
system.gpu.shader_cores3.lsq.warpLatencyRead::samples          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::mean   216.076389                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::gmean    97.310253                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::stdev   226.030665                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::0-63          116     40.28%     40.28% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::64-127           45     15.62%     55.90% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::128-191            9      3.12%     59.03% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::192-255           12      4.17%     63.19% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::256-319           18      6.25%     69.44% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::320-383           13      4.51%     73.96% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::384-447           18      6.25%     80.21% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::448-511           14      4.86%     85.07% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::512-575            6      2.08%     87.15% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::576-639           16      5.56%     92.71% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::640-703           21      7.29%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::704-767            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::768-831            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::832-895            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::896-959            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::960-1023            0      0.00%    100.00% # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyRead::total          288                       # Latency in cycles for whole warp to finish the read
system.gpu.shader_cores3.lsq.warpLatencyWrite::samples           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::mean    21.614583                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::gmean    19.032077                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::stdev    12.513883                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::0-7            0      0.00%      0.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::8-15           50     52.08%     52.08% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::16-23           14     14.58%     66.67% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::24-31           15     15.62%     82.29% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::32-39            8      8.33%     90.63% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::40-47            3      3.12%     93.75% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::48-55            2      2.08%     95.83% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::56-63            3      3.12%     98.96% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::64-71            1      1.04%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::72-79            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::80-87            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::88-95            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::96-103            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::104-111            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::112-119            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::120-127            0      0.00%    100.00% # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyWrite::total           96                       # Latency in cycles for whole warp to finish the write
system.gpu.shader_cores3.lsq.warpLatencyFence::samples          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::mean     7.605469                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::gmean     6.931265                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::stdev     4.848753                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::0-3            0      0.00%      0.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::4-7          216     84.38%     84.38% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::8-11            8      3.12%     87.50% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::12-15           24      9.38%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::16-19            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::20-23            0      0.00%     96.88% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::24-27            2      0.78%     97.66% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::28-31            3      1.17%     98.83% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::32-35            1      0.39%     99.22% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::36-39            1      0.39%     99.61% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::40-43            1      0.39%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::44-47            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::48-51            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::52-55            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::56-59            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::60-63            0      0.00%    100.00% # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyFence::total          256                       # Latency in cycles for whole warp to finish the fence
system.gpu.shader_cores3.lsq.warpLatencyAtomic::samples            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::mean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::gmean          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::stdev          nan                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::0            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::1            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::2            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::3            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::4            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::5            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::6            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::7            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::8            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::9            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::10            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::11            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::12            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::13            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::14            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::15            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.warpLatencyAtomic::total            0                       # Latency in cycles for whole warp to finish the atomic
system.gpu.shader_cores3.lsq.tlbMissLatency::samples            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::mean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::gmean          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::stdev          nan                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::0            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::1            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::2            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::3            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::4            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::5            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::6            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::7            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::8            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::9            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::10            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::11            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::12            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::13            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::14            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::15            0                       # Latency in cycles for TLB miss
system.gpu.shader_cores3.lsq.tlbMissLatency::total            0                       # Latency in cycles for TLB miss
system.ruby.ce_cntrl.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.ce_cntrl.cacheMemory.demand_misses         1154                       # Number of cache demand misses
system.ruby.ce_cntrl.cacheMemory.demand_accesses         1154                       # Number of cache demand accesses
system.ruby.ce_cntrl.fully_busy_cycles            458                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl0.fully_busy_cycles           21                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.cacheMemory.demand_hits      7707049                       # Number of cache demand hits
system.ruby.l1_cntrl0.cacheMemory.demand_misses         9687                       # Number of cache demand misses
system.ruby.l1_cntrl0.cacheMemory.demand_accesses      7716736                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.cacheMemory.demand_hits          402                       # Number of cache demand hits
system.ruby.l1_cntrl_sp00.cacheMemory.demand_misses          255                       # Number of cache demand misses
system.ruby.l1_cntrl_sp00.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp00.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp01.cacheMemory.demand_hits          408                       # Number of cache demand hits
system.ruby.l1_cntrl_sp01.cacheMemory.demand_misses          252                       # Number of cache demand misses
system.ruby.l1_cntrl_sp01.cacheMemory.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp01.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp02.cacheMemory.demand_hits          402                       # Number of cache demand hits
system.ruby.l1_cntrl_sp02.cacheMemory.demand_misses          255                       # Number of cache demand misses
system.ruby.l1_cntrl_sp02.cacheMemory.demand_accesses          657                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp02.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl_sp03.cacheMemory.demand_hits          405                       # Number of cache demand hits
system.ruby.l1_cntrl_sp03.cacheMemory.demand_misses          248                       # Number of cache demand misses
system.ruby.l1_cntrl_sp03.cacheMemory.demand_accesses          653                       # Number of cache demand accesses
system.ruby.l1_cntrl_sp03.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_pw_cntrl.cacheMemory.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_pw_cntrl.cacheMemory.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_pw_cntrl.cacheMemory.demand_accesses            0                       # Number of cache demand accesses
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.percent_links_utilized     0.487225                      
system.ruby.network.routers0.msg_count.Control::2         9687                      
system.ruby.network.routers0.msg_count.Data::2         9038                      
system.ruby.network.routers0.msg_count.Response_Data::4         9868                      
system.ruby.network.routers0.msg_count.Writeback_Control::3         9219                      
system.ruby.network.routers0.msg_bytes.Control::2        77496                      
system.ruby.network.routers0.msg_bytes.Data::2      1229168                      
system.ruby.network.routers0.msg_bytes.Response_Data::4      1342048                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::3        73752                      
system.ruby.network.routers1.percent_links_utilized     0.541598                      
system.ruby.network.routers1.msg_count.Control::2        11851                      
system.ruby.network.routers1.msg_count.Data::2        10132                      
system.ruby.network.routers1.msg_count.Response_Data::4        10763                      
system.ruby.network.routers1.msg_count.Writeback_Control::3        11220                      
system.ruby.network.routers1.msg_bytes.Control::2        94808                      
system.ruby.network.routers1.msg_bytes.Data::2      1377952                      
system.ruby.network.routers1.msg_bytes.Response_Data::4      1463768                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::3        89760                      
system.ruby.network.routers2.percent_links_utilized     0.012241                      
system.ruby.network.routers2.msg_count.Control::2          255                      
system.ruby.network.routers2.msg_count.Response_Data::4          475                      
system.ruby.network.routers2.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers2.msg_bytes.Control::2         2040                      
system.ruby.network.routers2.msg_bytes.Response_Data::4        64600                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers3.percent_links_utilized     0.011958                      
system.ruby.network.routers3.msg_count.Control::2          252                      
system.ruby.network.routers3.msg_count.Response_Data::4          464                      
system.ruby.network.routers3.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers3.msg_bytes.Control::2         2016                      
system.ruby.network.routers3.msg_bytes.Response_Data::4        63104                      
system.ruby.network.routers3.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers4.percent_links_utilized     0.012267                      
system.ruby.network.routers4.msg_count.Control::2          255                      
system.ruby.network.routers4.msg_count.Response_Data::4          476                      
system.ruby.network.routers4.msg_count.Writeback_Control::3          221                      
system.ruby.network.routers4.msg_bytes.Control::2         2040                      
system.ruby.network.routers4.msg_bytes.Response_Data::4        64736                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::3         1768                      
system.ruby.network.routers5.percent_links_utilized     0.011777                      
system.ruby.network.routers5.msg_count.Control::2          248                      
system.ruby.network.routers5.msg_count.Response_Data::4          457                      
system.ruby.network.routers5.msg_count.Writeback_Control::3          209                      
system.ruby.network.routers5.msg_bytes.Control::2         1984                      
system.ruby.network.routers5.msg_bytes.Response_Data::4        62152                      
system.ruby.network.routers5.msg_bytes.Writeback_Control::3         1672                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers7.percent_links_utilized     0.059093                      
system.ruby.network.routers7.msg_count.Control::2         1154                      
system.ruby.network.routers7.msg_count.Data::2         1094                      
system.ruby.network.routers7.msg_count.Response_Data::4         1199                      
system.ruby.network.routers7.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers7.msg_bytes.Control::2         9232                      
system.ruby.network.routers7.msg_bytes.Data::2       148784                      
system.ruby.network.routers7.msg_bytes.Response_Data::4       163064                      
system.ruby.network.routers7.msg_bytes.Writeback_Control::3         9112                      
system.ruby.network.routers8.percent_links_utilized     0.142020                      
system.ruby.network.routers8.msg_count.Control::2        11851                      
system.ruby.network.routers8.msg_count.Data::2        10132                      
system.ruby.network.routers8.msg_count.Response_Data::4        11851                      
system.ruby.network.routers8.msg_count.Writeback_Control::3        11220                      
system.ruby.network.routers8.msg_bytes.Control::2        94808                      
system.ruby.network.routers8.msg_bytes.Data::2      1377952                      
system.ruby.network.routers8.msg_bytes.Response_Data::4      1611736                      
system.ruby.network.routers8.msg_bytes.Writeback_Control::3        89760                      
system.ruby.network.msg_count.Control           35553                      
system.ruby.network.msg_count.Data              30396                      
system.ruby.network.msg_count.Response_Data        35553                      
system.ruby.network.msg_count.Writeback_Control        33660                      
system.ruby.network.msg_byte.Control           284424                      
system.ruby.network.msg_byte.Data             4133856                      
system.ruby.network.msg_byte.Response_Data      4835208                      
system.ruby.network.msg_byte.Writeback_Control       269280                      
system.ruby.network.routers0.throttle0.link_utilization     0.497945                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         9687                      
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3         9219                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4      1317432                      
system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3        73752                      
system.ruby.network.routers0.throttle1.link_utilization     0.476504                      
system.ruby.network.routers0.throttle1.msg_count.Control::2         9687                      
system.ruby.network.routers0.throttle1.msg_count.Data::2         9038                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::4          181                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::2        77496                      
system.ruby.network.routers0.throttle1.msg_bytes.Data::2      1229168                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::4        24616                      
system.ruby.network.routers1.throttle0.link_utilization     0.527144                      
system.ruby.network.routers1.throttle0.msg_count.Control::2        11851                      
system.ruby.network.routers1.throttle0.msg_count.Data::2        10132                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::2        94808                      
system.ruby.network.routers1.throttle0.msg_bytes.Data::2      1377952                      
system.ruby.network.routers1.throttle1.link_utilization     0.556053                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::4        10763                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3        11220                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4      1463768                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3        89760                      
system.ruby.network.routers2.throttle0.link_utilization     0.013043                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4          255                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers2.throttle1.link_utilization     0.011439                      
system.ruby.network.routers2.throttle1.msg_count.Control::2          255                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::4          220                      
system.ruby.network.routers2.throttle1.msg_bytes.Control::2         2040                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::4        29920                      
system.ruby.network.routers3.throttle0.link_utilization     0.012874                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4          252                      
system.ruby.network.routers3.throttle0.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4        34272                      
system.ruby.network.routers3.throttle0.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers3.throttle1.link_utilization     0.011041                      
system.ruby.network.routers3.throttle1.msg_count.Control::2          252                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::4          212                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::2         2016                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::4        28832                      
system.ruby.network.routers4.throttle0.link_utilization     0.013046                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::4          255                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::3          221                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::3         1768                      
system.ruby.network.routers4.throttle1.link_utilization     0.011488                      
system.ruby.network.routers4.throttle1.msg_count.Control::2          255                      
system.ruby.network.routers4.throttle1.msg_count.Response_Data::4          221                      
system.ruby.network.routers4.throttle1.msg_bytes.Control::2         2040                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Data::4        30056                      
system.ruby.network.routers5.throttle0.link_utilization     0.012671                      
system.ruby.network.routers5.throttle0.msg_count.Response_Data::4          248                      
system.ruby.network.routers5.throttle0.msg_count.Writeback_Control::3          209                      
system.ruby.network.routers5.throttle0.msg_bytes.Response_Data::4        33728                      
system.ruby.network.routers5.throttle0.msg_bytes.Writeback_Control::3         1672                      
system.ruby.network.routers5.throttle1.link_utilization     0.010884                      
system.ruby.network.routers5.throttle1.msg_count.Control::2          248                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4          209                      
system.ruby.network.routers5.throttle1.msg_bytes.Control::2         1984                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4        28424                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.throttle0.link_utilization     0.059436                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         1154                      
system.ruby.network.routers7.throttle0.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       156944                      
system.ruby.network.routers7.throttle0.msg_bytes.Writeback_Control::3         9112                      
system.ruby.network.routers7.throttle1.link_utilization     0.058749                      
system.ruby.network.routers7.throttle1.msg_count.Control::2         1154                      
system.ruby.network.routers7.throttle1.msg_count.Data::2         1094                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4           45                      
system.ruby.network.routers7.throttle1.msg_bytes.Control::2         9232                      
system.ruby.network.routers7.throttle1.msg_bytes.Data::2       148784                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4         6120                      
system.ruby.network.routers8.throttle0.link_utilization     0.497945                      
system.ruby.network.routers8.throttle0.msg_count.Response_Data::4         9687                      
system.ruby.network.routers8.throttle0.msg_count.Writeback_Control::3         9219                      
system.ruby.network.routers8.throttle0.msg_bytes.Response_Data::4      1317432                      
system.ruby.network.routers8.throttle0.msg_bytes.Writeback_Control::3        73752                      
system.ruby.network.routers8.throttle1.link_utilization     0.527144                      
system.ruby.network.routers8.throttle1.msg_count.Control::2        11851                      
system.ruby.network.routers8.throttle1.msg_count.Data::2        10132                      
system.ruby.network.routers8.throttle1.msg_bytes.Control::2        94808                      
system.ruby.network.routers8.throttle1.msg_bytes.Data::2      1377952                      
system.ruby.network.routers8.throttle2.link_utilization     0.013043                      
system.ruby.network.routers8.throttle2.msg_count.Response_Data::4          255                      
system.ruby.network.routers8.throttle2.msg_count.Writeback_Control::3          220                      
system.ruby.network.routers8.throttle2.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers8.throttle2.msg_bytes.Writeback_Control::3         1760                      
system.ruby.network.routers8.throttle3.link_utilization     0.012874                      
system.ruby.network.routers8.throttle3.msg_count.Response_Data::4          252                      
system.ruby.network.routers8.throttle3.msg_count.Writeback_Control::3          212                      
system.ruby.network.routers8.throttle3.msg_bytes.Response_Data::4        34272                      
system.ruby.network.routers8.throttle3.msg_bytes.Writeback_Control::3         1696                      
system.ruby.network.routers8.throttle4.link_utilization     0.013046                      
system.ruby.network.routers8.throttle4.msg_count.Response_Data::4          255                      
system.ruby.network.routers8.throttle4.msg_count.Writeback_Control::3          221                      
system.ruby.network.routers8.throttle4.msg_bytes.Response_Data::4        34680                      
system.ruby.network.routers8.throttle4.msg_bytes.Writeback_Control::3         1768                      
system.ruby.network.routers8.throttle5.link_utilization     0.012671                      
system.ruby.network.routers8.throttle5.msg_count.Response_Data::4          248                      
system.ruby.network.routers8.throttle5.msg_count.Writeback_Control::3          209                      
system.ruby.network.routers8.throttle5.msg_bytes.Response_Data::4        33728                      
system.ruby.network.routers8.throttle5.msg_bytes.Writeback_Control::3         1672                      
system.ruby.network.routers8.throttle6.link_utilization            0                      
system.ruby.network.routers8.throttle7.link_utilization     0.059436                      
system.ruby.network.routers8.throttle7.msg_count.Response_Data::4         1154                      
system.ruby.network.routers8.throttle7.msg_count.Writeback_Control::3         1139                      
system.ruby.network.routers8.throttle7.msg_bytes.Response_Data::4       156944                      
system.ruby.network.routers8.throttle7.msg_bytes.Writeback_Control::3         9112                      
system.work_item_type0::samples                     1                       # Run time stat forwork_item_type0
system.work_item_type0::mean                143164500                       # Run time stat forwork_item_type0
system.work_item_type0::gmean            143164500.000000                       # Run time stat forwork_item_type0
system.work_item_type0::stdev                     nan                       # Run time stat forwork_item_type0
system.work_item_type0::0-8.38861e+06               0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+06-1.67772e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.67772e+07-2.51658e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::2.51658e+07-3.35544e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::3.35544e+07-4.1943e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::4.1943e+07-5.03316e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.03316e+07-5.87203e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::5.87203e+07-6.71089e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::6.71089e+07-7.54975e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::7.54975e+07-8.38861e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::8.38861e+07-9.22747e+07            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::9.22747e+07-1.00663e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.00663e+08-1.09052e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.09052e+08-1.17441e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.17441e+08-1.25829e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.25829e+08-1.34218e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.34218e+08-1.42606e+08            0      0.00%      0.00% # Run time stat forwork_item_type0
system.work_item_type0::1.42606e+08-1.50995e+08            1    100.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.50995e+08-1.59384e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Run time stat forwork_item_type0
system.work_item_type0::total                       1                       # Run time stat forwork_item_type0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         11851                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.476247                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.538243                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       11723     98.92%     98.92% |          87      0.73%     99.65% |          27      0.23%     99.88% |           9      0.08%     99.96% |           3      0.03%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           11851                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         11220                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         1.759804                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       12.285386                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |       11094     98.88%     98.88% |          70      0.62%     99.50% |           7      0.06%     99.56% |           9      0.08%     99.64% |          15      0.13%     99.78% |          11      0.10%     99.88% |           9      0.08%     99.96% |           3      0.03%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           11220                       # delay histogram for vnet_2
system.ruby.LD.latency_hist::bucket_size          256                      
system.ruby.LD.latency_hist::max_bucket          2559                      
system.ruby.LD.latency_hist::samples          1034283                      
system.ruby.LD.latency_hist::mean            2.573460                      
system.ruby.LD.latency_hist::gmean           1.024935                      
system.ruby.LD.latency_hist::stdev          35.432568                      
system.ruby.LD.latency_hist              |     1033386     99.91%     99.91% |         151      0.01%     99.93% |         124      0.01%     99.94% |         128      0.01%     99.95% |         142      0.01%     99.97% |         235      0.02%     99.99% |         103      0.01%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist::total            1034283                      
system.ruby.LD.hit_latency_hist::bucket_size            1                      
system.ruby.LD.hit_latency_hist::max_bucket            9                      
system.ruby.LD.hit_latency_hist::samples      1029631                      
system.ruby.LD.hit_latency_hist::mean               1                      
system.ruby.LD.hit_latency_hist::gmean              1                      
system.ruby.LD.hit_latency_hist          |           0      0.00%      0.00% |     1029631    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist::total        1029631                      
system.ruby.LD.miss_latency_hist::bucket_size          256                      
system.ruby.LD.miss_latency_hist::max_bucket         2559                      
system.ruby.LD.miss_latency_hist::samples         4652                      
system.ruby.LD.miss_latency_hist::mean     350.828676                      
system.ruby.LD.miss_latency_hist::gmean    238.865918                      
system.ruby.LD.miss_latency_hist::stdev    396.652085                      
system.ruby.LD.miss_latency_hist         |        3755     80.72%     80.72% |         151      3.25%     83.96% |         124      2.67%     86.63% |         128      2.75%     89.38% |         142      3.05%     92.43% |         235      5.05%     97.48% |         103      2.21%     99.70% |          11      0.24%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist::total          4652                      
system.ruby.ST.latency_hist::bucket_size          256                      
system.ruby.ST.latency_hist::max_bucket          2559                      
system.ruby.ST.latency_hist::samples           892539                      
system.ruby.ST.latency_hist::mean            2.078357                      
system.ruby.ST.latency_hist::gmean           1.010894                      
system.ruby.ST.latency_hist::stdev          36.013613                      
system.ruby.ST.latency_hist              |      891984     99.94%     99.94% |          13      0.00%     99.94% |          28      0.00%     99.94% |          52      0.01%     99.95% |          72      0.01%     99.96% |         151      0.02%     99.97% |         221      0.02%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist::total             892539                      
system.ruby.ST.hit_latency_hist::bucket_size            1                      
system.ruby.ST.hit_latency_hist::max_bucket            9                      
system.ruby.ST.hit_latency_hist::samples       890878                      
system.ruby.ST.hit_latency_hist::mean               1                      
system.ruby.ST.hit_latency_hist::gmean              1                      
system.ruby.ST.hit_latency_hist          |           0      0.00%      0.00% |      890878    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist::total         890878                      
system.ruby.ST.miss_latency_hist::bucket_size          256                      
system.ruby.ST.miss_latency_hist::max_bucket         2559                      
system.ruby.ST.miss_latency_hist::samples         1661                      
system.ruby.ST.miss_latency_hist::mean     580.455750                      
system.ruby.ST.miss_latency_hist::gmean    337.743196                      
system.ruby.ST.miss_latency_hist::stdev    601.669282                      
system.ruby.ST.miss_latency_hist         |        1106     66.59%     66.59% |          13      0.78%     67.37% |          28      1.69%     69.05% |          52      3.13%     72.19% |          72      4.33%     76.52% |         151      9.09%     85.61% |         221     13.31%     98.92% |          18      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist::total          1661                      
system.ruby.IFETCH.latency_hist::bucket_size          256                      
system.ruby.IFETCH.latency_hist::max_bucket         2559                      
system.ruby.IFETCH.latency_hist::samples      5760301                      
system.ruby.IFETCH.latency_hist::mean        1.195296                      
system.ruby.IFETCH.latency_hist::gmean       1.005117                      
system.ruby.IFETCH.latency_hist::stdev       6.385157                      
system.ruby.IFETCH.latency_hist          |     5760256    100.00%    100.00% |          41      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist::total        5760301                      
system.ruby.IFETCH.hit_latency_hist::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist::samples      5754767                      
system.ruby.IFETCH.hit_latency_hist::mean            1                      
system.ruby.IFETCH.hit_latency_hist::gmean            1                      
system.ruby.IFETCH.hit_latency_hist      |           0      0.00%      0.00% |     5754767    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist::total      5754767                      
system.ruby.IFETCH.miss_latency_hist::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist::samples         5534                      
system.ruby.IFETCH.miss_latency_hist::mean   204.282255                      
system.ruby.IFETCH.miss_latency_hist::gmean   202.956650                      
system.ruby.IFETCH.miss_latency_hist::stdev    33.965710                      
system.ruby.IFETCH.miss_latency_hist     |        5489     99.19%     99.19% |          41      0.74%     99.93% |           0      0.00%     99.93% |           1      0.02%     99.95% |           1      0.02%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist::total         5534                      
system.ruby.Load_Linked.latency_hist::bucket_size           32                      
system.ruby.Load_Linked.latency_hist::max_bucket          319                      
system.ruby.Load_Linked.latency_hist::samples        16697                      
system.ruby.Load_Linked.latency_hist::mean     1.045577                      
system.ruby.Load_Linked.latency_hist::gmean     1.001257                      
system.ruby.Load_Linked.latency_hist::stdev     2.965243                      
system.ruby.Load_Linked.latency_hist     |       16693     99.98%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.01%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist::total        16697                      
system.ruby.Load_Linked.hit_latency_hist::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist::samples        16693                      
system.ruby.Load_Linked.hit_latency_hist::mean            1                      
system.ruby.Load_Linked.hit_latency_hist::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist |           0      0.00%      0.00% |       16693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist::total        16693                      
system.ruby.Load_Linked.miss_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.miss_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.miss_latency_hist::samples            4                      
system.ruby.Load_Linked.miss_latency_hist::mean   191.250000                      
system.ruby.Load_Linked.miss_latency_hist::gmean   189.763131                      
system.ruby.Load_Linked.miss_latency_hist::stdev    26.183646                      
system.ruby.Load_Linked.miss_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist::total            4                      
system.ruby.Store_Conditional.latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist::samples        16697                      
system.ruby.Store_Conditional.latency_hist::mean            1                      
system.ruby.Store_Conditional.latency_hist::gmean            1                      
system.ruby.Store_Conditional.latency_hist |           0      0.00%      0.00% |       16697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist::total        16697                      
system.ruby.Store_Conditional.hit_latency_hist::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist::samples        16697                      
system.ruby.Store_Conditional.hit_latency_hist::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist |           0      0.00%      0.00% |       16697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist::total        16697                      
system.ruby.L1Cache.miss_mach_latency_hist::bucket_size          256                      
system.ruby.L1Cache.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.L1Cache.miss_mach_latency_hist::samples         1088                      
system.ruby.L1Cache.miss_mach_latency_hist::mean   474.874081                      
system.ruby.L1Cache.miss_mach_latency_hist::gmean   194.163252                      
system.ruby.L1Cache.miss_mach_latency_hist::stdev   548.427208                      
system.ruby.L1Cache.miss_mach_latency_hist |         671     61.67%     61.67% |          22      2.02%     63.69% |          46      4.23%     67.92% |          87      8.00%     75.92% |          96      8.82%     84.74% |         142     13.05%     97.79% |          23      2.11%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist::total         1088                      
system.ruby.Directory.miss_mach_latency_hist::bucket_size          256                      
system.ruby.Directory.miss_mach_latency_hist::max_bucket         2559                      
system.ruby.Directory.miss_mach_latency_hist::samples        10763                      
system.ruby.Directory.miss_mach_latency_hist::mean   298.317569                      
system.ruby.Directory.miss_mach_latency_hist::gmean   236.619837                      
system.ruby.Directory.miss_mach_latency_hist::stdev   330.036739                      
system.ruby.Directory.miss_mach_latency_hist |        9683     89.97%     89.97% |         183      1.70%     91.67% |         106      0.98%     92.65% |          94      0.87%     93.52% |         119      1.11%     94.63% |         245      2.28%     96.91% |         302      2.81%     99.71% |          28      0.26%     99.97% |           3      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist::total        10763                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::samples            1                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::stdev          nan                      
system.ruby.Directory.miss_latency_hist.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.issue_to_initial_request::total            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::samples            1                      
system.ruby.Directory.miss_latency_hist.initial_to_forward::stdev          nan                      
system.ruby.Directory.miss_latency_hist.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.initial_to_forward::total            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::samples            1                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response::stdev          nan                      
system.ruby.Directory.miss_latency_hist.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist.forward_to_first_response::total            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::bucket_size           16                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::max_bucket          159                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::samples            1                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::mean          153                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::gmean   153.000000                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion::stdev          nan                      
system.ruby.Directory.miss_latency_hist.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Directory.miss_latency_hist.first_response_to_completion::total            1                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::samples          813                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::mean   423.546125                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::gmean   166.267693                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::stdev   549.002312                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist |         551     67.77%     67.77% |          22      2.71%     70.48% |          24      2.95%     73.43% |          37      4.55%     77.98% |          43      5.29%     83.27% |         116     14.27%     97.54% |          19      2.34%     99.88% |           1      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist::total          813                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::samples         3839                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::mean   335.429018                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::gmean   257.914662                      
system.ruby.LD.Directory.miss_type_mach_latency_hist::stdev   354.310212                      
system.ruby.LD.Directory.miss_type_mach_latency_hist |        3204     83.46%     83.46% |         129      3.36%     86.82% |         100      2.60%     89.42% |          91      2.37%     91.79% |          99      2.58%     94.37% |         119      3.10%     97.47% |          84      2.19%     99.66% |          10      0.26%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist::total         3839                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::samples          236                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::mean   696.588983                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::gmean   355.864451                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::stdev   515.553547                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist |          84     35.59%     35.59% |           0      0.00%     35.59% |          22      9.32%     44.92% |          49     20.76%     65.68% |          52     22.03%     87.71% |          25     10.59%     98.31% |           4      1.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist::total          236                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::samples         1425                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::mean   561.222456                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::gmean   334.832420                      
system.ruby.ST.Directory.miss_type_mach_latency_hist::stdev   612.806821                      
system.ruby.ST.Directory.miss_type_mach_latency_hist |        1022     71.72%     71.72% |          13      0.91%     72.63% |           6      0.42%     73.05% |           3      0.21%     73.26% |          20      1.40%     74.67% |         126      8.84%     83.51% |         217     15.23%     98.74% |          18      1.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist::total         1425                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::samples           39                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::mean   203.205128                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::gmean   125.935429                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::stdev   286.382720                      
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist |          36     92.31%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      2.56%     94.87% |           1      2.56%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.miss_type_mach_latency_hist::total           39                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::bucket_size          256                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::max_bucket         2559                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::samples         5495                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::mean   204.289900                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::gmean   203.645235                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::stdev    24.384058                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist |        5453     99.24%     99.24% |          41      0.75%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist::total         5495                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::bucket_size           32                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::max_bucket          319                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::samples            4                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::mean   191.250000                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::gmean   189.763131                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::stdev    26.183646                      
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.Directory.miss_type_mach_latency_hist::total            4                      
system.ruby.Directory_Controller.GETX           14833      0.00%      0.00%
system.ruby.Directory_Controller.PUTX           10132      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10763      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack        10132      0.00%      0.00%
system.ruby.Directory_Controller.I.GETX         10763      0.00%      0.00%
system.ruby.Directory_Controller.M.GETX          1088      0.00%      0.00%
system.ruby.Directory_Controller.M.PUTX         10132      0.00%      0.00%
system.ruby.Directory_Controller.IM.GETX         2982      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        10763      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack        10132      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |     1032013     99.78%     99.78% |         428      0.04%     99.82% |         421      0.04%     99.86% |         428      0.04%     99.90% |         416      0.04%     99.94% |           0      0.00%     99.94% |         577      0.06%    100.00%
system.ruby.L1Cache_Controller.Load::total      1034283                      
system.ruby.L1Cache_Controller.Ifetch    |     5760249    100.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5760301                      
system.ruby.L1Cache_Controller.Store     |      924474     99.84%     99.84% |         216      0.02%     99.87% |         226      0.02%     99.89% |         216      0.02%     99.91% |         224      0.02%     99.94% |           0      0.00%     99.94% |         577      0.06%    100.00%
system.ruby.L1Cache_Controller.Store::total       925933                      
system.ruby.L1Cache_Controller.Data      |        9687     81.74%     81.74% |         255      2.15%     83.89% |         252      2.13%     86.02% |         255      2.15%     88.17% |         248      2.09%     90.26% |           0      0.00%     90.26% |        1154      9.74%    100.00%
system.ruby.L1Cache_Controller.Data::total        11851                      
system.ruby.L1Cache_Controller.Fwd_GETX  |         181     16.64%     16.64% |         220     20.22%     36.86% |         212     19.49%     56.34% |         221     20.31%     76.65% |         209     19.21%     95.86% |           0      0.00%     95.86% |          45      4.14%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total         1088                      
system.ruby.L1Cache_Controller.Replacement |        9133     88.92%     88.92% |           0      0.00%     88.92% |           0      0.00%     88.92% |           0      0.00%     88.92% |           0      0.00%     88.92% |           0      0.00%     88.92% |        1138     11.08%    100.00%
system.ruby.L1Cache_Controller.Replacement::total        10271                      
system.ruby.L1Cache_Controller.Writeback_Ack |        9038     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1094     10.80%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total        10132                      
system.ruby.L1Cache_Controller.I.Load    |        3194     68.66%     68.66% |         223      4.79%     73.45% |         221      4.75%     78.20% |         223      4.79%     83.00% |         214      4.60%     87.60% |           0      0.00%     87.60% |         577     12.40%    100.00%
system.ruby.L1Cache_Controller.I.Load::total         4652                      
system.ruby.L1Cache_Controller.I.Ifetch  |        5482     99.06%     99.06% |          13      0.23%     99.30% |          13      0.23%     99.53% |          13      0.23%     99.77% |          13      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         5534                      
system.ruby.L1Cache_Controller.I.Store   |        1011     60.72%     60.72% |          19      1.14%     61.86% |          18      1.08%     62.94% |          19      1.14%     64.08% |          21      1.26%     65.35% |           0      0.00%     65.35% |         577     34.65%    100.00%
system.ruby.L1Cache_Controller.I.Store::total         1665                      
system.ruby.L1Cache_Controller.I.Replacement |          95     68.35%     68.35% |           0      0.00%     68.35% |           0      0.00%     68.35% |           0      0.00%     68.35% |           0      0.00%     68.35% |           0      0.00%     68.35% |          44     31.65%    100.00%
system.ruby.L1Cache_Controller.I.Replacement::total          139                      
system.ruby.L1Cache_Controller.M.Load    |     1028819     99.92%     99.92% |         205      0.02%     99.94% |         200      0.02%     99.96% |         205      0.02%     99.98% |         202      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      1029631                      
system.ruby.L1Cache_Controller.M.Ifetch  |     5754767    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      5754767                      
system.ruby.L1Cache_Controller.M.Store   |      923463     99.91%     99.91% |         197      0.02%     99.93% |         208      0.02%     99.96% |         197      0.02%     99.98% |         203      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       924268                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |         181     16.64%     16.64% |         220     20.22%     36.86% |         212     19.49%     56.34% |         221     20.31%     76.65% |         209     19.21%     95.86% |           0      0.00%     95.86% |          45      4.14%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1088                      
system.ruby.L1Cache_Controller.M.Replacement |        9038     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1094     10.80%    100.00%
system.ruby.L1Cache_Controller.M.Replacement::total        10132                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |        9038     89.20%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |           0      0.00%     89.20% |        1094     10.80%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total        10132                      
system.ruby.L1Cache_Controller.IS.Data   |        8676     85.18%     85.18% |         236      2.32%     87.49% |         234      2.30%     89.79% |         236      2.32%     92.11% |         227      2.23%     94.34% |           0      0.00%     94.34% |         577      5.66%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total        10186                      
system.ruby.L1Cache_Controller.IM.Data   |        1011     60.72%     60.72% |          19      1.14%     61.86% |          18      1.08%     62.94% |          19      1.14%     64.08% |          21      1.26%     65.35% |           0      0.00%     65.35% |         577     34.65%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total         1665                      

---------- End Simulation Statistics   ----------
