// Seed: 1381339984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wor id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13
);
  integer id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16
  );
  assign id_2 = id_3;
endmodule
