# 目录
- [EDA](#EDA)
- [RISC-V](#RISC-V)

# EDA
[Verilog/SystemVerilog/SystemC的开源项目](https://www.cnblogs.com/asic/archive/2011/05/22/2053245.html)

[Pyverilog](https://pypi.org/project/pyverilog/)

# RISC-V
[GitHub - RISC-V](https://github.com/riscv)

[RISC-V: The Free and Open RISC Instruction Set Architecture](https://riscv.org/)

[7th-risc-v-workshop-call-for-papers](https://riscv.org/2017/06/7th-risc-v-workshop-call-for-papers/)

[CNRV - 为推广RISC-V尽些薄力](https://cnrv.io/)
