read_verilog ../top_dpram.v
design -save read

hierarchy -top top
proc
memory -nomap
equiv_opt -run :prove -map +/ice40/cells_sim.v synth_ice40
design -load postopt
cd top
select -assert-count 1 t:SB_RAM40_4K
select -assert-none t:SB_RAM40_4K %% t:* %D

design -load read
hierarchy -top top
proc
memory -nomap
equiv_opt -run :prove -map +/ice40/cells_sim.v synth_ice40 -nobram
design -load postopt
cd top
select -assert-none t:SB_RAM40_4K
select -assert-none t:SB_DFF* t:SB_LUT4 %% t:* %D
