@P:  Worst Slack : -0.513
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Estimated Frequency : 2521.4 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Estimated Period : 0.397
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 - Slack : 7.603
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Estimated Frequency : 110.8 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Estimated Period : 9.026
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 - Slack : -0.513
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Estimated Frequency : 104.8 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Requested Frequency : 50.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Estimated Period : 9.543
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Requested Period : 20.000
@P:  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 - Slack : 10.457
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Requested Frequency : 4.9 MHz
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Requested Period : 203.459
@P:  CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 - Slack : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Frequency : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Requested Frequency : 125.0 MHz
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Estimated Period : NA
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Requested Period : 8.000
@P:  CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK - Slack : NA
@P:  XCVR_0A_REFCLK_P - Estimated Frequency : NA
@P:  XCVR_0A_REFCLK_P - Requested Frequency : 100.0 MHz
@P:  XCVR_0A_REFCLK_P - Estimated Period : NA
@P:  XCVR_0A_REFCLK_P - Requested Period : 10.000
@P:  XCVR_0A_REFCLK_P - Slack : NA
@P:  osc_rc160mhz - Estimated Frequency : NA
@P:  osc_rc160mhz - Requested Frequency : 160.0 MHz
@P:  osc_rc160mhz - Estimated Period : NA
@P:  osc_rc160mhz - Requested Period : 6.250
@P:  osc_rc160mhz - Slack : NA
@P:  System - Estimated Frequency : 281.8 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 3.548
@P:  System - Requested Period : 10.000
@P:  System - Slack : 6.452
@P: DEFAULT_6BA5ED31DBDDB144872513 Part : mpfs025tfcvg484std
@P: DEFAULT_6BA5ED31DBDDB144872513 Register bits  : 6614 
@P: DEFAULT_6BA5ED31DBDDB144872513 DSP Blocks  : 0
@P: DEFAULT_6BA5ED31DBDDB144872513 I/O primitives : 175
@P: DEFAULT_6BA5ED31DBDDB144872513 RAM64x12 :  16
@P:  CPU Time : 0h:01m:47s
