strict digraph "" {
	node [label="\N"];
	"783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b382f1d0>",
		fillcolor=springgreen,
		label="783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b382fd10>",
		fillcolor=springgreen,
		label="786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"783:IF" -> "786:IF"	 [cond="['TxUsedDataIn_q', 'CtrlMux']",
		label="!((TxUsedDataIn_q & CtrlMux))",
		lineno=783];
	"784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b63d0>",
		fillcolor=firebrick,
		label="784:NS
TxCtrlStartFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b63d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"783:IF" -> "784:NS"	 [cond="['TxUsedDataIn_q', 'CtrlMux']",
		label="(TxUsedDataIn_q & CtrlMux)",
		lineno=783];
	"787:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382fd90>",
		fillcolor=firebrick,
		label="787:NS
TxCtrlStartFrm <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382fd90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"786:IF" -> "787:NS"	 [cond="['WillSendControlFrame', 'TxUsedDataOut', 'TxDoneIn', 'TxAbortIn', 'TxStartFrmIn', 'TxUsedDataOutDetected']",
		label="(WillSendControlFrame & ~TxUsedDataOut & (TxDoneIn | TxAbortIn | TxStartFrmIn | ~TxUsedDataOutDetected))",
		lineno=786];
	"780:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b6650>",
		fillcolor=springgreen,
		label="780:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"780:IF" -> "783:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=780];
	"781:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6690>",
		fillcolor=firebrick,
		label="781:NS
TxCtrlStartFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"780:IF" -> "781:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=780];
	"Leaf_778:AL"	 [def_var="['TxCtrlStartFrm']",
		label="Leaf_778:AL"];
	"784:NS" -> "Leaf_778:AL"	 [cond="[]",
		lineno=None];
	"787:NS" -> "Leaf_778:AL"	 [cond="[]",
		lineno=None];
	"781:NS" -> "Leaf_778:AL"	 [cond="[]",
		lineno=None];
	"778:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f83b37b6890>",
		clk_sens=True,
		fillcolor=gold,
		label="778:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TxUsedDataIn_q', 'TxStartFrmIn', 'TxDoneIn', 'TxAbortIn', 'WillSendControlFrame', 'TxUsedDataOutDetected', 'CtrlMux', 'TxUsedDataOut', '\
TxReset']"];
	"779:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f83b37b6a10>",
		fillcolor=turquoise,
		label="779:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"778:AL" -> "779:BL"	 [cond="[]",
		lineno=None];
	"779:BL" -> "780:IF"	 [cond="[]",
		lineno=None];
}
