
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Thu Jan 24 17:51:59 2019

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "kopico" xc5vlx50tff1136-1 v3.2 ,
  cfg "
       _DESIGN_PROP::BUS_INFO:2:INOUT:ps2<1:0>
       _DESIGN_PROP::BUS_INFO:2:INPUT:button<1:0>
       _DESIGN_PROP::BUS_INFO:5:INPUT:joystick<4:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_A<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_B<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_C<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_D<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_E<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_F<7:0>
       _DESIGN_PROP::BUS_INFO:8:INOUT:gpio_G<7:0>
       _DESIGN_PROP::BUS_INFO:8:INPUT:switch<7:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:lcd_data<7:0>
       _DESIGN_PROP::BUS_INFO:8:OUTPUT:leds<7:0>
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PIN_INFO:button<0>:/kopico/PACKED/kopico/button<0>/button<0>/PAD:INPUT:1:button<1\:0>
       _DESIGN_PROP::PIN_INFO:button<1>:/kopico/PACKED/kopico/button<1>/button<1>/PAD:INPUT:0:button<1\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<0>:/kopico/PACKED/kopico/gpio_A<0>/gpio_A<0>/PAD:INOUT:7:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<1>:/kopico/PACKED/kopico/gpio_A<1>/gpio_A<1>/PAD:INOUT:6:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<2>:/kopico/PACKED/kopico/gpio_A<2>/gpio_A<2>/PAD:INOUT:5:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<3>:/kopico/PACKED/kopico/gpio_A<3>/gpio_A<3>/PAD:INOUT:4:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<4>:/kopico/PACKED/kopico/gpio_A<4>/gpio_A<4>/PAD:INOUT:3:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<5>:/kopico/PACKED/kopico/gpio_A<5>/gpio_A<5>/PAD:INOUT:2:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<6>:/kopico/PACKED/kopico/gpio_A<6>/gpio_A<6>/PAD:INOUT:1:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_A<7>:/kopico/PACKED/kopico/gpio_A<7>/gpio_A<7>/PAD:INOUT:0:gpio_A<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<0>:/kopico/PACKED/kopico/gpio_B<0>/gpio_B<0>/PAD:INOUT:7:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<1>:/kopico/PACKED/kopico/gpio_B<1>/gpio_B<1>/PAD:INOUT:6:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<2>:/kopico/PACKED/kopico/gpio_B<2>/gpio_B<2>/PAD:INOUT:5:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<3>:/kopico/PACKED/kopico/gpio_B<3>/gpio_B<3>/PAD:INOUT:4:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<4>:/kopico/PACKED/kopico/gpio_B<4>/gpio_B<4>/PAD:INOUT:3:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<5>:/kopico/PACKED/kopico/gpio_B<5>/gpio_B<5>/PAD:INOUT:2:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<6>:/kopico/PACKED/kopico/gpio_B<6>/gpio_B<6>/PAD:INOUT:1:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_B<7>:/kopico/PACKED/kopico/gpio_B<7>/gpio_B<7>/PAD:INOUT:0:gpio_B<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<0>:/kopico/PACKED/kopico/gpio_C<0>/gpio_C<0>/PAD:INOUT:7:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<1>:/kopico/PACKED/kopico/gpio_C<1>/gpio_C<1>/PAD:INOUT:6:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<2>:/kopico/PACKED/kopico/gpio_C<2>/gpio_C<2>/PAD:INOUT:5:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<3>:/kopico/PACKED/kopico/gpio_C<3>/gpio_C<3>/PAD:INOUT:4:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<4>:/kopico/PACKED/kopico/gpio_C<4>/gpio_C<4>/PAD:INOUT:3:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<5>:/kopico/PACKED/kopico/gpio_C<5>/gpio_C<5>/PAD:INOUT:2:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<6>:/kopico/PACKED/kopico/gpio_C<6>/gpio_C<6>/PAD:INOUT:1:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_C<7>:/kopico/PACKED/kopico/gpio_C<7>/gpio_C<7>/PAD:INOUT:0:gpio_C<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<0>:/kopico/PACKED/kopico/gpio_D<0>/gpio_D<0>/PAD:INOUT:7:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<1>:/kopico/PACKED/kopico/gpio_D<1>/gpio_D<1>/PAD:INOUT:6:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<2>:/kopico/PACKED/kopico/gpio_D<2>/gpio_D<2>/PAD:INOUT:5:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<3>:/kopico/PACKED/kopico/gpio_D<3>/gpio_D<3>/PAD:INOUT:4:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<4>:/kopico/PACKED/kopico/gpio_D<4>/gpio_D<4>/PAD:INOUT:3:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<5>:/kopico/PACKED/kopico/gpio_D<5>/gpio_D<5>/PAD:INOUT:2:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<6>:/kopico/PACKED/kopico/gpio_D<6>/gpio_D<6>/PAD:INOUT:1:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_D<7>:/kopico/PACKED/kopico/gpio_D<7>/gpio_D<7>/PAD:INOUT:0:gpio_D<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<0>:/kopico/PACKED/kopico/gpio_E<0>/gpio_E<0>/PAD:INOUT:7:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<1>:/kopico/PACKED/kopico/gpio_E<1>/gpio_E<1>/PAD:INOUT:6:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<2>:/kopico/PACKED/kopico/gpio_E<2>/gpio_E<2>/PAD:INOUT:5:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<3>:/kopico/PACKED/kopico/gpio_E<3>/gpio_E<3>/PAD:INOUT:4:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<4>:/kopico/PACKED/kopico/gpio_E<4>/gpio_E<4>/PAD:INOUT:3:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<5>:/kopico/PACKED/kopico/gpio_E<5>/gpio_E<5>/PAD:INOUT:2:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<6>:/kopico/PACKED/kopico/gpio_E<6>/gpio_E<6>/PAD:INOUT:1:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_E<7>:/kopico/PACKED/kopico/gpio_E<7>/gpio_E<7>/PAD:INOUT:0:gpio_E<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<0>:/kopico/PACKED/kopico/gpio_F<0>/gpio_F<0>/PAD:INOUT:7:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<1>:/kopico/PACKED/kopico/gpio_F<1>/gpio_F<1>/PAD:INOUT:6:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<2>:/kopico/PACKED/kopico/gpio_F<2>/gpio_F<2>/PAD:INOUT:5:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<3>:/kopico/PACKED/kopico/gpio_F<3>/gpio_F<3>/PAD:INOUT:4:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<4>:/kopico/PACKED/kopico/gpio_F<4>/gpio_F<4>/PAD:INOUT:3:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<5>:/kopico/PACKED/kopico/gpio_F<5>/gpio_F<5>/PAD:INOUT:2:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<6>:/kopico/PACKED/kopico/gpio_F<6>/gpio_F<6>/PAD:INOUT:1:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_F<7>:/kopico/PACKED/kopico/gpio_F<7>/gpio_F<7>/PAD:INOUT:0:gpio_F<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<0>:/kopico/PACKED/kopico/gpio_G<0>/gpio_G<0>/PAD:INOUT:7:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<1>:/kopico/PACKED/kopico/gpio_G<1>/gpio_G<1>/PAD:INOUT:6:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<2>:/kopico/PACKED/kopico/gpio_G<2>/gpio_G<2>/PAD:INOUT:5:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<3>:/kopico/PACKED/kopico/gpio_G<3>/gpio_G<3>/PAD:INOUT:4:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<4>:/kopico/PACKED/kopico/gpio_G<4>/gpio_G<4>/PAD:INOUT:3:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<5>:/kopico/PACKED/kopico/gpio_G<5>/gpio_G<5>/PAD:INOUT:2:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<6>:/kopico/PACKED/kopico/gpio_G<6>/gpio_G<6>/PAD:INOUT:1:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:gpio_G<7>:/kopico/PACKED/kopico/gpio_G<7>/gpio_G<7>/PAD:INOUT:0:gpio_G<7\:0>
       _DESIGN_PROP::PIN_INFO:joystick<0>:/kopico/PACKED/kopico/joystick<0>/joystick<0>/PAD:INPUT:4:joystick<4\:0>
       _DESIGN_PROP::PIN_INFO:joystick<1>:/kopico/PACKED/kopico/joystick<1>/joystick<1>/PAD:INPUT:3:joystick<4\:0>
       _DESIGN_PROP::PIN_INFO:joystick<2>:/kopico/PACKED/kopico/joystick<2>/joystick<2>/PAD:INPUT:2:joystick<4\:0>
       _DESIGN_PROP::PIN_INFO:joystick<3>:/kopico/PACKED/kopico/joystick<3>/joystick<3>/PAD:INPUT:1:joystick<4\:0>
       _DESIGN_PROP::PIN_INFO:joystick<4>:/kopico/PACKED/kopico/joystick<4>/joystick<4>/PAD:INPUT:0:joystick<4\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<0>:/kopico/PACKED/kopico/lcd_data<0>/lcd_data<0>/PAD:OUTPUT:7:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<1>:/kopico/PACKED/kopico/lcd_data<1>/lcd_data<1>/PAD:OUTPUT:6:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<2>:/kopico/PACKED/kopico/lcd_data<2>/lcd_data<2>/PAD:OUTPUT:5:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<3>:/kopico/PACKED/kopico/lcd_data<3>/lcd_data<3>/PAD:OUTPUT:4:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<4>:/kopico/PACKED/kopico/lcd_data<4>/lcd_data<4>/PAD:OUTPUT:3:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<5>:/kopico/PACKED/kopico/lcd_data<5>/lcd_data<5>/PAD:OUTPUT:2:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<6>:/kopico/PACKED/kopico/lcd_data<6>/lcd_data<6>/PAD:OUTPUT:1:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:lcd_data<7>:/kopico/PACKED/kopico/lcd_data<7>/lcd_data<7>/PAD:OUTPUT:0:lcd_data<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<0>:/kopico/PACKED/kopico/leds<0>/leds<0>/PAD:OUTPUT:7:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<1>:/kopico/PACKED/kopico/leds<1>/leds<1>/PAD:OUTPUT:6:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<2>:/kopico/PACKED/kopico/leds<2>/leds<2>/PAD:OUTPUT:5:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<3>:/kopico/PACKED/kopico/leds<3>/leds<3>/PAD:OUTPUT:4:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<4>:/kopico/PACKED/kopico/leds<4>/leds<4>/PAD:OUTPUT:3:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<5>:/kopico/PACKED/kopico/leds<5>/leds<5>/PAD:OUTPUT:2:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<6>:/kopico/PACKED/kopico/leds<6>/leds<6>/PAD:OUTPUT:1:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:leds<7>:/kopico/PACKED/kopico/leds<7>/leds<7>/PAD:OUTPUT:0:leds<7\:0>
       _DESIGN_PROP::PIN_INFO:ps2<0>:/kopico/PACKED/kopico/ps2<0>/ps2<0>/PAD:INOUT:1:ps2<1\:0>
       _DESIGN_PROP::PIN_INFO:ps2<1>:/kopico/PACKED/kopico/ps2<1>/ps2<1>/PAD:INOUT:0:ps2<1\:0>
       _DESIGN_PROP::PIN_INFO:switch<0>:/kopico/PACKED/kopico/switch<0>/switch<0>/PAD:INPUT:7:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<1>:/kopico/PACKED/kopico/switch<1>/switch<1>/PAD:INPUT:6:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<2>:/kopico/PACKED/kopico/switch<2>/switch<2>/PAD:INPUT:5:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<3>:/kopico/PACKED/kopico/switch<3>/switch<3>/PAD:INPUT:4:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<4>:/kopico/PACKED/kopico/switch<4>/switch<4>/PAD:INPUT:3:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<5>:/kopico/PACKED/kopico/switch<5>/switch<5>/PAD:INPUT:2:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<6>:/kopico/PACKED/kopico/switch<6>/switch<6>/PAD:INPUT:1:switch<7\:0>
       _DESIGN_PROP::PIN_INFO:switch<7>:/kopico/PACKED/kopico/switch<7>/switch<7>/PAD:INPUT:0:switch<7\:0>
       _DESIGN_PROP::PK_NGMTIMESTAMP:1539876040";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "timer_0/prescaler_cnt<3>" "SLICEL",placed CLBLL_X2Y25 SLICE_X2Y25  ,
  cfg " A5LUT:N0_138.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<0>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_137.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<1>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_136.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<2>:#LUT:O6=(A6+~A6)*((~A5*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_135.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_0/Mcount_prescaler_cnt_lut<3>:#LUT:O6=(A6+~A6)*((~A5*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_0/prescaler_cnt_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_cy<3>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_0:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_0/Mcount_prescaler_cnt_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,0 "
  ;
inst "timer_0/prescaler_cnt<7>" "SLICEL",placed CLBLL_X2Y26 SLICE_X2Y26  ,
  cfg " A5LUT:N0_134.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<4>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_133.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<5>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_132.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<6>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_131.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_0/Mcount_prescaler_cnt_lut<7>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_0/prescaler_cnt_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,1 "
  ;
inst "timer_0/prescaler_cnt<11>" "SLICEL",placed CLBLL_X2Y27 SLICE_X2Y27  ,
  cfg " A5LUT:N0_130.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<8>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_129.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<9>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_128.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<10>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_127.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_0/Mcount_prescaler_cnt_lut<11>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_0/prescaler_cnt_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,2 "
  ;
inst "timer_0/prescaler_cnt<15>" "SLICEL",placed CLBLL_X2Y28 SLICE_X2Y28  ,
  cfg " A5LUT:N0_126.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<12>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_125.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<13>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_124.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<14>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_123.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_0/Mcount_prescaler_cnt_lut<15>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_0/prescaler_cnt_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,3 "
  ;
inst "timer_0/prescaler_cnt<19>" "SLICEL",placed CLBLL_X2Y29 SLICE_X2Y29  ,
  cfg " A5LUT:N0_122.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<16>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_16:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_121.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<17>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_17:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_120.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<18>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_18:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_119.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_0/Mcount_prescaler_cnt_lut<19>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_0/prescaler_cnt_19:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,4 "
  ;
inst "timer_0/prescaler_cnt<23>" "SLICEL",placed CLBLL_X2Y30 SLICE_X2Y30  ,
  cfg " A5LUT:N0_118.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/Mcount_prescaler_cnt_lut<20>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_0/prescaler_cnt_20:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_117.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_0/Mcount_prescaler_cnt_lut<21>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/prescaler_cnt_21:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_116.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_0/Mcount_prescaler_cnt_lut<22>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_0/prescaler_cnt_22:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/Mcount_prescaler_cnt_lut<23>:#LUT:O6=(~A2*A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/prescaler_cnt_23:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_0/Mcount_prescaler_cnt_xor<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,5 "
  ;
inst "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" "SLICEL",placed CLBLL_X25Y34 SLICE_X42Y34  ,
  cfg " A5LUT:N0_194.SLICEL_A5LUT:#LUT:O5=0 A6LUT:i2c_top/byte_controller/bit_controller/cnt<0>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_184.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<1>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_183.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<2>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_182.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<3>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>:
       CYINITVCC:ProtoComp3.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_1:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,0 "
  ;
inst "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" "SLICEL",placed CLBLL_X25Y35 SLICE_X42Y35  ,
  cfg " A5LUT:N1_181.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<4>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_180.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<5>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_179.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<6>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_178.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<7>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,1 "
  ;
inst "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" "SLICEL",placed CLBLL_X25Y36 SLICE_X42Y36  ,
  cfg " A5LUT:N1_177.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<8>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_176.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<9>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_175.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<10>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_174.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<11>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,2 "
  ;
inst "i2c_top/byte_controller/bit_controller/Result<15>" "SLICEL",placed CLBLL_X25Y37 SLICE_X42Y37  ,
  cfg " A5LUT:N1_173.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<12>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_172.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<13>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_171.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<14>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_lut<15>_INV_0:#LUT:O6=~A6
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Mcount_cnt_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,3 "
  ;
inst "in_port_reg_mux0000<7>_wg_cy<3>" "SLICEL",placed CLBLM_X13Y45 SLICE_X20Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<0>:#LUT:O6=((~A3*(~A6+(~A1+~A5)))+(A3*((~A4*(~A6+(~A1+~A5)))+(A4*((~A6+(A6*(~A1+(A1*~A5))))*~A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<7>_wg_lut<1>:#LUT:O6=(~A5+(A3+(A2+((~A4*A6)+(A4*A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<7>_wg_lut<2>:#LUT:O6=(A6+(A1+(A2+(A4+(~A3+A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<3>:#LUT:O6=((~A2*((~A3*(~A5+~A6))+(A3*(A5+A1))))+(A2*((~A3*((~A5*~A4)+(A5*~A6)))+(A3*(A5+A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<7>_wg_cy<3>:
       CYINITGND:ProtoComp6.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_2:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<7>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,0 "
  ;
inst "in_port_reg_mux0000<7>_wg_cy<7>" "SLICEL",placed CLBLM_X13Y46 SLICE_X20Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<4>:#LUT:O6=((~A1*((~A4*(~A5+~A3))+(A4*((~A5+(A5*~A3))*~A6))))+(A1*((~A4*((~A5+(A5*~A3))*~A2))+(A4*((~A5*(~A6*~A2))+(A5*(~A3*(~A6*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<7>_wg_lut<5>:#LUT:O6=((~A6*(A3+(~A2+(~A4+A5))))+(A6*(A3+(A2+(A4+A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<7>_wg_lut<6>:#LUT:O6=((~A1*(A4+(~A3+(~A2+A6))))+(A1*(A4+(A3+(A2+A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<7>:#LUT:O6=((~A6*((~A5*(~A3+~A2))+(A5*((~A3+(A3*~A2))*~A4))))+(A6*((~A5*((~A3+(A3*~A2))*~A1))+(A5*((~A3*(~A4*~A1))+(A3*(~A2*(~A4*~A1))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<7>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,1 "
  ;
inst "in_port_reg_mux0000<7>_wg_cy<11>" "SLICEL",placed CLBLM_X13Y47 SLICE_X20Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<8>:#LUT:O6=((~A3*((~A4*(~A1+~A5))+(A4*((~A1+(A1*~A5))*~A6))))+(A3*((~A4*((~A1+(A1*~A5))*~A2))+(A4*((~A1*(~A2*~A6))+(A1*(~A2*(~A5*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<7>_wg_lut<9>:#LUT:O6=((~A1*((~A3*(~A2+~A4))+(A3*((~A2+(A2*~A4))*~A6))))+(A1*((~A3*((~A2+(A2*~A4))*~A5))+(A3*((~A2*(~A6*~A5))+(A2*(~A4*(~A6*~A5))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<7>_wg_lut<10>:#LUT:O6=((~A5*((~A2*(~A4+~A6))+(A2*((~A4+(A4*~A6))*~A3))))+(A5*((~A2*((~A4+(A4*~A6))*~A1))+(A2*((~A4*(~A3*~A1))+(A4*(~A3*(~A1*~A6))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<11>:#LUT:O6=((~A1*((~A6*(~A2+~A5))+(A6*((~A2+(A2*~A5))*~A4))))+(A1*((~A6*((~A2+(A2*~A5))*~A3))+(A6*((~A2*(~A3*~A4))+(A2*(~A3*(~A4*~A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<7>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,2 "
  ;
inst "in_port_reg<7>" "SLICEL",placed CLBLM_X13Y48 SLICE_X20Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<12>:#LUT:O6=((~A4*((~A1*(~A5+~A6))+(A1*((~A5+(A5*~A6))*~A3))))+(A4*((~A1*((~A5+(A5*~A6))*~A2))+(A1*((~A5*(~A2*~A3))+(A5*(~A2*(~A3*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<7>_wg_lut<13>:#LUT:O6=((~A3*((~A5*(~A4+~A6))+(A5*((~A4+(A4*~A6))*~A2))))+(A3*((~A5*((~A4+(A4*~A6))*~A1))+(A5*((~A4*(~A1*~A2))+(A4*(~A1*(~A6*~A2))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<7>_wg_lut<14>:#LUT:O6=((~A4*((~A3*(~A2+~A1))+(A3*((~A2+(A2*~A1))*~A6))))+(A4*((~A3*((~A2+(A2*~A1))*~A5))+(A3*((~A2*(~A6*~A5))+(A2*(~A6*(~A1*~A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<15>:#LUT:O6=((~A1*((~A3*(~A5+~A6))+(A3*((~A5+(A5*~A6))*~A4))))+(A1*((~A3*((~A5+(A5*~A6))*~A2))+(A3*((~A5*(~A4*~A2))+(A5*(~A4*(~A6*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:in_port_reg_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::CY DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       CARRY4:in_port_reg_mux0000<7>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,3 "
  ;
inst "in_port_reg_mux0000<6>_wg_cy<3>" "SLICEL",placed CLBLL_X14Y46 SLICE_X22Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<0>:#LUT:O6=(~A1+(A4+(~A3+(A5+(A2+~A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<1>:#LUT:O6=((~A3*((~A1*(~A2+~A5))+(A1*((~A2+(A2*~A5))*~A6))))+(A3*((~A1*((~A2+(A2*~A5))*~A4))+(A1*((~A2*(~A4*~A6))+(A2*(~A5*(~A4*~A6))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<6>_wg_lut<2>:#LUT:O6=(~A6+(A5+(A4+((~A3*A2)+(A3*A1)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<3>:#LUT:O6=((~A6*(~A5+(~A1+A2)))+(A6*((~A5*(A4+~A3))+(A5*(~A1+A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<6>_wg_cy<3>:
       CYINITGND:ProtoComp10.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_3:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<6>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,0 "
  ;
inst "in_port_reg_mux0000<6>_wg_cy<7>" "SLICEL",placed CLBLL_X14Y47 SLICE_X22Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<4>:#LUT:O6=(~A6+(A4+(A3+(A2+(~A5+A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<5>:#LUT:O6=((~A1*(A4+(~A2+(~A5+A3))))+(A1*(A4+(A2+(A5+A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<6>_wg_lut<6>:#LUT:O6=((~A3*((~A1*(~A2+~A4))+(A1*((~A2+(A2*~A4))*~A6))))+(A3*((~A1*((~A2+(A2*~A4))*~A5))+(A1*((~A2*(~A6*~A5))+(A2*(~A6*(~A4*~A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<7>:#LUT:O6=((~A1*(A2+(~A4+(~A6+A5))))+(A1*(A2+(A4+(A6+A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<6>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,1 "
  ;
inst "in_port_reg_mux0000<6>_wg_cy<11>" "SLICEL",placed CLBLL_X14Y48 SLICE_X22Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<8>:#LUT:O6=((~A6*((~A3*(~A5+~A4))+(A3*((~A5+(A5*~A4))*~A1))))+(A6*((~A3*((~A5+(A5*~A4))*~A2))+(A3*((~A5*(~A1*~A2))+(A5*(~A4*(~A1*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<9>:#LUT:O6=((~A5*(A4+(A3+~A6)))+(A5*(~A2+A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<6>_wg_lut<10>:#LUT:O6=((~A3*((~A5*(~A2+~A1))+(A5*((~A2+(A2*~A1))*~A6))))+(A3*((~A5*((~A2+(A2*~A1))*~A4))+(A5*((~A2*(~A6*~A4))+(A2*(~A6*(~A1*~A4))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<11>:#LUT:O6=((~A5*((~A3*(~A1+~A4))+(A3*((~A1+(A1*~A4))*~A6))))+(A5*((~A3*((~A1+(A1*~A4))*~A2))+(A3*((~A1*(~A6*~A2))+(A1*(~A4*(~A6*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<6>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,2 "
  ;
inst "in_port_reg_mux0000<6>_wg_cy<15>" "SLICEL",placed CLBLL_X14Y49 SLICE_X22Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<12>:#LUT:O6=((~A5*((~A3*(~A2+~A1))+(A3*((~A2+(A2*~A1))*~A6))))+(A5*((~A3*((~A2+(A2*~A1))*~A4))+(A3*((~A2*(~A6*~A4))+(A2*(~A6*(~A4*~A1))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<13>:#LUT:O6=((~A4*((~A5*(~A1+~A2))+(A5*((~A1+(A1*~A2))*~A6))))+(A4*((~A5*((~A1+(A1*~A2))*~A3))+(A5*((~A1*(~A3*~A6))+(A1*(~A3*(~A6*~A2))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<6>_wg_lut<14>:#LUT:O6=((~A1*((~A5*(~A4+~A2))+(A5*((~A4+(A4*~A2))*~A6))))+(A1*((~A5*((~A4+(A4*~A2))*~A3))+(A5*((~A4*(~A6*~A3))+(A4*(~A6*(~A2*~A3))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<15>:#LUT:O6=((~A4*((~A6*(~A3+~A5))+(A6*((~A3+(A3*~A5))*~A1))))+(A4*((~A6*((~A3+(A3*~A5))*~A2))+(A6*((~A3*(~A2*~A1))+(A3*(~A2*(~A5*~A1))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<6>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,3 "
  ;
inst "in_port_reg<6>" "SLICEL",placed CLBLL_X14Y50 SLICE_X22Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<16>:#LUT:O6=((~A5*((~A1*(~A3+~A4))+(A1*((~A3+(A3*~A4))*~A2))))+(A5*((~A1*((~A3+(A3*~A4))*~A6))+(A1*((~A3*(~A6*~A2))+(A3*(~A6*(~A4*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<17>:#LUT:O6=((~A3*((~A6*(~A1+~A5))+(A6*((~A1+(A1*~A5))*~A2))))+(A3*((~A6*((~A1+(A1*~A5))*~A4))+(A6*((~A1*(~A2*~A4))+(A1*(~A2*(~A5*~A4))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:in_port_reg_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC CARRY4:in_port_reg_mux0000<6>_wg_cy<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,4 "
  ;
inst "processor/processor/sel_carry<3>" "SLICEL",placed CLBLM_X24Y43 SLICE_X40Y43  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/sel_shadow_carry_lut:#LUT:O6=~A2
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/instruction<15>_rt:#LUT:O6=A2
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/sel_arith_carry_lut:#LUT:O6=(~A2+A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:processor/processor/sel_parity_lut:#LUT:O6=(~A1+(A5+~A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:processor/processor/sel_parity_muxcy:
       CYINITGND:ProtoComp15.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_4:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/sel_shadow_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,0 "
  ;
inst "processor/processor/carry_flag" "SLICEL",placed CLBLM_X24Y44 SLICE_X40Y44  ,
  cfg " A5LUT::#OFF A6LUT:N0_171.SLICEL_A6LUT:#LUT:O6=0 ACY0::#OFF AFF:processor/processor/carry_flag_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC CARRY4:processor/processor/carry_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,1 "
  ;
inst "in_port_reg_mux0000<3>_wg_cy<3>" "SLICEL",placed CLBLM_X15Y45 SLICE_X24Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<0>:#LUT:O6=(((~A5*((~A1*~A2)+(A1*(~A2*~A6))))+(A5*((~A1*(~A2*~A4))+(A1*(~A2*(~A6*~A4))))))+~A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<3>_wg_lut<1>:#LUT:O6=((~A1*((~A2*(~A6+~A3))+(A2*((~A6+(A6*~A3))*~A5))))+(A1*((~A2*((~A6+(A6*~A3))*~A4))+(A2*((~A6*(~A4*~A5))+(A6*(~A3*(~A4*~A5))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<3>_wg_lut<2>:#LUT:O6=((~A1*(A6+(A2+(~A4+A3))))+(A1*(A6+(A2+(A4+A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<3>:#LUT:O6=(~A5+(A2+(A6+(A4+(~A3+A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<3>_wg_cy<3>:
       CYINITGND:ProtoComp17.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_5:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<3>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,0 "
  ;
inst "in_port_reg_mux0000<3>_wg_cy<7>" "SLICEL",placed CLBLM_X15Y46 SLICE_X24Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<4>:#LUT:O6=((~A3*(~A6+(~A1+~A5)))+(A3*((~A4*(~A6+(~A1+~A5)))+(A4*((~A6*~A2)+(A6*(~A1+~A5)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<3>_wg_lut<5>:#LUT:O6=((~A2*((~A3*(~A4+~A1))+(A3*((~A4+(A4*~A1))*~A5))))+(A2*((~A3*((~A4+(A4*~A1))*~A6))+(A3*((~A4*(~A5*~A6))+(A4*(~A5*(~A1*~A6))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<3>_wg_lut<6>:#LUT:O6=((~A1*(A2+(~A4+(~A5+A6))))+(A1*(A2+(A4+(A5+A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<7>:#LUT:O6=((~A1*((~A3*(~A2+~A4))+(A3*((~A2+(A2*~A4))*~A6))))+(A1*((~A3*((~A2+(A2*~A4))*~A5))+(A3*((~A2*(~A5*~A6))+(A2*(~A4*(~A5*~A6))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<3>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,1 "
  ;
inst "in_port_reg_mux0000<3>_wg_cy<11>" "SLICEL",placed CLBLM_X15Y47 SLICE_X24Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<8>:#LUT:O6=((~A3*((~A4*(~A5+~A2))+(A4*((~A5+(A5*~A2))*~A6))))+(A3*((~A4*((~A5+(A5*~A2))*~A1))+(A4*((~A5*(~A1*~A6))+(A5*(~A1*(~A2*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<3>_wg_lut<9>:#LUT:O6=((~A3*((~A2*(~A4+~A6))+(A2*((~A4+(A4*~A6))*~A5))))+(A3*((~A2*((~A4+(A4*~A6))*~A1))+(A2*((~A4*(~A5*~A1))+(A4*(~A5*(~A6*~A1))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<3>_wg_lut<10>:#LUT:O6=((~A5*((~A1*(~A2+~A6))+(A1*((~A2+(A2*~A6))*~A4))))+(A5*((~A1*((~A2+(A2*~A6))*~A3))+(A1*((~A2*(~A3*~A4))+(A2*(~A6*(~A3*~A4))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<11>:#LUT:O6=((~A2*((~A3*(~A6+~A5))+(A3*((~A6+(A6*~A5))*~A1))))+(A2*((~A3*((~A6+(A6*~A5))*~A4))+(A3*((~A6*(~A1*~A4))+(A6*(~A1*(~A5*~A4))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<3>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,2 "
  ;
inst "in_port_reg<3>" "SLICEL",placed CLBLM_X15Y48 SLICE_X24Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<12>:#LUT:O6=((~A3*((~A2*(~A5+~A4))+(A2*((~A5+(A5*~A4))*~A6))))+(A3*((~A2*((~A5+(A5*~A4))*~A1))+(A2*((~A5*(~A1*~A6))+(A5*(~A1*(~A4*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<3>_wg_lut<13>:#LUT:O6=((~A4*((~A2*(~A6+~A3))+(A2*((~A6+(A6*~A3))*~A5))))+(A4*((~A2*((~A6+(A6*~A3))*~A1))+(A2*((~A6*(~A1*~A5))+(A6*(~A1*(~A3*~A5))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<3>_wg_lut<14>:#LUT:O6=((~A5*((~A2*(~A3+~A6))+(A2*((~A3+(A3*~A6))*~A4))))+(A5*((~A2*((~A3+(A3*~A6))*~A1))+(A2*((~A3*(~A4*~A1))+(A3*(~A4*(~A6*~A1))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<15>:#LUT:O6=((~A5*((~A1*(~A6+~A3))+(A1*((~A6+(A6*~A3))*~A4))))+(A5*((~A1*((~A6+(A6*~A3))*~A2))+(A1*((~A6*(~A4*~A2))+(A6*(~A4*(~A3*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:in_port_reg_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::CY DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       CARRY4:in_port_reg_mux0000<3>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,3 "
  ;
inst "uart1_transmit_receive/ref_sig_gen/counter<3>" "SLICEL",placed CLBLL_X23Y4 SLICE_X38Y4  ,
  cfg " A5LUT:N1_8.SLICEL_A5LUT:#LUT:O5=1 A6LUT:uart1_transmit_receive/ref_sig_gen/Maccum_counter_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart1_transmit_receive/ref_sig_gen/counter_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_12.SLICEL_B5LUT:#LUT:O5=0 B6LUT:uart1_transmit_receive/ref_sig_gen/counter<1>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:uart1_transmit_receive/ref_sig_gen/counter_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N1_9.SLICEL_C5LUT:#LUT:O5=1 C6LUT:uart1_transmit_receive/ref_sig_gen/Maccum_counter_lut<2>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:uart1_transmit_receive/ref_sig_gen/counter_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_13.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:uart1_transmit_receive/ref_sig_gen/counter<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:uart1_transmit_receive/ref_sig_gen/counter_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<3>: CYINITGND:ProtoComp21.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_6:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,0 "
  ;
inst "uart1_transmit_receive/ref_sig_gen/counter<7>" "SLICEL",placed CLBLL_X23Y5 SLICE_X38Y5  ,
  cfg " A5LUT:N0_14.SLICEL_A5LUT:#LUT:O5=0 A6LUT:uart1_transmit_receive/ref_sig_gen/counter<4>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:uart1_transmit_receive/ref_sig_gen/counter_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N1_10.SLICEL_B5LUT:#LUT:O5=1 B6LUT:uart1_transmit_receive/ref_sig_gen/Maccum_counter_lut<5>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:uart1_transmit_receive/ref_sig_gen/counter_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N1_11.SLICEL_C5LUT:#LUT:O5=1 C6LUT:uart1_transmit_receive/ref_sig_gen/Maccum_counter_lut<6>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:uart1_transmit_receive/ref_sig_gen/counter_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_15.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:uart1_transmit_receive/ref_sig_gen/counter<7>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:uart1_transmit_receive/ref_sig_gen/counter_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,1 "
  ;
inst "uart1_transmit_receive/ref_sig_gen/counter<11>" "SLICEL",placed CLBLL_X23Y6 SLICE_X38Y6  ,
  cfg " A5LUT:N0_16.SLICEL_A5LUT:#LUT:O5=0 A6LUT:uart1_transmit_receive/ref_sig_gen/counter<8>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:uart1_transmit_receive/ref_sig_gen/counter_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_17.SLICEL_B5LUT:#LUT:O5=0 B6LUT:uart1_transmit_receive/ref_sig_gen/counter<9>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:uart1_transmit_receive/ref_sig_gen/counter_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_18.SLICEL_C5LUT:#LUT:O5=0 C6LUT:uart1_transmit_receive/ref_sig_gen/counter<10>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:uart1_transmit_receive/ref_sig_gen/counter_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_19.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:uart1_transmit_receive/ref_sig_gen/counter<11>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:uart1_transmit_receive/ref_sig_gen/counter_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,2 "
  ;
inst "uart1_transmit_receive/ref_sig_gen/counter<15>" "SLICEL",placed CLBLL_X23Y7 SLICE_X38Y7  ,
  cfg " A5LUT:N0_20.SLICEL_A5LUT:#LUT:O5=0 A6LUT:uart1_transmit_receive/ref_sig_gen/counter<12>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:uart1_transmit_receive/ref_sig_gen/counter_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_21.SLICEL_B5LUT:#LUT:O5=0 B6LUT:uart1_transmit_receive/ref_sig_gen/counter<13>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:uart1_transmit_receive/ref_sig_gen/counter_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_22.SLICEL_C5LUT:#LUT:O5=0 C6LUT:uart1_transmit_receive/ref_sig_gen/counter<14>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:uart1_transmit_receive/ref_sig_gen/counter_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/ref_sig_gen/counter<15>_rt:#LUT:O6=A4
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF:uart1_transmit_receive/ref_sig_gen/counter_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/ref_sig_gen/Maccum_counter_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,3 "
  ;
inst "uart0_transmit_receive/ref_sig_gen/counter<6>" "SLICEL",placed CLBLL_X10Y25 SLICE_X14Y25  ,
  cfg " A5LUT:N1_3.SLICEL_A5LUT:#LUT:O5=1 A6LUT:uart0_transmit_receive/ref_sig_gen/Maccum_counter_lut<3>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart0_transmit_receive/ref_sig_gen/counter_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N1_4.SLICEL_B5LUT:#LUT:O5=1 B6LUT:uart0_transmit_receive/ref_sig_gen/Maccum_counter_lut<4>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:uart0_transmit_receive/ref_sig_gen/counter_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N1_5.SLICEL_C5LUT:#LUT:O5=1 C6LUT:uart0_transmit_receive/ref_sig_gen/Maccum_counter_lut<5>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:uart0_transmit_receive/ref_sig_gen/counter_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_3.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:uart0_transmit_receive/ref_sig_gen/counter<6>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:uart0_transmit_receive/ref_sig_gen/counter_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<6>: CYINITGND:ProtoComp25.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_7:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<3>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,0 "
  ;
inst "uart0_transmit_receive/ref_sig_gen/counter<10>" "SLICEL",placed CLBLL_X10Y26 SLICE_X14Y26  ,
  cfg " A5LUT:N1_6.SLICEL_A5LUT:#LUT:O5=1 A6LUT:uart0_transmit_receive/ref_sig_gen/Maccum_counter_lut<7>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart0_transmit_receive/ref_sig_gen/counter_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_4.SLICEL_B5LUT:#LUT:O5=0 B6LUT:uart0_transmit_receive/ref_sig_gen/counter<8>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:uart0_transmit_receive/ref_sig_gen/counter_8:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_5.SLICEL_C5LUT:#LUT:O5=0 C6LUT:uart0_transmit_receive/ref_sig_gen/counter<9>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:uart0_transmit_receive/ref_sig_gen/counter_9:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N1_7.SLICEL_D5LUT:#LUT:O5=1
       D6LUT:uart0_transmit_receive/ref_sig_gen/Maccum_counter_lut<10>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:uart0_transmit_receive/ref_sig_gen/counter_10:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<10>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,1 "
  ;
inst "uart0_transmit_receive/ref_sig_gen/counter<14>" "SLICEL",placed CLBLL_X10Y27 SLICE_X14Y27  ,
  cfg " A5LUT:N0_6.SLICEL_A5LUT:#LUT:O5=0 A6LUT:uart0_transmit_receive/ref_sig_gen/counter<11>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:uart0_transmit_receive/ref_sig_gen/counter_11:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_7.SLICEL_B5LUT:#LUT:O5=0 B6LUT:uart0_transmit_receive/ref_sig_gen/counter<12>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF:uart0_transmit_receive/ref_sig_gen/counter_12:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_8.SLICEL_C5LUT:#LUT:O5=0 C6LUT:uart0_transmit_receive/ref_sig_gen/counter<13>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF:uart0_transmit_receive/ref_sig_gen/counter_13:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_9.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:uart0_transmit_receive/ref_sig_gen/counter<14>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF:uart0_transmit_receive/ref_sig_gen/counter_14:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<14>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,2 "
  ;
inst "uart0_transmit_receive/ref_sig_gen/counter<15>" "SLICEL",placed CLBLL_X10Y28 SLICE_X14Y28  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/ref_sig_gen/counter<15>_rt:#LUT:O6=A4
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::#OFF AFF:uart0_transmit_receive/ref_sig_gen/counter_15:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC CARRY4:uart0_transmit_receive/ref_sig_gen/Maccum_counter_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,3 "
  ;
inst "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X10Y4 SLICE_X15Y4  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<0>:#LUT:O6=((A3@~A6)*((A4@~A5)*(A1@~A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<1>:#LUT:O6=((A3@~A6)*((A4@~A2)*(A5@~A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<2>:#LUT:O6=((A5@~A4)*((A1@~A6)*(A2@~A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<3>:#LUT:O6=((A2@~A1)*((A5@~A4)*(A6@~A3)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp28.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_8:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,0 "
  ;
inst "inst_wbs_uart/en_16_x_baud_cmp_eq0000" "SLICEL",placed CLBLL_X10Y5 SLICE_X15Y5  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A2)*((A4@~A3)*(A5@~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_205.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A3@~A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::CY BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,1 "
  ;
inst "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X1Y52 SLICE_X1Y52  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<0>:#LUT:O6=((A2@~A6)*((A1@~A5)*(A4@~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<1>:#LUT:O6=((A2@~A5)*((A3@~A1)*(A6@~A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<2>:#LUT:O6=((A2@~A5)*((A3@~A4)*(A1@~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<3>:#LUT:O6=((A4@~A5)*((A1@~A6)*(A3@~A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp28.CYINITVCC.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_9:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,0 "
  ;
inst "timer_0/sTSR<1>" "SLICEL",placed CLBLM_X1Y53 SLICE_X1Y53  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<4>:#LUT:O6=((A5@~A3)*((A6@~A4)*(A2@~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_81.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/Mcompar_sTSR_2_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A5@~A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/sTSR_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::CY
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC CARRY4:timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,1 "
  ;
inst "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X10Y71 SLICE_X15Y71  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<0>:#LUT:O6=((A5@~A2)*((A1@~A3)*(A4@~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<1>:#LUT:O6=((A2@~A1)*((A5@~A4)*(A6@~A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A2)*((A5@~A6)*(A4@~A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<3>:#LUT:O6=((A3@~A6)*((A2@~A5)*(A1@~A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp28.CYINITVCC.2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_10:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,0 "
  ;
inst "timer_1/sTSR<1>" "SLICEL",placed CLBLL_X10Y72 SLICE_X15Y72  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<4>:#LUT:O6=((A5@~A3)*((A4@~A1)*(A2@~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_23.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/Mcompar_sTSR_2_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A2@~A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/sTSR_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::CY
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC CARRY4:timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,1 "
  ;
inst "timer_1/Madd_TR_share0000_cy<3>" "SLICEL",placed CLBLM_X9Y71 SLICE_X12Y71  ,
  cfg " A5LUT:N1_15.SLICEL_A5LUT:#LUT:O5=1 A6LUT:timer_1/Madd_TR_share0000_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_55.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/TR<1>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_54.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_1/TR<2>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_53.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_1/TR<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:timer_1/Madd_TR_share0000_cy<3>: CYINITGND:ProtoComp31.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_11:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_1/Madd_TR_share0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,0 "
  ;
inst "timer_1/Madd_TR_share0000_cy<7>" "SLICEL",placed CLBLM_X9Y72 SLICE_X12Y72  ,
  cfg " A5LUT:N0_52.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/TR<4>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_51.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/TR<5>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_50.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_1/TR<6>_rt:#LUT:O6=(A6+~A6)*(A1)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_49.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_1/TR<7>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Madd_TR_share0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,1 "
  ;
inst "timer_1/Madd_TR_share0000_cy<11>" "SLICEL",placed CLBLM_X9Y73 SLICE_X12Y73  ,
  cfg " A5LUT:N0_48.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/TR<8>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_47.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/TR<9>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_46.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_1/TR<10>_rt:#LUT:O6=(A6+~A6)*(A1)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_45.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_1/TR<11>_rt:#LUT:O6=(A6+~A6)*(A1)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Madd_TR_share0000_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,2 "
  ;
inst "timer_1/TR_share0000<15>" "SLICEL",placed CLBLM_X9Y74 SLICE_X12Y74  ,
  cfg " A5LUT:N0_44.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/TR<12>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_43.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/TR<13>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_42.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_1/TR<14>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TR<15>_rt:#LUT:O6=A5
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Madd_TR_share0000_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,3 "
  ;
inst "timer_1/prescaler_cnt<3>" "SLICEL",placed CLBLL_X10Y87 SLICE_X14Y87  ,
  cfg " A5LUT:N0_80.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<0>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_79.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<1>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_78.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<2>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_77.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_1/Mcount_prescaler_cnt_lut<3>:#LUT:O6=(A6+~A6)*((~A4*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_1/prescaler_cnt_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_cy<3>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_12:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_1/Mcount_prescaler_cnt_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,0 "
  ;
inst "timer_1/prescaler_cnt<7>" "SLICEL",placed CLBLL_X10Y88 SLICE_X14Y88  ,
  cfg " A5LUT:N0_76.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<4>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_75.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<5>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_74.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<6>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_73.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_1/Mcount_prescaler_cnt_lut<7>:#LUT:O6=(A6+~A6)*((~A1*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_1/prescaler_cnt_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,1 "
  ;
inst "timer_1/prescaler_cnt<11>" "SLICEL",placed CLBLL_X10Y89 SLICE_X14Y89  ,
  cfg " A5LUT:N0_72.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<8>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_71.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<9>:#LUT:O6=(A6+~A6)*((~A4*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_70.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<10>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_69.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_1/Mcount_prescaler_cnt_lut<11>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_1/prescaler_cnt_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,2 "
  ;
inst "timer_1/prescaler_cnt<15>" "SLICEL",placed CLBLL_X10Y90 SLICE_X14Y90  ,
  cfg " A5LUT:N0_68.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<12>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_67.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<13>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_66.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<14>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_65.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_1/Mcount_prescaler_cnt_lut<15>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_1/prescaler_cnt_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,3 "
  ;
inst "timer_1/prescaler_cnt<19>" "SLICEL",placed CLBLL_X10Y91 SLICE_X14Y91  ,
  cfg " A5LUT:N0_64.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<16>:#LUT:O6=(A6+~A6)*((~A5*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_16:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_63.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<17>:#LUT:O6=(A6+~A6)*((~A5*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_17:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_62.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<18>:#LUT:O6=(A6+~A6)*((~A3*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_18:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_61.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:timer_1/Mcount_prescaler_cnt_lut<19>:#LUT:O6=(A6+~A6)*((~A3*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:timer_1/prescaler_cnt_19:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,4 "
  ;
inst "timer_1/prescaler_cnt<23>" "SLICEL",placed CLBLL_X10Y92 SLICE_X14Y92  ,
  cfg " A5LUT:N0_60.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_1/Mcount_prescaler_cnt_lut<20>:#LUT:O6=(A6+~A6)*((~A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:timer_1/prescaler_cnt_20:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_59.SLICEL_B5LUT:#LUT:O5=0 B6LUT:timer_1/Mcount_prescaler_cnt_lut<21>:#LUT:O6=(A6+~A6)*((~A4*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/prescaler_cnt_21:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_58.SLICEL_C5LUT:#LUT:O5=0 C6LUT:timer_1/Mcount_prescaler_cnt_lut<22>:#LUT:O6=(A6+~A6)*((~A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF:timer_1/prescaler_cnt_22:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/Mcount_prescaler_cnt_lut<23>:#LUT:O6=(~A2*A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/prescaler_cnt_23:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:timer_1/Mcount_prescaler_cnt_xor<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_12:0,5 "
  ;
inst "in_port_reg_mux0000<4>_wg_cy<3>" "SLICEL",placed CLBLL_X16Y49 SLICE_X27Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<0>:#LUT:O6=(~A6+(A3+(~A5+(A2+(A1+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<1>:#LUT:O6=((~A1*((~A4*(~A5+~A3))+(A4*((~A5+(A5*~A3))*~A2))))+(A1*((~A4*((~A5+(A5*~A3))*~A6))+(A4*((~A5*(~A6*~A2))+(A5*(~A3*(~A6*~A2))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<4>_wg_lut<2>:#LUT:O6=(~A5+(A6+(A2+((~A1*A4)+(A1*A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<3>:#LUT:O6=((~A3*(~A5+(~A2+A4)))+(A3*((~A5*(A6+~A1))+(A5*(~A2+A4)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<4>_wg_cy<3>:
       CYINITGND:ProtoComp10.CYINITGND.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_13:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<4>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,0 "
  ;
inst "in_port_reg_mux0000<4>_wg_cy<7>" "SLICEL",placed CLBLL_X16Y50 SLICE_X27Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<4>:#LUT:O6=(~A6+(A1+(A5+(A3+(~A4+A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<5>:#LUT:O6=((~A6*(A2+(~A3+(~A5+A1))))+(A6*(A2+(A3+(A5+A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<4>_wg_lut<6>:#LUT:O6=((~A3*((~A6*(~A2+~A1))+(A6*((~A2+(A2*~A1))*~A5))))+(A3*((~A6*((~A2+(A2*~A1))*~A4))+(A6*((~A2*(~A5*~A4))+(A2*(~A5*(~A1*~A4))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<7>:#LUT:O6=((~A5*(A4+(~A6+(~A1+A3))))+(A5*(A4+(A6+(A1+A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<4>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,1 "
  ;
inst "in_port_reg_mux0000<4>_wg_cy<11>" "SLICEL",placed CLBLL_X16Y51 SLICE_X27Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<8>:#LUT:O6=((~A2*((~A6*(~A5+~A1))+(A6*((~A5+(A5*~A1))*~A3))))+(A2*((~A6*((~A5+(A5*~A1))*~A4))+(A6*((~A5*(~A3*~A4))+(A5*(~A1*(~A3*~A4))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<9>:#LUT:O6=((~A3*(A2+(A6+~A5)))+(A3*(~A4+A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<4>_wg_lut<10>:#LUT:O6=((~A6*((~A4*(~A3+~A5))+(A4*((~A3+(A3*~A5))*~A1))))+(A6*((~A4*((~A3+(A3*~A5))*~A2))+(A4*((~A3*(~A1*~A2))+(A3*(~A1*(~A5*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<11>:#LUT:O6=((~A2*((~A3*(~A1+~A6))+(A3*((~A1+(A1*~A6))*~A4))))+(A2*((~A3*((~A1+(A1*~A6))*~A5))+(A3*((~A1*(~A4*~A5))+(A1*(~A6*(~A4*~A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<4>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,2 "
  ;
inst "in_port_reg_mux0000<4>_wg_cy<15>" "SLICEL",placed CLBLL_X16Y52 SLICE_X27Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<12>:#LUT:O6=((~A2*((~A6*(~A1+~A5))+(A6*((~A1+(A1*~A5))*~A3))))+(A2*((~A6*((~A1+(A1*~A5))*~A4))+(A6*((~A1*(~A4*~A3))+(A1*(~A5*(~A4*~A3))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<13>:#LUT:O6=((~A2*((~A6*(~A5+~A4))+(A6*((~A5+(A5*~A4))*~A1))))+(A2*((~A6*((~A5+(A5*~A4))*~A3))+(A6*((~A5*(~A3*~A1))+(A5*(~A3*(~A1*~A4))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<4>_wg_lut<14>:#LUT:O6=((~A3*((~A4*(~A1+~A2))+(A4*((~A1+(A1*~A2))*~A6))))+(A3*((~A4*((~A1+(A1*~A2))*~A5))+(A4*((~A1*(~A6*~A5))+(A1*(~A6*(~A2*~A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<15>:#LUT:O6=((~A4*((~A2*(~A1+~A6))+(A2*((~A1+(A1*~A6))*~A3))))+(A4*((~A2*((~A1+(A1*~A6))*~A5))+(A2*((~A1*(~A5*~A3))+(A1*(~A5*(~A6*~A3))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<4>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,3 "
  ;
inst "in_port_reg<4>" "SLICEL",placed CLBLL_X16Y53 SLICE_X27Y53  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<16>:#LUT:O6=((~A2*((~A4*(~A5+~A3))+(A4*((~A5+(A5*~A3))*~A6))))+(A2*((~A4*((~A5+(A5*~A3))*~A1))+(A4*((~A5*(~A1*~A6))+(A5*(~A1*(~A3*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<17>:#LUT:O6=((~A5*((~A2*(~A1+~A6))+(A2*((~A1+(A1*~A6))*~A4))))+(A5*((~A2*((~A1+(A1*~A6))*~A3))+(A2*((~A1*(~A4*~A3))+(A1*(~A4*(~A6*~A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:in_port_reg_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00521:#LUT:O6=(~A5*(A2*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq005111:#LUT:O6=(A2*(A3*(~A1*(A4*(A5*~A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC CARRY4:in_port_reg_mux0000<4>_wg_cy<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_13:0,4  _ROUTETHROUGH:C:CMUX "
  ;
inst "processor/processor/zero_flag" "SLICEL",placed CLBLM_X20Y47 SLICE_X33Y47  ,
  cfg " A5LUT:N0_166.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/low_zero_lut:#LUT:O6=(A6+~A6)*((~A5*(~A4*(~A3*~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_167.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:processor/processor/high_zero_lut:#LUT:O6=(A6+~A6)*((~A4*(~A2*(~A3*~A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/sel_shadow_zero_lut:#LUT:O6=(~A4+~A2)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:N0_168.SLICEL_D6LUT:#LUT:O6=0 DCY0::#OFF
       DFF:processor/processor/zero_flag_flop:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:processor/processor/zero_xor: CYINITVCC:ProtoComp36.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_14:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/low_zero_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_14:0,0 "
  ;
inst "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" "SLICEL",placed CLBLL_X10Y1 SLICE_X14Y1  ,
  cfg " A5LUT:N1_250.SLICEL_A5LUT:#LUT:O5=1 A6LUT:inst_wbs_uart/Madd_baud_count_share0000_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_224.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:inst_wbs_uart/baud_count<1>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_223.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:inst_wbs_uart/baud_count<2>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_222.SLICEL_D5LUT:#LUT:O5=0 D6LUT:inst_wbs_uart/baud_count<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:inst_wbs_uart/Madd_baud_count_share0000_cy<3>:
       CYINITGND:ProtoComp31.CYINITGND.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_15:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"inst_wbs_uart/Madd_baud_count_share0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,0 "
  ;
inst "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" "SLICEL",placed CLBLL_X10Y2 SLICE_X14Y2  ,
  cfg " A5LUT:N0_221.SLICEL_A5LUT:#LUT:O5=0 A6LUT:inst_wbs_uart/baud_count<4>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_220.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:inst_wbs_uart/baud_count<5>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_219.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:inst_wbs_uart/baud_count<6>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_218.SLICEL_D5LUT:#LUT:O5=0 D6LUT:inst_wbs_uart/baud_count<7>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:inst_wbs_uart/Madd_baud_count_share0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,1 "
  ;
inst "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" "SLICEL",placed CLBLL_X10Y3 SLICE_X14Y3  ,
  cfg " A5LUT:N0_217.SLICEL_A5LUT:#LUT:O5=0 A6LUT:inst_wbs_uart/baud_count<8>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_216.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:inst_wbs_uart/baud_count<9>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_215.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:inst_wbs_uart/baud_count<10>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_214.SLICEL_D5LUT:#LUT:O5=0 D6LUT:inst_wbs_uart/baud_count<11>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:inst_wbs_uart/Madd_baud_count_share0000_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,2 "
  ;
inst "inst_wbs_uart/baud_count_share0000<15>" "SLICEL",placed CLBLL_X10Y4 SLICE_X14Y4  ,
  cfg " A5LUT:N0_213.SLICEL_A5LUT:#LUT:O5=0 A6LUT:inst_wbs_uart/baud_count<12>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_212.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:inst_wbs_uart/baud_count<13>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_211.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:inst_wbs_uart/baud_count<14>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/baud_count<15>_rt:#LUT:O6=A6
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:inst_wbs_uart/Madd_baud_count_share0000_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_15:0,3 "
  ;
inst "processor/stack_ptr<3>" "SLICEL",placed CLBLM_X3Y45 SLICE_X4Y45  ,
  cfg " A5LUT:processor/stack_ptr<0>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:processor/Mcount_stack_ptr_lut<0>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF:processor/stack_ptr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/Mcount_stack_ptr_lut<1>:#LUT:O6=((~A1*(~A5+(~A2+(~A4+(~A6+A3)))))+(A1*(A5*(A2*(A4*(A6*~A3))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:processor/stack_ptr_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/Mcount_stack_ptr_lut<2>:#LUT:O6=((~A6*(~A3+(~A4+(~A2+(~A1+A5)))))+(A6*(A3*(A4*(A2*(A1*~A5))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:processor/stack_ptr_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:processor/Mcount_stack_ptr_lut<3>:#LUT:O6=((~A6*(~A3+(~A4+(~A2+(~A1+A5)))))+(A6*(A3*(A4*(A2*(A1*~A5))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:processor/stack_ptr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:processor/Mcount_stack_ptr_cy<3>:
       _INST_PROP::XDL_SHAPE_DESC:Shape_16:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/Mcount_stack_ptr_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,0 "
  ;
inst "processor/stack_ptr<7>" "SLICEL",placed CLBLM_X3Y46 SLICE_X4Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/Mcount_stack_ptr_lut<4>:#LUT:O6=((~A1*(~A2+(~A3+(~A4+(~A6+A5)))))+(A1*(A2*(A3*(A4*(A6*~A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF:processor/stack_ptr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/Mcount_stack_ptr_lut<5>:#LUT:O6=((~A1*(~A2+(~A3+(~A4+(~A6+A5)))))+(A1*(A2*(A3*(A4*(A6*~A5))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:processor/stack_ptr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/Mcount_stack_ptr_lut<6>:#LUT:O6=((~A4*(~A5+(~A2+(~A1+(~A6+A3)))))+(A4*(A5*(A2*(A1*(A6*~A3))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:processor/stack_ptr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/Mcount_stack_ptr_lut<7>:#LUT:O6=(A4@~A6)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:processor/stack_ptr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       CARRY4:processor/Mcount_stack_ptr_xor<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_16:0,1 "
  ;
inst "in_port_reg_mux0000<0>_wg_cy<3>" "SLICEL",placed CLBLM_X20Y51 SLICE_X32Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<0>:#LUT:O6=((~A6*(~A5+(~A2+(~A4+A3))))+(A6*((~A5*(~A1+(~A4+A3)))+(A5*((~A2*(~A1+(~A4+A3)))+(A2*(~A4+A3)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<1>:#LUT:O6=((~A4*((~A2*(~A5+~A6))+(A2*((~A5+(A5*~A6))*~A1))))+(A4*((~A2*((~A5+(A5*~A6))*~A3))+(A2*((~A5*(~A3*~A1))+(A5*(~A6*(~A3*~A1))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<2>:#LUT:O6=((~A4*((~A3*(~A1+~A5))+(A3*((~A1+(A1*~A5))*~A6))))+(A4*((~A3*((~A1+(A1*~A5))*~A2))+(A3*((~A1*(~A2*~A6))+(A1*(~A5*(~A2*~A6))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<3>:#LUT:O6=(~A4+(A6+(A2+((~A1*A3)+(A1*A5)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<0>_wg_cy<3>:
       CYINITGND:ProtoComp39.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_17:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<0>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,0 "
  ;
inst "in_port_reg_mux0000<0>_wg_cy<7>" "SLICEL",placed CLBLM_X20Y52 SLICE_X32Y52  ,
  cfg " A5LUT:N1_380.SLICEL_A5LUT:#LUT:O5=1 A6LUT:in_port_reg_mux0000<0>_wg_lut<4>:#LUT:O6=(A6+~A6)*(((~A4*(~A2+(A5+~A1)))+(A4*(((~A2*~A3)+(A2*A5))+~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<5>:#LUT:O6=(~A6+(A5+(A2+(A1+(~A3+A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<6>:#LUT:O6=((~A5*(A6+(~A1+(~A3+A4))))+(A5*(A6+(A1+(A3+A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<7>:#LUT:O6=((~A5*(A4+(~A1+(~A3+A6))))+(A5*(A4+(A1+(A3+A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<0>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,1 "
  ;
inst "in_port_reg_mux0000<0>_wg_cy<11>" "SLICEL",placed CLBLM_X20Y53 SLICE_X32Y53  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<8>:#LUT:O6=((~A1*(A5+(A2+~A3)))+(A1*((~A5*(A2+~A3))+(A5*(A6+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<9>:#LUT:O6=((~A5*(~A2+(~A1+~A3)))+(A5*((~A2*(~A6+~A4))+(A2*(~A1+~A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<10>:#LUT:O6=((~A4*((~A3*(~A5+~A1))+(A3*((~A5+(A5*~A1))*~A2))))+(A4*((~A3*((~A5+(A5*~A1))*~A6))+(A3*((~A5*(~A6*~A2))+(A5*(~A6*(~A1*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<11>:#LUT:O6=((~A5*((~A4*(~A1+A6))+(A4*(A3+~A2))))+(A5*(A4+(~A1+A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<0>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,2 "
  ;
inst "in_port_reg_mux0000<0>_wg_cy<15>" "SLICEL",placed CLBLM_X20Y54 SLICE_X32Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<12>:#LUT:O6=((~A2*((~A3*(~A6+~A1))+(A3*((~A6+(A6*~A1))*~A5))))+(A2*((~A3*((~A6+(A6*~A1))*~A4))+(A3*((~A6*(~A5*~A4))+(A6*(~A1*(~A5*~A4))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<13>:#LUT:O6=((~A6*((~A5*(~A1+~A2))+(A5*((~A1+(A1*~A2))*~A4))))+(A6*((~A5*((~A1+(A1*~A2))*~A3))+(A5*((~A1*(~A4*~A3))+(A1*(~A2*(~A4*~A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<14>:#LUT:O6=((~A4*((~A5*(~A1+~A3))+(A5*((~A1+(A1*~A3))*~A2))))+(A4*((~A5*((~A1+(A1*~A3))*~A6))+(A5*((~A1*(~A6*~A2))+(A1*(~A6*(~A3*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<15>:#LUT:O6=((~A4*((~A2*(~A3+~A5))+(A2*((~A3+(A3*~A5))*~A1))))+(A4*((~A2*((~A3+(A3*~A5))*~A6))+(A2*((~A3*(~A1*~A6))+(A3*(~A1*(~A6*~A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<0>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,3 "
  ;
inst "in_port_reg<0>" "SLICEL",placed CLBLM_X20Y55 SLICE_X32Y55  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<16>:#LUT:O6=((~A6*((~A5*(~A4+~A2))+(A5*((~A4+(A4*~A2))*~A1))))+(A6*((~A5*((~A4+(A4*~A2))*~A3))+(A5*((~A4*(~A3*~A1))+(A4*(~A3*(~A1*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<17>:#LUT:O6=((~A5*((~A4*(~A3+~A2))+(A4*((~A3+(A3*~A2))*~A6))))+(A5*((~A4*((~A3+(A3*~A2))*~A1))+(A4*((~A3*(~A1*~A6))+(A3*(~A1*(~A2*~A6))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<18>:#LUT:O6=((~A3*((~A6*(~A1+~A5))+(A6*((~A1+(A1*~A5))*~A4))))+(A3*((~A6*((~A1+(A1*~A5))*~A2))+(A6*((~A1*(~A4*~A2))+(A1*(~A4*(~A5*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<19>:#LUT:O6=((~A4*((~A1*(~A3+~A2))+(A1*((~A3+(A3*~A2))*~A6))))+(A4*((~A1*((~A3+(A3*~A2))*~A5))+(A1*((~A3*(~A6*~A5))+(A3*(~A6*(~A2*~A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:in_port_reg_0:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::CY DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       CARRY4:in_port_reg_mux0000<0>_wg_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_17:0,4 "
  ;
inst "processor/processor/arith_result<2>" "SLICEL",placed CLBLL_X19Y35 SLICE_X30Y35  ,
  cfg " A5LUT:N0_190.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/arith_carry_in_lut:#LUT:O6=(A6+~A6)*(((A4*A1)@A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/arith_lut_0:#LUT:O6=(A5@(A2@A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:processor/processor/arith_flop_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/arith_lut_1:#LUT:O6=(A4@(A5@A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF:processor/processor/arith_flop_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/arith_lut_2:#LUT:O6=(A3@(A4@A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:processor/processor/arith_flop_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:processor/processor/arith_muxcy_2: CYINITVCC:ProtoComp43.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_18:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/arith_carry_in_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,0 "
  ;
inst "processor/processor/arith_result<6>" "SLICEL",placed CLBLL_X19Y36 SLICE_X30Y36  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/arith_lut_3:#LUT:O6=(A5@(A2@A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF:processor/processor/arith_flop_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/arith_lut_4:#LUT:O6=(A2@(A1@A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:processor/processor/arith_flop_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/arith_lut_5:#LUT:O6=(A5@(A3@A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF:processor/processor/arith_flop_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/arith_lut_6:#LUT:O6=(A1@(A4@A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:processor/processor/arith_flop_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:processor/processor/arith_muxcy_6:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,1 "
  ;
inst "processor/processor/arith_carry" "SLICEL",placed CLBLL_X19Y37 SLICE_X30Y37  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/arith_lut_7:#LUT:O6=(A1@(A5@A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF:processor/processor/arith_flop_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/instruction<14>_rt:#LUT:O6=A4
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::#OFF BFF:processor/processor/arith_carry_flop:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:processor/processor/arith_carry_out_xor:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_18:0,2 "
  ;
inst "processor/processor/pc_vector_carry<3>" "SLICEL",placed CLBLL_X28Y56 SLICE_X46Y56  ,
  cfg " A5LUT:N0_172.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/vector_select_mux_0:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_174.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:processor/processor/vector_select_mux_1:#LUT:O6=(A6+~A6)*(((~A1*A3)+(A1*A2)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_176.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:processor/processor/vector_select_mux_2:#LUT:O6=(A6+~A6)*(((~A5*A3)+(A5*A2)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_178.SLICEL_D5LUT:#LUT:O5=0 D6LUT:processor/processor/vector_select_mux_3:#LUT:O6=(A6+~A6)*(((~A3*A2)+(A3*A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::AX REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:processor/processor/pc_vector_muxcy_3:
       _INST_PROP::XDL_SHAPE_DESC:Shape_19:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/pc_vector_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,0 "
  ;
inst "processor/processor/pc_vector_carry<7>" "SLICEL",placed CLBLL_X28Y57 SLICE_X46Y57  ,
  cfg " A5LUT:N0_180.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/vector_select_mux_4:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_182.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:processor/processor/vector_select_mux_5:#LUT:O6=(A6+~A6)*(((~A4*A1)+(A4*A2)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_184.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:processor/processor/vector_select_mux_6:#LUT:O6=(A6+~A6)*(((~A2*A3)+(A2*A1)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_186.SLICEL_D5LUT:#LUT:O5=0 D6LUT:processor/processor/vector_select_mux_7:#LUT:O6=(A6+~A6)*(((~A2*A1)+(A2*A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:processor/processor/pc_vector_muxcy_7:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,1 "
  ;
inst "processor/processor/inc_pc_vector<9>" "SLICEL",placed CLBLL_X28Y58 SLICE_X46Y58  ,
  cfg " A5LUT:N0_188.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/vector_select_mux_8:#LUT:O6=(A6+~A6)*(((~A3*A4)+(A3*A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/vector_select_mux_9:#LUT:O6=((~A2*A3)+(A2*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:processor/processor/pc_vector_xor_high:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_19:0,2 "
  ;
inst "uart0_status_port<5>" "SLICEL",placed CLBLM_X15Y40 SLICE_X24Y40  ,
  cfg " A5LUT:uart0_transmit_receive/receive/buf_0/pointer<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:uart0_transmit_receive/receive/buf_0/count_lut_0:#LUT:O6=(A6+~A6)*(((A4@A5)*(~A1+A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart0_transmit_receive/receive/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/count_lut_1:#LUT:O6=((A4@A5)*(~A6+A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:uart0_transmit_receive/receive/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart0_transmit_receive/receive/buf_0/count_lut_2:#LUT:O6=((A4@A3)*(~A6+A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:uart0_transmit_receive/receive/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/receive/buf_0/count_lut_3:#LUT:O6=((A4@A3)*(~A1+A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/receive/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart0_transmit_receive/receive/buf_0/count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_20:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart0_transmit_receive/receive/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_20:0,0 "
  ;
inst "uart1_status_port<5>" "SLICEL",placed CLBLL_X19Y37 SLICE_X31Y37  ,
  cfg " A5LUT:uart1_transmit_receive/receive/buf_0/pointer<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:uart1_transmit_receive/receive/buf_0/count_lut_0:#LUT:O6=(A6+~A6)*(((A4@A3)*(~A1+A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart1_transmit_receive/receive/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:uart1_transmit_receive/receive/buf_0/count_lut_1:#LUT:O6=((A4@A3)*(~A1+A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:uart1_transmit_receive/receive/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart1_transmit_receive/receive/buf_0/count_lut_2:#LUT:O6=((A4@A5)*(~A6+A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:uart1_transmit_receive/receive/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/receive/buf_0/count_lut_3:#LUT:O6=((A4@A5)*(~A6+A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/receive/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/receive/buf_0/count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_21:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart1_transmit_receive/receive/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_21:0,0 "
  ;
inst "processor/processor/parity" "SLICEL",placed CLBLM_X20Y45 SLICE_X33Y45  ,
  cfg " A5LUT:N0_169.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/low_parity_lut:#LUT:O6=(A6+~A6)*((A3@(A4@(A2@A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/high_parity_lut:#LUT:O6=(A5@(A1@(A3@A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:processor/processor/parity_xor: CYINITVCC:ProtoComp50.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_22:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/parity_muxcy\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_22:0,0 "
  ;
inst "timer_0/Madd_TR_share0000_cy<3>" "SLICEL",placed CLBLM_X1Y55 SLICE_X0Y55  ,
  cfg " A5LUT:N1_19.SLICEL_A5LUT:#LUT:O5=1 A6LUT:timer_0/Madd_TR_share0000_lut<0>_INV_0:#LUT:O6=(A6+~A6)*(~A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_113.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/TR<1>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_112.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_0/TR<2>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_111.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_0/TR<3>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:timer_0/Madd_TR_share0000_cy<3>: CYINITGND:ProtoComp31.CYINITGND.2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_23:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_0/Madd_TR_share0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_23:0,0 "
  ;
inst "timer_0/Madd_TR_share0000_cy<7>" "SLICEL",placed CLBLM_X1Y56 SLICE_X0Y56  ,
  cfg " A5LUT:N0_110.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/TR<4>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_109.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/TR<5>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_108.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_0/TR<6>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_107.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_0/TR<7>_rt:#LUT:O6=(A6+~A6)*(A3)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Madd_TR_share0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_23:0,1 "
  ;
inst "timer_0/Madd_TR_share0000_cy<11>" "SLICEL",placed CLBLM_X1Y57 SLICE_X0Y57  ,
  cfg " A5LUT:N0_106.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/TR<8>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_105.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/TR<9>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_104.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_0/TR<10>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N0_103.SLICEL_D5LUT:#LUT:O5=0 D6LUT:timer_0/TR<11>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Madd_TR_share0000_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_23:0,2 "
  ;
inst "timer_0/TR_share0000<15>" "SLICEL",placed CLBLM_X1Y58 SLICE_X0Y58  ,
  cfg " A5LUT:N0_102.SLICEL_A5LUT:#LUT:O5=0 A6LUT:timer_0/TR<12>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N0_101.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/TR<13>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::B6LUT:PK_PACKTHRU: BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N0_100.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_0/TR<14>_rt:#LUT:O6=(A6+~A6)*(A5)
       _BEL_PROP::C6LUT:PK_PACKTHRU: CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR<15>_rt:#LUT:O6=A4
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Madd_TR_share0000_xor<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_23:0,3 "
  ;
inst "in_port_reg_mux0000<1>_wg_cy<3>" "SLICEL",placed CLBLL_X19Y50 SLICE_X30Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<0>:#LUT:O6=((~A3*(~A5+(~A2+(~A6+A4))))+(A3*((~A5*(~A1+(~A6+A4)))+(A5*((~A2*(~A1+(~A6+A4)))+(A2*(~A6+A4)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<1>:#LUT:O6=((~A1*((~A4*(~A5+~A3))+(A4*((~A5+(A5*~A3))*~A2))))+(A1*((~A4*((~A5+(A5*~A3))*~A6))+(A4*((~A5*(~A6*~A2))+(A5*(~A3*(~A6*~A2))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<2>:#LUT:O6=((~A1*((~A5*(~A4+~A3))+(A5*((~A4+(A4*~A3))*~A6))))+(A1*((~A5*((~A4+(A4*~A3))*~A2))+(A5*((~A4*(~A2*~A6))+(A4*(~A3*(~A2*~A6))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<3>:#LUT:O6=(~A1+(A4+(A3+((~A6*A5)+(A6*A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<1>_wg_cy<3>:
       CYINITGND:ProtoComp39.CYINITGND.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_24:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<1>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_24:0,0 "
  ;
inst "in_port_reg_mux0000<1>_wg_cy<7>" "SLICEL",placed CLBLL_X19Y51 SLICE_X30Y51  ,
  cfg " A5LUT:N1_360.SLICEL_A5LUT:#LUT:O5=1 A6LUT:in_port_reg_mux0000<1>_wg_lut<4>:#LUT:O6=(A6+~A6)*(((~A3*(~A5+(A1+~A4)))+(A3*(((~A5*~A2)+(A5*A1))+~A4))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<5>:#LUT:O6=(~A3+(A6+(A2+(A1+(~A4+A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<6>:#LUT:O6=((~A5*(A4+(~A2+(~A3+A6))))+(A5*(A4+(A2+(A3+A1)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<7>:#LUT:O6=((~A6*(A4+(~A2+(~A3+A5))))+(A6*(A4+(A2+(A3+A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<1>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_24:0,1 "
  ;
inst "in_port_reg_mux0000<1>_wg_cy<11>" "SLICEL",placed CLBLL_X19Y52 SLICE_X30Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<8>:#LUT:O6=((~A1*(A2+(A3+~A5)))+(A1*((~A2*(A3+~A5))+(A2*(A6+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<9>:#LUT:O6=((~A1*(~A3+(~A2+~A5)))+(A1*((~A3*(~A6+~A4))+(A3*(~A2+~A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<10>:#LUT:O6=((~A3*((~A4*(~A5+~A1))+(A4*((~A5+(A5*~A1))*~A2))))+(A3*((~A4*((~A5+(A5*~A1))*~A6))+(A4*((~A5*(~A6*~A2))+(A5*(~A6*(~A1*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<11>:#LUT:O6=((~A3*((~A6*(~A1+A5))+(A6*(A2+~A4))))+(A3*(A6+(~A1+A5))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<1>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_24:0,2 "
  ;
inst "in_port_reg_mux0000<1>_wg_cy<15>" "SLICEL",placed CLBLL_X19Y53 SLICE_X30Y53  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<12>:#LUT:O6=((~A4*((~A3*(~A2+~A1))+(A3*((~A2+(A2*~A1))*~A6))))+(A4*((~A3*((~A2+(A2*~A1))*~A5))+(A3*((~A2*(~A6*~A5))+(A2*(~A1*(~A6*~A5))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<13>:#LUT:O6=((~A6*((~A1*(~A5+~A4))+(A1*((~A5+(A5*~A4))*~A2))))+(A6*((~A1*((~A5+(A5*~A4))*~A3))+(A1*((~A5*(~A2*~A3))+(A5*(~A2*(~A4*~A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<14>:#LUT:O6=((~A4*((~A1*(~A5+~A2))+(A1*((~A5+(A5*~A2))*~A3))))+(A4*((~A1*((~A5+(A5*~A2))*~A6))+(A1*((~A5*(~A6*~A3))+(A5*(~A6*(~A3*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<15>:#LUT:O6=((~A2*((~A1*(~A5+~A3))+(A1*((~A5+(A5*~A3))*~A4))))+(A2*((~A1*((~A5+(A5*~A3))*~A6))+(A1*((~A5*(~A4*~A6))+(A5*(~A4*(~A6*~A3))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<1>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_24:0,3 "
  ;
inst "in_port_reg<1>" "SLICEL",placed CLBLL_X19Y54 SLICE_X30Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<16>:#LUT:O6=((~A5*((~A1*(~A4+~A2))+(A1*((~A4+(A4*~A2))*~A3))))+(A5*((~A1*((~A4+(A4*~A2))*~A6))+(A1*((~A4*(~A6*~A3))+(A4*(~A6*(~A3*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<17>:#LUT:O6=((~A5*((~A4*(~A3+~A2))+(A4*((~A3+(A3*~A2))*~A6))))+(A5*((~A4*((~A3+(A3*~A2))*~A1))+(A4*((~A3*(~A1*~A6))+(A3*(~A1*(~A2*~A6))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<18>:#LUT:O6=((~A4*((~A1*(~A5+~A2))+(A1*((~A5+(A5*~A2))*~A6))))+(A4*((~A1*((~A5+(A5*~A2))*~A3))+(A1*((~A5*(~A6*~A3))+(A5*(~A6*(~A2*~A3))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<19>:#LUT:O6=((~A2*((~A3*(~A6+~A4))+(A3*((~A6+(A6*~A4))*~A1))))+(A2*((~A3*((~A6+(A6*~A4))*~A5))+(A3*((~A6*(~A1*~A5))+(A6*(~A1*(~A4*~A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:in_port_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::CY DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       CARRY4:in_port_reg_mux0000<1>_wg_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_24:0,4 "
  ;
inst "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X2Y28 SLICE_X3Y28  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<0>:#LUT:O6=((A5@~A6)*((A1@~A2)*(A4@~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<1>:#LUT:O6=((A2@~A1)*((A4@~A6)*(A3@~A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<2>:#LUT:O6=((A2@~A1)*((A5@~A4)*(A3@~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<3>:#LUT:O6=((A5@~A4)*(~A3*(~A6*(A2@~A1))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp52.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_25:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_25:0,0 "
  ;
inst "timer_0/prescaler_cnt_cmp_eq0000" "SLICEL",placed CLBLL_X2Y29 SLICE_X3Y29  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<4>:#LUT:O6=((A4@~A2)*((A1@~A5)*(A3@~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_94.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<5>1:#LUT:O6=(A6+~A6)*(((~A4*(~A2*(~A5*~A1)))+(A4*(A2*(A5*A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT:N0_93.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_lut<6>:#LUT:O6=(A6+~A6)*((~A1*(~A5*(~A2*(~A4*~A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::CY COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<6>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_25:0,1 "
  ;
inst "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X10Y87 SLICE_X15Y87  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<0>:#LUT:O6=((A3@~A6)*((A4@~A1)*(A2@~A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<1>:#LUT:O6=((A3@~A2)*((A5@~A6)*(A4@~A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<2>:#LUT:O6=((A4@~A5)*((A6@~A3)*(A1@~A2)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<3>:#LUT:O6=((A4@~A2)*(~A5*(~A3*(A1@~A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp52.CYINITVCC.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_26:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_26:0,0 "
  ;
inst "timer_1/prescaler_cnt_cmp_eq0000_inv" "SLICEL",placed CLBLL_X10Y88 SLICE_X15Y88  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<4>:#LUT:O6=((A1@~A6)*((A2@~A3)*(A5@~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_36.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<5>1:#LUT:O6=(A6+~A6)*(((~A2*(~A3*(~A5*~A1)))+(A2*(A3*(A5*A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT:N0_35.SLICEL_C5LUT:#LUT:O5=0
       C6LUT:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_lut<6>:#LUT:O6=(A6+~A6)*((~A5*(~A2*(~A1*(~A3*~A4)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::CY COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/prescaler_cnt_cmp_eq0000_inv1_INV_0:#LUT:O6=~A1
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<6>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_26:0,1 "
  ;
inst "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" "SLICEL",placed CLBLL_X10Y72 SLICE_X14Y72  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<0>:#LUT:O6=((A4@~A5)*((A1@~A6)*(A3@~A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<1>:#LUT:O6=((A3@~A6)*((A5@~A2)*(A1@~A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<2>:#LUT:O6=((A1@~A5)*((A2@~A6)*(A4@~A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<3>:#LUT:O6=((A2@~A1)*((A6@~A5)*(A3@~A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_1/Mcompar_TR_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp28.CYINITVCC.3:
       _INST_PROP::XDL_SHAPE_DESC:Shape_27:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_1/Mcompar_TR_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_27:0,0 "
  ;
inst "timer_1/sTSR<2>" "SLICEL",placed CLBLL_X10Y73 SLICE_X14Y73  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<4>:#LUT:O6=((A4@~A3)*((A5@~A1)*(A2@~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_29.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_1/Mcompar_TR_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A3@~A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_1/sTSR_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::CY
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC CARRY4:timer_1/Mcompar_TR_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_27:0,1 "
  ;
inst "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" "SLICEL",placed CLBLM_X11Y13 SLICE_X16Y13  ,
  cfg " A5LUT:inst_wbs_uart/inst_uart_tx/kcuart/mask_and_0:#LUT:O5=(A4*A2)
       _BEL_PROP::A5LUT:BEL:A5LUT A6LUT:inst_wbs_uart/inst_uart_tx/kcuart/count_lut_0:#LUT:O6=(A6+~A6)*((A4*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:inst_wbs_uart/inst_uart_tx/kcuart/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:inst_wbs_uart/inst_uart_tx/kcuart/mask_and_1:#LUT:O5=(A4*A2)
       _BEL_PROP::B5LUT:BEL:B5LUT B6LUT:inst_wbs_uart/inst_uart_tx/kcuart/count_lut_1:#LUT:O6=(A6+~A6)*((A4*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:inst_wbs_uart/inst_uart_tx/kcuart/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:inst_wbs_uart/inst_uart_tx/kcuart/mask_and_2:#LUT:O5=(A4*A5)
       _BEL_PROP::C5LUT:BEL:C5LUT C6LUT:inst_wbs_uart/inst_uart_tx/kcuart/count_lut_2:#LUT:O6=(A6+~A6)*((A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::0 CFF:inst_wbs_uart/inst_uart_tx/kcuart/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::CY COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:inst_wbs_uart/inst_uart_tx/kcuart/count_muxcy_2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_28:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"inst_wbs_uart/inst_uart_tx/kcuart/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_28:0,0 "
  ;
inst "in_port_reg_mux0000<5>_wg_cy<3>" "SLICEL",placed CLBLL_X16Y50 SLICE_X26Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<0>:#LUT:O6=(~A5+(A3+(~A6+(A2+(A1+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<1>:#LUT:O6=((~A5*((~A4*(~A6+~A1))+(A4*((~A6+(A6*~A1))*~A3))))+(A5*((~A4*((~A6+(A6*~A1))*~A2))+(A4*((~A6*(~A2*~A3))+(A6*(~A1*(~A2*~A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<5>_wg_lut<2>:#LUT:O6=(~A1+(A6+(A5+((~A3*A4)+(A3*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<3>:#LUT:O6=((~A3*(~A4+(~A2+A1)))+(A3*((~A4*(A6+~A5))+(A4*(~A2+A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<5>_wg_cy<3>:
       CYINITGND:ProtoComp10.CYINITGND.2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_29:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<5>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_29:0,0 "
  ;
inst "in_port_reg_mux0000<5>_wg_cy<7>" "SLICEL",placed CLBLL_X16Y51 SLICE_X26Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<4>:#LUT:O6=(~A4+(A1+(A5+(A6+(~A3+A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<5>:#LUT:O6=((~A4*(A2+(~A5+(~A3+A1))))+(A4*(A2+(A5+(A3+A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<5>_wg_lut<6>:#LUT:O6=((~A3*((~A4*(~A2+~A1))+(A4*((~A2+(A2*~A1))*~A6))))+(A3*((~A4*((~A2+(A2*~A1))*~A5))+(A4*((~A2*(~A6*~A5))+(A2*(~A6*(~A1*~A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<7>:#LUT:O6=((~A4*(A6+(~A3+(~A5+A2))))+(A4*(A6+(A3+(A5+A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<5>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_29:0,1 "
  ;
inst "in_port_reg_mux0000<5>_wg_cy<11>" "SLICEL",placed CLBLL_X16Y52 SLICE_X26Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<8>:#LUT:O6=((~A5*((~A6*(~A1+~A3))+(A6*((~A1+(A1*~A3))*~A2))))+(A5*((~A6*((~A1+(A1*~A3))*~A4))+(A6*((~A1*(~A2*~A4))+(A1*(~A3*(~A2*~A4))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<9>:#LUT:O6=((~A1*(A2+(A5+~A3)))+(A1*(~A4+A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<5>_wg_lut<10>:#LUT:O6=((~A6*((~A1*(~A3+~A4))+(A1*((~A3+(A3*~A4))*~A5))))+(A6*((~A1*((~A3+(A3*~A4))*~A2))+(A1*((~A3*(~A5*~A2))+(A3*(~A5*(~A4*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<11>:#LUT:O6=((~A3*((~A1*(~A4+~A6))+(A1*((~A4+(A4*~A6))*~A5))))+(A3*((~A1*((~A4+(A4*~A6))*~A2))+(A1*((~A4*(~A5*~A2))+(A4*(~A6*(~A5*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<5>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_29:0,2 "
  ;
inst "in_port_reg_mux0000<5>_wg_cy<15>" "SLICEL",placed CLBLL_X16Y53 SLICE_X26Y53  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<12>:#LUT:O6=((~A6*((~A2*(~A5+~A1))+(A2*((~A5+(A5*~A1))*~A4))))+(A6*((~A2*((~A5+(A5*~A1))*~A3))+(A2*((~A5*(~A4*~A3))+(A5*(~A4*(~A3*~A1))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<13>:#LUT:O6=((~A6*((~A5*(~A3+~A1))+(A5*((~A3+(A3*~A1))*~A4))))+(A6*((~A5*((~A3+(A3*~A1))*~A2))+(A5*((~A3*(~A2*~A4))+(A3*(~A2*(~A4*~A1))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<5>_wg_lut<14>:#LUT:O6=((~A5*((~A6*(~A3+~A4))+(A6*((~A3+(A3*~A4))*~A1))))+(A5*((~A6*((~A3+(A3*~A4))*~A2))+(A6*((~A3*(~A1*~A2))+(A3*(~A1*(~A4*~A2))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<15>:#LUT:O6=((~A4*((~A2*(~A6+~A1))+(A2*((~A6+(A6*~A1))*~A3))))+(A4*((~A2*((~A6+(A6*~A1))*~A5))+(A2*((~A6*(~A5*~A3))+(A6*(~A5*(~A1*~A3))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<5>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_29:0,3 "
  ;
inst "in_port_reg<5>" "SLICEL",placed CLBLL_X16Y54 SLICE_X26Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<16>:#LUT:O6=((~A2*((~A3*(~A4+~A5))+(A3*((~A4+(A4*~A5))*~A6))))+(A2*((~A3*((~A4+(A4*~A5))*~A1))+(A3*((~A4*(~A1*~A6))+(A4*(~A1*(~A5*~A6))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<17>:#LUT:O6=((~A1*((~A2*(~A3+~A5))+(A2*((~A3+(A3*~A5))*~A6))))+(A1*((~A2*((~A3+(A3*~A5))*~A4))+(A2*((~A3*(~A6*~A4))+(A3*(~A6*(~A5*~A4))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:in_port_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<5>_wg_lut<9>_SW0:#LUT:O6=((~A5*(~A4+(A6+(A3+(A1+~A2)))))+(A5*((~A4*(A6+(A3+(A1+A2))))+(A4*(A6+(A3+A1))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<7>_SW0:#LUT:O6=((~A6*(A4*~A5))+(A6*(A4+A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC CARRY4:in_port_reg_mux0000<5>_wg_cy<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_29:0,4 "
  ;
inst "processor/address<3>" "SLICEL",placed CLBLL_X25Y56 SLICE_X42Y56  ,
  cfg " A5LUT:N0_173.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/value_select_mux_0:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:processor/processor/pc_loop_register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_175.SLICEL_B5LUT:#LUT:O5=0 B6LUT:processor/processor/value_select_mux_1:#LUT:O6=(A6+~A6)*(((~A1*A2)+(A1*A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:processor/processor/pc_loop_register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_177.SLICEL_C5LUT:#LUT:O5=0 C6LUT:processor/processor/value_select_mux_2:#LUT:O6=(A6+~A6)*(((~A5*A3)+(A5*A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::0 CFF:processor/processor/pc_loop_register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_179.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:processor/processor/value_select_mux_3:#LUT:O6=(A6+~A6)*(((~A5*A1)+(A5*A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:processor/processor/pc_loop_register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC CARRY4:processor/processor/pc_value_muxcy_3:
       _INST_PROP::XDL_SHAPE_DESC:Shape_30:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/pc_value_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_30:0,0 "
  ;
inst "processor/address<7>" "SLICEL",placed CLBLL_X25Y57 SLICE_X42Y57  ,
  cfg " A5LUT:N0_181.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/value_select_mux_4:#LUT:O6=(A6+~A6)*(((~A1*A5)+(A1*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:processor/processor/pc_loop_register_bit_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:N0_183.SLICEL_B5LUT:#LUT:O5=0 B6LUT:processor/processor/value_select_mux_5:#LUT:O6=(A6+~A6)*(((~A1*A2)+(A1*A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:processor/processor/pc_loop_register_bit_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:N0_185.SLICEL_C5LUT:#LUT:O5=0 C6LUT:processor/processor/value_select_mux_6:#LUT:O6=(A6+~A6)*(((~A5*A2)+(A5*A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::0 CFF:processor/processor/pc_loop_register_bit_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT:N0_187.SLICEL_D5LUT:#LUT:O5=0
       D6LUT:processor/processor/value_select_mux_7:#LUT:O6=(A6+~A6)*(((~A5*A1)+(A5*A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF:processor/processor/pc_loop_register_bit_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:processor/processor/pc_value_muxcy_7:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_30:0,1 "
  ;
inst "processor/address<9>" "SLICEL",placed CLBLL_X25Y58 SLICE_X42Y58  ,
  cfg " A5LUT:N0_189.SLICEL_A5LUT:#LUT:O5=0 A6LUT:processor/processor/value_select_mux_8:#LUT:O6=(A6+~A6)*(((~A1*A4)+(A1*A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:processor/processor/pc_loop_register_bit_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/value_select_mux_9:#LUT:O6=((~A1*A2)+(A1*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/pc_loop_register_bit_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC CARRY4:processor/processor/pc_value_xor_high:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_30:0,2 "
  ;
inst "in_port_reg_mux0000<2>_wg_cy<3>" "SLICEL",placed CLBLM_X18Y46 SLICE_X28Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<0>:#LUT:O6=((~A2*(~A5+(~A3+~A6)))+(A2*((~A1*(~A5+(~A3+~A6)))+(A1*((~A5+(A5*(~A3+(A3*~A6))))*~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<2>_wg_lut<1>:#LUT:O6=((~A5*((~A2*(~A3+~A6))+(A2*((~A3+(A3*~A6))*~A1))))+(A5*((~A2*((~A3+(A3*~A6))*~A4))+(A2*((~A3*(~A4*~A1))+(A3*(~A6*(~A4*~A1))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<2>:#LUT:O6=(~A1+(A4+(A3+((~A5*A6)+(A5*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<3>:#LUT:O6=((~A4*(~A6+(~A1+A2)))+(A4*((~A6*(A3+~A5))+(A6*(~A1+A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::0 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<2>_wg_cy<3>:
       CYINITGND:ProtoComp60.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_31:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"in_port_reg_mux0000<2>_wg_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_31:0,0 "
  ;
inst "in_port_reg_mux0000<2>_wg_cy<7>" "SLICEL",placed CLBLM_X18Y47 SLICE_X28Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<4>:#LUT:O6=(~A2+(A1+(A5+(A3+(~A6+A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<2>_wg_lut<5>:#LUT:O6=((~A6*(A4+(~A5+(~A2+A3))))+(A6*(A4+(A5+(A2+A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<6>:#LUT:O6=((~A5*((~A3*(~A4+~A1))+(A3*((~A4+(A4*~A1))*~A6))))+(A5*((~A3*((~A4+(A4*~A1))*~A2))+(A3*((~A4*(~A2*~A6))+(A4*(~A1*(~A2*~A6))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<7>:#LUT:O6=((~A3*(~A4+(~A6+~A1)))+(A3*((~A2*(~A4+(~A6+~A1)))+(A2*((~A4*~A5)+(A4*(~A6+~A1)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<2>_wg_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_31:0,1 "
  ;
inst "in_port_reg_mux0000<2>_wg_cy<11>" "SLICEL",placed CLBLM_X18Y48 SLICE_X28Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<8>:#LUT:O6=((~A6*((~A2*(~A5+~A4))+(A2*((~A5+(A5*~A4))*~A3))))+(A6*((~A2*((~A5+(A5*~A4))*~A1))+(A2*((~A5*(~A1*~A3))+(A5*(~A4*(~A1*~A3))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<2>_wg_lut<9>:#LUT:O6=((~A5*((~A3*(~A2+~A4))+(A3*((~A2+(A2*~A4))*~A1))))+(A5*((~A3*((~A2+(A2*~A4))*~A6))+(A3*((~A2*(~A6*~A1))+(A2*(~A6*(~A4*~A1))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<10>:#LUT:O6=((~A4*((~A3*(~A2+~A1))+(A3*((~A2+(A2*~A1))*~A6))))+(A4*((~A3*((~A2+(A2*~A1))*~A5))+(A3*((~A2*(~A6*~A5))+(A2*(~A6*(~A1*~A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<11>:#LUT:O6=((~A5*((~A3*(~A4+~A6))+(A3*((~A4+(A4*~A6))*~A1))))+(A5*((~A3*((~A4+(A4*~A6))*~A2))+(A3*((~A4*(~A1*~A2))+(A4*(~A6*(~A1*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<2>_wg_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_31:0,2 "
  ;
inst "in_port_reg_mux0000<2>_wg_cy<15>" "SLICEL",placed CLBLM_X18Y49 SLICE_X28Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<12>:#LUT:O6=((~A4*((~A3*(~A5+~A2))+(A3*((~A5+(A5*~A2))*~A6))))+(A4*((~A3*((~A5+(A5*~A2))*~A1))+(A3*((~A5*(~A1*~A6))+(A5*(~A1*(~A6*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<2>_wg_lut<13>:#LUT:O6=((~A3*((~A2*(~A6+~A5))+(A2*((~A6+(A6*~A5))*~A1))))+(A3*((~A2*((~A6+(A6*~A5))*~A4))+(A2*((~A6*(~A4*~A1))+(A6*(~A4*(~A1*~A5))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<14>:#LUT:O6=((~A6*((~A5*(~A3+~A2))+(A5*((~A3+(A3*~A2))*~A4))))+(A6*((~A5*((~A3+(A3*~A2))*~A1))+(A5*((~A3*(~A1*~A4))+(A3*(~A2*(~A1*~A4))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<15>:#LUT:O6=((~A6*((~A5*(~A1+~A3))+(A5*((~A1+(A1*~A3))*~A2))))+(A6*((~A5*((~A1+(A1*~A3))*~A4))+(A5*((~A1*(~A4*~A2))+(A1*(~A4*(~A3*~A2))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:in_port_reg_mux0000<2>_wg_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_31:0,3 "
  ;
inst "in_port_reg<2>" "SLICEL",placed CLBLM_X18Y50 SLICE_X28Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<16>:#LUT:O6=((~A6*((~A1*(~A2+~A5))+(A1*((~A2+(A2*~A5))*~A3))))+(A6*((~A1*((~A2+(A2*~A5))*~A4))+(A1*((~A2*(~A4*~A3))+(A2*(~A4*(~A5*~A3))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<2>_wg_lut<17>:#LUT:O6=((~A5*((~A3*(~A4+~A1))+(A3*((~A4+(A4*~A1))*~A6))))+(A5*((~A3*((~A4+(A4*~A1))*~A2))+(A3*((~A4*(~A6*~A2))+(A4*(~A6*(~A1*~A2))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:in_port_reg_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_cmp_eq00472:#LUT:O6=(~A3*(~A1*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC CARRY4:in_port_reg_mux0000<2>_wg_cy<17>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_31:0,4 "
  ;
inst "uart0_status_port<1>" "SLICEL",placed CLBLL_X16Y30 SLICE_X26Y30  ,
  cfg " A5LUT:uart0_transmit_receive/transmit/buf_0/pointer<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:uart0_transmit_receive/transmit/buf_0/count_lut_0:#LUT:O6=(A6+~A6)*(((A4@A1)*(~A5+A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart0_transmit_receive/transmit/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/count_lut_1:#LUT:O6=((A4@A1)*(~A5+A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:uart0_transmit_receive/transmit/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart0_transmit_receive/transmit/buf_0/count_lut_2:#LUT:O6=((A4@A2)*(~A1+A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:uart0_transmit_receive/transmit/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/transmit/buf_0/count_lut_3:#LUT:O6=((A4@A2)*(~A3+A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/transmit/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart0_transmit_receive/transmit/buf_0/count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_32:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart0_transmit_receive/transmit/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_32:0,0 "
  ;
inst "uart1_status_port<1>" "SLICEL",placed CLBLL_X23Y35 SLICE_X39Y35  ,
  cfg " A5LUT:uart1_transmit_receive/transmit/buf_0/pointer<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:uart1_transmit_receive/transmit/buf_0/count_lut_0:#LUT:O6=(A6+~A6)*(((A4@A3)*(~A1+A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart1_transmit_receive/transmit/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/count_lut_1:#LUT:O6=((A4@A3)*(~A6+A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:uart1_transmit_receive/transmit/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart1_transmit_receive/transmit/buf_0/count_lut_2:#LUT:O6=((A4@A2)*(~A1+A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:uart1_transmit_receive/transmit/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/transmit/buf_0/count_lut_3:#LUT:O6=((A4@A2)*(~A1+A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/transmit/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:uart1_transmit_receive/transmit/buf_0/count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_33:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart1_transmit_receive/transmit/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_33:0,0 "
  ;
inst "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" "SLICEL",placed CLBLM_X1Y52 SLICE_X0Y52  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<0>:#LUT:O6=((A2@~A6)*((A1@~A5)*(A4@~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<1>:#LUT:O6=((A2@~A4)*((A3@~A1)*(A6@~A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<2>:#LUT:O6=((A2@~A5)*((A3@~A4)*(A1@~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::0 CUSED::#OFF
       D5LUT::#OFF D6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<3>:#LUT:O6=((A4@~A2)*((A1@~A5)*(A3@~A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::1 REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:timer_0/Mcompar_TR_cmp_eq0000_cy<3>:
       CYINITVCC:ProtoComp28.CYINITVCC.4:
       _INST_PROP::XDL_SHAPE_DESC:Shape_34:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"timer_0/Mcompar_TR_cmp_eq0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_34:0,0 "
  ;
inst "timer_0/sTSR<2>" "SLICEL",placed CLBLM_X1Y53 SLICE_X0Y53  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<4>:#LUT:O6=((A5@~A1)*((A6@~A4)*(A2@~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT:N0_87.SLICEL_B5LUT:#LUT:O5=0
       B6LUT:timer_0/Mcompar_TR_cmp_eq0000_lut<5>:#LUT:O6=(A6+~A6)*((A5@~A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:timer_0/sTSR_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::CY BFFSR::SRLOW BOUTMUX::CY
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC CARRY4:timer_0/Mcompar_TR_cmp_eq0000_cy<5>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_34:0,1 "
  ;
inst "inst_wbs_uart/rx_buffer_half_full" "SLICEL",placed CLBLL_X14Y18 SLICE_X23Y18  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/buf_0/count_lut_0:#LUT:O6=((A4@A5)*~A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF:inst_wbs_uart/inst_uart_rx/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/count_lut_1:#LUT:O6=((A4@A5)*~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:inst_wbs_uart/inst_uart_rx/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/inst_uart_rx/buf_0/count_lut_2:#LUT:O6=((A4@A2)*~A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:inst_wbs_uart/inst_uart_rx/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/inst_uart_rx/buf_0/count_lut_3:#LUT:O6=((A4@A2)*~A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/inst_uart_rx/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:inst_wbs_uart/inst_uart_rx/buf_0/count_xor: CYINITGND:ProtoComp65.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_35:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"inst_wbs_uart/inst_uart_rx/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_35:0,0 "
  ;
inst "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>" "SLICEL",placed CLBLL_X14Y30 SLICE_X22Y30  ,
  cfg " A5LUT:N0_193.SLICEL_A5LUT:#LUT:O5=0 A6LUT:i2c_top/byte_controller/bit_controller/filter_cnt<0>_rt:#LUT:O6=(A6+~A6)*(A4)
       _BEL_PROP::A6LUT:PK_PACKTHRU: ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_168.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<1>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_167.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<2>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_166.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<3>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>:
       CYINITVCC:ProtoComp3.CYINITVCC.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_36:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_36:0,0 "
  ;
inst "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>" "SLICEL",placed CLBLL_X14Y31 SLICE_X22Y31  ,
  cfg " A5LUT:N1_165.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<4>_INV_0:#LUT:O6=(A6+~A6)*(~A1)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_164.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<5>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_163.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<6>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_162.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<7>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_36:0,1 "
  ;
inst "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>" "SLICEL",placed CLBLL_X14Y32 SLICE_X22Y32  ,
  cfg " A5LUT:N1_161.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<8>_INV_0:#LUT:O6=(A6+~A6)*(~A1)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT:N1_160.SLICEL_B5LUT:#LUT:O5=1
       B6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<9>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT:N1_159.SLICEL_C5LUT:#LUT:O5=1
       C6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<10>_INV_0:#LUT:O6=(A6+~A6)*(~A3)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::XOR COUTUSED::0 CUSED::#OFF
       D5LUT:N1_158.SLICEL_D5LUT:#LUT:O5=1 D6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<11>_INV_0:#LUT:O6=(A6+~A6)*(~A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::O5 DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF CARRY4:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_36:0,2 "
  ;
inst "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>" "SLICEL",placed CLBLL_X14Y33 SLICE_X22Y33  ,
  cfg " A5LUT:N1_157.SLICEL_A5LUT:#LUT:O5=1 A6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<12>_INV_0:#LUT:O6=(A6+~A6)*(~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::XOR AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_lut<13>_INV_0:#LUT:O6=~A2
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::XOR BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       CARRY4:i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_xor<13>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_36:0,3 "
  ;
inst "uart0_transmit_receive/transmit/kcuart/bit_select<2>" "SLICEL",placed CLBLL_X14Y29 SLICE_X23Y29  ,
  cfg " A5LUT:uart0_transmit_receive/transmit/kcuart/mask_and_0:#LUT:O5=(A4*A2)
       _BEL_PROP::A5LUT:BEL:A5LUT A6LUT:uart0_transmit_receive/transmit/kcuart/count_lut_0:#LUT:O6=(A6+~A6)*((A4*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart0_transmit_receive/transmit/kcuart/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:uart0_transmit_receive/transmit/kcuart/mask_and_1:#LUT:O5=(A4*A2)
       _BEL_PROP::B5LUT:BEL:B5LUT B6LUT:uart0_transmit_receive/transmit/kcuart/count_lut_1:#LUT:O6=(A6+~A6)*((A4*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:uart0_transmit_receive/transmit/kcuart/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:uart0_transmit_receive/transmit/kcuart/mask_and_2:#LUT:O5=(A5*A4)
       _BEL_PROP::C5LUT:BEL:C5LUT C6LUT:uart0_transmit_receive/transmit/kcuart/count_lut_2:#LUT:O6=(A6+~A6)*((A5*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::0 CFF:uart0_transmit_receive/transmit/kcuart/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::CY COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:uart0_transmit_receive/transmit/kcuart/count_muxcy_2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_37:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart0_transmit_receive/transmit/kcuart/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_37:0,0 "
  ;
inst "uart1_transmit_receive/transmit/kcuart/bit_select<2>" "SLICEL",placed CLBLM_X27Y28 SLICE_X45Y28  ,
  cfg " A5LUT:uart1_transmit_receive/transmit/kcuart/mask_and_0:#LUT:O5=(A4*A3)
       _BEL_PROP::A5LUT:BEL:A5LUT A6LUT:uart1_transmit_receive/transmit/kcuart/count_lut_0:#LUT:O6=(A6+~A6)*((A4*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:uart1_transmit_receive/transmit/kcuart/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT:uart1_transmit_receive/transmit/kcuart/mask_and_1:#LUT:O5=(A4*A3)
       _BEL_PROP::B5LUT:BEL:B5LUT B6LUT:uart1_transmit_receive/transmit/kcuart/count_lut_1:#LUT:O6=(A6+~A6)*((A4*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::O5 BFF:uart1_transmit_receive/transmit/kcuart/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT:uart1_transmit_receive/transmit/kcuart/mask_and_2:#LUT:O5=(A4*A5)
       _BEL_PROP::C5LUT:BEL:C5LUT C6LUT:uart1_transmit_receive/transmit/kcuart/count_lut_2:#LUT:O6=(A6+~A6)*((A4*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::O5 CEUSED::0 CFF:uart1_transmit_receive/transmit/kcuart/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::CY COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC CARRY4:uart1_transmit_receive/transmit/kcuart/count_muxcy_2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_38:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"uart1_transmit_receive/transmit/kcuart/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_38:0,0 "
  ;
inst "processor/processor/stack_address<3>" "SLICEL",placed CLBLM_X27Y59 SLICE_X44Y59  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/count_lut_0:#LUT:O6=((~A1*(A5+(~A4+~A3)))+(A1*(~A5*(A4*A3))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::AX AFF:processor/processor/stack_count_loop_register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/count_lut_1:#LUT:O6=((~A6*(~A5*(~A4+~A2)))+(A6*(A5+(A4*A2))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:processor/processor/stack_count_loop_register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/count_lut_2:#LUT:O6=((~A6*(~A3*(~A2+~A4)))+(A6*(A3+(A2*A4))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:processor/processor/stack_count_loop_register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::0 CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/count_lut_3:#LUT:O6=((~A1*(~A3*(~A2+~A4)))+(A1*(A3+(A2*A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::DX DFF:processor/processor/stack_count_loop_register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::0 REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:processor/processor/count_muxcy_3: CYINITGND:ProtoComp67.CYINITGND:
       _INST_PROP::XDL_SHAPE_DESC:Shape_39:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"processor/processor/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_39:0,0 "
  ;
inst "processor/processor/stack_address<4>" "SLICEL",placed CLBLM_X27Y60 SLICE_X44Y60  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/count_lut_4:#LUT:O6=((~A6*(~A3*(~A4+~A1)))+(A6*(A3+(A4*A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/stack_count_loop_register_bit_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC CARRY4:processor/processor/count_xor_4:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_39:0,1 "
  ;
inst "inst_wbs_uart/tx_buffer_half_full" "SLICEL",placed CLBLL_X12Y18 SLICE_X19Y18  ,
  cfg " A5LUT:inst_wbs_uart/inst_uart_tx/buf_0/pointer<0>_rt:#LUT:O5=A4
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT:inst_wbs_uart/inst_uart_tx/buf_0/count_lut_0:#LUT:O6=(A6+~A6)*(((A4@A3)*(~A1+A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::O5 AFF:inst_wbs_uart/inst_uart_tx/buf_0/register_bit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::XOR AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_tx/buf_0/count_lut_1:#LUT:O6=((A4@A3)*(~A5+A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::BX BFF:inst_wbs_uart/inst_uart_tx/buf_0/register_bit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::XOR BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/inst_uart_tx/buf_0/count_lut_2:#LUT:O6=((A4@A5)*(~A6+A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::CX CEUSED::0 CFF:inst_wbs_uart/inst_uart_tx/buf_0/register_bit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::XOR CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/inst_uart_tx/buf_0/count_lut_3:#LUT:O6=((A4@A5)*(~A3+A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/inst_uart_tx/buf_0/register_bit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::XOR DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::AX REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       CARRY4:inst_wbs_uart/inst_uart_tx/buf_0/count_xor:
       _INST_PROP::XDL_SHAPE_DESC:Shape_40:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"inst_wbs_uart/inst_uart_tx/buf_0/count_muxcy_0\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_40:0,0 "
  ;
inst "clk" "IOB",placed CIOB_X17Y33 AG18  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:clk_IBUF: PAD:clk:
         ISTANDARD::LVCMOS25 "
  ;
inst "i2c_sda" "IOB",placed RIOB_X31Y13 AM12  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:i2c_sda_IOBUF/IBUF: OUTBUF:i2c_sda_IOBUF/OBUFT:
       PAD:i2c_sda:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "i2c_scl" "IOB",placed RIOB_X31Y17 AM13  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:i2c_scl_IOBUF/IBUF: OUTBUF:i2c_scl_IOBUF/OBUFT:
       PAD:i2c_scl:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "lcd_data<0>" "IOB",placed RIOB_X31Y35 Y8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_0_OBUF: PAD:lcd_data<0>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<1>" "IOB",placed RIOB_X31Y38 AB7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_1_OBUF: PAD:lcd_data<1>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<2>" "IOB",placed RIOB_X31Y37 AB5  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_2_OBUF: PAD:lcd_data<2>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<3>" "IOB",placed RIOB_X31Y39 AC4  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_3_OBUF: PAD:lcd_data<3>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<4>" "IOB",placed RIOB_X31Y38 AB6  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_4_OBUF: PAD:lcd_data<4>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<5>" "IOB",placed RIOB_X31Y39 AC5  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_5_OBUF: PAD:lcd_data<5>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<6>" "IOB",placed RIOB_X31Y36 AC7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_6_OBUF: PAD:lcd_data<6>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_data<7>" "IOB",placed RIOB_X31Y36 AD7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_data_7_OBUF: PAD:lcd_data<7>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<0>" "IOB",placed RIOB_X31Y1 AG8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_0_OBUF: PAD:leds<0>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<1>" "IOB",placed RIOB_X31Y1 AH8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_1_OBUF: PAD:leds<1>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<2>" "IOB",placed RIOB_X31Y2 AH9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_2_OBUF: PAD:leds<2>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<3>" "IOB",placed RIOB_X31Y0 AG10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_3_OBUF: PAD:leds<3>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<4>" "IOB",placed RIOB_X31Y2 AH10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_4_OBUF: PAD:leds<4>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<5>" "IOB",placed RIOB_X31Y0 AG11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_5_OBUF: PAD:leds<5>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<6>" "IOB",placed RIOB_X31Y3 AF11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_6_OBUF: PAD:leds<6>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "leds<7>" "IOB",placed RIOB_X31Y3 AE11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:leds_7_OBUF: PAD:leds<7>:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_e" "IOB",placed RIOB_X31Y37 AA5  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_e_OBUF: PAD:lcd_e:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "gpio_A<0>" "IOB",placed RIOB_X31Y9 AD11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_A_0_IOBUF/IBUF: OUTBUF:gpio_A_0_IOBUF/OBUFT:
       PAD:gpio_A<0>: PULL:ProtoComp72.PULL:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<1>" "IOB",placed RIOB_X31Y10 AD9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_A_1_IOBUF/IBUF: OUTBUF:gpio_A_1_IOBUF/OBUFT:
       PAD:gpio_A<1>: PULL:ProtoComp72.PULL.1:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<2>" "IOB",placed CIOB_X17Y40 AE19  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_A_2_IOBUF/IBUF: OUTBUF:gpio_A_2_IOBUF/OBUFT:
       PAD:gpio_A<2>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<3>" "IOB",placed CIOB_X17Y41 AE17  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_A_3_IOBUF/IBUF: OUTBUF:gpio_A_3_IOBUF/OBUFT:
       PAD:gpio_A<3>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<0>" "IOB",placed RIOB_X31Y7 AE9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_0_IOBUF/IBUF: OUTBUF:gpio_B_0_IOBUF/OBUFT:
       PAD:gpio_B<0>: PULL:ProtoComp72.PULL.2:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<4>" "IOB",placed RIOB_X31Y9 AD10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_A_4_IOBUF/IBUF: OUTBUF:gpio_A_4_IOBUF/OBUFT:
       PAD:gpio_A<4>: PULL:ProtoComp72.PULL.3:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<1>" "IOB",placed RIOB_X31Y14 AC8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_1_IOBUF/IBUF: OUTBUF:gpio_B_1_IOBUF/OBUFT:
       PAD:gpio_B<1>: PULL:ProtoComp72.PULL.4:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<5>" "IOB",placed RIOB_X31Y10 AE8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_A_5_IOBUF/IBUF: OUTBUF:gpio_A_5_IOBUF/OBUFT:
       PAD:gpio_A<5>: PULL:ProtoComp72.PULL.5:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<2>" "IOB",placed RIOB_X31Y18 AB10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_2_IOBUF/IBUF: OUTBUF:gpio_B_2_IOBUF/OBUFT:
       PAD:gpio_B<2>: PULL:ProtoComp72.PULL.6:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<6>" "IOB",placed CIOB_X17Y36 AH14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_A_6_IOBUF/IBUF: OUTBUF:gpio_A_6_IOBUF/OBUFT:
       PAD:gpio_A<6>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<3>" "IOB",placed RIOB_X31Y12 AC9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_3_IOBUF/IBUF: OUTBUF:gpio_B_3_IOBUF/OBUFT:
       PAD:gpio_B<3>: PULL:ProtoComp72.PULL.7:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_A<7>" "IOB",placed CIOB_X17Y45 AF14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_A_7_IOBUF/IBUF: OUTBUF:gpio_A_7_IOBUF/OBUFT:
       PAD:gpio_A<7>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<0>" "IOB",placed RIOB_X31Y11 AL11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_0_IOBUF/IBUF: OUTBUF:gpio_C_0_IOBUF/OBUFT:
       PAD:gpio_C<0>: PULL:ProtoComp72.PULL.8:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<4>" "IOB",placed RIOB_X31Y7 AF8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_4_IOBUF/IBUF: OUTBUF:gpio_B_4_IOBUF/OBUFT:
       PAD:gpio_B<4>: PULL:ProtoComp72.PULL.9:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<1>" "IOB",placed RIOB_X31Y4 AJ10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_1_IOBUF/IBUF: OUTBUF:gpio_C_1_IOBUF/OBUFT:
       PAD:gpio_C<1>: PULL:ProtoComp72.PULL.10:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<5>" "IOB",placed RIOB_X31Y14 AB8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_5_IOBUF/IBUF: OUTBUF:gpio_B_5_IOBUF/OBUFT:
       PAD:gpio_B<5>: PULL:ProtoComp72.PULL.11:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<2>" "IOB",placed RIOB_X31Y6 AK9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_2_IOBUF/IBUF: OUTBUF:gpio_C_2_IOBUF/OBUFT:
       PAD:gpio_C<2>: PULL:ProtoComp72.PULL.12:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<6>" "IOB",placed RIOB_X31Y18 AA10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_6_IOBUF/IBUF: OUTBUF:gpio_B_6_IOBUF/OBUFT:
       PAD:gpio_B<6>: PULL:ProtoComp72.PULL.13:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<3>" "IOB",placed RIOB_X31Y5 AF9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_3_IOBUF/IBUF: OUTBUF:gpio_C_3_IOBUF/OBUFT:
       PAD:gpio_C<3>: PULL:ProtoComp72.PULL.14:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_B<7>" "IOB",placed RIOB_X31Y16 AA9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_B_7_IOBUF/IBUF: OUTBUF:gpio_B_7_IOBUF/OBUFT:
       PAD:gpio_B<7>: PULL:ProtoComp72.PULL.15:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<0>" "IOB",placed RIOB_X31Y33 Y7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_D_0_IOBUF/IBUF: OUTBUF:gpio_D_0_IOBUF/OBUFT:
       PAD:gpio_D<0>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<4>" "IOB",placed RIOB_X31Y8 AK11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_4_IOBUF/IBUF: OUTBUF:gpio_C_4_IOBUF/OBUFT:
       PAD:gpio_C<4>: PULL:ProtoComp72.PULL.16:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<1>" "IOB",placed RIOB_X31Y17 AN13  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_D_1_IOBUF/IBUF: OUTBUF:gpio_D_1_IOBUF/OBUFT:
       PAD:gpio_D<1>: PULL:ProtoComp72.PULL.17:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<5>" "IOB",placed RIOB_X31Y12 AC10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_5_IOBUF/IBUF: OUTBUF:gpio_C_5_IOBUF/OBUFT:
       PAD:gpio_C<5>: PULL:ProtoComp72.PULL.18:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<2>" "IOB",placed RIOB_X31Y15 AP12  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_D_2_IOBUF/IBUF: OUTBUF:gpio_D_2_IOBUF/OBUFT:
       PAD:gpio_D<2>: PULL:ProtoComp72.PULL.19:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<6>" "IOB",placed RIOB_X31Y4 AJ9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_6_IOBUF/IBUF: OUTBUF:gpio_C_6_IOBUF/OBUFT:
       PAD:gpio_C<6>: PULL:ProtoComp72.PULL.20:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<3>" "IOB",placed RIOB_X31Y11 AL10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_D_3_IOBUF/IBUF: OUTBUF:gpio_D_3_IOBUF/OBUFT:
       PAD:gpio_D<3>: PULL:ProtoComp72.PULL.21:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_C<7>" "IOB",placed RIOB_X31Y16 AA8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_C_7_IOBUF/IBUF: OUTBUF:gpio_C_7_IOBUF/OBUFT:
       PAD:gpio_C<7>: PULL:ProtoComp72.PULL.22:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<0>" "IOB",placed LIOB_X0Y79 B32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_0_IOBUF/IBUF: OUTBUF:gpio_E_0_IOBUF/OBUFT:
       PAD:gpio_E<0>: PULL:ProtoComp72.PULL.23:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<4>" "IOB",placed RIOB_X31Y19 AP14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_D_4_IOBUF/IBUF: OUTBUF:gpio_D_4_IOBUF/OBUFT:
       PAD:gpio_D<4>: PULL:ProtoComp72.PULL.24:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<1>" "IOB",placed LIOB_X0Y77 C32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_1_IOBUF/IBUF: OUTBUF:gpio_E_1_IOBUF/OBUFT:
       PAD:gpio_E<1>: PULL:ProtoComp72.PULL.25:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<5>" "IOB",placed CIOB_X17Y39 AH22  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_D_5_IOBUF/IBUF: OUTBUF:gpio_D_5_IOBUF/OBUFT:
       PAD:gpio_D<5>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<2>" "IOB",placed LIOB_X0Y78 B33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_2_IOBUF/IBUF: OUTBUF:gpio_E_2_IOBUF/OBUFT:
       PAD:gpio_E<2>: PULL:ProtoComp72.PULL.26:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<6>" "IOB",placed CIOB_X17Y37 AH20  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:gpio_D_6_IOBUF/IBUF: OUTBUF:gpio_D_6_IOBUF/OBUFT:
       PAD:gpio_D<6>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<3>" "IOB",placed LIOB_X0Y73 E32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_3_IOBUF/IBUF: OUTBUF:gpio_E_3_IOBUF/OBUFT:
       PAD:gpio_E<3>: PULL:ProtoComp72.PULL.27:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_D<7>" "IOB",placed RIOB_X31Y6 AK8  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_D_7_IOBUF/IBUF: OUTBUF:gpio_D_7_IOBUF/OBUFT:
       PAD:gpio_D<7>: PULL:ProtoComp72.PULL.28:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<0>" "IOB",placed LIOB_X0Y72 G33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_0_IOBUF/IBUF: OUTBUF:gpio_F_0_IOBUF/OBUFT:
       PAD:gpio_F<0>: PULL:ProtoComp72.PULL.29:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<4>" "IOB",placed LIOB_X0Y76 C34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_4_IOBUF/IBUF: OUTBUF:gpio_E_4_IOBUF/OBUFT:
       PAD:gpio_E<4>: PULL:ProtoComp72.PULL.30:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<1>" "IOB",placed LIOB_X0Y68 K33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_1_IOBUF/IBUF: OUTBUF:gpio_F_1_IOBUF/OBUFT:
       PAD:gpio_F<1>: PULL:ProtoComp72.PULL.31:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<5>" "IOB",placed LIOB_X0Y75 G32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_5_IOBUF/IBUF: OUTBUF:gpio_E_5_IOBUF/OBUFT:
       PAD:gpio_E<5>: PULL:ProtoComp72.PULL.32:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<2>" "IOB",placed LIOB_X0Y70 H34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_2_IOBUF/IBUF: OUTBUF:gpio_F_2_IOBUF/OBUFT:
       PAD:gpio_F<2>: PULL:ProtoComp72.PULL.33:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<6>" "IOB",placed LIOB_X0Y74 F33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_6_IOBUF/IBUF: OUTBUF:gpio_E_6_IOBUF/OBUFT:
       PAD:gpio_E<6>: PULL:ProtoComp72.PULL.34:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<3>" "IOB",placed LIOB_X0Y69 L34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_3_IOBUF/IBUF: OUTBUF:gpio_F_3_IOBUF/OBUFT:
       PAD:gpio_F<3>: PULL:ProtoComp72.PULL.35:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_E<7>" "IOB",placed LIOB_X0Y71 J32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_E_7_IOBUF/IBUF: OUTBUF:gpio_E_7_IOBUF/OBUFT:
       PAD:gpio_E<7>: PULL:ProtoComp72.PULL.36:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<0>" "IOB",placed LIOB_X0Y78 C33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_0_IOBUF/IBUF: OUTBUF:gpio_G_0_IOBUF/OBUFT:
       PAD:gpio_G<0>: PULL:ProtoComp72.PULL.37:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<4>" "IOB",placed LIOB_X0Y66 L33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_4_IOBUF/IBUF: OUTBUF:gpio_F_4_IOBUF/OBUFT:
       PAD:gpio_F<4>: PULL:ProtoComp72.PULL.38:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<1>" "IOB",placed LIOB_X0Y73 E33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_1_IOBUF/IBUF: OUTBUF:gpio_G_1_IOBUF/OBUFT:
       PAD:gpio_G<1>: PULL:ProtoComp72.PULL.39:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<5>" "IOB",placed LIOB_X0Y67 N33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_5_IOBUF/IBUF: OUTBUF:gpio_F_5_IOBUF/OBUFT:
       PAD:gpio_F<5>: PULL:ProtoComp72.PULL.40:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<2>" "IOB",placed LIOB_X0Y76 D34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_2_IOBUF/IBUF: OUTBUF:gpio_G_2_IOBUF/OBUFT:
       PAD:gpio_G<2>: PULL:ProtoComp72.PULL.41:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<6>" "IOB",placed LIOB_X0Y79 A33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_6_IOBUF/IBUF: OUTBUF:gpio_F_6_IOBUF/OBUFT:
       PAD:gpio_F<6>: PULL:ProtoComp72.PULL.42:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<3>" "IOB",placed LIOB_X0Y75 H32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_3_IOBUF/IBUF: OUTBUF:gpio_G_3_IOBUF/OBUFT:
       PAD:gpio_G<3>: PULL:ProtoComp72.PULL.43:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_F<7>" "IOB",placed LIOB_X0Y77 D32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_F_7_IOBUF/IBUF: OUTBUF:gpio_F_7_IOBUF/OBUFT:
       PAD:gpio_F<7>: PULL:ProtoComp72.PULL.44:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<4>" "IOB",placed LIOB_X0Y74 E34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_4_IOBUF/IBUF: OUTBUF:gpio_G_4_IOBUF/OBUFT:
       PAD:gpio_G<4>: PULL:ProtoComp72.PULL.45:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<5>" "IOB",placed LIOB_X0Y71 H33  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_5_IOBUF/IBUF: OUTBUF:gpio_G_5_IOBUF/OBUFT:
       PAD:gpio_G<5>: PULL:ProtoComp72.PULL.46:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<6>" "IOB",placed LIOB_X0Y72 F34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_6_IOBUF/IBUF: OUTBUF:gpio_G_6_IOBUF/OBUFT:
       PAD:gpio_G<6>: PULL:ProtoComp72.PULL.47:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "gpio_G<7>" "IOB",placed LIOB_X0Y68 K32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::0 INBUF:gpio_G_7_IOBUF/IBUF: OUTBUF:gpio_G_7_IOBUF/OBUFT:
       PAD:gpio_G<7>: PULL:ProtoComp72.PULL.48:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "button<0>" "IOB",placed RIOB_X31Y62 G6  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:button_0_IBUF: PAD:button<0>:
         ISTANDARD::LVCMOS25 "
  ;
inst "button<1>" "IOB",placed RIOB_X31Y62 G7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:button_1_IBUF: PAD:button<1>:
         ISTANDARD::LVCMOS25 "
  ;
inst "joystick<0>" "IOB",placed RIOB_X31Y60 E6  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:joystick_0_IBUF: PAD:joystick<0>:
         ISTANDARD::LVCMOS25 "
  ;
inst "joystick<1>" "IOB",placed CIOB_X17Y85 J17  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:joystick_1_IBUF: PAD:joystick<1>:
         ISTANDARD::LVCMOS25 "
  ;
inst "joystick<2>" "IOB",placed CIOB_X17Y83 H15  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:joystick_2_IBUF: PAD:joystick<2>:
         ISTANDARD::LVCMOS25 "
  ;
inst "joystick<3>" "IOB",placed CIOB_X17Y84 K19  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:joystick_3_IBUF: PAD:joystick<3>:
         ISTANDARD::LVCMOS25 "
  ;
inst "joystick<4>" "IOB",placed CIOB_X17Y82 J21  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:joystick_4_IBUF: PAD:joystick<4>:
         ISTANDARD::LVCMOS25 "
  ;
inst "timer_0_ext_clk" "IOB",placed LIOB_X0Y70 J34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:timer_0_ext_clk_IBUF: PAD:timer_0_ext_clk:
         ISTANDARD::LVCMOS25 "
  ;
inst "timer_1_ext_clk" "IOB",placed LIOB_X0Y69 K34  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:timer_1_ext_clk_IBUF: PAD:timer_1_ext_clk:
         ISTANDARD::LVCMOS25 "
  ;
inst "timer_0_pwm" "IOB",placed RIOB_X31Y19 AN14  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:timer_0_pwm_OBUF: PAD:timer_0_pwm:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "timer_1_pwm" "IOB",placed LIOB_X0Y66 M32  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:timer_1_pwm_OBUF: PAD:timer_1_pwm:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "ps2<0>" "IOB",placed RIOB_X31Y112 H9  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:ps2_0_IOBUF/IBUF: OUTBUF:ps2_0_IOBUF/OBUFT:
       PAD:ps2<0>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "ps2<1>" "IOB",placed RIOB_X31Y112 H10  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::0 INBUF:ps2_1_IOBUF/IBUF: OUTBUF:ps2_1_IOBUF/OBUFT:
       PAD:ps2<1>:
         ISTANDARD::LVCMOS25  DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW
       "
  ;
inst "lcd_rs" "IOB",placed RIOB_X31Y28 V7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_rs_OBUF: PAD:lcd_rs:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "lcd_rw" "IOB",placed RIOB_X31Y31 W6  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:lcd_rw_OBUF: PAD:lcd_rw:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "nreset" "IOB",placed RIOB_X31Y60 E7  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I_B OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF IINV:nreset_IBUF_inverter: INBUF:nreset_IBUF:
       PAD:nreset:
         ISTANDARD::LVCMOS25 "
  ;
inst "uart0_rx" "IOB",placed CIOB_X17Y34 AG15  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:uart0_rx_IBUF: PAD:uart0_rx:
         ISTANDARD::LVCMOS25 "
  ;
inst "uart0_tx" "IOB",placed CIOB_X17Y33 AF19  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF OUTBUF:uart0_tx_OBUF: PAD:uart0_tx:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "uart1_rx" "IOB",placed RIOB_X31Y13 AM11  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::#OFF INBUF:uart1_rx_IBUF: PAD:uart1_rx: PULL:ProtoComp74.PULL:
         ISTANDARD::LVCMOS25 "
  ;
inst "uart1_tx" "IOB",placed RIOB_X31Y15 AN12  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::#OFF OUSED::0 PADOUTUSED::#OFF
       PULLTYPE::KEEPER TUSED::#OFF OUTBUF:uart1_tx_OBUF: PAD:uart1_tx:
       PULL:ProtoComp75.PULL:
         DRIVE::12  OSTANDARD::LVCMOS25  SLEW::SLOW "
  ;
inst "switch<0>" "IOB",placed CIOB_X17Y86 J19  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_0_IBUF: PAD:switch<0>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<1>" "IOB",placed CIOB_X17Y88 L18  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_1_IBUF: PAD:switch<1>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<2>" "IOB",placed CIOB_X17Y86 K18  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_2_IBUF: PAD:switch<2>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<3>" "IOB",placed CIOB_X17Y89 H18  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_3_IBUF: PAD:switch<3>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<4>" "IOB",placed CIOB_X17Y89 H17  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_4_IBUF: PAD:switch<4>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<5>" "IOB",placed CIOB_X17Y88 K17  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_5_IBUF: PAD:switch<5>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<6>" "IOB",placed CIOB_X17Y87 G16  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_6_IBUF: PAD:switch<6>:
         ISTANDARD::LVCMOS25 "
  ;
inst "switch<7>" "IOB",placed CIOB_X17Y87 G15  ,
  cfg " DIFFI_INUSED::#OFF DIFF_TERM::#OFF IMUX::I OUSED::#OFF PADOUTUSED::#OFF
       PULLTYPE::#OFF TUSED::#OFF INBUF:switch_7_IBUF: PAD:switch<7>:
         ISTANDARD::LVCMOS25 "
  ;
inst "gpio_A_dir<0>_inv" "OLOGIC",placed IOI_X31Y9 OLOGIC_X2Y18  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<1>_inv" "OLOGIC",placed IOI_X31Y10 OLOGIC_X2Y20  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<2>_inv" "OLOGIC",placed IOI_X17Y40 OLOGIC_X1Y81  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<3>_inv" "OLOGIC",placed IOI_X17Y41 OLOGIC_X1Y82  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<0>_inv" "OLOGIC",placed IOI_X31Y7 OLOGIC_X2Y14  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<4>_inv" "OLOGIC",placed IOI_X31Y9 OLOGIC_X2Y19  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<1>_inv" "OLOGIC",placed IOI_X31Y14 OLOGIC_X2Y29  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<5>_inv" "OLOGIC",placed IOI_X31Y10 OLOGIC_X2Y21  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<2>_inv" "OLOGIC",placed IOI_X31Y18 OLOGIC_X2Y37  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<6>_inv" "OLOGIC",placed IOI_X17Y36 OLOGIC_X1Y73  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<3>_inv" "OLOGIC",placed IOI_X31Y12 OLOGIC_X2Y24  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_A_dir<7>_inv" "OLOGIC",placed IOI_X17Y45 OLOGIC_X1Y90  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_A_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<0>_inv" "OLOGIC",placed IOI_X31Y11 OLOGIC_X2Y23  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<4>_inv" "OLOGIC",placed IOI_X31Y7 OLOGIC_X2Y15  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<1>_inv" "OLOGIC",placed IOI_X31Y4 OLOGIC_X2Y8  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<5>_inv" "OLOGIC",placed IOI_X31Y14 OLOGIC_X2Y28  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<2>_inv" "OLOGIC",placed IOI_X31Y6 OLOGIC_X2Y12  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<6>_inv" "OLOGIC",placed IOI_X31Y18 OLOGIC_X2Y36  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<3>_inv" "OLOGIC",placed IOI_X31Y5 OLOGIC_X2Y11  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_B_dir<7>_inv" "OLOGIC",placed IOI_X31Y16 OLOGIC_X2Y32  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_B_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<0>_inv" "OLOGIC",placed IOI_X31Y33 OLOGIC_X2Y66  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<4>_inv" "OLOGIC",placed IOI_X31Y8 OLOGIC_X2Y17  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<1>_inv" "OLOGIC",placed IOI_X31Y17 OLOGIC_X2Y35  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<5>_inv" "OLOGIC",placed IOI_X31Y12 OLOGIC_X2Y25  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<2>_inv" "OLOGIC",placed IOI_X31Y15 OLOGIC_X2Y31  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<6>_inv" "OLOGIC",placed IOI_X31Y4 OLOGIC_X2Y9  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<3>_inv" "OLOGIC",placed IOI_X31Y11 OLOGIC_X2Y22  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_C_dir<7>_inv" "OLOGIC",placed IOI_X31Y16 OLOGIC_X2Y33  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_C_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<0>_inv" "OLOGIC",placed IOI_X0Y79 OLOGIC_X0Y159  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<4>_inv" "OLOGIC",placed IOI_X31Y19 OLOGIC_X2Y38  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<1>_inv" "OLOGIC",placed IOI_X0Y77 OLOGIC_X0Y155  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<5>_inv" "OLOGIC",placed IOI_X17Y39 OLOGIC_X1Y78  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<2>_inv" "OLOGIC",placed IOI_X0Y78 OLOGIC_X0Y157  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<6>_inv" "OLOGIC",placed IOI_X17Y37 OLOGIC_X1Y75  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<3>_inv" "OLOGIC",placed IOI_X0Y73 OLOGIC_X0Y147  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_D_dir<7>_inv" "OLOGIC",placed IOI_X31Y6 OLOGIC_X2Y13  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_D_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<0>_inv" "OLOGIC",placed IOI_X0Y72 OLOGIC_X0Y145  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<4>_inv" "OLOGIC",placed IOI_X0Y76 OLOGIC_X0Y153  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<1>_inv" "OLOGIC",placed IOI_X0Y68 OLOGIC_X0Y137  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<5>_inv" "OLOGIC",placed IOI_X0Y75 OLOGIC_X0Y151  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<2>_inv" "OLOGIC",placed IOI_X0Y70 OLOGIC_X0Y141  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<6>_inv" "OLOGIC",placed IOI_X0Y74 OLOGIC_X0Y149  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<3>_inv" "OLOGIC",placed IOI_X0Y69 OLOGIC_X0Y139  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_E_dir<7>_inv" "OLOGIC",placed IOI_X0Y71 OLOGIC_X0Y143  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_E_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<0>_inv" "OLOGIC",placed IOI_X0Y78 OLOGIC_X0Y156  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<0>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<4>_inv" "OLOGIC",placed IOI_X0Y66 OLOGIC_X0Y133  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<1>_inv" "OLOGIC",placed IOI_X0Y73 OLOGIC_X0Y146  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<1>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<5>_inv" "OLOGIC",placed IOI_X0Y67 OLOGIC_X0Y135  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<2>_inv" "OLOGIC",placed IOI_X0Y76 OLOGIC_X0Y152  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<2>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<6>_inv" "OLOGIC",placed IOI_X0Y79 OLOGIC_X0Y158  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<3>_inv" "OLOGIC",placed IOI_X0Y75 OLOGIC_X0Y150  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<3>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_F_dir<7>_inv" "OLOGIC",placed IOI_X0Y77 OLOGIC_X0Y154  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_F_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<4>_inv" "OLOGIC",placed IOI_X0Y74 OLOGIC_X0Y148  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<4>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<5>_inv" "OLOGIC",placed IOI_X0Y71 OLOGIC_X0Y142  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<5>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<6>_inv" "OLOGIC",placed IOI_X0Y72 OLOGIC_X0Y144  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<6>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "gpio_G_dir<7>_inv" "OLOGIC",placed IOI_X0Y68 OLOGIC_X0Y136  ,
  cfg " CLKINV::#OFF D1INV::#OFF D2INV::#OFF INIT_OQ::#OFF INIT_TQ::#OFF
       MISR_CLK_SELECT::#OFF MISR_ENABLE::#OFF MISR_ENABLE_FDBK::#OFF O1USED::#OFF
       OCEUSED::#OFF ODDR_CLK_EDGE::#OFF OMUX::#OFF OREVUSED::#OFF OSRUSED::#OFF
       OUTFFTYPE::#OFF SRTYPE_OQ::#OFF SRTYPE_TQ::#OFF SRVAL_OQ::#OFF SRVAL_TQ::#OFF
       T1INV::T1_B T1USED:gpio_G_dir<7>_inv1_INV_0:0 T2INV::#OFF TCEUSED::#OFF
       TDDR_CLK_EDGE::#OFF TFFTYPE::#OFF TMUX::T1 TREVUSED::#OFF TSRUSED::#OFF
        _ROUTETHROUGH:D1:OQ "
  ;
inst "processor/program/ram_1024_x_18" "RAMB18X2",placed BRAM_X26Y55 RAMB36_X1Y11  ,
  cfg " CLKALINV::CLKAL CLKAUINV::#OFF CLKBLINV::CLKBL_B CLKBUINV::#OFF
       DOA_REG_L::0 DOA_REG_U::#OFF DOB_REG_L::0 DOB_REG_U::#OFF ENALINV::ENAL
       ENAUINV::#OFF ENBLINV::ENBL_B ENBUINV::#OFF READ_WIDTH_A_L::18 READ_WIDTH_A_U::#OFF
       READ_WIDTH_B_L::0 READ_WIDTH_B_U::#OFF REGCLKALINV::REGCLKAL REGCLKAUINV::#OFF
       REGCLKBLINV::REGCLKBL_B REGCLKBUINV::#OFF SAVEDATA_L::FALSE SAVEDATA_U::#OFF
       SSRALINV::SSRAL SSRAUINV::#OFF SSRBLINV::SSRBL_B SSRBUINV::#OFF WRITE_MODE_A_L::WRITE_FIRST
       WRITE_MODE_A_U::#OFF WRITE_MODE_B_L::WRITE_FIRST WRITE_MODE_B_U::#OFF
       WRITE_WIDTH_A_L::18 WRITE_WIDTH_A_U::#OFF WRITE_WIDTH_B_L::0 WRITE_WIDTH_B_U::#OFF
       RAMB18X2_LOWER:processor/program/ram_1024_x_18:
         INITP_00_L::00000000000002CEDEDDDDDDDDDD2888E4D28B8D38DDD3A82838888888888888
        INITP_01_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07_L::C000000000000000000000000000000000000000000000000000000000000000
        INIT_00_L::C0C000A6C0C60030C0C000D4C0C5003AC0C20000C0C00064C0C1002DC0020001
        INIT_01_L::4210CF00CE010F030E00C001C0E10025C01200FFC0620010C0CA0011C0C70018
        INIT_02_L::40C98001C0E00000142F2120143921041447210141E0401DC20302020202A280
        INIT_03_L::4044C06080014060544020014061A000C0C900000F0C4036C062001150354010
        INIT_04_L::545C2008545A200454582002545620014011A000C0610000C0620010C060002A
        INIT_05_L::4064CE0A40640E0E40648E0A40648E014064CE015462204054602020545E2010
        INIT_06_L::00000000000000000000000000000000000000000000A00040640E0040640E06
        INIT_07_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_09_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_11_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_12_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F_L::4025000000000000000000000000000000000000000000000000000000000000
        INIT_A_L::000000000  INIT_B_L::000000000  SRVAL_A_L::000000000 
       SRVAL_B_L::000000000 "
  ;
inst "processor/internal_mem/ram_2048_x_9" "RAMB18X2",placed BRAM_X5Y45 RAMB36_X0Y9  ,
  cfg " CLKALINV::CLKAL CLKAUINV::#OFF CLKBLINV::CLKBL CLKBUINV::#OFF DOA_REG_L::0
       DOA_REG_U::#OFF DOB_REG_L::0 DOB_REG_U::#OFF ENALINV::ENAL ENAUINV::#OFF
       ENBLINV::ENBL ENBUINV::#OFF READ_WIDTH_A_L::9 READ_WIDTH_A_U::#OFF
       READ_WIDTH_B_L::9 READ_WIDTH_B_U::#OFF REGCLKALINV::REGCLKAL REGCLKAUINV::#OFF
       REGCLKBLINV::REGCLKBL REGCLKBUINV::#OFF SAVEDATA_L::FALSE SAVEDATA_U::#OFF
       SSRALINV::SSRAL SSRAUINV::#OFF SSRBLINV::SSRBL SSRBUINV::#OFF WRITE_MODE_A_L::WRITE_FIRST
       WRITE_MODE_A_U::#OFF WRITE_MODE_B_L::WRITE_FIRST WRITE_MODE_B_U::#OFF
       WRITE_WIDTH_A_L::9 WRITE_WIDTH_A_U::#OFF WRITE_WIDTH_B_L::9 WRITE_WIDTH_B_U::#OFF
       RAMB18X2_LOWER:processor/internal_mem/ram_2048_x_9:
         INITP_00_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_01_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_02_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_03_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_04_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_05_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_06_L::0000000000000000000000000000000000000000000000000000000000000000
        INITP_07_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_00_L::00000000000000000000000000000000000000000000000000000000000000AA
        INIT_01_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_02_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_03_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_04_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_05_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_06_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_07_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_08_L::00000000000000000000000000000000000000000000000000000000000000F0
        INIT_09_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_0F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_10_L::657473616E206F7420410074736B657420797A737772656970206A6F6D206F54
        INIT_11_L::00000000000000000000000000007C20206963657A72742069206F4E00796E70
        INIT_12_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_13_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_14_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_15_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_16_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_17_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_18_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_19_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_1F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_20_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_21_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_22_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_23_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_24_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_25_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_26_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_27_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_28_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_29_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_2F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_30_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_31_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_32_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_33_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_34_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_35_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_36_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_37_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_38_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_39_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3A_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3B_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3C_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3D_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3E_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_3F_L::0000000000000000000000000000000000000000000000000000000000000000
        INIT_A_L::000000000  INIT_B_L::000000000  SRVAL_A_L::000000000 
       SRVAL_B_L::000000000 "
  ;
inst "clk_IBUF_BUFG" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y0  ,
  cfg " BUFG:clk_IBUF_BUFG: "
  ;
inst "timer_0/iclk_BUFG" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y1  ,
  cfg " BUFG:timer_0/iclk_BUFG: "
  ;
inst "timer_1/iclk_BUFG" "BUFG",placed CLK_BUFGMUX_X47Y66 BUFGCTRL_X0Y31  ,
  cfg " BUFG:timer_1/iclk_BUFG: "
  ;
inst "timer_0/sTSR_2_not0001" "SLICEL",placed CLBLL_X2Y53 SLICE_X2Y53  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/sTSR_2_not00011:#LUT:O6=(A4*(A3*(~A1*(~A2*~A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timer_0/prescaler_cnt_cmp_eq0000_inv" "SLICEL",placed CLBLL_X2Y25 SLICE_X3Y25  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/prescaler_cnt_cmp_eq0000_inv1_INV_0:#LUT:O6=~A1
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/prescaler_ovf<7>" "SLICEL",placed CLBLM_X3Y28 SLICE_X4Y28  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mrom_prescaler_ovf_mux000041:#LUT:O6=((~A5*(((~A3*A1)+A3)*A2))+(A5*((~A3*(A1*~A2))+(A3*~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/prescaler_ovf_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mrom_prescaler_ovf_mux000051:#LUT:O6=((~A5*(~A3*(A1*A2)))+(A5*((~A3*(A1*~A2))+(A3*~A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/prescaler_ovf_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mrom_prescaler_ovf_mux000061:#LUT:O6=((~A3*(A5*(A6*~A4)))+(A3*((~A5*(A6*~A4))+(A5*~A6))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_0/prescaler_ovf_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/Mrom_prescaler_ovf_mux000071:#LUT:O6=(A3*((~A5*A6)+(A5*(~A6*A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/prescaler_ovf_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/stack_read_address<7>" "SLICEL",placed CLBLM_X3Y47 SLICE_X4Y47  ,
  cfg " A5LUT::#OFF A6LUT:processor/Msub_stack_read_address_xor<6>11:#LUT:O6=((~A4*((~A6*(~A1*~A3))+(A6*(A1+A3))))+(A4*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:processor/Msub_stack_read_address_xor<7>11:#LUT:O6=((~A2*((~A6*(~A4*(~A5*~A1)))+(A6*(A4+(A5+A1)))))+(A2*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "timer_0/bTSR<1>" "SLICEL",placed CLBLM_X3Y52 SLICE_X4Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0/bTSR_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_0_register_input<15>" "SLICEL",placed CLBLM_X3Y53 SLICE_X4Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_register_input_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_register_input_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_register_input_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_register_input_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0/TR<3>" "SLICEL",placed CLBLM_X3Y55 SLICE_X4Y55  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TR_mux0000<0>1:#LUT:O6=((~A2*(A1*((~A3*~A4)+(A3*~A5))))+(A2*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/TR_mux0000<1>1:#LUT:O6=((~A2*(A1*((~A3*~A4)+(A3*~A6))))+(A2*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/TR_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/TR_mux0000<2>1:#LUT:O6=((~A3*(A5*((~A6*~A2)+(A6*~A1))))+(A3*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_0/TR_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR_mux0000<3>1:#LUT:O6=((~A6*(A5*((~A4*~A2)+(A4*~A1))))+(A6*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/TR_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_0/sTSR<0>" "SLICEL",placed CLBLM_X3Y56 SLICE_X4Y56  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TR_cmp_eq000138:#LUT:O6=(A4*(A3*(A5*(A2*(A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timer_0/sTSR_0_mux00001:#LUT:O6=((~A1*A3)+(A1*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/sTSR_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/TR_cmp_eq000138_SW0:#LUT:O6=(A5*(A4*(A1*(A2*(A3*A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timer_0/TR_cmp_eq000126:#LUT:O6=(A5*(A1*(A2*(A4*(A3*A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:C:CMUX
       "
  ;
inst "timer_0/prescaler_ovf<3>" "SLICEL",placed CLBLM_X3Y28 SLICE_X5Y28  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mrom_prescaler_ovf_mux000011:#LUT:O6=((~A5*((A2*A1)+A3))+(A5*(~A1+~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/prescaler_ovf_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mrom_prescaler_ovf_mux0000111:#LUT:O6=((~A1*(A3+(A5*A2)))+(A1*(A3@A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/prescaler_ovf_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mrom_prescaler_ovf_mux000021:#LUT:O6=((~A5*(A6*(A4@~A3)))+(A5*(~A6+~A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_0/prescaler_ovf_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/Mrom_prescaler_ovf_mux000032:#LUT:O6=(A5*((~A6*(A3+A4))+(A6*~A3)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/prescaler_ovf_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/stack_read_address<3>" "SLICEL",placed CLBLM_X3Y46 SLICE_X5Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/Msub_stack_read_address_xor<4>111:#LUT:O6=(A6+(A2+((~A5*A3)+A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/Msub_stack_read_address_xor<5>11:#LUT:O6=((~A6*~A4)@A1)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/Msub_stack_read_address_xor<3>11:#LUT:O6=((~A3*((~A2*((~A4*(~A1*~A5))+(A4*(A1+A5))))+(A2*A4)))+(A3*((~A2*~A1)@A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/bTSR_1_and0000_inv" "SLICEL",placed CLBLM_X3Y52 SLICE_X5Y52  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/bTSR_2_and0000_inv1:#LUT:O6=(~A4+~A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timer_0/bTSR_1_and0000_inv1:#LUT:O6=(~A4+~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "timer_0/TR<15>" "SLICEL",placed CLBLM_X3Y53 SLICE_X5Y53  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TR_mux0000<12>1:#LUT:O6=((~A5*(A3*((~A4*~A6)+(A4*~A2))))+(A5*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TR_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/TR_mux0000<13>1:#LUT:O6=((~A5*(A1*((~A3*~A6)+(A3*~A2))))+(A5*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/TR_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/TR_mux0000<14>1:#LUT:O6=((~A3*(A2*((~A5*~A1)+(A5*~A4))))+(A3*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_0/TR_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR_mux0000<15>1:#LUT:O6=((~A5*(A3*((~A6*~A1)+(A6*~A4))))+(A5*A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/TR_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_0/TR<11>" "SLICEL",placed CLBLM_X3Y55 SLICE_X5Y55  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TR_mux0000<8>1:#LUT:O6=((~A2*(A1*((~A5*~A3)+(A5*~A4))))+(A2*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TR_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/TR_mux0000<9>1:#LUT:O6=((~A6*(A2*((~A1*~A3)+(A1*~A4))))+(A6*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/TR_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/TR_mux0000<10>1:#LUT:O6=((~A6*(A1*((~A4*~A5)+(A4*~A2))))+(A6*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_0/TR_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR_mux0000<11>1:#LUT:O6=((~A6*(A5*((~A3*~A2)+(A3*~A1))))+(A6*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/TR_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_0/TR<7>" "SLICEL",placed CLBLM_X3Y56 SLICE_X5Y56  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TR_mux0000<4>1:#LUT:O6=((~A2*(A1*((~A4*~A3)+(A4*~A6))))+(A2*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TR_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/TR_mux0000<5>1:#LUT:O6=((~A2*(A1*((~A4*~A3)+(A4*~A6))))+(A2*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/TR_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/TR_mux0000<6>1:#LUT:O6=((~A3*(A2*((~A6*~A5)+(A6*~A1))))+(A3*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_0/TR_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR_mux0000<7>1:#LUT:O6=((~A3*(A4*((~A6*~A5)+(A6*~A1))))+(A3*A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/TR_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_0/prescaler_ovf<13>" "SLICEL",placed CLBLL_X4Y29 SLICE_X6Y29  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mrom_prescaler_ovf_mux000081:#LUT:O6=((~A1*(A3*A5))+(A1*((~A3*A5)+(A3*(~A5*A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/prescaler_ovf_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mrom_prescaler_ovf_mux000091:#LUT:O6=(A5*((~A4*(~A1*A3))+(A4*(A1*~A3))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/prescaler_ovf_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_0/Mrom_prescaler_ovf_mux0000121:#LUT:O6=(A6*(A2*(A3*~A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_0/prescaler_ovf_12:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/Mrom_prescaler_ovf_mux0000131:#LUT:O6=(A3*(A2*(A5*~A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/prescaler_ovf_13:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/stack_read_address<0>" "SLICEL",placed CLBLL_X4Y45 SLICE_X6Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/Msub_stack_read_address_xor<0>11:#LUT:O6=(A4@~A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/stack_read_address<1>" "SLICEL",placed CLBLL_X4Y46 SLICE_X6Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/Msub_stack_read_address_xor<1>11:#LUT:O6=(((~A5*~A4)+A5)@A1)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "processor/RAM_address_to_mem<4>" "SLICEL",placed CLBLL_X4Y47 SLICE_X6Y47  ,
  cfg " A5LUT::#OFF A6LUT:processor/Mcount_stack_ptr_lut<0>:#LUT:O6=((~A1*(A4*(A3*(A6*(A2*~A5)))))+(A1*(~A4+(~A3+(~A6+(~A2+A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/stack_write_strobe_SW0:#LUT:O6=(~A3+(A5+(A6+~A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/RAM_address_to_mem<1>1:#LUT:O6=((~A5*(A1*~A6))+(A5*(A1+A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/RAM_address_to_mem<4>1:#LUT:O6=((~A2*(A5*~A6))+(A2*(A5+A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/RAM_page_to_mem<0>" "SLICEL",placed CLBLL_X4Y48 SLICE_X6Y48  ,
  cfg " A5LUT::#OFF A6LUT:processor/RAM_page_to_mem<1>1:#LUT:O6=(A5+A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/RAM_address_to_mem<5>1:#LUT:O6=((~A3*(A4*~A6))+(A3*(A4+A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/RAM_page_to_mem<0>1:#LUT:O6=(A1+A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/RAM_wr_enable_to_mem" "SLICEL",placed CLBLL_X4Y49 SLICE_X6Y49  ,
  cfg " A5LUT::#OFF A6LUT:processor/RAM_wr_enable_to_mem1:#LUT:O6=(A2+(A3*(A5*(A6*(A4*~A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/bTSR<2>" "SLICEL",placed CLBLL_X4Y52 SLICE_X6Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0/bTSR_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_0/sTSR_0_not0001" "SLICEL",placed CLBLL_X4Y53 SLICE_X6Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/sTSR_2_not000111:#LUT:O6=(~A3*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/bTSR_0_and0000_inv" "SLICEL",placed CLBLL_X4Y57 SLICE_X6Y57  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/bTSR_0_and0000_inv1:#LUT:O6=(~A5+~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timer_0/prescaler_ovf<15>" "SLICEL",placed CLBLL_X4Y29 SLICE_X7Y29  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/Mrom_prescaler_ovf_mux0000921:#LUT:O6=(~A4*(A3*(~A1*A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/prescaler_ovf_14:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_0/Mrom_prescaler_ovf_mux0000311:#LUT:O6=(~A1*(A3*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_0/prescaler_ovf_15:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "N124" "SLICEL",placed CLBLL_X4Y44 SLICE_X7Y44  ,
  cfg " A5LUT::#OFF A6LUT:processor/stack_ptr_or0000:#LUT:O6=(A6*(A2*(~A1*(A5*(A4*~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/stack_ptr_or0000_SW0:#LUT:O6=((~A3*(~A5+(A2+(A4+~A6))))+(A3*(A2+(A4+~A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "processor/stack_write_strobe_inv" "SLICEL",placed CLBLL_X4Y45 SLICE_X7Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/stack_write_strobe_inv2:#LUT:O6=(~A3+(~A2+(A4+(~A6+(~A1+A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "processor/stack_read_address<4>" "SLICEL",placed CLBLL_X4Y46 SLICE_X7Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/stack_write_strobe_SW1:#LUT:O6=(~A4*A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/Msub_stack_read_address_xor<2>11:#LUT:O6=((~A2*((~A1*(~A4+A5))+(A1*(A4*~A5))))+(A2*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/Msub_stack_read_address_xor<4>12:#LUT:O6=((~A1*(~A6*(~A5*((~A2+(A2*A3))*~A4))))+(A1*(A6+(A5+((A2*~A3)+A4)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/RAM_address_to_mem<2>" "SLICEL",placed CLBLL_X4Y47 SLICE_X7Y47  ,
  cfg " A5LUT::#OFF A6LUT:processor/RAM_address_to_mem<0>1:#LUT:O6=((~A3*(A6*~A1))+(A3*(A6+A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/RAM_address_to_mem<3>1:#LUT:O6=((~A4*(A5*~A1))+(A4*(A5+A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/RAM_address_to_mem<2>1:#LUT:O6=((~A1*(A2*~A6))+(A1*(A2+A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
        _ROUTETHROUGH:B:BMUX "
  ;
inst "processor/RAM_page_to_mem<2>" "SLICEL",placed CLBLL_X4Y48 SLICE_X7Y48  ,
  cfg " A5LUT::#OFF A6LUT:processor/RAM_address_to_mem<6>1:#LUT:O6=((~A1*(A5*~A6))+(A1*(A5+A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/RAM_address_to_mem<7>1:#LUT:O6=((~A1*(A4*~A3))+(A1*(A4+A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/stack_write_strobe:#LUT:O6=(A4*(A3*(~A2*(A5*(A1*~A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/RAM_page_to_mem<2>1:#LUT:O6=(A4+A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "timer_0/TSR<2>" "SLICEL",placed CLBLL_X4Y52 SLICE_X7Y52  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TSR_2_mux00001_INV_0:#LUT:O6=~A1
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TSR_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_0_interrupt_compare<3>" "SLICEL",placed CLBLL_X4Y53 SLICE_X7Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_interrupt_compare_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_interrupt_compare_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_interrupt_compare_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_interrupt_compare_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_overflow_compare<3>" "SLICEL",placed CLBLL_X4Y54 SLICE_X7Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_overflow_compare_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_overflow_compare_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_overflow_compare_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_overflow_compare_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_register_input<3>" "SLICEL",placed CLBLL_X4Y55 SLICE_X7Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_register_input_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_register_input_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_register_input_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_register_input_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timers_tmp_rd_mux0000<2>5" "SLICEL",placed CLBLL_X4Y56 SLICE_X7Y56  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<2>20:#LUT:O6=((~A4*(~A1*A3))+(A4*(~A1*(A2*(~A5*~A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<2>5:#LUT:O6=((~A3*(A2*(A5*A6)))+(A3*(((~A2*~A6)+A2)*A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timer_0/bTSR<0>" "SLICEL",placed CLBLL_X4Y57 SLICE_X7Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0/bTSR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "edges_detected<15>" "SLICEL",placed CLBLL_X4Y60 SLICE_X7Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:edges_detected_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:edges_detected_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:edges_detected_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:edges_detected_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" "SLICEM",placed CLBLM_X6Y6 SLICE_X8Y6  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_8:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_8:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" "SLICEM",placed CLBLM_X6Y7 SLICE_X8Y7  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_7:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "timer_0/sTSR_1_not0001" "SLICEL",placed CLBLM_X6Y52 SLICE_X8Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/sTSR_1_not00011:#LUT:O6=(A2*(~A3*((~A5*~A4)+(A5*~A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/TR_not0001" "SLICEL",placed CLBLM_X6Y53 SLICE_X8Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/TR_not00011:#LUT:O6=((~A6*A2)+(A6*~A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_0_interrupt_compare<7>" "SLICEL",placed CLBLM_X6Y54 SLICE_X8Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_interrupt_compare_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_interrupt_compare_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_interrupt_compare_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_interrupt_compare_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_register_input<7>" "SLICEL",placed CLBLM_X6Y56 SLICE_X8Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_register_input_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_register_input_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_register_input_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_register_input_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_F_out<3>" "SLICEL",placed CLBLM_X6Y62 SLICE_X8Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_F_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_F_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_F_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_F_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_G_out<7>" "SLICEL",placed CLBLM_X6Y63 SLICE_X8Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_G_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_G_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_G_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_G_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_rx/kcuart/purge" "SLICEL",placed CLBLM_X6Y6 SLICE_X9Y6  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:inst_wbs_uart/inst_uart_rx/kcuart/purge_lut:#LUT:O6=(~A2*A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbs_uart/inst_uart_rx/kcuart/purge_reg:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "timer_0_interrupt_compare<15>" "SLICEL",placed CLBLM_X6Y51 SLICE_X9Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_interrupt_compare_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_interrupt_compare_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_interrupt_compare_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_interrupt_compare_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0/TSR<1>" "SLICEL",placed CLBLM_X6Y52 SLICE_X9Y52  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TSR_1_mux00001_INV_0:#LUT:O6=~A3
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TSR_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_0_overflow_compare<7>" "SLICEL",placed CLBLM_X6Y54 SLICE_X9Y54  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/a_update_TR_and00011:#LUT:O6=(~A6*(~A4+~A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0_overflow_compare_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_overflow_compare_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_overflow_compare_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_overflow_compare_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "gpio_F_out<7>" "SLICEL",placed CLBLM_X6Y62 SLICE_X9Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_F_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_F_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_F_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_F_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_G_out<3>" "SLICEL",placed CLBLM_X6Y63 SLICE_X9Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_G_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_G_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_G_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_G_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" "SLICEM",placed CLBLM_X7Y7 SLICE_X10Y7  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" "SLICEM",placed CLBLM_X7Y8 SLICE_X10Y8  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/valid_delay16_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/valid_data_reg_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "timer_0/i_timer_pwm" "SLICEL",placed CLBLM_X7Y49 SLICE_X10Y49  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/i_timer_pwm_mux00001:#LUT:O6=((~A3*~A2)+(A3*(~A1*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/i_timer_pwm:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_0/i_timer_pwm_not0001" "SLICEL",placed CLBLM_X7Y50 SLICE_X10Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/i_timer_pwm_not00011:#LUT:O6=(~A4*(A1*((~A5*(A2+A6))+(A5*(A3+(A2+A6))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_0_interrupt_compare<11>" "SLICEL",placed CLBLM_X7Y52 SLICE_X10Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_interrupt_compare_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_interrupt_compare_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_interrupt_compare_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_interrupt_compare_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0/s_update_TR" "SLICEL",placed CLBLM_X7Y53 SLICE_X10Y53  ,
  cfg " A5LUT::#OFF A6LUT:timer_0_overflow_compare_not00011:#LUT:O6=(A1*(A4*(~A3*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/s_update_TR:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC  _ROUTETHROUGH:A:AMUX "
  ;
inst "timer_0/a_update_TR" "SLICEL",placed CLBLM_X7Y54 SLICE_X10Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0/a_update_TR:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:in_port_reg_mux0000<7>_wg_lut<5>_SW3:#LUT:O6=(~A4+(~A3+(A2+(~A5+A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "timers_tmp_wr<7>" "SLICEL",placed CLBLM_X7Y56 SLICE_X10Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timers_tmp_wr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timers_tmp_wr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timers_tmp_wr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timers_tmp_wr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timers_tmp_rd_mux0000<3>5" "SLICEL",placed CLBLM_X7Y57 SLICE_X10Y57  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<3>20:#LUT:O6=((~A3*(~A4*A5))+(A3*(~A4*(A2*(~A1*~A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<3>5:#LUT:O6=((~A2*(A3*(A1*A4)))+(A2*(((~A3*~A4)+A3)*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "int_ext_ready<15>" "SLICEL",placed CLBLM_X7Y58 SLICE_X10Y58  ,
  cfg " A5LUT::#OFF A6LUT:int_ext_ready_12_mux00001:#LUT:O6=((~A4*(~A5*~A2))+(A4*(A5*~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_ext_ready_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:int_ext_ready_13_mux00001:#LUT:O6=((~A1*(~A4*~A3))+(A1*(A4*~A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_ext_ready_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_ext_ready_14_mux00001:#LUT:O6=((~A4*(~A1*~A3))+(A4*(A1*~A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_ext_ready_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_ext_ready_15_mux00001:#LUT:O6=((~A4*(~A5*~A3))+(A4*(A5*~A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_ext_ready_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_F_dir<3>" "SLICEL",placed CLBLM_X7Y59 SLICE_X10Y59  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_F_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_F_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_F_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_F_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_F_dir_not0001" "SLICEL",placed CLBLM_X7Y60 SLICE_X10Y60  ,
  cfg " A5LUT::#OFF A6LUT:gpio_F_dir_not00011:#LUT:O6=(A3*(~A5*(A2*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "gpio_E_dir<3>" "SLICEL",placed CLBLM_X7Y63 SLICE_X10Y63  ,
  cfg " A5LUT::#OFF A6LUT:gpio_G_out_not00011:#LUT:O6=(A1*(A3*(~A6*A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:gpio_E_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_E_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_E_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_E_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "timer_0_interrupt_compare_not0001" "SLICEL",placed CLBLM_X7Y49 SLICE_X11Y49  ,
  cfg " A5LUT::#OFF A6LUT:timer_0_interrupt_compare_not00011:#LUT:O6=(A2*(A5*(A4*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0_overflow_compare<15>" "SLICEL",placed CLBLM_X7Y50 SLICE_X11Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_overflow_compare_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_overflow_compare_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_overflow_compare_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_overflow_compare_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_overflow_compare<11>" "SLICEL",placed CLBLM_X7Y52 SLICE_X11Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_overflow_compare_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_overflow_compare_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_overflow_compare_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_overflow_compare_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_register_input<11>" "SLICEL",placed CLBLM_X7Y54 SLICE_X11Y54  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/s_update_TR_not00011:#LUT:O6=(A5+A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0_register_input_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_register_input_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_register_input_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_register_input_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "timers_tmp_wr<3>" "SLICEL",placed CLBLM_X7Y56 SLICE_X11Y56  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_wr_not00011:#LUT:O6=(A1*(~A4*(~A2*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timers_tmp_wr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timers_tmp_wr_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timers_tmp_wr_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timers_tmp_wr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timers_tmp_rd_mux0000<1>5" "SLICEL",placed CLBLM_X7Y57 SLICE_X11Y57  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<1>20:#LUT:O6=((~A3*(~A4*A5))+(A3*(~A4*(A2*(~A1*~A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<1>5:#LUT:O6=((~A3*(A2*(A1*A4)))+(A3*(((~A2*~A4)+A2)*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "edges_detected<31>" "SLICEL",placed CLBLM_X7Y59 SLICE_X11Y59  ,
  cfg " A5LUT::#OFF A6LUT:edges_detected_28_mux00001_INV_0:#LUT:O6=~A4
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:edges_detected_28:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:edges_detected_29_mux00001_INV_0:#LUT:O6=~A4
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:edges_detected_29:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:edges_detected_30_mux00001_INV_0:#LUT:O6=~A5
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:edges_detected_30:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:edges_detected_31_mux00001_INV_0:#LUT:O6=~A5
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:edges_detected_31:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_F_dir<7>" "SLICEL",placed CLBLM_X7Y60 SLICE_X11Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_F_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_F_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_F_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_F_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_F_out_not0001" "SLICEL",placed CLBLM_X7Y61 SLICE_X11Y61  ,
  cfg " A5LUT::#OFF A6LUT:gpio_F_out_not00011:#LUT:O6=(A1*(~A4*(A3*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "gpio_E_dir<7>" "SLICEL",placed CLBLM_X7Y62 SLICE_X11Y62  ,
  cfg " A5LUT::#OFF A6LUT:gpio_E_dir_not00011:#LUT:O6=(A1*(~A3*(~A2*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:gpio_E_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_E_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_E_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_E_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_E_out<7>" "SLICEL",placed CLBLM_X7Y63 SLICE_X11Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_E_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_E_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_E_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_E_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_E_out<3>" "SLICEL",placed CLBLM_X7Y64 SLICE_X11Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_E_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_E_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_E_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_E_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timers_tmp_rd_mux0000<0>5" "SLICEL",placed CLBLM_X9Y57 SLICE_X12Y57  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<0>20:#LUT:O6=((~A1*(~A4*A5))+(A1*(~A4*(A2*(~A6*~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<0>5:#LUT:O6=((~A2*(A4*(A1*A3)))+(A2*(((~A4*~A3)+A4)*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "gpio_G_dir<3>" "SLICEL",placed CLBLM_X9Y61 SLICE_X12Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_G_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_G_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_G_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_G_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbs_uart/baud_count<11>" "SLICEL",placed CLBLM_X9Y3 SLICE_X13Y3  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/baud_count_mux0000<7>1:#LUT:O6=(A4*(~A2*(~A5+(~A1+(~A3+~A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/baud_count_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/baud_count_mux0000<6>1:#LUT:O6=(A4*(~A2*(~A5+(~A1+(~A3+~A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbs_uart/baud_count_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/baud_count_mux0000<5>1:#LUT:O6=(A6*(~A4*(~A3+(~A2+(~A5+~A1)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/baud_count_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/baud_count_mux0000<4>1:#LUT:O6=(A2*(~A4*(~A3+(~A6+(~A5+~A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/baud_count_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "timers_tmp_rd_mux0000<6>5" "SLICEL",placed CLBLM_X9Y54 SLICE_X13Y54  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<6>20:#LUT:O6=((~A3*(~A1*A5))+(A3*(~A1*(A2*(~A6*~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<6>5:#LUT:O6=((~A1*(A2*(A3*A5)))+(A1*(((~A2*~A5)+A2)*A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timers_tmp_rd_mux0000<5>5" "SLICEL",placed CLBLM_X9Y55 SLICE_X13Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<5>20:#LUT:O6=((~A5*(~A3*A6))+(A5*(~A3*(A2*(~A4*~A1)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timers_tmp_rd_mux0000<5>5:#LUT:O6=((~A5*(A2*(A4*A1)))+(A5*(((~A2*~A1)+A2)*A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/TSR<0>" "SLICEL",placed CLBLM_X9Y57 SLICE_X13Y57  ,
  cfg " A5LUT::#OFF A6LUT:timer_0/TSR_0_mux00001_INV_0:#LUT:O6=~A6
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_0/TSR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "gpio_G_dir<7>" "SLICEL",placed CLBLM_X9Y61 SLICE_X13Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_G_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_G_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_G_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:gpio_G_dir_not00011:#LUT:O6=(A6*(A2*(~A3*A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:gpio_G_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:D:DMUX "
  ;
inst "inst_wbs_uart/baud_count<15>" "SLICEL",placed CLBLL_X10Y5 SLICE_X14Y5  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/baud_count_mux0000<3>1:#LUT:O6=(A2*(~A1*(~A3+(~A4+(~A6+~A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/baud_count_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/baud_count_mux0000<2>1:#LUT:O6=(A2*(~A4*(~A1+(~A3+(~A6+~A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbs_uart/baud_count_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/baud_count_mux0000<1>1:#LUT:O6=(A4*(~A6*(~A5+(~A2+(~A1+~A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/baud_count_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/baud_count_mux0000<0>1:#LUT:O6=(A5*(~A2*(~A6+(~A4+(~A1+~A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/baud_count_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/en_16_x_baud" "SLICEL",placed CLBLL_X10Y11 SLICE_X14Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:inst_wbs_uart/en_16_x_baud:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "timer_0_config<3>" "SLICEL",placed CLBLL_X10Y39 SLICE_X14Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_config_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_config_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_config_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_config_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_0_config_not0001" "SLICEL",placed CLBLL_X10Y45 SLICE_X14Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0_config_not00011:#LUT:O6=(A5*(~A3*(A4*A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timers_tmp_rd_mux0000<3>38" "SLICEL",placed CLBLL_X10Y59 SLICE_X14Y59  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<1>38:#LUT:O6=((~A3*((~A2*(A6*(A1*~A4)))+(A2*(((~A6*A4)+A6)*A1))))+(A3*((~A2*(((~A6*~A1)+A6)*~A4))+(A2*((~A6*(A1@~A4))+(A6*(A1+~A4)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<6>38:#LUT:O6=((~A3*((~A2*(A5*(A1*~A4)))+(A2*(((~A5*A4)+A5)*A1))))+(A3*((~A2*(((~A5*~A1)+A5)*~A4))+(A2*((~A5*(A1@~A4))+(A5*(A1+~A4)))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<4>38:#LUT:O6=((~A1*((~A5*(A4*(A6*~A2)))+(A5*(((~A4*A2)+A4)*A6))))+(A1*((~A5*(((~A4*~A6)+A4)*~A2))+(A5*((~A4*(A6@~A2))+(A4*(A6+~A2)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timers_tmp_rd_mux0000<3>38:#LUT:O6=((~A3*((~A5*(A4*(A6*~A2)))+(A5*(((~A4*A2)+A4)*A6))))+(A3*((~A5*(((~A4*~A6)+A4)*~A2))+(A5*((~A4*(A6@~A2))+(A4*(A6+~A2)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:D:DMUX
       "
  ;
inst "timer_1_interrupt_compare<3>" "SLICEL",placed CLBLL_X10Y62 SLICE_X14Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_interrupt_compare_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_interrupt_compare_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_interrupt_compare_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_interrupt_compare_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_register_input<3>" "SLICEL",placed CLBLL_X10Y63 SLICE_X14Y63  ,
  cfg " A5LUT::#OFF A6LUT:gpio_E_out_not00011:#LUT:O6=(A2*(~A3*(~A1*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1_register_input_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_register_input_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_register_input_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_register_input_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "timer_1_register_input<7>" "SLICEL",placed CLBLL_X10Y64 SLICE_X14Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_register_input_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_register_input_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_register_input_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_register_input_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/sTSR<0>" "SLICEL",placed CLBLL_X10Y65 SLICE_X14Y65  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_cmp_eq000138:#LUT:O6=(A5*(A4*(A1*(A2*(A6*A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timer_1/sTSR_0_mux00001:#LUT:O6=((~A3*A2)+(A3*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/sTSR_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "timer_1/prescaler_clk" "SLICEL",placed CLBLL_X10Y67 SLICE_X14Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/prescaler_clk_not00011_INV_0:#LUT:O6=~A4
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/prescaler_clk:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "timer_1/TR<3>" "SLICEL",placed CLBLL_X10Y68 SLICE_X14Y68  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_mux0000<0>1:#LUT:O6=((~A5*(A3*((~A6*~A2)+(A6*~A4))))+(A5*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/TR_mux0000<1>1:#LUT:O6=((~A5*(A1*((~A6*~A2)+(A6*~A4))))+(A5*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/TR_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/TR_mux0000<2>1:#LUT:O6=((~A3*(A6*((~A1*~A4)+(A1*~A2))))+(A3*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_1/TR_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TR_mux0000<3>1:#LUT:O6=((~A3*(A1*((~A5*~A4)+(A5*~A2))))+(A3*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/TR_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_count<3>" "SLICEL",placed CLBLL_X10Y2 SLICE_X15Y2  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/baud_count_mux0000<15>1:#LUT:O6=(A5*(~A1*(~A3+(~A6+(~A2+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/baud_count_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/baud_count_mux0000<14>1:#LUT:O6=(A5*(~A1*(~A3+(~A6+(~A2+~A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbs_uart/baud_count_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/baud_count_mux0000<13>1:#LUT:O6=(A5*(~A6*(~A3+(~A1+(~A4+~A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/baud_count_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/baud_count_mux0000<12>1:#LUT:O6=(A3*(~A6*(~A5+(~A1+(~A4+~A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/baud_count_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_count<7>" "SLICEL",placed CLBLL_X10Y3 SLICE_X15Y3  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/baud_count_mux0000<11>1:#LUT:O6=(A4*(~A6*(~A3+(~A1+(~A2+~A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/baud_count_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/baud_count_mux0000<10>1:#LUT:O6=(A5*(~A6*(~A3+(~A1+(~A2+~A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbs_uart/baud_count_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/baud_count_mux0000<9>1:#LUT:O6=(A2*(~A1*(~A5+(~A6+(~A4+~A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/baud_count_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/baud_count_mux0000<8>1:#LUT:O6=(A3*(~A1*(~A5+(~A6+(~A4+~A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/baud_count_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/en_16_x_baud_cmp_eq0000_inv" "SLICEL",placed CLBLL_X10Y11 SLICE_X15Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/en_16_x_baud_cmp_eq0000_inv1_INV_0:#LUT:O6=~A1
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N95" "SLICEL",placed CLBLL_X10Y27 SLICE_X15Y27  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/ref_sig_gen/out_16_x_baud_or0000:#LUT:O6=(A5+(A2*(A6+((A4*A1)+A3))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/ref_sig_gen/out_16_x_baud_or0000_SW0:#LUT:O6=(A4+(A3+(A2+(A5+(A1+A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timers_tmp_rd_mux0000<2>38" "SLICEL",placed CLBLL_X10Y59 SLICE_X15Y59  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<7>38:#LUT:O6=((~A3*((~A5*(A2*(A1*~A4)))+(A5*(((~A2*A4)+A2)*A1))))+(A3*((~A5*(((~A2*~A1)+A2)*~A4))+(A5*((~A2*(A1@~A4))+(A2*(A1+~A4)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<5>38:#LUT:O6=((~A2*((~A5*(A3*(A1*~A4)))+(A5*(((~A3*A4)+A3)*A1))))+(A2*((~A5*(((~A3*~A1)+A3)*~A4))+(A5*((~A3*(A1@~A4))+(A3*(A1+~A4)))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<0>38:#LUT:O6=((~A5*((~A4*(A1*(A6*~A2)))+(A4*(((~A1*A2)+A1)*A6))))+(A5*((~A4*(((~A1*~A6)+A1)*~A2))+(A4*((~A1*(A6@~A2))+(A1*(A6+~A2)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timers_tmp_rd_mux0000<2>38:#LUT:O6=((~A1*((~A3*(A4*(A6*~A2)))+(A3*(((~A4*A2)+A4)*A6))))+(A1*((~A3*(((~A4*~A6)+A4)*~A2))+(A3*((~A4*(A6@~A2))+(A4*(A6+~A2)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "timer_1_overflow_compare<3>" "SLICEL",placed CLBLL_X10Y61 SLICE_X15Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_overflow_compare_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_overflow_compare_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_overflow_compare_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_overflow_compare_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_interrupt_compare<7>" "SLICEL",placed CLBLL_X10Y63 SLICE_X15Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_interrupt_compare_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_interrupt_compare_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_interrupt_compare_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_interrupt_compare_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_overflow_compare<7>" "SLICEL",placed CLBLL_X10Y64 SLICE_X15Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_overflow_compare_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_overflow_compare_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_overflow_compare_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_overflow_compare_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/iclk1" "SLICEL",placed CLBLL_X10Y67 SLICE_X15Y67  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/iclk_G:#LUT:O6=((~A4*(A6*(((~A2*A3)+(A2*A1))*A5)))+(A4*(~A6+(((~A2*A3)+(A2*A1))+~A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::F7 AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/iclk_F:#LUT:O6=((~A1*(~A3*(~A6*(~A5*A4))))+(A1*(A3+(A6+(A5+A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       F7AMUX:timer_1/iclk: "
  ;
inst "timer_1/TR<7>" "SLICEL",placed CLBLL_X10Y68 SLICE_X15Y68  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_mux0000<4>1:#LUT:O6=((~A3*(A1*((~A6*~A2)+(A6*~A4))))+(A3*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TR_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/TR_mux0000<5>1:#LUT:O6=((~A5*(A1*((~A6*~A2)+(A6*~A4))))+(A5*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/TR_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/TR_mux0000<6>1:#LUT:O6=((~A3*(A1*((~A6*~A4)+(A6*~A2))))+(A3*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_1/TR_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TR_mux0000<7>1:#LUT:O6=((~A5*(A3*((~A1*~A4)+(A1*~A2))))+(A5*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/TR_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1/sTSR_1_not0001" "SLICEL",placed CLBLL_X10Y69 SLICE_X15Y69  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/sTSR_1_not00011:#LUT:O6=(A2*(~A4*((~A1*~A3)+(A1*~A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1/prescaler_ovf<15>" "SLICEL",placed CLBLL_X10Y86 SLICE_X15Y86  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mrom_prescaler_ovf_mux0000921:#LUT:O6=(~A4*(A3*(~A5*A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/prescaler_ovf_14:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mrom_prescaler_ovf_mux0000311:#LUT:O6=(~A5*(A3*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/prescaler_ovf_15:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" "SLICEM",placed CLBLM_X11Y14 SLICE_X16Y14  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_tx/kcuart/delay14_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_tx/kcuart/Tx_bit_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_tx/kcuart/hot_state_lut:#LUT:O6=((~A4*(A5@A1))+(A4*(A5*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::#OFF
       BFF:inst_wbs_uart/inst_uart_tx/kcuart/hot_state_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "N437" "SLICEL",placed CLBLM_X11Y50 SLICE_X16Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_mux0000<7>_wg_lut<5>_SW4:#LUT:O6=((~A5*(~A6+(A4+(A2+(~A1+A3)))))+(A5*((~A6*(A4+(A2+(~A1+~A3))))+(A6*(A4+(A2+~A1))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_0/prescaler_clk" "SLICEL",placed CLBLM_X11Y52 SLICE_X16Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/prescaler_clk_not00011_INV_0:#LUT:O6=~A4
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_0/prescaler_clk:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timers_tmp_rd_mux0000<4>5" "SLICEL",placed CLBLM_X11Y55 SLICE_X16Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<4>20:#LUT:O6=((~A1*(~A2*A3))+(A1*(~A2*(A4*(~A5*~A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<4>5:#LUT:O6=((~A2*(A6*(A3*A5)))+(A2*(((~A6*~A5)+A6)*A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "timer_1/TSR<0>" "SLICEL",placed CLBLM_X11Y61 SLICE_X16Y61  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TSR_0_mux00001_INV_0:#LUT:O6=~A3
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TSR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_1/bTSR<0>" "SLICEL",placed CLBLM_X11Y62 SLICE_X16Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1/bTSR_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_1/sTSR_0_not0001" "SLICEL",placed CLBLM_X11Y65 SLICE_X16Y65  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/sTSR_2_not000111:#LUT:O6=(~A2*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timer_1_register_input<15>" "SLICEL",placed CLBLM_X11Y67 SLICE_X16Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_register_input_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_register_input_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_register_input_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_register_input_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/bTSR<2>" "SLICEL",placed CLBLM_X11Y68 SLICE_X16Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/bTSR_1_and0000_inv1:#LUT:O6=(~A5+~A3)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/bTSR_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
        _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_1/TR<15>" "SLICEL",placed CLBLM_X11Y69 SLICE_X16Y69  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_mux0000<12>1:#LUT:O6=((~A4*(A3*((~A6*~A1)+(A6*~A2))))+(A4*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TR_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/TR_mux0000<13>1:#LUT:O6=((~A4*(A5*((~A6*~A1)+(A6*~A2))))+(A4*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/TR_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/TR_mux0000<14>1:#LUT:O6=((~A3*(A1*((~A2*~A6)+(A2*~A4))))+(A3*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_1/TR_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TR_mux0000<15>1:#LUT:O6=((~A2*(A5*((~A1*~A6)+(A1*~A4))))+(A2*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/TR_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1/prescaler_ovf<7>" "SLICEL",placed CLBLM_X11Y87 SLICE_X16Y87  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mrom_prescaler_ovf_mux000041:#LUT:O6=((~A5*(((~A3*A6)+A3)*A4))+(A5*((~A3*(A6*~A4))+(A3*~A6))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/prescaler_ovf_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mrom_prescaler_ovf_mux000051:#LUT:O6=((~A5*(~A3*(A6*A4)))+(A5*((~A3*(A6*~A4))+(A3*~A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/prescaler_ovf_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mrom_prescaler_ovf_mux000061:#LUT:O6=((~A3*(A5*(A1*~A2)))+(A3*((~A5*(A1*~A2))+(A5*~A1))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_1/prescaler_ovf_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/Mrom_prescaler_ovf_mux000071:#LUT:O6=(A3*((~A5*A1)+(A5*(~A1*A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/prescaler_ovf_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" "SLICEL",placed CLBLM_X11Y13 SLICE_X17Y13  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_tx/kcuart/stop_lut:#LUT:O6=((~A3*(~A2*(~A5*A4)))+(A3*(A2*(A5*~A4))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/inst_uart_tx/kcuart/Tx_stop_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:inst_wbs_uart/inst_uart_tx/kcuart/run_lut:#LUT:O6=(~A1*((A5*A2)@A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbs_uart/inst_uart_tx/kcuart/Tx_run_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" "SLICEL",placed CLBLM_X11Y14 SLICE_X17Y14  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_tx/kcuart/start_lut:#LUT:O6=((~A1*(~A3*(A5@A4)))+(A1*(A3*(A5*~A4))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/inst_uart_tx/kcuart/Tx_start_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_tx/kcuart/ready_lut:#LUT:O6=(~A6*(~A5*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N292" "SLICEL",placed CLBLM_X11Y47 SLICE_X17Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<3>_wg_lut<4>_SW0:#LUT:O6=((~A1*(A4*~A6))+(A1*(A4+A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timer_0/iclk1" "SLICEL",placed CLBLM_X11Y52 SLICE_X17Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:timer_0/iclk_G:#LUT:O6=((~A4*(A6*(((~A5*A2)+(A5*A3))*A1)))+(A4*(~A6+(((~A5*A2)+(A5*A3))+~A1))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::F7 COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_0/iclk_F:#LUT:O6=((~A3*(~A5*(~A6*(~A1*A2))))+(A3*(A5+(A6+(A1+A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF F7BMUX:timer_0/iclk: "
  ;
inst "timers_tmp_rd_mux0000<7>5" "SLICEL",placed CLBLM_X11Y54 SLICE_X17Y54  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<7>20:#LUT:O6=((~A5*(~A3*A6))+(A5*(~A3*(A1*(~A4*~A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<7>5:#LUT:O6=((~A1*(A3*(A5*A2)))+(A1*(((~A3*~A2)+A3)*A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timers_tmp_rd<6>" "SLICEL",placed CLBLM_X11Y55 SLICE_X17Y55  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<4>76:#LUT:O6=((~A4*(((~A5*A1)+(A5*(A6+A1)))*A2))+(A4*((~A5*((A2*A1)+A3))+(A5*((~A2*A3)+(A2*(A6+(A1+A3))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timers_tmp_rd_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<5>76:#LUT:O6=((~A2*(((~A5*A1)+(A5*(A4+A1)))*A6))+(A2*((~A5*((A6*A1)+A3))+(A5*((~A6*A3)+(A6*(A4+(A1+A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timers_tmp_rd_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<6>76:#LUT:O6=((~A4*(((~A1*A2)+(A1*(A3+A2)))*A6))+(A4*((~A1*((A6*A2)+A5))+(A1*((~A6*A5)+(A6*(A3+(A2+A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timers_tmp_rd_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "timers_tmp_rd<3>" "SLICEL",placed CLBLM_X11Y57 SLICE_X17Y57  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<0>76:#LUT:O6=((~A1*(((~A5*A4)+(A5*(A6+A4)))*A2))+(A1*((~A5*((A2*A4)+A3))+(A5*((~A2*A3)+(A2*(A6+(A4+A3))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timers_tmp_rd_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timers_tmp_rd_mux0000<1>76:#LUT:O6=((~A1*(((~A4*A6)+(A4*(A5+A6)))*A2))+(A1*((~A4*((A2*A6)+A3))+(A4*((~A2*A3)+(A2*(A5+(A6+A3))))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timers_tmp_rd_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<2>76:#LUT:O6=((~A3*(((~A2*A1)+(A2*(A6+A1)))*A4))+(A3*((~A2*((A4*A1)+A5))+(A2*((~A4*A5)+(A4*(A6+(A1+A5))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timers_tmp_rd_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timers_tmp_rd_mux0000<3>76:#LUT:O6=((~A3*(((~A2*A6)+(A2*(A1+A6)))*A4))+(A3*((~A2*((A4*A6)+A5))+(A2*((~A4*A5)+(A4*(A1+(A6+A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timers_tmp_rd_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1/bTSR_0_and0000_inv" "SLICEL",placed CLBLM_X11Y62 SLICE_X17Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:timer_1/bTSR_0_and0000_inv1:#LUT:O6=(~A6+~A2)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1/TR_cmp_eq000126" "SLICEL",placed CLBLM_X11Y65 SLICE_X17Y65  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_not00011:#LUT:O6=((~A2*A4)+(A2*~A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:timer_1/TR_cmp_eq000138_SW0:#LUT:O6=(A2*(A5*(A6*(A4*(A1*A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timer_1/TR_cmp_eq000126:#LUT:O6=(A3*(A4*(A2*(A1*(A6*A5)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:D:DMUX
       "
  ;
inst "timer_1/bTSR_2_and0000_inv" "SLICEL",placed CLBLM_X11Y68 SLICE_X17Y68  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/sTSR_2_not00011:#LUT:O6=(A5*(A1*(~A4*(~A3*~A2))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/bTSR_2_and0000_inv1:#LUT:O6=(~A2+~A6)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_1/TR<11>" "SLICEL",placed CLBLM_X11Y69 SLICE_X17Y69  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TR_mux0000<8>1:#LUT:O6=((~A4*(A3*((~A6*~A1)+(A6*~A2))))+(A4*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TR_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/TR_mux0000<9>1:#LUT:O6=((~A4*(A2*((~A6*~A1)+(A6*~A3))))+(A4*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/TR_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/TR_mux0000<10>1:#LUT:O6=((~A2*(A1*((~A3*~A6)+(A3*~A5))))+(A2*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:timer_1/TR_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TR_mux0000<11>1:#LUT:O6=((~A2*(A3*((~A1*~A6)+(A1*~A4))))+(A2*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/TR_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1/prescaler_ovf<13>" "SLICEL",placed CLBLM_X11Y87 SLICE_X17Y87  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mrom_prescaler_ovf_mux000081:#LUT:O6=((~A5*(A3*A4))+(A5*((~A3*A4)+(A3*(~A4*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/prescaler_ovf_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mrom_prescaler_ovf_mux000091:#LUT:O6=(A6*((~A4*(~A5*A3))+(A4*(A5*~A3))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/prescaler_ovf_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mrom_prescaler_ovf_mux0000121:#LUT:O6=(A3*(A2*(A1*~A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_1/prescaler_ovf_12:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/Mrom_prescaler_ovf_mux0000131:#LUT:O6=(A1*(A2*(A5*~A3)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/prescaler_ovf_13:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_limit<7>" "SLICEL",placed CLBLL_X12Y10 SLICE_X18Y10  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:inst_wbs_uart/baud_limit_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:inst_wbs_uart/baud_limit_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:inst_wbs_uart/baud_limit_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:inst_wbs_uart/baud_limit_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_limit<11>" "SLICEL",placed CLBLL_X12Y11 SLICE_X18Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:inst_wbs_uart/baud_limit_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:inst_wbs_uart/baud_limit_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:inst_wbs_uart/baud_limit_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:inst_wbs_uart/baud_limit_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_tx/fifo_data_present" "SLICEL",placed CLBLL_X12Y18 SLICE_X18Y18  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_tx/buf_0/dp_lut:#LUT:O6=((~A4*((~A3+(A3*~A5))*A1))+(A4*(A5+A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/inst_uart_tx/buf_0/dp_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_tx/buf_0/zero_lut:#LUT:O6=(~A4*(~A3*(~A2*~A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:B:BMUX "
  ;
inst "timer_0_config<7>" "SLICEL",placed CLBLL_X12Y45 SLICE_X18Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_0_config_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_0_config_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_0_config_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_0_config_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N408" "SLICEL",placed CLBLL_X12Y47 SLICE_X18Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<5>_SW4:#LUT:O6=((~A5*(~A6+(A3+(A4+(~A2+A1)))))+(A5*((~A6*(A3+(A4+(A2+~A1))))+(A6*(A3+(A4+(A2@~A1)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "N486" "SLICEL",placed CLBLL_X12Y51 SLICE_X18Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<2>_SW3:#LUT:O6=(~A6+(~A2+(~A5+(A4+A3))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N272" "SLICEL",placed CLBLL_X12Y52 SLICE_X18Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<0>_SW0:#LUT:O6=(A5*(~A2*~A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1_overflow_compare<15>" "SLICEL",placed CLBLL_X12Y61 SLICE_X18Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_overflow_compare_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_overflow_compare_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_overflow_compare_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_overflow_compare_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_overflow_compare<11>" "SLICEL",placed CLBLL_X12Y62 SLICE_X18Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_overflow_compare_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_overflow_compare_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_overflow_compare_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_overflow_compare_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/i_timer_pwm" "SLICEL",placed CLBLL_X12Y64 SLICE_X18Y64  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/i_timer_pwm_mux00001:#LUT:O6=((~A5*~A1)+(A5*(~A4*A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/i_timer_pwm:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "timer_1/TSR<1>" "SLICEL",placed CLBLL_X12Y67 SLICE_X18Y67  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/TSR_1_mux00001_INV_0:#LUT:O6=~A1
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/TSR_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "timer_1/bTSR<1>" "SLICEL",placed CLBLL_X12Y68 SLICE_X18Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:timer_1/bTSR_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1/prescaler_ovf<3>" "SLICEL",placed CLBLL_X12Y87 SLICE_X18Y87  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/Mrom_prescaler_ovf_mux000011:#LUT:O6=((~A4*((A3*A5)+A1))+(A4*(~A5+~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timer_1/prescaler_ovf_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timer_1/Mrom_prescaler_ovf_mux0000111:#LUT:O6=((~A5*(A1+(A4*A3)))+(A5*(A1@A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timer_1/prescaler_ovf_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timer_1/Mrom_prescaler_ovf_mux000021:#LUT:O6=((~A6*(A3*(A5@~A2)))+(A6*(~A3+~A2)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timer_1/prescaler_ovf_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/Mrom_prescaler_ovf_mux000032:#LUT:O6=(A6*((~A3*(A2+A5))+(A3*~A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/prescaler_ovf_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_limit<15>" "SLICEL",placed CLBLL_X12Y10 SLICE_X19Y10  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:inst_wbs_uart/baud_limit_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:inst_wbs_uart/baud_limit_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:inst_wbs_uart/baud_limit_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:inst_wbs_uart/baud_limit_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/baud_limit<3>" "SLICEL",placed CLBLL_X12Y11 SLICE_X19Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:inst_wbs_uart/baud_limit_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:inst_wbs_uart/baud_limit_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/baud_limit_15_not00012:#LUT:O6=(A3*(A1*(A5*(A4*A2))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbs_uart/baud_limit_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF:inst_wbs_uart/baud_limit_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/inst_uart_tx/fifo_read" "SLICEL",placed CLBLL_X12Y15 SLICE_X19Y15  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_tx/kcuart/complete_lut:#LUT:O6=(A3*A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/inst_uart_tx/kcuart/Tx_complete_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "N411" "SLICEL",placed CLBLL_X12Y50 SLICE_X19Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<5>_SW4:#LUT:O6=((~A5*(~A6+(A3+(A2+(A1+~A4)))))+(A5*((~A6*(A3+(A2+(~A1+A4))))+(A6*(A3+(A2+(A1@~A4)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1_pwm_OBUF" "SLICEL",placed CLBLL_X12Y58 SLICE_X19Y58  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/timer_pwm1:#LUT:O6=(A6*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timer_1_overflow_compare_not0001" "SLICEL",placed CLBLL_X12Y61 SLICE_X19Y61  ,
  cfg " A5LUT::#OFF A6LUT:timer_1_overflow_compare_not00011:#LUT:O6=(A4*(A3*(~A2*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1/i_timer_pwm_not0001" "SLICEL",placed CLBLL_X12Y64 SLICE_X19Y64  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/i_timer_pwm_not00011:#LUT:O6=(~A2*(A3*((~A5*(A6+A1))+(A5*(A4+(A6+A1))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1/TSR<2>" "SLICEL",placed CLBLL_X12Y67 SLICE_X19Y67  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/TSR_2_mux00001_INV_0:#LUT:O6=~A6
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timer_1/TSR_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timer_1_register_input<11>" "SLICEL",placed CLBLL_X12Y68 SLICE_X19Y68  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_register_input_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_register_input_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_register_input_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_register_input_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" "SLICEL",placed CLBLM_X13Y12 SLICE_X20Y12  ,
  cfg " A5LUT::#OFF A6LUT:pb_out_port_wb<0>1:#LUT:O6=(~A5*(A3*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_dat_m2s_o_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:pb_out_port_wb<1>1:#LUT:O6=(~A5*(A3*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wbm_dat_m2s_o_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:pb_out_port_wb<2>1:#LUT:O6=(~A3*(A5*A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbm_picoblaze/wbm_dat_m2s_o_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:pb_out_port_wb<3>1:#LUT:O6=(~A3*(A5*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/wbm_dat_m2s_o_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/rx_data_out<3>" "SLICEM",placed CLBLM_X13Y13 SLICE_X20Y13  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "inst_wbs_uart/rx_data_out<7>" "SLICEM",placed CLBLM_X13Y14 SLICE_X20Y14  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE "
  ;
inst "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" "SLICEM",placed CLBLM_X13Y15 SLICE_X20Y15  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" "SLICEM",placed CLBLM_X13Y16 SLICE_X20Y16  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/wbs_ack_o_mux0000_SW0:#LUT:O6=(A5+(A2+(A4+(A1+(~A6+A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT:inst_wbs_uart/rx_read_buffer_or00001:#LUT:O6=(A3+(A4+(A1+(~A6+~A5))))
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
        _ROUTETHROUGH:D:DMUX "
  ;
inst "inst_wbs_uart/wbs_ack_o" "SLICEL",placed CLBLM_X13Y17 SLICE_X20Y17  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/wbs_ack_o_mux0000:#LUT:O6=(~A4*(A6*(A3+((~A5*A2)+(A5*~A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/wbs_ack_o:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "inst_wbs_uart/tx_write_buffer" "SLICEL",placed CLBLM_X13Y18 SLICE_X20Y18  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/tx_write_buffer_and00001:#LUT:O6=(~A5*~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/tx_write_buffer:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "uart0_transmit_receive/transmit/kcuart/Tx_bit" "SLICEM",placed CLBLM_X13Y26 SLICE_X20Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/transmit/kcuart/delay14_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/transmit/kcuart/Tx_bit_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" "SLICEM",placed CLBLM_X13Y34 SLICE_X20Y34  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" "SLICEM",placed CLBLM_X13Y35 SLICE_X20Y35  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/valid_delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" "SLICEM",placed CLBLM_X13Y36 SLICE_X20Y36  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/valid_delay16_srl_8:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/valid_data_reg_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/uart_data_out<7>" "SLICEM",placed CLBLM_X13Y39 SLICE_X20Y39  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/data_reg_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/uart_data_out<6>" "SLICEM",placed CLBLM_X13Y41 SLICE_X20Y41  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/data_reg_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "N417" "SLICEL",placed CLBLM_X13Y49 SLICE_X20Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<5>_SW4:#LUT:O6=((~A6*(~A1+(A3+(A5+(A4+~A2)))))+(A6*((~A1*(A3+(A5+(~A4+A2))))+(A1*(A3+(A5+(A4@~A2)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timers_update_register<0>" "SLICEL",placed CLBLM_X13Y54 SLICE_X20Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00391:#LUT:O6=(A4*(~A2*(~A3*(~A5*(~A6*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timer_1_register_input_not00011:#LUT:O6=(A3*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timers_update_register_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:timer_0_register_input_not00011:#LUT:O6=(A5*(~A4*(~A3*A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timers_update_register_0:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<9>_SW0:#LUT:O6=((~A4*(~A5+(A1+(A3+(A2+~A6)))))+(A4*((~A5*(A1+(A3+(A2+A6))))+(A5*(A1+(A3+A2))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "ext_int_slope<15>" "SLICEL",placed CLBLM_X13Y55 SLICE_X20Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_slope_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_slope_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_slope_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ext_int_slope_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_config<3>" "SLICEL",placed CLBLM_X13Y57 SLICE_X20Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_config_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_config_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_config_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_config_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N428" "SLICEL",placed CLBLM_X13Y58 SLICE_X20Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<7>_SW4:#LUT:O6=((~A2*(~A1+(~A4+(A3+(~A5+~A6)))))+(A2*((~A1*(~A4+(A3+(A5+~A6))))+(A1*(~A4+(A3+~A6))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "timer_1/s_update_TR_not0001" "SLICEL",placed CLBLM_X13Y60 SLICE_X20Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:timer_1/s_update_TR_not00011:#LUT:O6=(A1+A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_1_interrupt_compare_not0001" "SLICEL",placed CLBLM_X13Y61 SLICE_X20Y61  ,
  cfg " A5LUT::#OFF A6LUT:timer_1_interrupt_compare_not00011:#LUT:O6=(A6*(A1*(A2*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timer_1_interrupt_compare<11>" "SLICEL",placed CLBLM_X13Y62 SLICE_X20Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_interrupt_compare_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_interrupt_compare_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_interrupt_compare_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_interrupt_compare_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1_interrupt_compare<15>" "SLICEL",placed CLBLM_X13Y63 SLICE_X20Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_interrupt_compare_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_interrupt_compare_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_interrupt_compare_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_interrupt_compare_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/a_update_TR" "SLICEL",placed CLBLM_X13Y65 SLICE_X20Y65  ,
  cfg " A5LUT::#OFF A6LUT:timer_1/a_update_TR_and00011:#LUT:O6=(~A6*(~A5+~A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:timer_1/a_update_TR:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" "SLICEL",placed CLBLM_X13Y12 SLICE_X21Y12  ,
  cfg " A5LUT::#OFF A6LUT:pb_out_port_wb<4>1:#LUT:O6=(~A5*(A3*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_dat_m2s_o_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:pb_out_port_wb<5>1:#LUT:O6=(~A5*(A3*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wbm_dat_m2s_o_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:pb_out_port_wb<6>1:#LUT:O6=(~A3*(A5*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbm_picoblaze/wbm_dat_m2s_o_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:pb_out_port_wb<7>1:#LUT:O6=(~A3*(A5*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/wbm_dat_m2s_o_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbs_uart/wbs_dat_s2m_o<7>" "SLICEL",placed CLBLM_X13Y13 SLICE_X21Y13  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/wbs_dat_s2m_o_3_mux00001:#LUT:O6=(A4*((~A5*(A1*~A6))+(A5*((~A6*A3)+(A6*A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/wbs_dat_s2m_o_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/wbs_dat_s2m_o_6_mux00001:#LUT:O6=(A2*((~A5*(A3*~A6))+(A5*((~A6*A4)+(A6*A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbs_uart/wbs_dat_s2m_o_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/wbs_dat_s2m_o_7_mux00001:#LUT:O6=(A5*((~A3*(A4*~A1))+(A3*((~A1*A6)+(A1*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/wbs_dat_s2m_o_7:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/tx_write_buffer_or00001:#LUT:O6=(~A4+(~A5+(A3+(A1+~A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "inst_wbs_uart/wbs_dat_s2m_o<2>" "SLICEL",placed CLBLM_X13Y14 SLICE_X21Y14  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/wbs_dat_s2m_o_4_mux00001:#LUT:O6=(A5*((~A6*((~A1*A3)+(A1*A4)))+(A6*(~A1+A2))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/wbs_dat_s2m_o_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::F7 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/wbs_dat_s2m_o_4_mux00002:#LUT:O6=(A5*((~A1*(A3*~A6))+(A1*((~A6*A4)+(A6*A2)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbs_uart/wbs_dat_s2m_o_2_mux00001:#LUT:O6=(A3*((~A1*(A6+~A2))+(A1*((~A2*A4)+(A2*A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/wbs_dat_s2m_o_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/wbs_dat_s2m_o_2_mux00002:#LUT:O6=(A3*((~A2*(A1*A4))+(A2*((~A1*A6)+(A1*A5)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC F7AMUX:inst_wbs_uart/wbs_dat_s2m_o_4_mux0000_f7:
       F7BMUX:inst_wbs_uart/wbs_dat_s2m_o_2_mux0000_f7: "
  ;
inst "inst_wbs_uart/wbs_dat_s2m_o<5>" "SLICEL",placed CLBLM_X13Y15 SLICE_X21Y15  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/wbs_dat_s2m_o_5_mux00001:#LUT:O6=(A4*((~A5*((~A6*A2)+(A6*A1)))+(A5*(~A6+A3))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/wbs_dat_s2m_o_5:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::F7 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/wbs_dat_s2m_o_5_mux00002:#LUT:O6=(A4*((~A6*(A2*~A5))+(A6*((~A5*A1)+(A5*A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7AMUX:inst_wbs_uart/wbs_dat_s2m_o_5_mux0000_f7: "
  ;
inst "inst_wbs_uart/baud_limit_7_not0001" "SLICEL",placed CLBLM_X13Y16 SLICE_X21Y16  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/baud_limit_15_not000111:#LUT:O6=(~A4*(A6*(~A5*~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:inst_wbs_uart/baud_limit_7_not00011:#LUT:O6=(A2*(~A5*(A6*(A4*A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "inst_wbs_uart/rx_read_buffer" "SLICEL",placed CLBLM_X13Y17 SLICE_X21Y17  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/rx_read_buffer_and00001:#LUT:O6=(~A1*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/rx_read_buffer:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "inst_wbs_uart/rx_buffer_data_present" "SLICEL",placed CLBLM_X13Y18 SLICE_X21Y18  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/buf_0/dp_lut:#LUT:O6=((~A2+(A2*~A5))*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/inst_uart_rx/buf_0/dp_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/zero_lut:#LUT:O6=(~A6*(~A4*(~A3*~A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:inst_wbs_uart/inst_uart_tx/buf_0/valid_lut:#LUT:O6=((~A6+(A6*A5))*A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:inst_wbs_uart/inst_uart_tx/buf_0/full_lut:#LUT:O6=(A2*(A5*(A3*A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" "SLICEL",placed CLBLM_X13Y28 SLICE_X21Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:uart0_transmit_receive/ref_sig_gen/out_16_x_baud:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart0_transmit_receive/receive/kcuart/purge" "SLICEL",placed CLBLM_X13Y36 SLICE_X21Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/receive/kcuart/purge_lut:#LUT:O6=(~A2*(A5+A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/purge_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N477" "SLICEL",placed CLBLM_X13Y45 SLICE_X21Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<3>_SW0:#LUT:O6=(A5*A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "in_port_reg_cmp_eq0014" "SLICEL",placed CLBLM_X13Y46 SLICE_X21Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00311:#LUT:O6=(~A4*(~A5*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00141:#LUT:O6=(A3*(~A2*(~A6*(~A4*A1))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N414" "SLICEL",placed CLBLM_X13Y50 SLICE_X21Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<5>_SW4:#LUT:O6=((~A2*(~A6+(A5+(A3+(A4+~A1)))))+(A2*((~A6*(A5+(A3+(~A4+A1))))+(A6*(A5+(A3+(A4@~A1)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timers_tmp_rd<7>" "SLICEL",placed CLBLM_X13Y54 SLICE_X21Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:timers_tmp_rd_mux0000<0>31:#LUT:O6=(~A1*((~A6*((A3@~A2)+(A5+~A4)))+(A6*(A2+~A4))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:timers_tmp_rd_mux0000<7>76:#LUT:O6=((~A6*(((~A1*A3)+(A1*(A2+A3)))*A4))+(A6*((~A1*((A4*A3)+A5))+(A1*((~A4*A5)+(A4*(A2+(A3+A5))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timers_tmp_rd_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N440" "SLICEL",placed CLBLM_X13Y56 SLICE_X21Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<6>_SW4:#LUT:O6=((~A4*(~A3+(~A5+(A1+(A2+~A6)))))+(A4*((~A3*(~A5+(A1+(~A2+~A6))))+(A3*(~A5+(A1+~A6))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "timer_1_config_not0001" "SLICEL",placed CLBLM_X13Y57 SLICE_X21Y57  ,
  cfg " A5LUT::#OFF A6LUT:timer_1_config_not00011:#LUT:O6=(A1*(~A3*(A2*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "timer_1_config<7>" "SLICEL",placed CLBLM_X13Y58 SLICE_X21Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1_config_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timer_1_config_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timer_1_config_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timer_1_config_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "timer_1/s_update_TR" "SLICEL",placed CLBLM_X13Y60 SLICE_X21Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timer_1/s_update_TR:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "inst_wbs_uart/wbs_dat_s2m_o<1>" "SLICEL",placed CLBLL_X14Y13 SLICE_X22Y13  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbs_uart/wbs_dat_s2m_o_1_mux00001:#LUT:O6=(A4*((~A6*(A1+~A2))+(A6*((~A2*A5)+(A2*A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbs_uart/wbs_dat_s2m_o_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::F7 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/wbs_dat_s2m_o_1_mux00002:#LUT:O6=(A4*((~A2*(A6*A5))+(A2*((~A6*A1)+(A6*A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       F7AMUX:inst_wbs_uart/wbs_dat_s2m_o_1_mux0000_f7: "
  ;
inst "inst_wbm_picoblaze/wbm_adr_o<3>" "SLICEL",placed CLBLL_X14Y16 SLICE_X22Y16  ,
  cfg " A5LUT::#OFF A6LUT:pb_port_id_wb<0>1:#LUT:O6=(~A6*(A3*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_adr_o_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:pb_port_id_wb<1>1:#LUT:O6=(~A6*(A3*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wbm_adr_o_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:pb_port_id_wb<2>1:#LUT:O6=(~A1*(A5*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbm_picoblaze/wbm_adr_o_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:pb_port_id_wb<3>1:#LUT:O6=(~A1*(A5*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/wbm_adr_o_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbm_picoblaze/wbm_stb_o" "SLICEL",placed CLBLL_X14Y17 SLICE_X22Y17  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/wbm_stb_o_mux000011:#LUT:O6=((~A1+(A1*(A4+(~A6+(A2+~A3)))))*A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_stb_o:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbm_picoblaze/wbm_adr_o<5>" "SLICEL",placed CLBLL_X14Y23 SLICE_X22Y23  ,
  cfg " A5LUT::#OFF A6LUT:pb_port_id_wb<4>1:#LUT:O6=(~A1*(A5*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_adr_o_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:pb_port_id_wb<5>1:#LUT:O6=(~A1*(A5*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wbm_adr_o_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "uart0_transmit_receive/transmit/kcuart/hot_state" "SLICEL",placed CLBLL_X14Y26 SLICE_X22Y26  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/transmit/kcuart/ready_lut:#LUT:O6=(~A1*(~A2*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/kcuart/hot_state_lut:#LUT:O6=((~A3*(A6@A4))+(A3*(A6*A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:uart0_transmit_receive/transmit/kcuart/hot_state_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "uart0_transmit_receive/transmit/kcuart/Tx_stop" "SLICEL",placed CLBLL_X14Y29 SLICE_X22Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:uart0_transmit_receive/transmit/kcuart/run_lut:#LUT:O6=(~A1*((A5*A2)@A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:uart0_transmit_receive/transmit/kcuart/Tx_run_reg:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/transmit/kcuart/stop_lut:#LUT:O6=((~A5*(~A4*(~A1*A3)))+(A5*(A4*(A1*~A3))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/transmit/kcuart/Tx_stop_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_transmit_receive/receive/kcuart/valid_char" "SLICEL",placed CLBLL_X14Y36 SLICE_X22Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/receive/kcuart/valid_lut:#LUT:O6=(~A6*(A5*(A1*~A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/valid_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "read_strobe" "SLICEL",placed CLBLL_X14Y44 SLICE_X22Y44  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/read_active_lut:#LUT:O6=(~A2*(~A3*(~A6*A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/read_strobe_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:in_port_reg_mux0000<7>_wg_lut<1>_SW4:#LUT:O6=(~A6+(A3+(~A5+(A1+A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ext_int_status<15>" "SLICEL",placed CLBLL_X14Y53 SLICE_X22Y53  ,
  cfg " A5LUT::#OFF A6LUT:ext_int_status_12_mux00001:#LUT:O6=((A1*A5)+((~A6*(A3*(A2*A4)))+(A6*(~A3+(A2+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:ext_int_status_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ext_int_status_13_mux00001:#LUT:O6=((A6*A2)+((~A1*(A3*(A5*A4)))+(A1*(~A3+(A5+~A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_status_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_status_14_mux00001:#LUT:O6=((A6*A1)+((~A4*(A5*(A3*A2)))+(A4*(~A5+(A3+~A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:ext_int_status_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ext_int_status_15_mux00001:#LUT:O6=((A1*A6)+((~A4*(A3*(A5*A2)))+(A4*(~A3+(A5+~A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_status_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" "SLICEL",placed CLBLL_X14Y12 SLICE_X23Y12  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/wbm_dat_m2s_o_not00011:#LUT:O6=(A1*(A2*(~A5*(~A3*~A6))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "inst_wbs_uart/wbs_dat_s2m_o<0>" "SLICEL",placed CLBLL_X14Y13 SLICE_X23Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/full_lut:#LUT:O6=(A6*(A5*(A2*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:inst_wbs_uart/wbs_dat_s2m_o_0_mux00001:#LUT:O6=(A2*((~A4*(A3+~A1))+(A4*((~A1*A6)+(A1*A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbs_uart/wbs_dat_s2m_o_0:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbs_uart/wbs_dat_s2m_o_0_mux00002:#LUT:O6=(A2*((~A5*(A4*A6))+(A5*((~A4*A1)+(A4*A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC F7BMUX:inst_wbs_uart/wbs_dat_s2m_o_0_mux0000_f7:
       "
  ;
inst "inst_wbm_picoblaze/wbm_we_o" "SLICEL",placed CLBLL_X14Y16 SLICE_X23Y16  ,
  cfg " A5LUT::#OFF A6LUT:pb_write_strobe_wb1:#LUT:O6=(~A6*(A3*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wbm_we_o:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "inst_wbm_picoblaze/wbm_we_o_not0001" "SLICEL",placed CLBLL_X14Y23 SLICE_X23Y23  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/wbm_stb_o_mux000021:#LUT:O6=(~A4*(~A3*((~A6*(A2*(A5*~A1)))+(A6*(A5*~A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "uart0_transmit_receive/transmit/kcuart/Tx_start" "SLICEL",placed CLBLL_X14Y26 SLICE_X23Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/transmit/kcuart/start_lut:#LUT:O6=((~A2*(~A3*(A5@A4)))+(A2*(A3*(A5*~A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/transmit/kcuart/Tx_start_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/filter_cnt<3>" "SLICEL",placed CLBLL_X14Y31 SLICE_X23Y31  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<13>1:#LUT:O6=(A2*((~A6*A5)+(A6*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/filter_cnt_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<12>1:#LUT:O6=(A2*((~A6*A5)+(A6*A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/filter_cnt_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<11>1:#LUT:O6=(A4*((~A1*A5)+(A1*A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/bit_controller/filter_cnt_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<10>1:#LUT:O6=(A4*((~A1*A2)+(A1*A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/filter_cnt_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/filter_cnt<13>" "SLICEL",placed CLBLL_X14Y33 SLICE_X23Y33  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<2>1:#LUT:O6=(A2*((~A6*A3)+(A6*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/filter_cnt_11:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<1>1:#LUT:O6=(A2*((~A6*A1)+(A6*A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/filter_cnt_12:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<0>1:#LUT:O6=(A4*((~A1*A3)+(A1*A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/bit_controller/filter_cnt_13:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_transmit_receive/receive/kcuart/stop_bit" "SLICEL",placed CLBLL_X14Y35 SLICE_X23Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/stop_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_transmit_receive/receive/fifo_write" "SLICEL",placed CLBLL_X14Y38 SLICE_X23Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart0_transmit_receive/receive/kcuart/strobe_lut:#LUT:O6=(A5*A6)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/strobe_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N502" "SLICEL",placed CLBLL_X14Y48 SLICE_X23Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<2>_SW4:#LUT:O6=(~A2+(A5+(~A4+(A3+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N443" "SLICEL",placed CLBLL_X14Y51 SLICE_X23Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00111:#LUT:O6=(~A5*(~A1*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<7>_SW4:#LUT:O6=((~A3*(~A1+(A4+(A5+(~A2+A6)))))+(A3*((~A1*(A4+(A5+(~A2+~A6))))+(A1*(A4+(A5+~A2))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_mux0000<3>_wg_lut<6>_SW4:#LUT:O6=((~A6*(~A5+(~A2+(A3+(A4+~A1)))))+(A6*((~A5*(~A2+(A3+(A4+A1))))+(A5*(~A2+(A3+A4))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
        _ROUTETHROUGH:C:CMUX "
  ;
inst "N423" "SLICEL",placed CLBLL_X14Y52 SLICE_X23Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<7>_SW4:#LUT:O6=((~A5*(~A2+(A6+(A3+(~A4+A1)))))+(A5*((~A2*(A6+(A3+(~A4+~A1))))+(A2*(A6+(A3+~A4))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ext_int_mask<15>" "SLICEL",placed CLBLL_X14Y53 SLICE_X23Y53  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<2>_SW3:#LUT:O6=(~A5+(~A4+(~A3+(A2+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:ext_int_mask_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_mask_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_mask_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ext_int_mask_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N304" "SLICEL",placed CLBLL_X14Y62 SLICE_X23Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<9>_SW0:#LUT:O6=((~A2*(A5*~A6))+(A2*(A5+A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "inst_wbs_uart/rx_data_out<2>" "SLICEM",placed CLBLM_X15Y13 SLICE_X24Y13  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:inst_wbs_uart/inst_uart_rx/buf_0/data_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE  _ROUTETHROUGH:A:AMUX "
  ;
inst "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" "SLICEM",placed CLBLM_X15Y14 SLICE_X24Y14  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" "SLICEM",placed CLBLM_X15Y15 SLICE_X24Y15  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" "SLICEM",placed CLBLM_X15Y16 SLICE_X24Y16  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:inst_wbs_uart/inst_uart_rx/kcuart/delay15_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:inst_wbs_uart/inst_uart_rx/kcuart/data_reg_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "inst_wbm_picoblaze/wb_buffer<3>" "SLICEL",placed CLBLM_X15Y23 SLICE_X24Y23  ,
  cfg " A5LUT::#OFF A6LUT:wb_dat_s2m<0>1:#LUT:O6=(~A4*(A3*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wb_buffer_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:wb_dat_s2m<1>1:#LUT:O6=(~A4*(A3*A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wb_buffer_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:wb_dat_s2m<2>1:#LUT:O6=(~A2*(A5*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbm_picoblaze/wb_buffer_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:wb_dat_s2m<3>1:#LUT:O6=(~A2*(A5*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/wb_buffer_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "inst_wbm_picoblaze/wb_buffer_not0001" "SLICEL",placed CLBLM_X15Y24 SLICE_X24Y24  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/wb_buffer_not00011:#LUT:O6=(A4*(A1*(~A3*(~A2*A6))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "uart0_transmit_receive/transmit/fifo_data_out<0>" "SLICEM",placed CLBLM_X15Y29 SLICE_X24Y29  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE  _ROUTETHROUGH:D:DMUX "
  ;
inst "uart0_transmit_receive/transmit/fifo_data_out<4>" "SLICEM",placed CLBLM_X15Y30 SLICE_X24Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart0_transmit_receive/transmit/buf_0/data_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE  _ROUTETHROUGH:C:CMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/filter_cnt<6>" "SLICEL",placed CLBLM_X15Y31 SLICE_X24Y31  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/fSCL_or000030:#LUT:O6=(A6+(A1+(A2+(A5+(A4+A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<9>1:#LUT:O6=(A1*((~A6*A2)+(A6*A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/filter_cnt_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<8>1:#LUT:O6=(A6*((~A5*A3)+(A5*A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/bit_controller/filter_cnt_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<7>1:#LUT:O6=(A6*((~A2*A5)+(A2*A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/filter_cnt_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/filter_cnt<10>" "SLICEL",placed CLBLM_X15Y32 SLICE_X24Y32  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<6>1:#LUT:O6=(A1*((~A6*A5)+(A6*A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/filter_cnt_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<5>1:#LUT:O6=(A1*((~A6*A2)+(A6*A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/filter_cnt_8:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<4>1:#LUT:O6=(A6*((~A5*A3)+(A5*A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/bit_controller/filter_cnt_9:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/filter_cnt_mux0000<3>1:#LUT:O6=(A6*((~A5*A4)+(A5*A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/filter_cnt_10:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_transmit_receive/receive/kcuart/start_edge" "SLICEM",placed CLBLM_X15Y36 SLICE_X24Y36  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/kcuart/edge_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart0_transmit_receive/receive/kcuart/edge_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/kcuart/start_bit" "SLICEM",placed CLBLM_X15Y38 SLICE_X24Y38  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/start_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/start_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_rx_data<7>" "SLICEM",placed CLBLM_X15Y39 SLICE_X24Y39  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/buf_0/data_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/uart_data_out<5>" "SLICEM",placed CLBLM_X15Y41 SLICE_X24Y41  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/data_reg_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart0_transmit_receive/receive/kcuart/data_reg_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_transmit_receive/receive/uart_data_out<4>" "SLICEM",placed CLBLM_X15Y42 SLICE_X24Y42  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart0_transmit_receive/receive/kcuart/data_reg_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart0_transmit_receive/receive/kcuart/data_reg_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:uart0_transmit_receive/receive/kcuart/data_reg_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart0_transmit_receive/receive/kcuart/delay15_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/data_reg_4:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart0_rx_data<6>" "SLICEM",placed CLBLM_X15Y43 SLICE_X24Y43  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/buf_0/data_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/data_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/receive/buf_0/data_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF WEMUX::CE
        _ROUTETHROUGH:A:AMUX "
  ;
inst "uart0_rx_data<1>" "SLICEM",placed CLBLM_X15Y44 SLICE_X24Y44  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/buf_0/data_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/data_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart0_transmit_receive/receive/buf_0/data_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "processor/processor/memory_write" "SLICEL",placed CLBLM_X15Y49 SLICE_X24Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00421:#LUT:O6=(A2*(~A3*(~A4*(~A5*(~A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_prer_7_not00011:#LUT:O6=(A1*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/memory_type_lut:#LUT:O6=(~A1*(A2*(~A5*A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/memory_write_flop:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "processor/RAM_wr_enable_from_proc" "SLICEL",placed CLBLM_X15Y50 SLICE_X24Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00451:#LUT:O6=(A2*(~A5*(~A1*(A4*(A6*A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_txr_not00011:#LUT:O6=(A1*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/memory_enable_lut:#LUT:O6=(A2*(A1*(A4*A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "timers_int_mask_not0001" "SLICEL",placed CLBLM_X15Y51 SLICE_X24Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00411:#LUT:O6=(A6*(A4*(~A1*(~A5*(~A2*A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_int_mask_not00011:#LUT:O6=(A4*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:B:BMUX "
  ;
inst "timers_int_mask<3>" "SLICEL",placed CLBLM_X15Y52 SLICE_X24Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:timers_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:timers_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timers_int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:timers_int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N128" "SLICEL",placed CLBLM_X15Y53 SLICE_X24Y53  ,
  cfg " A5LUT::#OFF A6LUT:ext_int_mask_15_not00011:#LUT:O6=(A4*(~A5*(A2*A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:int_status_mux0000<5>_SW0:#LUT:O6=(A6+(A1+(A5+(A3+A2))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
        _ROUTETHROUGH:C:CMUX "
  ;
inst "timers_int_status<4>" "SLICEL",placed CLBLM_X15Y54 SLICE_X24Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00401:#LUT:O6=(A1*(A3*(~A2*(~A4*(~A6*A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:timers_int_status_mux0000<5>1:#LUT:O6=((A1*A3)+((~A5*(A4*(A2*A6)))+(A5*(~A4+(A2+~A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timers_int_status_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timers_int_status_mux0000<4>1:#LUT:O6=((A3*A6)+((~A4*(A2*(A1*A5)))+(A4*(~A2+(A1+~A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timers_int_status_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "inst_wbm_picoblaze/wb_buffer<7>" "SLICEL",placed CLBLM_X15Y23 SLICE_X25Y23  ,
  cfg " A5LUT::#OFF A6LUT:wb_dat_s2m<4>1:#LUT:O6=(~A6*(A3*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/wb_buffer_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:wb_dat_s2m<5>1:#LUT:O6=(~A6*(A3*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/wb_buffer_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:wb_dat_s2m<6>1:#LUT:O6=(~A2*(A5*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:inst_wbm_picoblaze/wb_buffer_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:wb_dat_s2m<7>1:#LUT:O6=(~A2*(A5*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/wb_buffer_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_tx_OBUF" "SLICEL",placed CLBLM_X15Y29 SLICE_X25Y29  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/transmit/kcuart/mux6_muxf5:#LUT:O6=((~A3*(A4*(((~A6*A5)+(A6*A2))+~A1)))+(A3*(~A4+(((~A6*A5)+(A6*A2))+~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/kcuart/mux7_muxf6:#LUT:O6=((~A5*(A6*A3))+(A5*(A6+~A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:uart0_transmit_receive/transmit/kcuart/pipeline_serial:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart0_transmit_receive/transmit/kcuart/mux1_lut:#LUT:O6=(((~A1*A3)+(A1*A5))+~A6)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart0_transmit_receive/transmit/kcuart/mux5_muxf5:#LUT:O6=((~A5*(A2*(((~A1*A3)+(A1*A6))+~A4)))+(A5*(~A2+(((~A1*A3)+(A1*A6))+~A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::0 SRUSED::0
       SYNC_ATTR::SYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "uart0_transmit_receive/transmit/fifo_read" "SLICEL",placed CLBLM_X15Y30 SLICE_X25Y30  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/transmit/kcuart/complete_lut:#LUT:O6=(A3*A1)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart0_transmit_receive/transmit/kcuart/Tx_complete_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/kcuart/mux3_lut:#LUT:O6=(((~A4*A1)+(A4*A6))+~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N514" "SLICEL",placed CLBLM_X15Y31 SLICE_X25Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/fSCL_or0000_inv1:#LUT:O6=(~A6*(~A1*(~A2*(~A5*(~A4*~A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/fSCL_or000030_SW0:#LUT:O6=(A1+(A3+(A4+(A5+(A2+A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart0_transmit_receive/receive/kcuart/sync_serial" "SLICEL",placed CLBLM_X15Y34 SLICE_X25Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:uart0_transmit_receive/receive/kcuart/sync_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_status_port<4>" "SLICEL",placed CLBLM_X15Y40 SLICE_X25Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/zero_lut:#LUT:O6=(~A4*(~A5*(~A2*~A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:uart0_transmit_receive/receive/buf_0/dp_lut:#LUT:O6=((~A5*((~A3+(A3*~A1))*A4))+(A5*(A1+A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:uart0_transmit_receive/receive/buf_0/dp_flop:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:B:BMUX "
  ;
inst "N427" "SLICEL",placed CLBLM_X15Y43 SLICE_X25Y43  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<2>_SW3:#LUT:O6=((~A3*(~A5+(A4+(~A2+(A6+A1)))))+(A3*((~A5*(~A4+(A2+(A6+~A1))))+(A5*((~A4*(~A2+(A6+A1)))+(A4*(A2+(A6+~A1))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<6>_wg_lut<7>_SW3:#LUT:O6=(~A3+(A2+(~A4+(A6+~A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "N498" "SLICEL",placed CLBLM_X15Y45 SLICE_X25Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<1>_SW3:#LUT:O6=((~A2*(~A3+(A4+(~A6+(~A5+~A1)))))+(A2*((~A3*(~A4+(~A6+(~A5+A1))))+(A3*((A4@~A1)+(~A6+~A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "in_port_reg_cmp_eq0033" "SLICEL",placed CLBLM_X15Y46 SLICE_X25Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00211:#LUT:O6=(A1*(A4*(~A2*(~A3*(A5*A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:lcd_value_not00011:#LUT:O6=(A5*A3)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq00331:#LUT:O6=(~A1*(A2*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "N71" "SLICEL",placed CLBLM_X15Y47 SLICE_X25Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq004621:#LUT:O6=(~A5*(A6*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00101:#LUT:O6=(A2*(A1*(~A4*(~A3*A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00381:#LUT:O6=(A2*(A1*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq003521:#LUT:O6=(A5*(A1*(~A4*(~A2*(~A3*A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "in_port_reg_cmp_eq0012" "SLICEL",placed CLBLM_X15Y48 SLICE_X25Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00371:#LUT:O6=(~A6*(A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00081:#LUT:O6=(~A4*(~A6*(~A1*(A3*A5))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00121:#LUT:O6=(~A2*(A1*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "N77" "SLICEL",placed CLBLM_X15Y49 SLICE_X25Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00131:#LUT:O6=(~A2*(A5*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq001121:#LUT:O6=(A1*(~A2*(~A3*(~A5*(~A4*A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "RAM_page<2>" "SLICEL",placed CLBLM_X15Y50 SLICE_X25Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:RAM_page_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:RAM_page_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:RAM_page_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N495" "SLICEL",placed CLBLM_X15Y51 SLICE_X25Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00051:#LUT:O6=(~A4*(A2*(~A3*(~A5*(A6*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00512:#LUT:O6=(~A3*(~A1*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<2>_SW3:#LUT:O6=(~A5+(~A3+(~A2+(A6+A1))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
        _ROUTETHROUGH:B:BMUX "
  ;
inst "timers_int_status<3>" "SLICEL",placed CLBLM_X15Y52 SLICE_X25Y52  ,
  cfg " A5LUT::#OFF A6LUT:timers_int_status_mux0000<0>1:#LUT:O6=((A5*A3)+((~A1*(A4*(A6*A2)))+(A1*(~A4+(A6+~A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:timers_int_status_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:timers_int_status_mux0000<1>1:#LUT:O6=((A6*A5)+((~A3*(A4*(A1*A2)))+(A3*(~A4+(A1+~A2)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:timers_int_status_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:timers_int_status_mux0000<2>1:#LUT:O6=((A3*A5)+((~A1*(A2*(A6*A4)))+(A1*(~A2+(A6+~A4)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:timers_int_status_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:timers_int_status_mux0000<3>1:#LUT:O6=((A5*A1)+((~A6*(A2*(A3*A4)))+(A6*(~A2+(A3+~A4)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timers_int_status_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "timers_int_mask<5>" "SLICEL",placed CLBLM_X15Y53 SLICE_X25Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:timers_int_mask_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_status_mux0000<6>11:#LUT:O6=(A1+(A3+(A2+(A4+(A5+A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:timers_int_mask_5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "RAM_page_not0001" "SLICEL",placed CLBLM_X15Y54 SLICE_X25Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00561:#LUT:O6=(A2*(A6*(A3*(A5*(A1*A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:RAM_page_not00011:#LUT:O6=(A4*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "N330" "SLICEL",placed CLBLM_X15Y55 SLICE_X25Y55  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<9>_SW0:#LUT:O6=((~A4*(~A5+(A1+(A6+(A2+~A3)))))+(A4*((~A5*(A1+(A6+(A2+A3))))+(A5*(A1+(A6+A2))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N434" "SLICEL",placed CLBLM_X15Y58 SLICE_X25Y58  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<7>_SW4:#LUT:O6=((~A6*(~A2+(~A4+(A1+(A3+~A5)))))+(A6*((~A2*(~A4+(A1+(~A3+~A5))))+(A2*(~A4+(A1+~A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<7>_SW4:#LUT:O6=((~A6*(~A2+(~A4+(A1+(A3+~A5)))))+(A6*((~A2*(~A4+(A1+(~A3+~A5))))+(A2*(~A4+(A1+~A5))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "inst_wbm_picoblaze/state_FSM_FFd2" "SLICEL",placed CLBLL_X16Y28 SLICE_X26Y28  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/state_FSM_FFd1-In1:#LUT:O6=((~A4*(A6*(A3*A1)))+(A4*((A6*~A5)+~A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbm_picoblaze/state_FSM_FFd2-In1:#LUT:O6=((~A6*((~A5*(~A3*(A2*(~A1*A4))))+(A5*(~A3*(A2*~A1)))))+(A6*(~A5+(A3+(~A2+~A1)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "N126" "SLICEL",placed CLBLL_X16Y29 SLICE_X26Y29  ,
  cfg " A5LUT::#OFF A6LUT:pb_read_strobe_wb1:#LUT:O6=(A2*(A5*~A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<7>_SW0:#LUT:O6=(A4*(A5*(A3*(~A1*A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "i2c_top/byte_controller/bit_controller/fSCL_or000017" "SLICEL",placed CLBLL_X16Y31 SLICE_X26Y31  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/fSCL_or000017:#LUT:O6=(A3+(A2+(A1+A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "inst_wbm_picoblaze/pb_in_port_o<3>" "SLICEL",placed CLBLL_X16Y33 SLICE_X26Y33  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<7>11:#LUT:O6=(A1*(A3*(~A2*(A6*(A4*~A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<6>1:#LUT:O6=((A5*A4)+(A3*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/pb_in_port_o_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<5>1:#LUT:O6=((A3*A4)+(A2*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbm_picoblaze/pb_in_port_o_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<4>1:#LUT:O6=((A3*A4)+(A6*A1))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/pb_in_port_o_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "i2c_prer<7>" "SLICEL",placed CLBLL_X16Y35 SLICE_X26Y35  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<2>78_SW0:#LUT:O6=((~A1*((A2*A5)+(A6*~A3)))+(A1*(A4+((A2*A5)+(A6*~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_prer_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/full_lut:#LUT:O6=(A5*(A6*(A4*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_prer_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_prer_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_prer_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/rxack" "SLICEL",placed CLBLL_X16Y39 SLICE_X26Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<6>_wg_lut<3>_SW0:#LUT:O6=((~A1*(~A4+(A2+(~A6+A5))))+(A1*((~A4*(~A2+(A6+~A5)))+(A4*((~A2*(~A6+A5))+(A2*(A6+~A5)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/rxack:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "uart0_status_port<6>" "SLICEL",placed CLBLL_X16Y40 SLICE_X26Y40  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<2>27_SW0:#LUT:O6=((~A6*((A4*A3)+(A2*A5)))+(A6*(A1+((A4*A3)+(A2*A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/full_lut:#LUT:O6=(A4*(A3*(A1*A2)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "N433" "SLICEL",placed CLBLL_X16Y41 SLICE_X26Y41  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<5>_SW3:#LUT:O6=(~A3+(A2+(~A4+(A5+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<4>_wg_lut<7>_SW3:#LUT:O6=(~A6+(A2+(~A4+(A5+~A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "N310" "SLICEL",placed CLBLL_X16Y42 SLICE_X26Y42  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<4>_SW1:#LUT:O6=((~A1*(A6+(~A4+(A3+~A5))))+(A1*((~A6*((~A4*(~A3+A5))+(A4*(A3+~A5))))+(A6*(A4+(~A3+A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "N26" "SLICEL",placed CLBLL_X16Y43 SLICE_X26Y43  ,
  cfg " A5LUT::#OFF A6LUT:leds<0>11:#LUT:O6=(A5*((~A6*((A1*A4)+~A3))+(A6*(((~A1*~A3)+(A1*((~A4*~A3)+A4)))*A2))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N442" "SLICEL",placed CLBLL_X16Y44 SLICE_X26Y44  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<3>_wg_lut<6>_SW3:#LUT:O6=(~A3+(A2+(~A4+(A6+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "i2c_ctr<7>" "SLICEL",placed CLBLL_X16Y46 SLICE_X26Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<2>_SW4:#LUT:O6=((~A2*(~A3+(A1+(~A4+(A5+A6)))))+(A2*((~A3*(A1+(A4+(A5+~A6))))+(A3*(A1+((A4@~A6)+A5))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_ctr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_ctr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_ctr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_ctr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N72" "SLICEL",placed CLBLL_X16Y47 SLICE_X26Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00441:#LUT:O6=(A5*(A3*(~A2*(~A4*(~A6*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_ctr_not00011:#LUT:O6=(A3*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00341:#LUT:O6=(A2*(A4*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq003131:#LUT:O6=(A4*(~A3*(~A1*(~A6*(~A5*A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:B:BMUX
        _ROUTETHROUGH:D:DMUX "
  ;
inst "edges_detected<27>" "SLICEL",placed CLBLL_X16Y48 SLICE_X26Y48  ,
  cfg " A5LUT::#OFF A6LUT:edges_detected_24_mux00001_INV_0:#LUT:O6=~A3
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:edges_detected_24:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:edges_detected_25_mux00001_INV_0:#LUT:O6=~A3
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:edges_detected_25:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:edges_detected_26_mux00001_INV_0:#LUT:O6=~A4
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:edges_detected_26:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:edges_detected_27_mux00001_INV_0:#LUT:O6=~A4
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:edges_detected_27:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "N331" "SLICEL",placed CLBLL_X16Y49 SLICE_X26Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00431:#LUT:O6=(A4*(A1*(~A2*(~A3*(~A6*A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_prer_15_not00011:#LUT:O6=(A2*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<4>_wg_lut<9>_SW1:#LUT:O6=(~A4+(~A5+~A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N403" "SLICEL",placed CLBLL_X16Y55 SLICE_X26Y55  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<6>_SW4:#LUT:O6=((~A4*(~A5+(A3+(A6+(A1+~A2)))))+(A4*((~A5*(A3+(A6+(A1+A2))))+(A5*(A3+(A6+A1))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "led_switch_mask<7>" "SLICEL",placed CLBLL_X16Y60 SLICE_X26Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:led_switch_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:led_switch_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:led_switch_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:led_switch_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "leds_before_pwm_and000824" "SLICEL",placed CLBLL_X16Y69 SLICE_X26Y69  ,
  cfg " A5LUT::#OFF A6LUT:leds_before_pwm_and000824:#LUT:O6=((~A1*((~A6*(~A5+~A3))+(A6*((~A5+(A5*~A3))*~A4))))+(A1*((~A6*((~A5+(A5*~A3))*~A2))+(A6*((~A5*(~A4*~A2))+(A5*(~A4*(~A3*~A2))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "wb_dat_s2m_cmp_eq0000" "SLICEL",placed CLBLL_X16Y28 SLICE_X27Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:wb_dat_s2m_cmp_eq00001:#LUT:O6=(~A5*A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "inst_wbm_picoblaze/pb_in_port_o<0>" "SLICEL",placed CLBLL_X16Y29 SLICE_X27Y29  ,
  cfg " A5LUT::#OFF A6LUT:write_to_uart01:#LUT:O6=(A4*(~A1*(A6*(~A3*(~A5*A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/valid_lut:#LUT:O6=((~A2+(A2*A5))*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<7>1:#LUT:O6=((~A5*(A6+(A2*(A4*A3))))+(A5*(A6*~A1)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbm_picoblaze/pb_in_port_o_0:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart0_transmit_receive/transmit/fifo_data_present" "SLICEL",placed CLBLL_X16Y30 SLICE_X27Y30  ,
  cfg " A5LUT::#OFF A6LUT:uart0_transmit_receive/transmit/buf_0/zero_lut:#LUT:O6=(~A1*(~A4*(~A3*~A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/transmit/buf_0/dp_lut:#LUT:O6=((~A3*((~A1+(A1*~A6))*A4))+(A3*(A6+A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:uart0_transmit_receive/transmit/buf_0/dp_flop:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "wb_ack" "SLICEL",placed CLBLL_X16Y31 SLICE_X27Y31  ,
  cfg " A5LUT::#OFF A6LUT:wb_ack1:#LUT:O6=(~A4*(A3*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "inst_wbm_picoblaze/pb_in_port_o<7>" "SLICEL",placed CLBLL_X16Y33 SLICE_X27Y33  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<3>1:#LUT:O6=((A5*A4)+(A1*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:inst_wbm_picoblaze/pb_in_port_o_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<2>1:#LUT:O6=((A5*A4)+(A2*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:inst_wbm_picoblaze/pb_in_port_o_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<1>1:#LUT:O6=((A3*A4)+(A5*A1))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:inst_wbm_picoblaze/pb_in_port_o_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<0>2:#LUT:O6=((A3*A4)+(A1*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:inst_wbm_picoblaze/pb_in_port_o_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_prer<15>" "SLICEL",placed CLBLL_X16Y37 SLICE_X27Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_prer_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_prer_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_prer_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<7>_wg_lut<2>_SW2:#LUT:O6=((~A3*((~A2*(~A4+(A1+(~A6+A5))))+(A2*((~A4*(~A1+(A6+~A5)))+(A4*((~A1*(~A6+A5))+(A1*(A6+~A5))))))))+(A3*((~A2*((~A4*(A1+(~A6+~A5)))+(A4*(A1+~A6))))+(A2*((~A4*((A1@~A6)+~A5))+(A4*((~A1*~A6)+(A1*(A6+~A5)))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_prer_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart0_int_mask<7>" "SLICEL",placed CLBLL_X16Y39 SLICE_X27Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:uart0_int_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:uart0_int_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:uart0_int_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:uart0_int_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart0_transmit_receive/receive/buf_0/valid_write" "SLICEL",placed CLBLL_X16Y40 SLICE_X27Y40  ,
  cfg " A5LUT::#OFF A6LUT:read_from_uart01:#LUT:O6=(A4*(~A6*(A3*(~A5*(~A2*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart0_transmit_receive/receive/buf_0/valid_lut:#LUT:O6=((~A5+(A5*A6))*A1)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "uart0_int_mask<3>" "SLICEL",placed CLBLL_X16Y42 SLICE_X27Y42  ,
  cfg " A5LUT::#OFF A6LUT:uart0_int_mask_not00011:#LUT:O6=(A2*(~A4*(A1*(A3*(~A5*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart0_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:uart0_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:uart0_int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:uart0_int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "leds_1<7>" "SLICEL",placed CLBLL_X16Y43 SLICE_X27Y43  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<3>_SW0:#LUT:O6=((~A5*(~A3+(A6+(~A4+A1))))+(A5*((~A3*(~A6+(A4+~A1)))+(A3*((~A6*(~A4+A1))+(A6*(A4+~A1)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:leds_1_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:leds_1_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:leds_1_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:leds_1_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "write_strobe" "SLICEL",placed CLBLL_X16Y44 SLICE_X27Y44  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<3>_SW1:#LUT:O6=(~A3+(~A4+(~A5+~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<7>_wg_lut<0>_SW0:#LUT:O6=(A3*(A1*(A2*(~A6*~A4))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/write_active_lut:#LUT:O6=(~A2*(A3*(A4*A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/write_strobe_flop:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/io_decode_lut:#LUT:O6=(~A2*(~A6*(A3*~A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "N75" "SLICEL",placed CLBLL_X16Y45 SLICE_X27Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00201:#LUT:O6=(~A2*(A1*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq001811:#LUT:O6=(A4*(A1*(~A2*(~A5*(~A6*A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "in_port_reg_cmp_eq0019" "SLICEL",placed CLBLL_X16Y46 SLICE_X27Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<3>_SW4:#LUT:O6=((~A2*(~A3+(A1+(A5+(A6+A4)))))+(A2*((~A3*(A1+(A5+(A6+~A4))))+(A3*(A1+(A5+A6))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<0>_wg_lut<3>_SW4:#LUT:O6=((~A3*((~A2*(A1+(A5+(A6+~A4))))+(A2*(A1+(A5+A6)))))+(A3*(~A2+(A1+(A5+(A6+A4))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00191:#LUT:O6=(~A3*(A2*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
        _ROUTETHROUGH:B:BMUX  _ROUTETHROUGH:C:CMUX "
  ;
inst "edges_detected<11>" "SLICEL",placed CLBLL_X16Y47 SLICE_X27Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00351:#LUT:O6=(~A4*(~A2*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:edges_detected_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:edges_detected_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:edges_detected_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:edges_detected_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "int_ext_ready<11>" "SLICEL",placed CLBLL_X16Y48 SLICE_X27Y48  ,
  cfg " A5LUT::#OFF A6LUT:int_ext_ready_8_mux00001:#LUT:O6=((~A3*(~A2*~A1))+(A3*(A2*~A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_ext_ready_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:int_ext_ready_9_mux00001:#LUT:O6=((~A3*(~A2*~A1))+(A3*(A2*~A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_ext_ready_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_ext_ready_10_mux00001:#LUT:O6=((~A4*(~A3*~A6))+(A4*(A3*~A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_ext_ready_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_ext_ready_11_mux00001:#LUT:O6=((~A4*(~A3*~A5))+(A4*(A3*~A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_ext_ready_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "int_mask<7>" "SLICEL",placed CLBLL_X16Y54 SLICE_X27Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00531:#LUT:O6=(~A4*(A3*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_mux0000<1>_wg_lut<3>_SW3:#LUT:O6=(~A2+(~A5+(~A6+(A3+A4))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00541:#LUT:O6=(A5*(A2*A1))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:int_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<8>_SW0:#LUT:O6=((~A5*(~A1+~A2))+(A5*(~A1*A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ext_int_slope_15_not0001" "SLICEL",placed CLBLL_X16Y55 SLICE_X27Y55  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<8>_SW0:#LUT:O6=((~A1*(~A6+~A2))+(A1*(~A6*A2)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:ext_int_slope_15_not00011:#LUT:O6=(A2*(A6*(A4*A5)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "N489" "SLICEL",placed CLBLL_X16Y57 SLICE_X27Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<2>_SW3:#LUT:O6=(~A5+(~A6+(~A3+(A1+A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "led_switch_mask<3>" "SLICEL",placed CLBLL_X16Y60 SLICE_X27Y60  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:led_switch_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:led_switch_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:led_switch_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:led_switch_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "leds_before_pwm_and000862" "SLICEL",placed CLBLL_X16Y65 SLICE_X27Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:leds_before_pwm_and000878:#LUT:O6=((~A2*((~A1*(A4*A6))+(A1*(A4*(A6*~A5)))))+(A2*((~A1*(A4*(A6*~A3)))+(A1*(A4*(A6*(~A3*~A5)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:leds_before_pwm_and000862:#LUT:O6=((~A3*((~A4*(~A6+~A2))+(A4*((~A6+(A6*~A2))*~A5))))+(A3*((~A4*((~A6+(A6*~A2))*~A1))+(A4*((~A6*(~A5*~A1))+(A6*(~A5*(~A2*~A1))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<4>" "SLICEM",placed CLBLM_X18Y35 SLICE_X28Y35  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/data_reg_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/data_reg_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_rx_data<7>" "SLICEM",placed CLBLM_X18Y36 SLICE_X28Y36  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/buf_0/data_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE  _ROUTETHROUGH:A:AMUX "
  ;
inst "uart1_status_port<6>" "SLICEL",placed CLBLM_X18Y37 SLICE_X28Y37  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<4>_SW0:#LUT:O6=((~A6*((~A4*(~A1+(~A3+(A5+~A2))))+(A4*((~A1*(~A3+(~A5+A2)))+(A1*(~A3+(A5@~A2)))))))+(A6*((~A4*((~A1*(A3+(~A5+A2)))+(A1*((~A3*(~A5+A2))+(A3*(A5+~A2))))))+(A4*((~A1*(~A5+A2))+(A1*((~A3*(~A5+A2))+(A3*(A5@~A2)))))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:int_status_mux0000<3>27_SW0:#LUT:O6=((~A3*((A2*A4)+(A5*A6)))+(A3*(A1+((A2*A4)+(A5*A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart1_transmit_receive/receive/buf_0/full_lut:#LUT:O6=(A3*(A2*(A5*A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<2>" "SLICEM",placed CLBLM_X18Y38 SLICE_X28Y38  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/data_reg_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/data_reg_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_rx_data<6>" "SLICEM",placed CLBLM_X18Y39 SLICE_X28Y39  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/buf_0/data_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/buf_0/data_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart1_transmit_receive/receive/buf_0/data_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart1_transmit_receive/receive/buf_0/data_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE "
  ;
inst "N496" "SLICEM",placed CLBLM_X18Y40 SLICE_X28Y40  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/buf_0/data_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF BCY0::#OFF
       BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<2>_SW4:#LUT:O6=((~A6*(~A5+(A1+(~A4+(A3+A2)))))+(A6*((~A5*(A1+(A4+(A3+~A2))))+(A5*(A1+((A4@~A2)+A3))))))
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "N487" "SLICEL",placed CLBLM_X18Y41 SLICE_X28Y41  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<2>_SW4:#LUT:O6=((~A2*(~A5+(A1+(~A3+(A4+A6)))))+(A2*((~A5*(A1+(A3+(A4+~A6))))+(A5*(A1+((A3@~A6)+A4))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N280" "SLICEL",placed CLBLM_X18Y42 SLICE_X28Y42  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<3>_SW0:#LUT:O6=((~A2*(~A1+(A3+(~A6+A4))))+(A2*((~A1*(~A3+(A6+~A4)))+(A1*((~A3*(~A6+A4))+(A3*(A6+~A4)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "leds_7_OBUF" "SLICEM",placed CLBLM_X18Y43 SLICE_X28Y43  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart0_transmit_receive/receive/buf_0/data_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:leds<0>21:#LUT:O6=(~A3*((~A5*((A2*A4)+~A6))+(A5*(((~A2*~A6)+(A2*((~A4*~A6)+A4)))*A1))))
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::#OFF BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:leds<7>1:#LUT:O6=((A3*A2)+(A6*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF WEMUX::CE
        _ROUTETHROUGH:B:BMUX "
  ;
inst "N430" "SLICEL",placed CLBLM_X18Y45 SLICE_X28Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<3>_SW0:#LUT:O6=((~A3*(~A1+(A2+(~A5+A4))))+(A3*((~A1*(~A2+(A5+~A4)))+(A1*((~A2*(~A5+A4))+(A2*(A5+~A4)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/shift_in_muxf5_2:#LUT:O6=((~A3*(~A2*(A5+(A6+A4))))+(A3*(A2+(A5+(A6+A4)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/mux_lut_2:#LUT:O6=((~A4*((~A1*(A2*(A5*~A3)))+(A1*(A2+(~A5+A3)))))+(A4*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<7>_SW3:#LUT:O6=(~A5+(A1+(~A4+(A3+~A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ext_int_mask<11>" "SLICEL",placed CLBLM_X18Y51 SLICE_X28Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_mask_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_mask_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_mask_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ext_int_mask_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ext_int_slope<11>" "SLICEL",placed CLBLM_X18Y52 SLICE_X28Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_slope_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_slope_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_slope_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ext_int_slope_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "int_mask<3>" "SLICEL",placed CLBLM_X18Y53 SLICE_X28Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "in_port_reg_cmp_eq0004" "SLICEL",placed CLBLM_X18Y54 SLICE_X28Y54  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00041:#LUT:O6=(~A2*(A3*(~A4*(~A5*(A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "buttons_int_mask_not0001" "SLICEL",placed CLBLM_X18Y56 SLICE_X28Y56  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00062:#LUT:O6=(~A3*(A4*(~A5*(~A2*(A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:buttons_int_mask_not00011:#LUT:O6=(A3*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "N483" "SLICEL",placed CLBLM_X18Y61 SLICE_X28Y61  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<3>_SW3:#LUT:O6=(~A2+(~A1+(~A5+(A4+A6))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "int_status_mux0000<0>30" "SLICEL",placed CLBLM_X18Y66 SLICE_X28Y66  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:int_status_mux0000<0>30:#LUT:O6=((~A4*((A3*A6)+(A1*A2)))+(A4*(A5+((A3*A6)+(A1*A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "brfilter[4].int_filter/int_out" "SLICEL",placed CLBLM_X18Y74 SLICE_X28Y74  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:brfilter[4].int_filter/int_out_mux00001:#LUT:O6=(~A4*A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:brfilter[4].int_filter/int_out:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "brfilter[5].int_filter/int_out" "SLICEL",placed CLBLM_X18Y76 SLICE_X28Y76  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[5].int_filter/int_out_mux00001:#LUT:O6=(~A6*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[5].int_filter/int_out:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "uart1_int_mask<7>" "SLICEL",placed CLBLM_X18Y36 SLICE_X29Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:uart1_int_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:uart1_int_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:uart1_int_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:uart1_int_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N286" "SLICEL",placed CLBLM_X18Y37 SLICE_X29Y37  ,
  cfg " A5LUT::#OFF A6LUT:read_from_uart11:#LUT:O6=(A4*(A2*(A3*(~A1*(~A6*A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart1_transmit_receive/receive/buf_0/valid_lut:#LUT:O6=((~A1+(A1*A6))*A5)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_mux0000<4>_wg_lut<4>_SW0:#LUT:O6=((~A1*((~A2*(~A6+(~A5+(A3+~A4))))+(A2*((~A6*(~A5+(~A3+A4)))+(A6*(~A5+(A3@~A4)))))))+(A1*((~A2*((~A6*(A5+(~A3+A4)))+(A6*((~A5*(~A3+A4))+(A5*(A3+~A4))))))+(A2*((~A6*(~A3+A4))+(A6*((~A5*(~A3+A4))+(A5*(A3@~A4)))))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<4>_SW0:#LUT:O6=((~A1*((~A2*(~A6+(~A5+(A3+~A4))))+(A2*((~A6*(~A5+(~A3+A4)))+(A6*(~A5+(A3@~A4)))))))+(A1*((~A2*((~A6*(A5+(~A3+A4)))+(A6*((~A5*(~A3+A4))+(A5*(A3+~A4))))))+(A2*((~A6*(~A3+A4))+(A6*((~A5*(~A3+A4))+(A5*(A3@~A4)))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N416" "SLICEL",placed CLBLM_X18Y40 SLICE_X29Y40  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<2>_wg_lut<5>_SW3:#LUT:O6=(~A3+(A6+(~A2+(A5+A4))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N490" "SLICEL",placed CLBLM_X18Y43 SLICE_X29Y43  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<5>_wg_lut<2>_SW4:#LUT:O6=((~A1*(~A4+(A3+(~A2+(A6+A5)))))+(A1*((~A4*(A3+(A2+(A6+~A5))))+(A4*(A3+((A2@~A5)+A6))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N262" "SLICEL",placed CLBLM_X18Y44 SLICE_X29Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_mux0000<2>_wg_lut<0>_SW0:#LUT:O6=(A2*(~A4*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/shift_result<7>" "SLICEL",placed CLBLM_X18Y45 SLICE_X29Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_mux_lut_7:#LUT:O6=((~A1*A3)+(A1*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/shift_flop_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00161:#LUT:O6=(A2*(~A5*(A3*(~A4*A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:B:BMUX "
  ;
inst "processor/processor/input_group<6>" "SLICEL",placed CLBLM_X18Y46 SLICE_X29Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_in_muxf5_6:#LUT:O6=((~A5*(~A4*(A2+(A6+A3))))+(A5*(A4+(A2+(A6+A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/mux_lut_6:#LUT:O6=((~A6*((~A4*(A3*(A2*~A5)))+(A4*(A3+(~A2+A5)))))+(A6*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ext_int_mask<7>" "SLICEL",placed CLBLM_X18Y47 SLICE_X29Y47  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_in_muxf5_3:#LUT:O6=((~A5*(~A3*(A1+(A2+A4))))+(A5*(A3+(A1+(A2+A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:ext_int_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:processor/processor/mux_lut_3:#LUT:O6=((~A6*((~A1*(A3*(A5*~A2)))+(A1*(A3+(~A5+A2)))))+(A6*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT:processor/processor/shift_in_muxf5_7:#LUT:O6=((~A6*(~A5*(A1+(A2+A3))))+(A6*(A5+(A1+(A2+A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:ext_int_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:processor/processor/mux_lut_7:#LUT:O6=((~A1*((~A5*(A2*(A3*~A4)))+(A5*(A2+(~A3+A4)))))+(A1*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:C:CMUX "
  ;
inst "ext_int_status<8>" "SLICEL",placed CLBLM_X18Y48 SLICE_X29Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00491:#LUT:O6=(~A2*(A4*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:ext_int_status_7_mux00001:#LUT:O6=((A2*A3)+((~A4*(A1*(A5*A6)))+(A4*(~A1+(A5+~A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_status_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_status_8_mux00001:#LUT:O6=((A5*A1)+((~A4*(A2*(A3*A6)))+(A4*(~A2+(A3+~A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:ext_int_status_8:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "ext_int_status<11>" "SLICEL",placed CLBLM_X18Y49 SLICE_X29Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00501:#LUT:O6=(A4*(A5*A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:ext_int_status_9_mux00001:#LUT:O6=((A3*A2)+((~A1*(A4*(A6*A5)))+(A1*(~A4+(A6+~A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_status_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_status_10_mux00001:#LUT:O6=((A6*A1)+((~A4*(A2*(A3*A5)))+(A4*(~A2+(A3+~A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:ext_int_status_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ext_int_status_11_mux00001:#LUT:O6=((A6*A3)+((~A4*(A2*(A5*A1)))+(A4*(~A2+(A5+~A1)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_status_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "i2c_ctr<3>" "SLICEL",placed CLBLM_X18Y50 SLICE_X29Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00481:#LUT:O6=(~A5*(A6*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_ctr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_ctr_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_ctr_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_ctr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "int_status<3>" "SLICEL",placed CLBLM_X18Y51 SLICE_X29Y51  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<1>209:#LUT:O6=((~A3*((~A4*(A5*A6))+(A4*(A5+~A6))))+(A3*((~A4*(A1+(A2+(A5*A6))))+(A4*(A1+(A2+(A5+~A6)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_status_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:int_status_mux0000<2>78:#LUT:O6=((~A1*((~A5*(A4*A6))+(A5*(A4+~A6))))+(A1*((~A5*(A3+(A2+(A4*A6))))+(A5*(A3+(A2+(A4+~A6)))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_status_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_status_mux0000<3>78:#LUT:O6=((~A3*((~A4*(A6*A1))+(A4*(A6+~A1))))+(A3*((~A4*(A5+(A2+(A6*A1))))+(A4*(A5+(A2+(A6+~A1)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_status_3:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N392" "SLICEL",placed CLBLM_X18Y52 SLICE_X29Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<11>_SW0:#LUT:O6=((~A4*(~A6+(A1+(A5+(~A2+~A3)))))+(A4*((~A6*(~A1+(A5+(A2+~A3))))+(A6*((A1@~A2)+(A5+~A3))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_mux0000<0>_wg_lut<11>_SW0:#LUT:O6=((~A2*(~A1+(A6+(A3+(~A4+~A5)))))+(A2*((~A1*(~A6+(A3+(A4+~A5))))+(A1*((A6@~A4)+(A3+~A5))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "int_status<6>" "SLICEL",placed CLBLM_X18Y53 SLICE_X29Y53  ,
  cfg " A5LUT::#OFF A6LUT:int_status_and00001:#LUT:O6=(~A3*(A5*(~A4*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:int_status_mux0000<7>1:#LUT:O6=((A5*A1)+((~A4*(A3*A6))+(A4*(A3+~A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_status_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_status_mux0000<5>:#LUT:O6=((~A2*((~A1*(A4*A5))+(A1*(A4+~A5))))+(A2*((~A1*(A3+(A6+(A4*A5))))+(A1*(A3+(A6+(A4+~A5)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_status_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_status_mux0000<6>79:#LUT:O6=((~A2*((~A4*(A5*A1))+(A4*(A5+~A1))))+(A2*((~A4*(A6+(A3+(A5*A1))))+(A4*(A6+(A3+(A5+~A1)))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_status_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:A:AMUX "
  ;
inst "N400" "SLICEL",placed CLBLM_X18Y54 SLICE_X29Y54  ,
  cfg " A5LUT::#OFF A6LUT:int_mask_not00011:#LUT:O6=(A5*(~A3*(A4*A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<6>_SW4:#LUT:O6=((~A3*(~A4+(A2+(A6+(A5+~A1)))))+(A3*((~A4*(A2+(A6+(A5+A1))))+(A4*(A2+(A6+A5))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "led_switch_mask_not0001" "SLICEL",placed CLBLM_X18Y56 SLICE_X29Y56  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00021:#LUT:O6=(~A3*(~A4*(~A5*(~A2*(A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:led_switch_mask_not00011:#LUT:O6=(A3*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "buttons_int_mask<7>" "SLICEL",placed CLBLM_X18Y58 SLICE_X29Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:buttons_int_mask_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:buttons_int_mask_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:buttons_int_mask_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:buttons_int_mask_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N302" "SLICEL",placed CLBLM_X18Y62 SLICE_X29Y62  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<9>_SW0:#LUT:O6=((~A5*(A2*~A1))+(A5*(A2+A1)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX
       "
  ;
inst "int_status_mux0000<0>82" "SLICEL",placed CLBLM_X18Y65 SLICE_X29Y65  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:int_status_mux0000<0>82:#LUT:O6=((~A5*((A6*A1)+(A2*A4)))+(A5*(A3+((A6*A1)+(A2*A4)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "brfilter[4].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLM_X18Y74 SLICE_X29Y74  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[4].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A1*((A3*A2)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[4].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[4].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "brfilter[5].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLM_X18Y76 SLICE_X29Y76  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[5].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A2*((A5*A3)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[5].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[5].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "port_id<7>" "SLICEL",placed CLBLL_X19Y41 SLICE_X30Y41  ,
  cfg " A5LUT::#OFF A6LUT:inst_wbm_picoblaze/pb_in_port_o_mux0000<0>11:#LUT:O6=((~A1*(~A2+~A3))+(A1*(A4+(~A6+~A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_7:#LUT:O6=((~A1*A2)+(A1*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "leds_0_not0001" "SLICEL",placed CLBLL_X19Y44 SLICE_X30Y44  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00001:#LUT:O6=(~A3*(~A5*(~A1*(~A2*(A4*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:leds_0_not00011:#LUT:O6=(A1*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "processor/processor/input_group<5>" "SLICEL",placed CLBLL_X19Y45 SLICE_X30Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_in_muxf5_1:#LUT:O6=((~A5*(~A3*(A2+(A1+A6))))+(A5*(A3+(A2+(A1+A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/mux_lut_1:#LUT:O6=((~A2*((~A6*(A4*(A3*~A5)))+(A6*(A4+(~A3+A5)))))+(A2*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/shift_in_muxf5_5:#LUT:O6=((~A6*(~A5*(A4+(A2+A3))))+(A6*(A5+(A4+(A2+A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/processor/mux_lut_5:#LUT:O6=((~A4*((~A2*(A6*(A5*~A3)))+(A2*(A6+(~A5+A3)))))+(A4*A1))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/shift_result<6>" "SLICEL",placed CLBLL_X19Y46 SLICE_X30Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_mux_lut_3:#LUT:O6=((~A5*A3)+(A5*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/shift_flop_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/shift_mux_lut_4:#LUT:O6=((~A5*A2)+(A5*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/shift_flop_4:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/shift_mux_lut_5:#LUT:O6=((~A3*A1)+(A3*A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/shift_flop_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/shift_mux_lut_6:#LUT:O6=((~A3*A1)+(A3*A2))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:processor/processor/shift_flop_6:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ext_int_status<3>" "SLICEL",placed CLBLL_X19Y47 SLICE_X30Y47  ,
  cfg " A5LUT::#OFF A6LUT:ext_int_status_0_mux00001:#LUT:O6=((A5*A6)+((~A1*(A4*(A2*A3)))+(A1*(~A4+(A2+~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:ext_int_status_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ext_int_status_1_mux00001:#LUT:O6=((A2*A5)+((~A6*(A4*(A1*A3)))+(A6*(~A4+(A1+~A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_status_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_status_2_mux00001:#LUT:O6=((A1*A6)+((~A4*(A2*(A3*A5)))+(A4*(~A2+(A3+~A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:ext_int_status_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ext_int_status_3_mux00001:#LUT:O6=((A1*A3)+((~A6*(A2*(A4*A5)))+(A6*(~A2+(A4+~A5)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_status_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "led_pwm_mask<1>" "SLICEL",placed CLBLL_X19Y48 SLICE_X30Y48  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<6>32:#LUT:O6=(A4+(A3+(A1+(A6+(A2+A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:int_status_mux0000<6>32_SW0:#LUT:O6=(A3+(A2+(A4+(A1+A6))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00091:#LUT:O6=(~A1*(~A4*(A5*(~A6*A2))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:led_pwm_mask_0:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_cmp_eq00072:#LUT:O6=(~A1*(~A4*(~A5*(~A6*A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:led_pwm_mask_1:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:D:DMUX "
  ;
inst "port_id<5>" "SLICEL",placed CLBLL_X19Y49 SLICE_X30Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq004711:#LUT:O6=(A6*(A4*(~A1*(~A5*(~A2*A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_5:#LUT:O6=((~A4*A5)+(A4*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:B:BMUX "
  ;
inst "brfilter[6].int_filter/int_out" "SLICEL",placed CLBLL_X19Y73 SLICE_X30Y73  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:brfilter[6].int_filter/int_out_mux00001:#LUT:O6=(~A4*A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:brfilter[6].int_filter/int_out:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "brfilter[3].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLL_X19Y74 SLICE_X30Y74  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[3].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A6*((A5*A3)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[3].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[3].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "uart1_transmit_receive/receive/fifo_write" "SLICEL",placed CLBLL_X19Y33 SLICE_X31Y33  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/receive/kcuart/strobe_lut:#LUT:O6=(A3*A1)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/receive/kcuart/strobe_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_prer<11>" "SLICEL",placed CLBLL_X19Y35 SLICE_X31Y35  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_prer_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_prer_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_prer_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_prer_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_status_port<4>" "SLICEL",placed CLBLL_X19Y36 SLICE_X31Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:uart1_transmit_receive/receive/buf_0/zero_lut:#LUT:O6=(~A2*(~A5*(~A6*~A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart1_transmit_receive/receive/buf_0/dp_lut:#LUT:O6=((~A6*((~A2+(A2*~A5))*A4))+(A6*(A5+A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/receive/buf_0/dp_flop:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N413" "SLICEL",placed CLBLL_X19Y40 SLICE_X31Y40  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<4>_wg_lut<5>_SW3:#LUT:O6=(~A6+(A4+(~A2+(A3+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "N410" "SLICEL",placed CLBLL_X19Y43 SLICE_X31Y43  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00011:#LUT:O6=(~A6*(~A2*(~A1*(~A3*(A5*A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:leds_1_not00011:#LUT:O6=(A2*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_mux0000<1>_wg_lut<4>_SW1:#LUT:O6=((~A6*(~A4+(~A5+(A2+~A1))))+(A6*((~A4*(A5+(~A2+A1)))+(A4*((~A5*(~A2+A1))+(A5*(A2+~A1)))))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<5>_wg_lut<5>_SW3:#LUT:O6=(~A3+(A4+(~A5+(A2+A1))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N325" "SLICEL",placed CLBLL_X19Y44 SLICE_X31Y44  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<6>_wg_lut<9>_SW1:#LUT:O6=(~A3+(~A6+~A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N22" "SLICEL",placed CLBLL_X19Y45 SLICE_X31Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00281:#LUT:O6=(A6*(A1*(~A4*(~A2*A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_cmp_eq000711:#LUT:O6=(~A2*(A4*(~A3*~A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "processor/processor/input_group<4>" "SLICEL",placed CLBLL_X19Y46 SLICE_X31Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/shift_in_muxf5_4:#LUT:O6=((~A3*(~A6*(A2+(A4+A5))))+(A3*(A6+(A2+(A4+A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/mux_lut_4:#LUT:O6=((~A6*((~A5*(A2*(A4*~A3)))+(A5*(A2+(~A4+A3)))))+(A6*A1))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ext_int_status<6>" "SLICEL",placed CLBLL_X19Y47 SLICE_X31Y47  ,
  cfg " A5LUT::#OFF A6LUT:ext_int_status_4_mux00001:#LUT:O6=((A2*A6)+((~A1*(A4*(A5*A3)))+(A1*(~A4+(A5+~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:ext_int_status_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:ext_int_status_5_mux00001:#LUT:O6=((A5*A1)+((~A2*(A4*(A6*A3)))+(A2*(~A4+(A6+~A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_status_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_status_6_mux00001:#LUT:O6=((A1*A6)+((~A4*(A2*(A3*A5)))+(A4*(~A2+(A3+~A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:ext_int_status_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:ext_int_mask_7_not00011:#LUT:O6=(A2*(~A4*(~A5*A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ext_int_mask<3>" "SLICEL",placed CLBLL_X19Y48 SLICE_X31Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ext_int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N254" "SLICEL",placed CLBLL_X19Y49 SLICE_X31Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<0>_SW0:#LUT:O6=(~A5+(A2+(~A4+A3)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "in_port_reg_cmp_eq0055" "SLICEL",placed CLBLL_X19Y50 SLICE_X31Y50  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq0000111:#LUT:O6=(~A5*~A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:in_port_reg_cmp_eq00551:#LUT:O6=(A2*(A3*(A4*(A1*(A5*A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "i2c_top/al" "SLICEL",placed CLBLL_X19Y52 SLICE_X31Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00031:#LUT:O6=(~A2*(~A4*(~A3*(~A5*(A6*A1)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:led_pwm_mask_not00011:#LUT:O6=(A3*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/al_or00001:#LUT:O6=(A2+(~A1*A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/al:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<4>_SW0:#LUT:O6=(A2*(A4*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:D:DMUX
       "
  ;
inst "processor/processor/clean_int" "SLICEL",placed CLBLL_X19Y53 SLICE_X31Y53  ,
  cfg " A5LUT::#OFF A6LUT:interrupt:#LUT:O6=(A2+(A3+(A6+(A1+(A4+A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/int_capture_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:interrupt_SW0:#LUT:O6=(A2+(A3+A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "int_status<4>" "SLICEL",placed CLBLL_X19Y54 SLICE_X31Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:int_status_4:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "brfilter[6].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLL_X19Y73 SLICE_X31Y73  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[6].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A2*((A3*A1)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[6].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[6].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "brfilter[3].int_filter/int_out" "SLICEL",placed CLBLL_X19Y74 SLICE_X31Y74  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[3].int_filter/int_out_mux00001:#LUT:O6=(~A1*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[3].int_filter/int_out:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "uart1_transmit_receive/receive/kcuart/start_edge" "SLICEM",placed CLBLM_X20Y28 SLICE_X32Y28  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/edge_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/edge_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/receive/kcuart/start_bit" "SLICEM",placed CLBLM_X20Y30 SLICE_X32Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/start_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/start_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<7>" "SLICEM",placed CLBLM_X20Y33 SLICE_X32Y33  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/data_reg_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<5>" "SLICEM",placed CLBLM_X20Y35 SLICE_X32Y35  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/data_reg_5:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:uart1_int_mask_not00011:#LUT:O6=(A2*(A4*(A1*(A5*(~A6*A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<6>" "SLICEM",placed CLBLM_X20Y36 SLICE_X32Y36  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/data_reg_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT:timer_0/timer_pwm1:#LUT:O6=(A1*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "uart1_transmit_receive/receive/uart_data_out<0>" "SLICEM",placed CLBLM_X20Y37 SLICE_X32Y37  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "gpio_C_dir_not0001" "SLICEM",placed CLBLM_X20Y38 SLICE_X32Y38  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/buf_0/data_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/buf_0/data_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:gpio_C_dir_not00011:#LUT:O6=(A4*(A1*(~A2*(A3*(~A6*A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF WEMUX::CE
       "
  ;
inst "N290" "SLICEL",placed CLBLM_X20Y39 SLICE_X32Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<2>_wg_lut<4>_SW0:#LUT:O6=((~A2*((~A1*(~A3+(~A4+(A5+~A6))))+(A1*((~A3*(~A4+(~A5+A6)))+(A3*(~A4+(A5@~A6)))))))+(A2*((~A1*((~A3*(A4+(A5+~A6)))+(A3*(A5+~A6))))+(A1*((~A3*((~A4*(A5+~A6))+(A4*(~A5+A6))))+(A3*((~A4*(A5+~A6))+(A4*(A5@~A6)))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N439" "SLICEL",placed CLBLM_X20Y40 SLICE_X32Y40  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<7>_wg_lut<6>_SW3:#LUT:O6=(~A6+(A4+(~A2+(A3+~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ext_int_slope<7>" "SLICEL",placed CLBLM_X20Y41 SLICE_X32Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_slope_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_mux0000<5>_wg_lut<9>_SW1:#LUT:O6=(~A4+(~A6+~A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ext_int_slope_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ext_int_slope_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:leds<6>1:#LUT:O6=((A3*A2)+(A6*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_slope_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "leds_1<3>" "SLICEL",placed CLBLM_X20Y42 SLICE_X32Y42  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:leds_1_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:leds_1_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:leds_1_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:leds_1_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/processor/input_group<0>" "SLICEL",placed CLBLM_X20Y44 SLICE_X32Y44  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_in_muxf5_0:#LUT:O6=((~A5*(~A6*(A3+(A4+A2))))+(A5*(A6+(A3+(A4+A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/mux_lut_0:#LUT:O6=((~A2*((~A1*(A4*(A5*~A3)))+(A1*(A4+(~A5+A3)))))+(A2*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "processor/processor/logical_result<2>" "SLICEL",placed CLBLM_X20Y45 SLICE_X32Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/logical_lut_0:#LUT:O6=((~A2*(A5*A3))+(A2*((A5@A3)+~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/logical_flop_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/logical_lut_1:#LUT:O6=((~A5*(A2*A3))+(A5*((A2@A3)+~A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/logical_flop_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:processor/processor/logical_lut_2:#LUT:O6=((~A4*(A5*A3))+(A4*((A5@A3)+~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/logical_flop_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/sel_shift_inv:#LUT:O6=~A3
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "processor/processor/logical_result<7>" "SLICEL",placed CLBLM_X20Y46 SLICE_X32Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/logical_lut_6:#LUT:O6=((~A6*(A5*A3))+(A6*((A5@A3)+~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/logical_flop_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/logical_lut_7:#LUT:O6=((~A1*(A2*A3))+(A1*((A2@A3)+~A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/logical_flop_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00221:#LUT:O6=(A5*(A4*(~A6*(~A1*(A3*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:lcd_control_not00011:#LUT:O6=(A1*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "N419" "SLICEL",placed CLBLM_X20Y47 SLICE_X32Y47  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<7>_SW3:#LUT:O6=(~A5+(A2+(~A6+(~A3+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "N399" "SLICEL",placed CLBLM_X20Y48 SLICE_X32Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<1>_wg_lut<6>_SW3:#LUT:O6=(~A4+(A5+(~A3+(A2+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "processor/RAM_data_to_mem<4>" "SLICEM",placed CLBLM_X20Y49 SLICE_X32Y49  ,
  cfg " A5LUT:processor/processor/reg_loop_register_bit_7/DP:#RAM:O5=0x00000000
       _BEL_PROP::A5LUT:BEL:A5LUT A5RAMMODE::DPRAM32 A6LUT:processor/processor/reg_loop_register_bit_6/DP:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::DPRAM32 ACY0::#OFF ADI1MUX::BDI1
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::O5 AUSED::0
       B5LUT:processor/processor/reg_loop_register_bit_7/SP:#RAM:O5=0x00000000
       _BEL_PROP::B5LUT:BEL:B5LUT B5RAMMODE::DPRAM32 B6LUT:processor/processor/reg_loop_register_bit_6/SP:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::DPRAM32 BCY0::#OFF BDI1MUX::BX
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::O5 BUSED::0
       C5LUT:processor/processor/reg_loop_register_bit_5/DP:#RAM:O5=0x00000000
       _BEL_PROP::C5LUT:BEL:C5LUT C5RAMMODE::DPRAM32 C6LUT:processor/processor/reg_loop_register_bit_4/DP:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::O5 COUTUSED::#OFF CUSED::0 D5LUT:processor/processor/reg_loop_register_bit_5/SP:#RAM:O5=0x00000000
       _BEL_PROP::D5LUT:BEL:D5LUT D5RAMMODE::DPRAM32 D6LUT:processor/processor/reg_loop_register_bit_4/SP:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::O5 DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE "
  ;
inst "int_from_i2c" "SLICEL",placed CLBLM_X20Y56 SLICE_X32Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:int_from_i2c_mux00001:#LUT:O6=(~A2*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_from_i2c:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "int_status<0>" "SLICEL",placed CLBLM_X20Y57 SLICE_X32Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:processor/RAM_data_to_mem<0>_rt:#LUT:O6=A5
       _BEL_PROP::D6LUT:PK_PACKTHRU: DCY0::#OFF DFF:int_status_0:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "buttons_int_mask<3>" "SLICEL",placed CLBLM_X20Y58 SLICE_X32Y58  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:buttons_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:buttons_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:buttons_int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:buttons_int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_transmit_receive/receive/kcuart/purge" "SLICEL",placed CLBLM_X20Y27 SLICE_X33Y27  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/purge_lut:#LUT:O6=(~A5*(A6+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart1_transmit_receive/receive/kcuart/purge_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "uart1_transmit_receive/receive/kcuart/valid_char" "SLICEL",placed CLBLM_X20Y28 SLICE_X33Y28  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/valid_lut:#LUT:O6=(~A4*(A1*(A2*~A6)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart1_transmit_receive/receive/kcuart/valid_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_prer<3>" "SLICEL",placed CLBLM_X20Y37 SLICE_X33Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_prer_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_prer_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_prer_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_prer_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/processor/sel_arith" "SLICEL",placed CLBLM_X20Y38 SLICE_X33Y38  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/sel_arith_lut:#LUT:O6=((~A3*~A4)+~A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "N395" "SLICEL",placed CLBLM_X20Y39 SLICE_X33Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<5>_SW2:#LUT:O6=((~A3*((~A1*(~A2+(~A4+(A5+A6))))+(A1*((~A2*(~A4+(~A5+A6)))+(A2*(~A4+A6))))))+(A3*((~A1*((~A2*(A4+(A5+~A6)))+(A2*((A4@~A6)+A5))))+(A1*((~A2*((~A4*(A5+~A6))+(A4*(~A5+A6))))+(A2*((~A4*(A5+~A6))+(A4*A6))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N397" "SLICEL",placed CLBLM_X20Y40 SLICE_X33Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<5>_SW2:#LUT:O6=((~A4*((~A3*(~A2+(~A1+(A5+A6))))+(A3*((~A2*(~A1+(~A5+A6)))+(A2*(~A1+A6))))))+(A4*((~A3*((~A2*(A1+(A5+~A6)))+(A2*((A1@~A6)+A5))))+(A3*((~A2*((~A1*(A5+~A6))+(A1*(~A5+A6))))+(A2*((~A1*(A5+~A6))+(A1*A6))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "ext_int_slope<3>" "SLICEL",placed CLBLM_X20Y41 SLICE_X33Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ext_int_slope_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ext_int_slope_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:ext_int_slope_7_not00011:#LUT:O6=(A2*(A1*(~A6*A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:ext_int_slope_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT:in_port_reg_mux0000<3>_wg_lut<3>_SW2:#LUT:O6=((~A3*((~A4*(~A5+(~A2+(A1+A6))))+(A4*((~A5*(A2+(~A1+~A6)))+(A5*((~A2*(~A1+~A6))+(A2*(A1+A6))))))))+(A3*((~A4*((~A5*(~A2+(~A1+A6)))+(A5*(~A2+A6))))+(A4*((~A5*((A2@~A6)+~A1))+(A5*((~A2*(~A1+~A6))+(A2*A6))))))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:ext_int_slope_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::DX DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "leds_5_OBUF" "SLICEL",placed CLBLM_X20Y42 SLICE_X33Y42  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq004611:#LUT:O6=(~A3*~A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:leds<5>1:#LUT:O6=((A6*A4)+(A5*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "leds_0<7>" "SLICEL",placed CLBLM_X20Y43 SLICE_X33Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:leds_0_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:leds_0_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:leds_0_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:leds_0_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/processor/sel_group" "SLICEL",placed CLBLM_X20Y44 SLICE_X33Y44  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:processor/processor/input_fetch_type_lut:#LUT:O6=(A3*(~A5*(~A4*~A1)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/sel_group_flop:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "processor/processor/logical_result<5>" "SLICEL",placed CLBLM_X20Y46 SLICE_X33Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/logical_lut_3:#LUT:O6=((~A5*(A1*A3))+(A5*((A1@A3)+~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/logical_flop_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_3:#LUT:O6=((~A3*A2)+(A3*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/logical_lut_4:#LUT:O6=((~A4*(A2*A5))+(A4*((A2@A5)+~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/logical_flop_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/logical_lut_5:#LUT:O6=((~A3*(A2*A4))+(A3*((A2@A4)+~A6)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:processor/processor/logical_flop_5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:B:BMUX "
  ;
inst "i2c_update_cr" "SLICEL",placed CLBLM_X20Y48 SLICE_X33Y48  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00463:#LUT:O6=(A2*(A5*(~A3*(~A4*(~A1*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_cr_not00011:#LUT:O6=(A5*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_update_cr:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "port_id<4>" "SLICEL",placed CLBLM_X20Y49 SLICE_X33Y49  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_and00001:#LUT:O6=(~A1*(A4*(~A3*A5)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_6:#LUT:O6=((~A5*A4)+(A5*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/stack_write_strobe_SW7:#LUT:O6=(~A1*A6)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/processor/operand_select_mux_4:#LUT:O6=((~A5*A4)+(A5*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "ps2_int_edge_not0001" "SLICEL",placed CLBLM_X20Y51 SLICE_X33Y51  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00231:#LUT:O6=(A2*(A3*(~A6*(A5*(A1*A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:ps2_out_not00011:#LUT:O6=(A4*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00241:#LUT:O6=(A4*(A5*(~A6*(A3*(A1*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:ps2_int_edge_not00011:#LUT:O6=(A2*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:C:CMUX
        _ROUTETHROUGH:D:DMUX "
  ;
inst "ps2_int_mask_not0001" "SLICEL",placed CLBLM_X20Y52 SLICE_X33Y52  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq00251:#LUT:O6=(A3*(A2*(~A1*(A5*(A6*A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:ps2_int_value_not00011:#LUT:O6=(A4*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:in_port_reg_cmp_eq00262:#LUT:O6=(A5*(A4*(~A6*(A3*(A1*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:ps2_int_mask_not00011:#LUT:O6=(A2*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX  _ROUTETHROUGH:D:DMUX
       "
  ;
inst "ps2_int_value<1>" "SLICEL",placed CLBLM_X20Y53 SLICE_X33Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ps2_int_value_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ps2_int_value_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "i2c_top/i2c_int_req" "SLICEL",placed CLBLM_X20Y54 SLICE_X33Y54  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/i2c_int_req_and00001:#LUT:O6=(A5*A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/i2c_int_req:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "int_from_i2c_fired" "SLICEL",placed CLBLM_X20Y56 SLICE_X33Y56  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:int_from_i2c_fired:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "int_status_mux0000<0>125" "SLICEL",placed CLBLM_X20Y63 SLICE_X33Y63  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<0>17:#LUT:O6=(A6+((A5*A4)+(A2*A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:int_status_mux0000<0>125:#LUT:O6=(A3*((~A4*(A1+A5))+(A4*(A6+A2))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "i2c_top/byte_controller/ack_out" "SLICEL",placed CLBLL_X21Y34 SLICE_X34Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/ack_out_mux00001:#LUT:O6=(~A4*A1)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/ack_out:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "uart1_status_port<2>" "SLICEL",placed CLBLL_X21Y39 SLICE_X34Y39  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<3>78_SW0:#LUT:O6=((~A1*((A3*A5)+(A6*~A2)))+(A1*(A4+((A3*A5)+(A6*~A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/full_lut:#LUT:O6=(A4*(A5*(A3*A1)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "processor/processor/shift_result<2>" "SLICEL",placed CLBLL_X21Y45 SLICE_X34Y45  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_mux_lut_0:#LUT:O6=((~A2*A5)+(A2*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/shift_flop_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/shift_in_muxf5:#LUT:O6=((~A6*((~A5*A3)+(A5*A1)))+(A6*((~A5*A2)+(A5*A4))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:processor/processor/shift_mux_lut_1:#LUT:O6=((~A2*A4)+(A2*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:processor/processor/shift_flop_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/shift_mux_lut_2:#LUT:O6=((~A4*A6)+(A4*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:processor/processor/shift_flop_2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/processor/sel_logical" "SLICEL",placed CLBLL_X21Y46 SLICE_X34Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/sel_logical_lut:#LUT:O6=((~A1*((A5*A3)+A2))+(A1*(~A5+(A3+A2))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "port_id<1>" "SLICEL",placed CLBLL_X21Y49 SLICE_X34Y49  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_cmp_eq000611:#LUT:O6=(~A5*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_1:#LUT:O6=((~A5*A3)+(A5*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "i2c_top/byte_controller/sr<7>" "SLICEL",placed CLBLL_X21Y50 SLICE_X34Y50  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/sr_mux0000<4>1:#LUT:O6=((~A4*A3)+(A4*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/sr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/sr_mux0000<5>1:#LUT:O6=((~A4*A5)+(A4*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/sr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/sr_mux0000<6>1:#LUT:O6=((~A2*A1)+(A2*A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/sr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/sr_mux0000<7>1:#LUT:O6=((~A2*A5)+(A2*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/sr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "N32" "SLICEL",placed CLBLL_X21Y52 SLICE_X34Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:in_port_reg_cmp_eq002611:#LUT:O6=(A2*A4)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "ps2_out<1>" "SLICEL",placed CLBLL_X21Y53 SLICE_X34Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:int_status_mux0000<1>156:#LUT:O6=(A4*((~A2*(A3@~A1))+(A2*((~A3*(~A5*A1))+(A3*(A5*~A1))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:ps2_out_0:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:ps2_out_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "int_status_mux0000<1>78" "SLICEL",placed CLBLL_X21Y55 SLICE_X34Y55  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<1>78:#LUT:O6=(A3*((~A4*(A5@~A1))+(A4*((~A5*(~A2*A1))+(A5*(A2*~A1))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N518" "SLICEL",placed CLBLL_X21Y63 SLICE_X34Y63  ,
  cfg " A5LUT::#OFF A6LUT:int_status_mux0000<0>17_SW0:#LUT:O6=((A6*A3)+(A4*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart1_int_mask<3>" "SLICEL",placed CLBLL_X21Y39 SLICE_X35Y39  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:uart1_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:uart1_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:uart1_int_mask_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:uart1_int_mask_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_C_dir<3>" "SLICEL",placed CLBLL_X21Y42 SLICE_X35Y42  ,
  cfg " A5LUT::#OFF A6LUT:leds<1>1:#LUT:O6=((A3*A6)+(A4*A5))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:gpio_C_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_C_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:leds<2>1:#LUT:O6=((A4*A1)+(A6*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:gpio_C_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF
       DFF:gpio_C_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:C:CMUX "
  ;
inst "leds_0<3>" "SLICEL",placed CLBLL_X21Y43 SLICE_X35Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:leds_0_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:leds_0_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:leds_0_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:leds_0_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N422" "SLICEL",placed CLBLL_X21Y45 SLICE_X35Y45  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<7>_SW3:#LUT:O6=(~A2+(A4+(~A6+(~A3+A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "N402" "SLICEL",placed CLBLL_X21Y46 SLICE_X35Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<0>_wg_lut<6>_SW3:#LUT:O6=(~A5+(A2+(~A6+(A3+A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "i2c_top/byte_controller/sr<3>" "SLICEL",placed CLBLL_X21Y48 SLICE_X35Y48  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/sr_mux0000<0>1:#LUT:O6=((~A3*A5)+(A3*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/sr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/sr_mux0000<1>1:#LUT:O6=((~A3*A5)+(A3*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/sr_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/sr_mux0000<2>1:#LUT:O6=((~A5*A6)+(A5*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/sr_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/sr_mux0000<3>1:#LUT:O6=((~A5*A3)+(A5*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/sr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "port_id<0>" "SLICEL",placed CLBLL_X21Y49 SLICE_X35Y49  ,
  cfg " A5LUT::#OFF A6LUT:timers_tmp_rd_mux0000<7>41:#LUT:O6=(~A3*A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/operand_select_mux_2:#LUT:O6=((~A5*A2)+(A5*A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:timers_tmp_rd_or000011:#LUT:O6=(~A3*A6)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/processor/operand_select_mux_0:#LUT:O6=((~A3*A5)+(A3*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX  _ROUTETHROUGH:B:BMUX
        _ROUTETHROUGH:C:CMUX  _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_txr<7>" "SLICEL",placed CLBLL_X21Y50 SLICE_X35Y50  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_txr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_txr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_txr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_txr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "ps2_int_edge<1>" "SLICEL",placed CLBLL_X21Y51 SLICE_X35Y51  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ps2_int_edge_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ps2_int_edge_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ps2_int_mask<1>" "SLICEL",placed CLBLL_X21Y52 SLICE_X35Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ps2_int_mask_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ps2_int_mask_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" "SLICEL",placed CLBLM_X22Y5 SLICE_X36Y5  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000042:#LUT:O6=(A5+(A3+(A2+(A1+(A4+A6)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040:#LUT:O6=((~A4*(A6*(A1*((A3*A5)+A2))))+(A4*(A6*A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" "SLICEL",placed CLBLM_X22Y7 SLICE_X36Y7  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019:#LUT:O6=(A5+(A1+(A3+(A6+(A2+A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" "SLICEL",placed CLBLM_X22Y17 SLICE_X36Y17  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:uart1_transmit_receive/ref_sig_gen/out_16_x_baud:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" "SLICEM",placed CLBLM_X22Y24 SLICE_X36Y24  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" "SLICEM",placed CLBLM_X22Y25 SLICE_X36Y25  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/valid_delay15_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::0 CFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" "SLICEM",placed CLBLM_X22Y26 SLICE_X36Y26  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/receive/kcuart/valid_delay16_srl_8:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF:uart1_transmit_receive/receive/kcuart/valid_data_reg_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF
       C6RAMMODE::#OFF CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "lcd_value<7>" "SLICEL",placed CLBLM_X22Y43 SLICE_X36Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:lcd_value_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:lcd_value_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:lcd_value_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:lcd_value_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/irq_flag" "SLICEL",placed CLBLM_X22Y47 SLICE_X36Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/irq_flag_and00001:#LUT:O6=(~A1*(A5+(A2+A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/irq_flag:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_txr<3>" "SLICEL",placed CLBLM_X22Y48 SLICE_X36Y48  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_txr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_txr_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_txr_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_txr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/RAM_data_to_mem<0>" "SLICEM",placed CLBLM_X22Y49 SLICE_X36Y49  ,
  cfg " A5LUT:processor/processor/reg_loop_register_bit_3/DP:#RAM:O5=0x00000000
       _BEL_PROP::A5LUT:BEL:A5LUT A5RAMMODE::DPRAM32 A6LUT:processor/processor/reg_loop_register_bit_2/DP:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::DPRAM32 ACY0::#OFF ADI1MUX::BDI1
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::O5 AUSED::0
       B5LUT:processor/processor/reg_loop_register_bit_3/SP:#RAM:O5=0x00000000
       _BEL_PROP::B5LUT:BEL:B5LUT B5RAMMODE::DPRAM32 B6LUT:processor/processor/reg_loop_register_bit_2/SP:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::DPRAM32 BCY0::#OFF BDI1MUX::BX
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::O5 BUSED::0
       C5LUT:processor/processor/reg_loop_register_bit_1/DP:#RAM:O5=0x00000000
       _BEL_PROP::C5LUT:BEL:C5LUT C5RAMMODE::DPRAM32 C6LUT:processor/processor/reg_loop_register_bit_0/DP:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::DPRAM32 CCY0::#OFF CDI1MUX::DX
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::O5 COUTUSED::#OFF CUSED::0 D5LUT:processor/processor/reg_loop_register_bit_1/SP:#RAM:O5=0x00000000
       _BEL_PROP::D5LUT:BEL:D5LUT D5RAMMODE::DPRAM32 D6LUT:processor/processor/reg_loop_register_bit_0/SP:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::DPRAM32 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::O5 DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE "
  ;
inst "processor/processor/reset_delay" "SLICEL",placed CLBLM_X22Y52 SLICE_X36Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:processor/processor/reset_flop2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:processor/processor/reset_flop1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "processor/processor/active_interrupt" "SLICEL",placed CLBLM_X22Y53 SLICE_X36Y53  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/int_pulse_lut:#LUT:O6=(A5*(A3*(A2*~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/int_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "gpio_C_dir<7>" "SLICEL",placed CLBLM_X22Y37 SLICE_X37Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_C_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_C_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_C_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:leds<3>1:#LUT:O6=((A6*A2)+(A4*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:gpio_C_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "lcd_control<2>" "SLICEL",placed CLBLM_X22Y41 SLICE_X37Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:lcd_control_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:lcd_control_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:lcd_control_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "lcd_value<3>" "SLICEL",placed CLBLM_X22Y43 SLICE_X37Y43  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:lcd_value_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:lcd_value_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:lcd_value_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:lcd_value_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "processor/processor/shadow_zero" "SLICEL",placed CLBLM_X22Y47 SLICE_X37Y47  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:processor/processor/shadow_zero_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "processor/processor/register_enable" "SLICEL",placed CLBLM_X22Y49 SLICE_X37Y49  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/register_enable_lut:#LUT:O6=(A2*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/int_enable" "SLICEL",placed CLBLM_X22Y53 SLICE_X37Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/int_value_lut:#LUT:O6=(~A2*(A5*~A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:processor/processor/int_enable_flop:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "N520" "SLICEL",placed CLBLM_X22Y63 SLICE_X37Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:int_status_mux0000<0>69:#LUT:O6=(A6+((A3*A5)+(A1*A2)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:int_status_mux0000<0>69_SW0:#LUT:O6=((A2*A5)+(A6*A3))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart1_transmit_receive/receive/kcuart/stop_bit" "SLICEL",placed CLBLL_X23Y26 SLICE_X38Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF:uart1_transmit_receive/receive/kcuart/stop_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/busy" "SLICEL",placed CLBLL_X23Y27 SLICE_X38Y27  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/busy_and00001:#LUT:O6=(~A5*(A4+A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/busy:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "int_ext_ready<7>" "SLICEL",placed CLBLL_X23Y32 SLICE_X38Y32  ,
  cfg " A5LUT::#OFF A6LUT:int_ext_ready_4_mux00001:#LUT:O6=((~A5*(~A3*~A1))+(A5*(A3*~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_ext_ready_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:int_ext_ready_5_mux00001:#LUT:O6=((~A1*(~A6*~A2))+(A1*(A6*~A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_ext_ready_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_ext_ready_6_mux00001:#LUT:O6=((~A1*(~A6*~A5))+(A1*(A6*~A4)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_ext_ready_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_ext_ready_7_mux00001:#LUT:O6=((~A6*(~A5*~A4))+(A6*(A5*~A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_ext_ready_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/processor/flag_enable" "SLICEL",placed CLBLL_X23Y46 SLICE_X38Y46  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/flag_enable_lut:#LUT:O6=(A6*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "i2c_top/cr_0_not0001" "SLICEL",placed CLBLL_X23Y47 SLICE_X38Y47  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/cr_0_not00011:#LUT:O6=(A2+~A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "processor/processor/register_write" "SLICEL",placed CLBLL_X23Y49 SLICE_X38Y49  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/register_type_lut:#LUT:O6=(~A1*((~A2*~A3)+(A2*~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/register_write_flop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "processor/processor/t_state" "SLICEL",placed CLBLL_X23Y52 SLICE_X38Y52  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/t_state_lut:#LUT:O6=~A4
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/toggle_flop:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "ps2_synchro[1].ps2_0/fifo<3>" "SLICEL",placed CLBLL_X23Y72 SLICE_X38Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ps2_synchro[1].ps2_0/fifo_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ps2_synchro[1].ps2_0/fifo_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ps2_synchro[1].ps2_0/fifo_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ps2_synchro[1].ps2_0/fifo_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "edges_detected<7>" "SLICEL",placed CLBLL_X23Y29 SLICE_X39Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:edges_detected_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:edges_detected_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:edges_detected_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:edges_detected_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "edges_detected<23>" "SLICEL",placed CLBLL_X23Y32 SLICE_X39Y32  ,
  cfg " A5LUT::#OFF A6LUT:edges_detected_20_mux00001_INV_0:#LUT:O6=~A5
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:edges_detected_20:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:edges_detected_21_mux00001_INV_0:#LUT:O6=~A1
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:edges_detected_21:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:edges_detected_22_mux00001_INV_0:#LUT:O6=~A1
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:edges_detected_22:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:edges_detected_23_mux00001_INV_0:#LUT:O6=~A6
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:edges_detected_23:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/processor/flag_write" "SLICEL",placed CLBLL_X23Y46 SLICE_X39Y46  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:processor/processor/flag_type_lut:#LUT:O6=((~A2*((~A1*(A3@A6))+(A1*(A3+~A6))))+(A2*(((~A1*A3)+A1)*~A6)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:processor/processor/flag_write_flop:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/cr<0>" "SLICEL",placed CLBLL_X23Y47 SLICE_X39Y47  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/cr_0_mux00001:#LUT:O6=(A3*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/cr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "processor/processor/int_update_enable" "SLICEL",placed CLBLL_X23Y53 SLICE_X39Y53  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:processor/processor/int_update_lut:#LUT:O6=(A1+(A4*(A2*A3)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "interrupt_ack" "SLICEL",placed CLBLL_X23Y63 SLICE_X39Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:processor/processor/ack_flop:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "ps2_synchro[0].ps2_0/fifo<3>" "SLICEL",placed CLBLL_X23Y72 SLICE_X39Y72  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:ps2_synchro[0].ps2_0/fifo_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:ps2_synchro[0].ps2_0/fifo_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:ps2_synchro[0].ps2_0/fifo_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:ps2_synchro[0].ps2_0/fifo_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "int_ext_ready<3>" "SLICEL",placed CLBLM_X24Y24 SLICE_X40Y24  ,
  cfg " A5LUT::#OFF A6LUT:int_ext_ready_0_mux00001:#LUT:O6=((~A6*(~A2*~A5))+(A6*(A2*~A4)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:int_ext_ready_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:int_ext_ready_1_mux00001:#LUT:O6=((~A5*(~A6*~A2))+(A5*(A6*~A3)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:int_ext_ready_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:int_ext_ready_2_mux00001:#LUT:O6=((~A1*(~A2*~A3))+(A1*(A2*~A5)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:int_ext_ready_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:int_ext_ready_3_mux00001:#LUT:O6=((~A3*(~A6*~A4))+(A3*(A6*~A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:int_ext_ready_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_B_dir_not0001" "SLICEL",placed CLBLM_X24Y26 SLICE_X40Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:gpio_B_dir_not00011:#LUT:O6=(A5*(A1*(~A3*(~A6*(A2*A4)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/dSDA" "SLICEL",placed CLBLM_X24Y27 SLICE_X40Y27  ,
  cfg " A5LUT::#OFF A6LUT:leds<0>3:#LUT:O6=((A2*A3)+(A5*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/dSDA:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "uart1_transmit_receive/transmit/fifo_data_out<6>" "SLICEM",placed CLBLM_X24Y30 SLICE_X40Y30  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_transmit_receive/transmit/fifo_data_out<2>" "SLICEM",placed CLBLM_X24Y32 SLICE_X40Y32  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SRL16 CCY0::#OFF CDI1MUX::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::0 D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SRL16 DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF WA8USED::#OFF
       WEMUX::CE "
  ;
inst "uart1_transmit_receive/transmit/fifo_data_out<0>" "SLICEM",placed CLBLM_X24Y33 SLICE_X40Y33  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SRL16 ACY0::#OFF ADI1MUX::#OFF
       AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF AUSED::0
       B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/data_srl_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::0
       C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF CCY0::#OFF
       CDI1MUX::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "gpio_A_dir<3>" "SLICEL",placed CLBLM_X24Y34 SLICE_X40Y34  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_A_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_A_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_A_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_A_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_transmit_receive/transmit/fifo_data_present" "SLICEL",placed CLBLM_X24Y35 SLICE_X40Y35  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/transmit/buf_0/zero_lut:#LUT:O6=(~A4*(~A6*(~A3*~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart1_transmit_receive/transmit/buf_0/dp_lut:#LUT:O6=((~A3*((~A4+(A4*~A6))*A5))+(A3*(A6+A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:uart1_transmit_receive/transmit/buf_0/dp_flop:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:write_to_uart11:#LUT:O6=(A6*(A1*(A4*(~A3*(~A5*A2)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart1_transmit_receive/transmit/buf_0/valid_lut:#LUT:O6=((~A6+(A6*A2))*A5)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::SYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/cnt_or000046" "SLICEL",placed CLBLM_X24Y36 SLICE_X40Y36  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/cnt_or0000115:#LUT:O6=(~A1*(~A6*(~A2*(~A4*(~A5*~A3)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/cnt_or0000138_SW0:#LUT:O6=(A1+(A3+(A4+(~A5+~A6))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/cnt_or000046:#LUT:O6=(~A1*(~A5*(~A3*(~A2*(~A4*~A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "gpio_D_dir<7>" "SLICEL",placed CLBLM_X24Y37 SLICE_X40Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_D_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_D_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_D_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:gpio_D_dir_not00011:#LUT:O6=(A3*(A1*(~A6*(A5*(A4*A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:gpio_D_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/cr_3_not0001" "SLICEL",placed CLBLM_X24Y40 SLICE_X40Y40  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/cr_3_not00011:#LUT:O6=(A1*A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "N390" "SLICEL",placed CLBLM_X24Y41 SLICE_X40Y41  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:in_port_reg_mux0000<1>_wg_lut<11>_SW1:#LUT:O6=(~A3+(A5+~A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/shadow_carry" "SLICEL",placed CLBLM_X24Y45 SLICE_X40Y45  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:processor/processor/shadow_carry_flop:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "N393" "SLICEL",placed CLBLM_X24Y46 SLICE_X40Y46  ,
  cfg " A5LUT::#OFF A6LUT:in_port_reg_mux0000<0>_wg_lut<11>_SW1:#LUT:O6=(~A5+(A4+~A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/condition_met" "SLICEL",placed CLBLM_X24Y49 SLICE_X40Y49  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:processor/processor/normal_count_lut:#LUT:O6=((A4*~A6)+((~A1*((~A2*~A5)+~A3))+(A1*(A2+(~A5+~A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:processor/processor/condition_met_lut:#LUT:O6=(((~A5*(A4*~A3))+(A5*((~A4*A3)+A4)))@A1)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "processor/processor/valid_to_move" "SLICEL",placed CLBLM_X24Y57 SLICE_X40Y57  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/call_type_lut:#LUT:O6=(~A3*(~A6*(A5*A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:processor/processor/valid_move_lut:#LUT:O6=(~A5+A4)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:B:BMUX "
  ;
inst "processor/processor/pc_enable" "SLICEL",placed CLBLM_X24Y58 SLICE_X40Y58  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/invert_enable:#LUT:O6=~A5
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "edges_detected<19>" "SLICEL",placed CLBLM_X24Y24 SLICE_X41Y24  ,
  cfg " A5LUT::#OFF A6LUT:edges_detected_16_mux00001_INV_0:#LUT:O6=~A6
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:edges_detected_16:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:edges_detected_17_mux00001_INV_0:#LUT:O6=~A5
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:edges_detected_17:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:edges_detected_18_mux00001_INV_0:#LUT:O6=~A2
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:edges_detected_18:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:edges_detected_19_mux00001_INV_0:#LUT:O6=~A3
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:edges_detected_19:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_B_dir<7>" "SLICEL",placed CLBLM_X24Y26 SLICE_X41Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_B_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_B_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_B_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_B_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/sta_condition" "SLICEL",placed CLBLM_X24Y27 SLICE_X41Y27  ,
  cfg " A5LUT::#OFF A6LUT:leds<4>1:#LUT:O6=((A4*A3)+(A2*A1))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/sta_condition_and00001:#LUT:O6=(~A1*(A2*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/sta_condition:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/dout" "SLICEL",placed CLBLM_X24Y29 SLICE_X41Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/dout:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "uart1_transmit_receive/transmit/kcuart/data_45" "SLICEL",placed CLBLM_X24Y31 SLICE_X41Y31  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/transmit/kcuart/mux3_lut:#LUT:O6=(((~A3*A5)+(A3*A4))+~A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "uart1_transmit_receive/transmit/kcuart/data_0123" "SLICEL",placed CLBLM_X24Y32 SLICE_X41Y32  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/transmit/kcuart/mux1_lut:#LUT:O6=(((~A4*A3)+(A4*A2))+~A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart1_transmit_receive/transmit/kcuart/mux5_muxf5:#LUT:O6=((~A6*(A2*(((~A4*A1)+(A4*A3))+~A5)))+(A6*(~A2+(((~A4*A1)+(A4*A3))+~A5))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "gpio_D_dir<3>" "SLICEL",placed CLBLM_X24Y33 SLICE_X41Y33  ,
  cfg " A5LUT::#OFF A6LUT:gpio_A_dir_not00011:#LUT:O6=(A6*(A4*(~A1*(~A3*(~A5*A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:gpio_D_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_D_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_D_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_D_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cnt<3>" "SLICEL",placed CLBLM_X24Y34 SLICE_X41Y34  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_01:#LUT:O6=((~A5*A3)+(A5*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cnt_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_11:#LUT:O6=((~A5*A2)+(A5*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cnt_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_21:#LUT:O6=((~A3*A1)+(A3*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/cnt_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_31:#LUT:O6=((~A3*A2)+(A3*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/cnt_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cnt<7>" "SLICEL",placed CLBLM_X24Y35 SLICE_X41Y35  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_41:#LUT:O6=((~A4*A2)+(A4*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cnt_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_51:#LUT:O6=((~A4*A5)+(A4*A2))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cnt_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_61:#LUT:O6=((~A2*A1)+(A2*A3))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/cnt_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_71:#LUT:O6=((~A2*A3)+(A2*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/cnt_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cnt<11>" "SLICEL",placed CLBLM_X24Y36 SLICE_X41Y36  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_81:#LUT:O6=((~A4*A5)+(A4*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cnt_8:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_91:#LUT:O6=((~A4*A3)+(A4*A1))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cnt_9:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_101:#LUT:O6=((~A2*A1)+(A2*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/cnt_10:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_111:#LUT:O6=((~A2*A3)+(A2*A5))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/cnt_11:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cnt<15>" "SLICEL",placed CLBLM_X24Y37 SLICE_X41Y37  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_121:#LUT:O6=((~A5*A2)+(A5*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cnt_12:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_131:#LUT:O6=((~A5*A2)+(A5*A3))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cnt_13:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_141:#LUT:O6=((~A3*A1)+(A3*A6))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/cnt_14:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/Mcount_cnt_eqn_151:#LUT:O6=((~A3*A2)+(A3*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/cnt_15:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "processor/processor/shift_carry" "SLICEL",placed CLBLM_X24Y43 SLICE_X41Y43  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/shift_carry_lut:#LUT:O6=((~A2*A1)+(A2*A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:processor/processor/pipeline_bit:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "brfilter[1].int_filter/int_out" "SLICEL",placed CLBLM_X24Y63 SLICE_X41Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT:brfilter[2].int_filter/int_out_mux00001:#LUT:O6=(~A6*A5)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:brfilter[2].int_filter/int_out:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:brfilter[1].int_filter/int_out_mux00001:#LUT:O6=(~A1*A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:brfilter[1].int_filter/int_out:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/fSDA<2>" "SLICEL",placed CLBLL_X25Y21 SLICE_X42Y21  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/fSDA_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/fSDA_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/fSDA_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/sSCL" "SLICEL",placed CLBLL_X25Y25 SLICE_X42Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/sSCL_or00001:#LUT:O6=((~A5*(A4*A2))+(A5*(A4+A2)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/sSCL:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT1 DFFMUX::O6 DFFSR::SRHIGH DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/dout_and0000" "SLICEL",placed CLBLL_X25Y29 SLICE_X42Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/dout_and00001:#LUT:O6=(~A1*A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "i2c_top/cr<3>" "SLICEL",placed CLBLL_X25Y40 SLICE_X42Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:i2c_top/cr_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "brfilter[2].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLL_X25Y63 SLICE_X42Y63  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[2].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A3*((A5*A1)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[2].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[2].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/cSDA<1>" "SLICEL",placed CLBLL_X25Y13 SLICE_X43Y13  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cSDA_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cSDA_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "edges_detected<3>" "SLICEL",placed CLBLL_X25Y16 SLICE_X43Y16  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:edges_detected_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:edges_detected_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF:edges_detected_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:edges_detected_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/sSDA" "SLICEL",placed CLBLL_X25Y21 SLICE_X43Y21  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/sSDA_or00001:#LUT:O6=((~A4*(A2*A1))+(A4*(A2+A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/sSDA:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/fSCL<2>" "SLICEL",placed CLBLL_X25Y25 SLICE_X43Y25  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/fSCL_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/fSCL_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT1 BFFMUX::BX BFFSR::SRHIGH BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/fSCL_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::CX CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_B_dir<3>" "SLICEL",placed CLBLL_X25Y26 SLICE_X43Y26  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_B_dir_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_B_dir_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_B_dir_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_B_dir_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/sto_condition" "SLICEL",placed CLBLL_X25Y27 SLICE_X43Y27  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/sto_condition_and00001:#LUT:O6=(~A4*(A6*A3))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/sto_condition:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "uart1_transmit_receive/transmit/fifo_read" "SLICEL",placed CLBLL_X25Y30 SLICE_X43Y30  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/transmit/kcuart/complete_lut:#LUT:O6=(A6*A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart1_transmit_receive/transmit/kcuart/Tx_complete_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "gpio_A_dir<7>" "SLICEL",placed CLBLL_X25Y36 SLICE_X43Y36  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/ack_out_not00011:#LUT:O6=((A3*(A5*(A6*A4)))+A2)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:gpio_A_dir_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_A_dir_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_A_dir_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_A_dir_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/core_txd" "SLICEL",placed CLBLL_X25Y37 SLICE_X43Y37  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_txd_mux00001:#LUT:O6=(~A3*(A2+(A1*((A5*A4)+A6))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/core_txd:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::F7 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/core_txd_mux00002:#LUT:O6=(~A3*((~A6*((~A5+(A5*(~A4+~A1)))*A2))+(A6*((~A5*(A2*~A1))+(A5*(A2+A1))))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       F7AMUX:i2c_top/byte_controller/core_txd_mux0000_f7: "
  ;
inst "i2c_cr<5>" "SLICEL",placed CLBLL_X25Y40 SLICE_X43Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_cr_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_cr_3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:i2c_cr_4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:i2c_cr_5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "brfilter[1].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLL_X25Y63 SLICE_X43Y63  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[1].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A6*((A3*A1)+A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[1].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:brfilter[1].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "uart1_transmit_receive/receive/kcuart/sync_serial" "SLICEL",placed CLBLM_X27Y20 SLICE_X44Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF:uart1_transmit_receive/receive/kcuart/sync_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_B_out<7>" "SLICEL",placed CLBLM_X27Y22 SLICE_X44Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_B_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_B_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_B_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_B_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_transmit_receive/transmit/kcuart/Tx_bit" "SLICEM",placed CLBLM_X27Y27 SLICE_X44Y27  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:uart1_transmit_receive/transmit/kcuart/delay14_srl:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SRL16 BCY0::#OFF BDI1MUX::#OFF
       BFF:uart1_transmit_receive/transmit/kcuart/Tx_bit_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT::#OFF C6RAMMODE::#OFF
       CCY0::#OFF CDI1MUX::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF
       CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D5RAMMODE::#OFF D6LUT::#OFF D6RAMMODE::#OFF DCY0::#OFF
       DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC WA7USED::#OFF
       WA8USED::#OFF WEMUX::CE "
  ;
inst "uart1_tx_OBUF" "SLICEL",placed CLBLM_X27Y28 SLICE_X44Y28  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:uart1_transmit_receive/transmit/kcuart/mux6_muxf5:#LUT:O6=((~A6*(A2*(((~A1*A3)+(A1*A4))+~A5)))+(A6*(~A2+(((~A1*A3)+(A1*A4))+~A5))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:uart1_transmit_receive/transmit/kcuart/mux7_muxf6:#LUT:O6=((~A5*(A6*A4))+(A5*(A6+~A4)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/transmit/kcuart/pipeline_serial:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::0 SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:C:CMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/dSCL" "SLICEL",placed CLBLM_X27Y29 SLICE_X44Y29  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/dSCL:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::AX AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT:gpio_D_out_not00011:#LUT:O6=(A3*(~A1*(~A5*(A4*(A6*A2)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/byte_controller/ld" "SLICEL",placed CLBLM_X27Y36 SLICE_X44Y36  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/ld_mux00001:#LUT:O6=(~A6*(~A2*((~A4*A3)+(A4*A5))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/ld:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/tip" "SLICEL",placed CLBLM_X27Y41 SLICE_X44Y41  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/tip_or00001:#LUT:O6=(A4+A5)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/tip:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "processor/processor/stack_pop_data<0>" "SLICEM",placed CLBLM_X27Y56 SLICE_X44Y56  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:processor/processor/stack_bit_3:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SPRAM64 ACY0::#OFF ADI1MUX::AX
       AFF:processor/processor/stack_flop_3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:processor/processor/stack_bit_2:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SPRAM64 BCY0::#OFF BDI1MUX::BX
       BFF:processor/processor/stack_flop_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:processor/processor/stack_bit_1:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SPRAM64 CCY0::#OFF CDI1MUX::CX
       CEUSED::#OFF CFF:processor/processor/stack_flop_1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:processor/processor/stack_bit_0:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SPRAM64 DCY0::#OFF DFF:processor/processor/stack_flop_0:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "processor/processor/stack_pop_data<4>" "SLICEM",placed CLBLM_X27Y57 SLICE_X44Y57  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT:processor/processor/stack_bit_7:#RAM:O6=0x0000000000000000
       _BEL_PROP::A6LUT:BEL:A6LUT A6RAMMODE::SPRAM64 ACY0::#OFF ADI1MUX::AX
       AFF:processor/processor/stack_flop_7:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT:processor/processor/stack_bit_6:#RAM:O6=0x0000000000000000
       _BEL_PROP::B6LUT:BEL:B6LUT B6RAMMODE::SPRAM64 BCY0::#OFF BDI1MUX::BX
       BFF:processor/processor/stack_flop_6:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:processor/processor/stack_bit_5:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SPRAM64 CCY0::#OFF CDI1MUX::CX
       CEUSED::#OFF CFF:processor/processor/stack_flop_5:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:processor/processor/stack_bit_4:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SPRAM64 DCY0::#OFF DFF:processor/processor/stack_flop_4:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "processor/processor/stack_pop_data<8>" "SLICEM",placed CLBLM_X27Y58 SLICE_X44Y58  ,
  cfg " A5LUT::#OFF A5RAMMODE::#OFF A6LUT::#OFF A6RAMMODE::#OFF ACY0::#OFF
       ADI1MUX::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF AFFSR::#OFF AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B5RAMMODE::#OFF B6LUT::#OFF B6RAMMODE::#OFF
       BCY0::#OFF BDI1MUX::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF
       BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C5RAMMODE::#OFF C6LUT:processor/processor/stack_bit_9:#RAM:O6=0x0000000000000000
       _BEL_PROP::C6LUT:BEL:C6LUT C6RAMMODE::SPRAM64 CCY0::#OFF CDI1MUX::CX
       CEUSED::#OFF CFF:processor/processor/stack_flop_9:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D5RAMMODE::#OFF
       D6LUT:processor/processor/stack_bit_8:#RAM:O6=0x0000000000000000
       _BEL_PROP::D6LUT:BEL:D6LUT D6RAMMODE::SPRAM64 DCY0::#OFF DFF:processor/processor/stack_flop_8:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       WA7USED::#OFF WA8USED::#OFF WEMUX::CE "
  ;
inst "brfilter[0].int_filter/int_out" "SLICEL",placed CLBLM_X27Y63 SLICE_X44Y63  ,
  cfg " A5LUT::#OFF A6LUT:brfilter[0].int_filter/int_out_mux00001:#LUT:O6=(~A3*A2)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:brfilter[0].int_filter/int_out:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::SYNC "
  ;
inst "gpio_B_out_not0001" "SLICEL",placed CLBLM_X27Y23 SLICE_X45Y23  ,
  cfg " A5LUT::#OFF A6LUT:gpio_B_out_not00011:#LUT:O6=(A3*(~A1*(~A6*(~A4*(A5*A2)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "uart1_transmit_receive/transmit/kcuart/Tx_run" "SLICEL",placed CLBLM_X27Y27 SLICE_X45Y27  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/transmit/kcuart/ready_lut:#LUT:O6=(~A2*(~A6*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:uart1_transmit_receive/transmit/kcuart/hot_state_lut:#LUT:O6=((~A3*(A6@A5))+(A3*(A6*A5)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:uart1_transmit_receive/transmit/kcuart/hot_state_reg:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:uart1_transmit_receive/transmit/kcuart/run_lut:#LUT:O6=(~A4*((A2*A1)@A5))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:uart1_transmit_receive/transmit/kcuart/Tx_run_reg:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/clk_en" "SLICEL",placed CLBLM_X27Y29 SLICE_X45Y29  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/cnt_or0000138:#LUT:O6=(~A2+((A5*(~A1*A6))+(~A4*~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/clk_en:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/cnt_not00011:#LUT:O6=(A6+~A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/cr_7_not0001" "SLICEL",placed CLBLM_X27Y40 SLICE_X45Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/cr_7_not00011:#LUT:O6=((~A5*(A2+A3))+(A5*A4))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "processor/processor/push_or_pop_type" "SLICEL",placed CLBLM_X27Y57 SLICE_X45Y57  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:processor/processor/push_pop_lut:#LUT:O6=(~A4*(((~A2*A3)+A2)*A6))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF _GND_SOURCE::A "
  ;
inst "processor/processor/stack_write_enable" "SLICEL",placed CLBLM_X27Y58 SLICE_X45Y58  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/stack_ram_inv:#LUT:O6=~A4
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "processor/processor/not_active_interrupt" "SLICEL",placed CLBLM_X27Y60 SLICE_X45Y60  ,
  cfg " A5LUT::#OFF A6LUT:processor/processor/stack_count_inv:#LUT:O6=~A5
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "brfilter[0].int_filter/state_FSM_FFd2" "SLICEL",placed CLBLM_X27Y63 SLICE_X45Y63  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT:brfilter[0].int_filter/state_FSM_FFd1-In1:#LUT:O6=(A3*((A5*A6)+A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:brfilter[0].int_filter/state_FSM_FFd1:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:brfilter[0].int_filter/state_FSM_FFd2:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cSCL<1>" "SLICEL",placed CLBLL_X28Y20 SLICE_X46Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cSCL_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/cSCL_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "gpio_B_out<3>" "SLICEL",placed CLBLL_X28Y22 SLICE_X46Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_B_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_B_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_B_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_B_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "uart1_transmit_receive/transmit/kcuart/Tx_stop" "SLICEL",placed CLBLL_X28Y27 SLICE_X46Y27  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:uart1_transmit_receive/transmit/kcuart/stop_lut:#LUT:O6=((~A5*(~A3*(~A6*A4)))+(A5*(A3*(A6*~A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:uart1_transmit_receive/transmit/kcuart/Tx_stop_reg:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_cr<7>" "SLICEL",placed CLBLL_X28Y40 SLICE_X46Y40  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:i2c_cr_6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:i2c_cr_7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF::#OFF
       CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF
       COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF
       DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF
       PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC "
  ;
inst "uart1_transmit_receive/transmit/kcuart/Tx_start" "SLICEL",placed CLBLL_X28Y27 SLICE_X47Y27  ,
  cfg " A5LUT::#OFF A6LUT:uart1_transmit_receive/transmit/kcuart/start_lut:#LUT:O6=((~A3*(~A2*(A4@A1)))+(A3*(A2*(A4*~A1))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:uart1_transmit_receive/transmit/kcuart/Tx_start_reg:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/cr<7>" "SLICEL",placed CLBLL_X28Y40 SLICE_X47Y40  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/cr_4_mux00001:#LUT:O6=(A3*A2)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/cr_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/cr_5_mux00001:#LUT:O6=(A3*A1)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/cr_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/cr_6_mux00001:#LUT:O6=(A5*A6)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/cr_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/cr_7_mux00001:#LUT:O6=(A5*A3)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/cr_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_C_out<7>" "SLICEL",placed CLBLM_X29Y12 SLICE_X48Y12  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_C_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_C_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_C_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_C_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_C_out_not0001" "SLICEL",placed CLBLM_X29Y14 SLICE_X48Y14  ,
  cfg " A5LUT::#OFF A6LUT:gpio_C_out_not00011:#LUT:O6=(A3*(~A1*(~A4*(A2*(~A5*A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX
       "
  ;
inst "gpio_A_out<3>" "SLICEL",placed CLBLM_X29Y20 SLICE_X48Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_A_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_A_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_A_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_A_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_D_out<3>" "SLICEL",placed CLBLM_X29Y22 SLICE_X48Y22  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_D_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_D_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_D_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_D_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "gpio_D_out<7>" "SLICEL",placed CLBLM_X29Y24 SLICE_X48Y24  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_D_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_D_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_D_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_D_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/sda_chk" "SLICEL",placed CLBLM_X29Y27 SLICE_X48Y27  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd1-In1:#LUT:O6=(~A6*A3)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/sda_chk:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" "SLICEL",placed CLBLM_X29Y28 SLICE_X48Y28  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd2-In1:#LUT:O6=(~A5*A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd2:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd3-In1:#LUT:O6=(~A5*A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd3:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd4-In1:#LUT:O6=(~A3*A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd4:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5-In1:#LUT:O6=(~A3*A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/shift" "SLICEL",placed CLBLM_X29Y37 SLICE_X48Y37  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/shift_mux00001:#LUT:O6=(~A4*(A6*(A1*(~A3*(A2+A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/shift:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/sr_not0001" "SLICEL",placed CLBLM_X29Y38 SLICE_X48Y38  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/sr_not00011:#LUT:O6=(A3+A2)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "gpio_A_out<7>" "SLICEL",placed CLBLM_X29Y20 SLICE_X49Y20  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_A_out_4:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_A_out_5:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_A_out_6:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:gpio_A_out_not00011:#LUT:O6=(A5*(~A1*(~A2*(~A4*(~A3*A6)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:gpio_A_out_7:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::0 PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
        _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/byte_controller/cmd_ack" "SLICEL",placed CLBLM_X29Y37 SLICE_X49Y37  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/cmd_ack_mux00001:#LUT:O6=(A2*(A6*(~A5*(~A4+~A3))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/cmd_ack:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "gpio_C_out<3>" "SLICEL",placed CLBLL_X30Y11 SLICE_X50Y11  ,
  cfg " A5LUT::#OFF A6LUT::#OFF ACY0::#OFF AFF:gpio_C_out_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF:gpio_C_out_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::BX BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::0 CFF:gpio_C_out_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::CX CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF:gpio_C_out_3:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::DX DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::SYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" "SLICEL",placed CLBLL_X30Y26 SLICE_X50Y26  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd6-In1:#LUT:O6=(~A4*A6)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd6:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd7-In1:#LUT:O6=(~A4*A2)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd7:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd8-In1:#LUT:O6=(~A2*A5)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd8:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9-In1:#LUT:O6=(~A2*A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/scl_oen" "SLICEL",placed CLBLL_X30Y27 SLICE_X50Y27  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/scl_oen_mux00001:#LUT:O6=(A3+((~A4*A6)+(A4*(A1+(A5+A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/scl_oen:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/al_or0000_SW0:#LUT:O6=(~A3+(A4+~A6))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
        _ROUTETHROUGH:B:BMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" "SLICEL",placed CLBLL_X30Y28 SLICE_X50Y28  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd14-In1:#LUT:O6=(A2*(~A1*(~A6*(~A3*(~A4*A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd14:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd15-In1:#LUT:O6=(A1*(~A2*(~A6*(~A3*(~A4*A5)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd15:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd16-In1:#LUT:O6=(A1*(~A2*(~A5*(~A6*(~A4*A3)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd16:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17-In1:#LUT:O6=(A5*(~A1*(~A6*(~A4*(~A2*A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/cmd_ack" "SLICEL",placed CLBLL_X30Y29 SLICE_X50Y29  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/cmd_ack_mux00001:#LUT:O6=(~A3*(A5*(A1+(A2+(A4+A6)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cmd_ack:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/cmd_stop" "SLICEL",placed CLBLL_X30Y30 SLICE_X50Y30  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_cmp_eq00011:#LUT:O6=(~A5*(A6*(~A2*~A3)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/cmd_stop:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT::#OFF BCY0::#OFF BFF::#OFF BFFINIT::#OFF
       BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT::#OFF
       CCY0::#OFF CEUSED::0 CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF
       CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF
       D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF
       DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/core_cmd<0>" "SLICEL",placed CLBLL_X30Y31 SLICE_X50Y31  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<2>153:#LUT:O6=(~A1*(A5+A2))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/core_cmd_1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/core_cmd_mux0000<2>129:#LUT:O6=(A6*((~A3*((~A4*(A5+(A1+A2)))+(A4*(~A5*A1))))+(A3*~A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/core_cmd_mux0000<3>_SW0:#LUT:O6=((~A2*((~A1*(~A6*(~A4*A3)))+~A5))+(A2*(A1+(A6+(A3+~A5)))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT:i2c_top/byte_controller/core_cmd_mux0000<3>:#LUT:O6=(((~A1*~A5)+(A1*((~A3*((~A2*A4)+~A5))+(A3*~A5))))*~A6)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/core_cmd_0:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/core_cmd<3>" "SLICEL",placed CLBLL_X30Y32 SLICE_X50Y32  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>73:#LUT:O6=(~A1*((~A6*((A5*A2)+~A4))+(A6*(~A3+((A5*A2)+~A4)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>85:#LUT:O6=((~A2*(~A3*(A1*A4)))+A6)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/core_cmd_2:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/core_cmd_mux0000<0>:#LUT:O6=(((~A6*(~A1+(A4*A5)))+(A6*(~A3+(A4*A5))))*~A2)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/core_cmd_3:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/core_cmd_mux0000<0>_SW0:#LUT:O6=(~A2+(~A4+((A5@A3)+A1)))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/dcnt<2>" "SLICEL",placed CLBLL_X30Y33 SLICE_X50Y33  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/Mcount_dcnt_xor<0>11:#LUT:O6=(A1+~A4)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/dcnt_0:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/Mcount_dcnt_xor<1>11:#LUT:O6=((A2@~A4)+A1)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/dcnt_1:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/Mcount_dcnt_xor<2>11:#LUT:O6=(((~A2*(A3@~A4))+(A2*A4))+A6)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/dcnt_2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/c_state_FSM_FFd3" "SLICEL",placed CLBLL_X30Y34 SLICE_X50Y34  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/c_state_FSM_FFd3-In_G:#LUT:O6=((~A1*(~A6*(A3*(~A5*~A4))))+(A1*(~A6*(~A3+~A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/c_state_FSM_FFd3:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::F7 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/c_state_FSM_FFd3-In_F:#LUT:O6=((~A4*(~A6*(((~A3*A1)+A3)*A5)))+(A4*(~A6*(A3+~A2))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/core_cmd_mux0000<0>_SW1:#LUT:O6=((~A6*~A5)+(A6*(~A4+((A1@A2)+A3))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC F7AMUX:i2c_top/byte_controller/c_state_FSM_FFd3-In:
       "
  ;
inst "i2c_top/byte_controller/go" "SLICEL",placed CLBLL_X30Y35 SLICE_X50Y35  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>11:#LUT:O6=((~A3*(A4+(A1+(A6+~A5))))+(A3*(~A1*(~A6*~A5))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/go1:#LUT:O6=(~A2*(A1+(A3+A4)))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" "SLICEL",placed CLBLL_X30Y25 SLICE_X51Y25  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd10-In1:#LUT:O6=(~A6*A1)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd10:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd11-In1:#LUT:O6=(~A6*A3)
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd11:#FF
       _BEL_PROP::BFF:BEL:BFF BFFINIT::INIT0 BFFMUX::O6 BFFSR::SRLOW BOUTMUX::#OFF
       BUSED::#OFF C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd12-In1:#LUT:O6=(~A1*A4)
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd12:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13-In1:#LUT:O6=(~A1*A4)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13:#FF
       _BEL_PROP::DFF:BEL:DFF DFFINIT::INIT0 DFFMUX::O6 DFFSR::SRLOW DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::0 SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/dscl_oen" "SLICEL",placed CLBLL_X30Y26 SLICE_X51Y26  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/al_or000011:#LUT:O6=(A1+(A3+(A4+(A2+(A6+A5)))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/dscl_oen:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::AX AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/al_or000011_SW0:#LUT:O6=(A1+(A4+(A3+(A2+A5))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT::#OFF CCY0::#OFF
       CEUSED::#OFF CFF::#OFF CFFINIT::#OFF CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT::#OFF
       DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF
       DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       "
  ;
inst "i2c_top/byte_controller/bit_controller/slave_wait" "SLICEL",placed CLBLL_X30Y27 SLICE_X51Y27  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/al_or0000:#LUT:O6=((~A3*~A1)+(A3*((~A1*(A4+(A2+(~A5+A6))))+(A1*(~A4*(A2+(~A5+A6)))))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/al:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/al_or0000_SW1:#LUT:O6=(~A6*(~A5*(~A4*(~A2*(~A1*~A3)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/slave_wait_or00001:#LUT:O6=(~A6*((~A2*A5)+A4))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/bit_controller/slave_wait:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::O6 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_not00011:#LUT:O6=(A3+A1)
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC  _ROUTETHROUGH:D:DMUX "
  ;
inst "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" "SLICEL",placed CLBLL_X30Y28 SLICE_X51Y28  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/sda_oen_mux000036:#LUT:O6=(A4+(A5+(A2+((A6*A1)+A3))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/bit_controller/sda_oen:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT1 AFFMUX::O6 AFFSR::SRHIGH AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/bit_controller/sda_oen_mux000010:#LUT:O6=(A2+(A5+(A1+(A4+(A3+A6)))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18-In:#LUT:O6=(A6+(((~A4*((~A3*(A1@~A5))+(A3*(A1+A5))))+(A4*(A3+(A1+A5))))*A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::0 CFF:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT1 CFFMUX::O6 CFFSR::SRHIGH CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18-In_SW0:#LUT:O6=(A3+(A6+(A4+(A2+A5))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::0 PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC "
  ;
inst "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" "SLICEL",placed CLBLL_X30Y29 SLICE_X51Y29  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/bit_controller/sda_oen_mux000020:#LUT:O6=(A6*(A5+(A1+(A4+A2))))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "i2c_top/byte_controller/c_state_FSM_FFd2" "SLICEL",placed CLBLL_X30Y32 SLICE_X51Y32  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>511:#LUT:O6=(~A2*(A5*A4))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/c_state_FSM_FFd2-In11:#LUT:O6=((~A2*(A5*~A1))+(A2*A4))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/c_state_FSM_FFd2-In1:#LUT:O6=(~A6*((~A2*(A4+A3))+(A2*(((~A4*A3)+(A4*~A1))+A5))))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF:i2c_top/byte_controller/c_state_FSM_FFd2:#FF
       _BEL_PROP::CFF:BEL:CFF CFFINIT::INIT0 CFFMUX::F7 CFFSR::SRLOW CLKINV::CLK
       COUTMUX::#OFF COUTUSED::#OFF CUSED::#OFF D5LUT::#OFF D6LUT:i2c_top/byte_controller/c_state_FSM_FFd2-In2:#LUT:O6=(~A1*((~A5*A6)+(A5*(~A2+~A4))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC F7BMUX:i2c_top/byte_controller/c_state_FSM_FFd2-In_f7:
        _ROUTETHROUGH:B:BMUX "
  ;
inst "i2c_top/byte_controller/N7" "SLICEL",placed CLBLL_X30Y33 SLICE_X51Y33  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>73_SW0:#LUT:O6=(A4+(~A3+((A5@~A6)+~A1)))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT:i2c_top/byte_controller/cnt_done_or00001:#LUT:O6=(A4+(A2+A5))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/core_cmd_mux0000<1>31:#LUT:O6=(~A1*(A3*(~A5*~A6)))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::0 D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF  _ROUTETHROUGH:B:BMUX
       "
  ;
inst "i2c_top/byte_controller/c_state_FSM_FFd1" "SLICEL",placed CLBLL_X30Y34 SLICE_X51Y34  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/c_state_FSM_FFd1-In60:#LUT:O6=((~A4*(~A1*(~A2*A3)))+(A5*~A6))
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF:i2c_top/byte_controller/c_state_FSM_FFd1:#FF
       _BEL_PROP::AFF:BEL:AFF AFFINIT::INIT0 AFFMUX::O6 AFFSR::SRLOW AOUTMUX::#OFF
       AUSED::#OFF B5LUT::#OFF B6LUT:i2c_top/byte_controller/c_state_FSM_FFd1-In43:#LUT:O6=((~A6*(A3*(A1*~A4)))+(A6*(~A3+(A2*A5))))
       _BEL_PROP::B6LUT:BEL:B6LUT BCY0::#OFF BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF
       BFFSR::#OFF BOUTMUX::#OFF BUSED::0 C5LUT::#OFF C6LUT:i2c_top/byte_controller/core_cmd_mux0000<2>591:#LUT:O6=(A3*(A5*A2))
       _BEL_PROP::C6LUT:BEL:C6LUT CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::CLK COUTMUX::F7 COUTUSED::#OFF CUSED::#OFF
       D5LUT::#OFF D6LUT:i2c_top/byte_controller/core_cmd_mux0000<2>592:#LUT:O6=(~A1*(~A2*(~A5*(~A4*(~A6*A3)))))
       _BEL_PROP::D6LUT:BEL:D6LUT DCY0::#OFF DFF::#OFF DFFINIT::#OFF DFFMUX::#OFF
       DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF REVUSED::#OFF
       SRUSED::0 SYNC_ATTR::ASYNC F7BMUX:i2c_top/byte_controller/core_cmd_mux0000<2>59_f7:
       "
  ;
inst "i2c_top/byte_controller/core_cmd_mux0000<2>87" "SLICEL",placed CLBLL_X30Y35 SLICE_X51Y35  ,
  cfg " A5LUT::#OFF A6LUT:i2c_top/byte_controller/core_cmd_mux0000<2>87:#LUT:O6=((~A3*(~A4*~A1))+A2)
       _BEL_PROP::A6LUT:BEL:A6LUT ACY0::#OFF AFF::#OFF AFFINIT::#OFF AFFMUX::#OFF
       AFFSR::#OFF AOUTMUX::#OFF AUSED::0 B5LUT::#OFF B6LUT::#OFF BCY0::#OFF
       BFF::#OFF BFFINIT::#OFF BFFMUX::#OFF BFFSR::#OFF BOUTMUX::#OFF BUSED::#OFF
       C5LUT::#OFF C6LUT::#OFF CCY0::#OFF CEUSED::#OFF CFF::#OFF CFFINIT::#OFF
       CFFMUX::#OFF CFFSR::#OFF CLKINV::#OFF COUTMUX::#OFF COUTUSED::#OFF
       CUSED::#OFF D5LUT::#OFF D6LUT::#OFF DCY0::#OFF DFF::#OFF DFFINIT::#OFF
       DFFMUX::#OFF DFFSR::#OFF DOUTMUX::#OFF DUSED::#OFF PRECYINIT::#OFF
       REVUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "XDL_DUMMY_IOI_X0Y66_OLOGIC_X0Y132" "OLOGIC",placed IOI_X0Y66 OLOGIC_X0Y132  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X0Y66_ILOGIC_X0Y133" "ILOGIC",placed IOI_X0Y66 ILOGIC_X0Y133  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y135" "ILOGIC",placed IOI_X0Y67 ILOGIC_X0Y135  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y136" "ILOGIC",placed IOI_X0Y68 ILOGIC_X0Y136  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y137" "ILOGIC",placed IOI_X0Y68 ILOGIC_X0Y137  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y138" "ILOGIC",placed IOI_X0Y69 ILOGIC_X0Y138  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y139" "ILOGIC",placed IOI_X0Y69 ILOGIC_X0Y139  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y140" "ILOGIC",placed IOI_X0Y70 ILOGIC_X0Y140  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y141" "ILOGIC",placed IOI_X0Y70 ILOGIC_X0Y141  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y142" "ILOGIC",placed IOI_X0Y71 ILOGIC_X0Y142  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y143" "ILOGIC",placed IOI_X0Y71 ILOGIC_X0Y143  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y144" "ILOGIC",placed IOI_X0Y72 ILOGIC_X0Y144  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y145" "ILOGIC",placed IOI_X0Y72 ILOGIC_X0Y145  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y73_ILOGIC_X0Y146" "ILOGIC",placed IOI_X0Y73 ILOGIC_X0Y146  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y73_ILOGIC_X0Y147" "ILOGIC",placed IOI_X0Y73 ILOGIC_X0Y147  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y148" "ILOGIC",placed IOI_X0Y74 ILOGIC_X0Y148  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y149" "ILOGIC",placed IOI_X0Y74 ILOGIC_X0Y149  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y150" "ILOGIC",placed IOI_X0Y75 ILOGIC_X0Y150  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y151" "ILOGIC",placed IOI_X0Y75 ILOGIC_X0Y151  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y152" "ILOGIC",placed IOI_X0Y76 ILOGIC_X0Y152  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y153" "ILOGIC",placed IOI_X0Y76 ILOGIC_X0Y153  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y154" "ILOGIC",placed IOI_X0Y77 ILOGIC_X0Y154  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y155" "ILOGIC",placed IOI_X0Y77 ILOGIC_X0Y155  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y156" "ILOGIC",placed IOI_X0Y78 ILOGIC_X0Y156  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y157" "ILOGIC",placed IOI_X0Y78 ILOGIC_X0Y157  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y158" "ILOGIC",placed IOI_X0Y79 ILOGIC_X0Y158  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y159" "ILOGIC",placed IOI_X0Y79 ILOGIC_X0Y159  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_INT_X1Y52_TIEOFF_X1Y52" "TIEOFF",placed INT_X1Y52 TIEOFF_X1Y52  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X1Y53_TIEOFF_X1Y53" "TIEOFF",placed INT_X1Y53 TIEOFF_X1Y53  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X1Y55_TIEOFF_X1Y55" "TIEOFF",placed INT_X1Y55 TIEOFF_X1Y55  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X1Y56_TIEOFF_X1Y56" "TIEOFF",placed INT_X1Y56 TIEOFF_X1Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X1Y57_TIEOFF_X1Y57" "TIEOFF",placed INT_X1Y57 TIEOFF_X1Y57  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X1Y58_TIEOFF_X1Y58" "TIEOFF",placed INT_X1Y58 TIEOFF_X1Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X2Y25_TIEOFF_X2Y25" "TIEOFF",placed INT_X2Y25 TIEOFF_X2Y25  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X2Y26_TIEOFF_X2Y26" "TIEOFF",placed INT_X2Y26 TIEOFF_X2Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X2Y27_TIEOFF_X2Y27" "TIEOFF",placed INT_X2Y27 TIEOFF_X2Y27  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X2Y28_TIEOFF_X2Y28" "TIEOFF",placed INT_X2Y28 TIEOFF_X2Y28  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X2Y29_TIEOFF_X2Y29" "TIEOFF",placed INT_X2Y29 TIEOFF_X2Y29  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X2Y30_TIEOFF_X2Y30" "TIEOFF",placed INT_X2Y30 TIEOFF_X2Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X3Y45_TIEOFF_X3Y45" "TIEOFF",placed INT_X3Y45 TIEOFF_X3Y45  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X5Y45_TIEOFF_X5Y45" "TIEOFF",placed INT_X5Y45 TIEOFF_X5Y45  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X5Y46_TIEOFF_X5Y46" "TIEOFF",placed INT_X5Y46 TIEOFF_X5Y46  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X5Y47_TIEOFF_X5Y47" "TIEOFF",placed INT_X5Y47 TIEOFF_X5Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X5Y48_TIEOFF_X5Y48" "TIEOFF",placed INT_X5Y48 TIEOFF_X5Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y6_TIEOFF_X6Y6" "TIEOFF",placed INT_X6Y6 TIEOFF_X6Y6  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y7_TIEOFF_X6Y7" "TIEOFF",placed INT_X6Y7 TIEOFF_X6Y7  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X7Y7_TIEOFF_X7Y7" "TIEOFF",placed INT_X7Y7 TIEOFF_X7Y7  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X7Y8_TIEOFF_X7Y8" "TIEOFF",placed INT_X7Y8 TIEOFF_X7Y8  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X9Y71_TIEOFF_X9Y71" "TIEOFF",placed INT_X9Y71 TIEOFF_X9Y71  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X9Y72_TIEOFF_X9Y72" "TIEOFF",placed INT_X9Y72 TIEOFF_X9Y72  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X9Y73_TIEOFF_X9Y73" "TIEOFF",placed INT_X9Y73 TIEOFF_X9Y73  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X9Y74_TIEOFF_X9Y74" "TIEOFF",placed INT_X9Y74 TIEOFF_X9Y74  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y1_TIEOFF_X10Y1" "TIEOFF",placed INT_X10Y1 TIEOFF_X10Y1  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y2_TIEOFF_X10Y2" "TIEOFF",placed INT_X10Y2 TIEOFF_X10Y2  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y3_TIEOFF_X10Y3" "TIEOFF",placed INT_X10Y3 TIEOFF_X10Y3  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y4_TIEOFF_X10Y4" "TIEOFF",placed INT_X10Y4 TIEOFF_X10Y4  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y5_TIEOFF_X10Y5" "TIEOFF",placed INT_X10Y5 TIEOFF_X10Y5  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y11_TIEOFF_X10Y11" "TIEOFF",placed INT_X10Y11 TIEOFF_X10Y11  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y25_TIEOFF_X10Y25" "TIEOFF",placed INT_X10Y25 TIEOFF_X10Y25  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y26_TIEOFF_X10Y26" "TIEOFF",placed INT_X10Y26 TIEOFF_X10Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y27_TIEOFF_X10Y27" "TIEOFF",placed INT_X10Y27 TIEOFF_X10Y27  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y71_TIEOFF_X10Y71" "TIEOFF",placed INT_X10Y71 TIEOFF_X10Y71  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y72_TIEOFF_X10Y72" "TIEOFF",placed INT_X10Y72 TIEOFF_X10Y72  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y73_TIEOFF_X10Y73" "TIEOFF",placed INT_X10Y73 TIEOFF_X10Y73  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y86_TIEOFF_X10Y86" "TIEOFF",placed INT_X10Y86 TIEOFF_X10Y86  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y87_TIEOFF_X10Y87" "TIEOFF",placed INT_X10Y87 TIEOFF_X10Y87  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y88_TIEOFF_X10Y88" "TIEOFF",placed INT_X10Y88 TIEOFF_X10Y88  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X10Y89_TIEOFF_X10Y89" "TIEOFF",placed INT_X10Y89 TIEOFF_X10Y89  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y90_TIEOFF_X10Y90" "TIEOFF",placed INT_X10Y90 TIEOFF_X10Y90  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y91_TIEOFF_X10Y91" "TIEOFF",placed INT_X10Y91 TIEOFF_X10Y91  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X10Y92_TIEOFF_X10Y92" "TIEOFF",placed INT_X10Y92 TIEOFF_X10Y92  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X11Y13_TIEOFF_X11Y13" "TIEOFF",placed INT_X11Y13 TIEOFF_X11Y13  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X11Y14_TIEOFF_X11Y14" "TIEOFF",placed INT_X11Y14 TIEOFF_X11Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X12Y18_TIEOFF_X12Y18" "TIEOFF",placed INT_X12Y18 TIEOFF_X12Y18  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y13_TIEOFF_X13Y13" "TIEOFF",placed INT_X13Y13 TIEOFF_X13Y13  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y14_TIEOFF_X13Y14" "TIEOFF",placed INT_X13Y14 TIEOFF_X13Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y15_TIEOFF_X13Y15" "TIEOFF",placed INT_X13Y15 TIEOFF_X13Y15  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y16_TIEOFF_X13Y16" "TIEOFF",placed INT_X13Y16 TIEOFF_X13Y16  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y26_TIEOFF_X13Y26" "TIEOFF",placed INT_X13Y26 TIEOFF_X13Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y28_TIEOFF_X13Y28" "TIEOFF",placed INT_X13Y28 TIEOFF_X13Y28  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y34_TIEOFF_X13Y34" "TIEOFF",placed INT_X13Y34 TIEOFF_X13Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y35_TIEOFF_X13Y35" "TIEOFF",placed INT_X13Y35 TIEOFF_X13Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y36_TIEOFF_X13Y36" "TIEOFF",placed INT_X13Y36 TIEOFF_X13Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y39_TIEOFF_X13Y39" "TIEOFF",placed INT_X13Y39 TIEOFF_X13Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y41_TIEOFF_X13Y41" "TIEOFF",placed INT_X13Y41 TIEOFF_X13Y41  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X13Y45_TIEOFF_X13Y45" "TIEOFF",placed INT_X13Y45 TIEOFF_X13Y45  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y46_TIEOFF_X13Y46" "TIEOFF",placed INT_X13Y46 TIEOFF_X13Y46  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y47_TIEOFF_X13Y47" "TIEOFF",placed INT_X13Y47 TIEOFF_X13Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X13Y48_TIEOFF_X13Y48" "TIEOFF",placed INT_X13Y48 TIEOFF_X13Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y29_TIEOFF_X14Y29" "TIEOFF",placed INT_X14Y29 TIEOFF_X14Y29  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y30_TIEOFF_X14Y30" "TIEOFF",placed INT_X14Y30 TIEOFF_X14Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y31_TIEOFF_X14Y31" "TIEOFF",placed INT_X14Y31 TIEOFF_X14Y31  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y32_TIEOFF_X14Y32" "TIEOFF",placed INT_X14Y32 TIEOFF_X14Y32  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y33_TIEOFF_X14Y33" "TIEOFF",placed INT_X14Y33 TIEOFF_X14Y33  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y46_TIEOFF_X14Y46" "TIEOFF",placed INT_X14Y46 TIEOFF_X14Y46  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y47_TIEOFF_X14Y47" "TIEOFF",placed INT_X14Y47 TIEOFF_X14Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y48_TIEOFF_X14Y48" "TIEOFF",placed INT_X14Y48 TIEOFF_X14Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y49_TIEOFF_X14Y49" "TIEOFF",placed INT_X14Y49 TIEOFF_X14Y49  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X14Y50_TIEOFF_X14Y50" "TIEOFF",placed INT_X14Y50 TIEOFF_X14Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y13_TIEOFF_X15Y13" "TIEOFF",placed INT_X15Y13 TIEOFF_X15Y13  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y14_TIEOFF_X15Y14" "TIEOFF",placed INT_X15Y14 TIEOFF_X15Y14  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y15_TIEOFF_X15Y15" "TIEOFF",placed INT_X15Y15 TIEOFF_X15Y15  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y16_TIEOFF_X15Y16" "TIEOFF",placed INT_X15Y16 TIEOFF_X15Y16  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y29_TIEOFF_X15Y29" "TIEOFF",placed INT_X15Y29 TIEOFF_X15Y29  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y30_TIEOFF_X15Y30" "TIEOFF",placed INT_X15Y30 TIEOFF_X15Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y36_TIEOFF_X15Y36" "TIEOFF",placed INT_X15Y36 TIEOFF_X15Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y38_TIEOFF_X15Y38" "TIEOFF",placed INT_X15Y38 TIEOFF_X15Y38  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y39_TIEOFF_X15Y39" "TIEOFF",placed INT_X15Y39 TIEOFF_X15Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y40_TIEOFF_X15Y40" "TIEOFF",placed INT_X15Y40 TIEOFF_X15Y40  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y41_TIEOFF_X15Y41" "TIEOFF",placed INT_X15Y41 TIEOFF_X15Y41  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y42_TIEOFF_X15Y42" "TIEOFF",placed INT_X15Y42 TIEOFF_X15Y42  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X15Y43_TIEOFF_X15Y43" "TIEOFF",placed INT_X15Y43 TIEOFF_X15Y43  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y44_TIEOFF_X15Y44" "TIEOFF",placed INT_X15Y44 TIEOFF_X15Y44  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y45_TIEOFF_X15Y45" "TIEOFF",placed INT_X15Y45 TIEOFF_X15Y45  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y46_TIEOFF_X15Y46" "TIEOFF",placed INT_X15Y46 TIEOFF_X15Y46  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y47_TIEOFF_X15Y47" "TIEOFF",placed INT_X15Y47 TIEOFF_X15Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X15Y48_TIEOFF_X15Y48" "TIEOFF",placed INT_X15Y48 TIEOFF_X15Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y30_TIEOFF_X16Y30" "TIEOFF",placed INT_X16Y30 TIEOFF_X16Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y49_TIEOFF_X16Y49" "TIEOFF",placed INT_X16Y49 TIEOFF_X16Y49  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y50_TIEOFF_X16Y50" "TIEOFF",placed INT_X16Y50 TIEOFF_X16Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y51_TIEOFF_X16Y51" "TIEOFF",placed INT_X16Y51 TIEOFF_X16Y51  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y52_TIEOFF_X16Y52" "TIEOFF",placed INT_X16Y52 TIEOFF_X16Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y53_TIEOFF_X16Y53" "TIEOFF",placed INT_X16Y53 TIEOFF_X16Y53  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X16Y54_TIEOFF_X16Y54" "TIEOFF",placed INT_X16Y54 TIEOFF_X16Y54  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_IOI_X17Y33_OLOGIC_X1Y66" "OLOGIC",placed IOI_X17Y33 OLOGIC_X1Y66  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X17Y33_ILOGIC_X1Y67" "ILOGIC",placed IOI_X17Y33 ILOGIC_X1Y67  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y34_ILOGIC_X1Y68" "ILOGIC",placed IOI_X17Y34 ILOGIC_X1Y68  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y36_ILOGIC_X1Y73" "ILOGIC",placed IOI_X17Y36 ILOGIC_X1Y73  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y37_ILOGIC_X1Y75" "ILOGIC",placed IOI_X17Y37 ILOGIC_X1Y75  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y39_ILOGIC_X1Y78" "ILOGIC",placed IOI_X17Y39 ILOGIC_X1Y78  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y40_ILOGIC_X1Y81" "ILOGIC",placed IOI_X17Y40 ILOGIC_X1Y81  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y41_ILOGIC_X1Y82" "ILOGIC",placed IOI_X17Y41 ILOGIC_X1Y82  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y45_ILOGIC_X1Y90" "ILOGIC",placed IOI_X17Y45 ILOGIC_X1Y90  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y82_ILOGIC_X1Y164" "ILOGIC",placed IOI_X17Y82 ILOGIC_X1Y164  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y83_ILOGIC_X1Y166" "ILOGIC",placed IOI_X17Y83 ILOGIC_X1Y166  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y84_ILOGIC_X1Y168" "ILOGIC",placed IOI_X17Y84 ILOGIC_X1Y168  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y85_ILOGIC_X1Y170" "ILOGIC",placed IOI_X17Y85 ILOGIC_X1Y170  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y86_ILOGIC_X1Y172" "ILOGIC",placed IOI_X17Y86 ILOGIC_X1Y172  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y86_ILOGIC_X1Y173" "ILOGIC",placed IOI_X17Y86 ILOGIC_X1Y173  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y87_ILOGIC_X1Y174" "ILOGIC",placed IOI_X17Y87 ILOGIC_X1Y174  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y87_ILOGIC_X1Y175" "ILOGIC",placed IOI_X17Y87 ILOGIC_X1Y175  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y88_ILOGIC_X1Y176" "ILOGIC",placed IOI_X17Y88 ILOGIC_X1Y176  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y88_ILOGIC_X1Y177" "ILOGIC",placed IOI_X17Y88 ILOGIC_X1Y177  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y89_ILOGIC_X1Y178" "ILOGIC",placed IOI_X17Y89 ILOGIC_X1Y178  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X17Y89_ILOGIC_X1Y179" "ILOGIC",placed IOI_X17Y89 ILOGIC_X1Y179  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_INT_X18Y35_TIEOFF_X18Y35" "TIEOFF",placed INT_X18Y35 TIEOFF_X18Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y36_TIEOFF_X18Y36" "TIEOFF",placed INT_X18Y36 TIEOFF_X18Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y38_TIEOFF_X18Y38" "TIEOFF",placed INT_X18Y38 TIEOFF_X18Y38  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y39_TIEOFF_X18Y39" "TIEOFF",placed INT_X18Y39 TIEOFF_X18Y39  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y40_TIEOFF_X18Y40" "TIEOFF",placed INT_X18Y40 TIEOFF_X18Y40  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y43_TIEOFF_X18Y43" "TIEOFF",placed INT_X18Y43 TIEOFF_X18Y43  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y46_TIEOFF_X18Y46" "TIEOFF",placed INT_X18Y46 TIEOFF_X18Y46  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y47_TIEOFF_X18Y47" "TIEOFF",placed INT_X18Y47 TIEOFF_X18Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y48_TIEOFF_X18Y48" "TIEOFF",placed INT_X18Y48 TIEOFF_X18Y48  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y49_TIEOFF_X18Y49" "TIEOFF",placed INT_X18Y49 TIEOFF_X18Y49  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X18Y50_TIEOFF_X18Y50" "TIEOFF",placed INT_X18Y50 TIEOFF_X18Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y35_TIEOFF_X19Y35" "TIEOFF",placed INT_X19Y35 TIEOFF_X19Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y37_TIEOFF_X19Y37" "TIEOFF",placed INT_X19Y37 TIEOFF_X19Y37  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y50_TIEOFF_X19Y50" "TIEOFF",placed INT_X19Y50 TIEOFF_X19Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y51_TIEOFF_X19Y51" "TIEOFF",placed INT_X19Y51 TIEOFF_X19Y51  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y52_TIEOFF_X19Y52" "TIEOFF",placed INT_X19Y52 TIEOFF_X19Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y53_TIEOFF_X19Y53" "TIEOFF",placed INT_X19Y53 TIEOFF_X19Y53  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X19Y54_TIEOFF_X19Y54" "TIEOFF",placed INT_X19Y54 TIEOFF_X19Y54  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y28_TIEOFF_X20Y28" "TIEOFF",placed INT_X20Y28 TIEOFF_X20Y28  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y30_TIEOFF_X20Y30" "TIEOFF",placed INT_X20Y30 TIEOFF_X20Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y33_TIEOFF_X20Y33" "TIEOFF",placed INT_X20Y33 TIEOFF_X20Y33  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y35_TIEOFF_X20Y35" "TIEOFF",placed INT_X20Y35 TIEOFF_X20Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y36_TIEOFF_X20Y36" "TIEOFF",placed INT_X20Y36 TIEOFF_X20Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y37_TIEOFF_X20Y37" "TIEOFF",placed INT_X20Y37 TIEOFF_X20Y37  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y38_TIEOFF_X20Y38" "TIEOFF",placed INT_X20Y38 TIEOFF_X20Y38  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y45_TIEOFF_X20Y45" "TIEOFF",placed INT_X20Y45 TIEOFF_X20Y45  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y47_TIEOFF_X20Y47" "TIEOFF",placed INT_X20Y47 TIEOFF_X20Y47  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y48_TIEOFF_X20Y48" "TIEOFF",placed INT_X20Y48 TIEOFF_X20Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y49_TIEOFF_X20Y49" "TIEOFF",placed INT_X20Y49 TIEOFF_X20Y49  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y50_TIEOFF_X20Y50" "TIEOFF",placed INT_X20Y50 TIEOFF_X20Y50  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X20Y51_TIEOFF_X20Y51" "TIEOFF",placed INT_X20Y51 TIEOFF_X20Y51  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y52_TIEOFF_X20Y52" "TIEOFF",placed INT_X20Y52 TIEOFF_X20Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y53_TIEOFF_X20Y53" "TIEOFF",placed INT_X20Y53 TIEOFF_X20Y53  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y54_TIEOFF_X20Y54" "TIEOFF",placed INT_X20Y54 TIEOFF_X20Y54  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X20Y55_TIEOFF_X20Y55" "TIEOFF",placed INT_X20Y55 TIEOFF_X20Y55  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X22Y17_TIEOFF_X22Y17" "TIEOFF",placed INT_X22Y17 TIEOFF_X22Y17  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X22Y24_TIEOFF_X22Y24" "TIEOFF",placed INT_X22Y24 TIEOFF_X22Y24  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X22Y25_TIEOFF_X22Y25" "TIEOFF",placed INT_X22Y25 TIEOFF_X22Y25  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X22Y26_TIEOFF_X22Y26" "TIEOFF",placed INT_X22Y26 TIEOFF_X22Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X22Y48_TIEOFF_X22Y48" "TIEOFF",placed INT_X22Y48 TIEOFF_X22Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X22Y49_TIEOFF_X22Y49" "TIEOFF",placed INT_X22Y49 TIEOFF_X22Y49  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X22Y50_TIEOFF_X22Y50" "TIEOFF",placed INT_X22Y50 TIEOFF_X22Y50  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X22Y52_TIEOFF_X22Y52" "TIEOFF",placed INT_X22Y52 TIEOFF_X22Y52  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X23Y4_TIEOFF_X23Y4" "TIEOFF",placed INT_X23Y4 TIEOFF_X23Y4  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X23Y5_TIEOFF_X23Y5" "TIEOFF",placed INT_X23Y5 TIEOFF_X23Y5  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X23Y6_TIEOFF_X23Y6" "TIEOFF",placed INT_X23Y6 TIEOFF_X23Y6  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X23Y7_TIEOFF_X23Y7" "TIEOFF",placed INT_X23Y7 TIEOFF_X23Y7  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X23Y35_TIEOFF_X23Y35" "TIEOFF",placed INT_X23Y35 TIEOFF_X23Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X24Y30_TIEOFF_X24Y30" "TIEOFF",placed INT_X24Y30 TIEOFF_X24Y30  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X24Y32_TIEOFF_X24Y32" "TIEOFF",placed INT_X24Y32 TIEOFF_X24Y32  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X24Y33_TIEOFF_X24Y33" "TIEOFF",placed INT_X24Y33 TIEOFF_X24Y33  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y34_TIEOFF_X25Y34" "TIEOFF",placed INT_X25Y34 TIEOFF_X25Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y35_TIEOFF_X25Y35" "TIEOFF",placed INT_X25Y35 TIEOFF_X25Y35  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y36_TIEOFF_X25Y36" "TIEOFF",placed INT_X25Y36 TIEOFF_X25Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y37_TIEOFF_X25Y37" "TIEOFF",placed INT_X25Y37 TIEOFF_X25Y37  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y56_TIEOFF_X25Y56" "TIEOFF",placed INT_X25Y56 TIEOFF_X25Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y57_TIEOFF_X25Y57" "TIEOFF",placed INT_X25Y57 TIEOFF_X25Y57  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X25Y58_TIEOFF_X25Y58" "TIEOFF",placed INT_X25Y58 TIEOFF_X25Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X26Y55_TIEOFF_X26Y55" "TIEOFF",placed INT_X26Y55 TIEOFF_X26Y55  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X26Y56_TIEOFF_X26Y56" "TIEOFF",placed INT_X26Y56 TIEOFF_X26Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X26Y57_TIEOFF_X26Y57" "TIEOFF",placed INT_X26Y57 TIEOFF_X26Y57  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X26Y58_TIEOFF_X26Y58" "TIEOFF",placed INT_X26Y58 TIEOFF_X26Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X27Y27_TIEOFF_X27Y27" "TIEOFF",placed INT_X27Y27 TIEOFF_X27Y27  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X27Y28_TIEOFF_X27Y28" "TIEOFF",placed INT_X27Y28 TIEOFF_X27Y28  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X27Y55_TIEOFF_X27Y55" "TIEOFF",placed INT_X27Y55 TIEOFF_X27Y55  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X27Y58_TIEOFF_X27Y58" "TIEOFF",placed INT_X27Y58 TIEOFF_X27Y58  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_CLBLM_X27Y56_SLICE_X45Y56" "SLICEL",placed CLBLM_X27Y56 SLICE_X45Y56  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_INT_X28Y56_TIEOFF_X28Y56" "TIEOFF",placed INT_X28Y56 TIEOFF_X28Y56  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X28Y57_TIEOFF_X28Y57" "TIEOFF",placed INT_X28Y57 TIEOFF_X28Y57  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X28Y58_TIEOFF_X28Y58" "TIEOFF",placed INT_X28Y58 TIEOFF_X28Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::KEEP1 "
  ;
inst "XDL_DUMMY_INT_X31Y13_TIEOFF_X31Y13" "TIEOFF",placed INT_X31Y13 TIEOFF_X31Y13  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X31Y17_TIEOFF_X31Y17" "TIEOFF",placed INT_X31Y17 TIEOFF_X31Y17  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X31Y112_TIEOFF_X31Y112" "TIEOFF",placed INT_X31Y112 TIEOFF_X31Y112  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_IOI_X31Y0_OLOGIC_X2Y0" "OLOGIC",placed IOI_X31Y0 OLOGIC_X2Y0  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y0_OLOGIC_X2Y1" "OLOGIC",placed IOI_X31Y0 OLOGIC_X2Y1  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y1_OLOGIC_X2Y2" "OLOGIC",placed IOI_X31Y1 OLOGIC_X2Y2  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y1_OLOGIC_X2Y3" "OLOGIC",placed IOI_X31Y1 OLOGIC_X2Y3  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y2_OLOGIC_X2Y4" "OLOGIC",placed IOI_X31Y2 OLOGIC_X2Y4  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y2_OLOGIC_X2Y5" "OLOGIC",placed IOI_X31Y2 OLOGIC_X2Y5  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y3_OLOGIC_X2Y6" "OLOGIC",placed IOI_X31Y3 OLOGIC_X2Y6  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y3_OLOGIC_X2Y7" "OLOGIC",placed IOI_X31Y3 OLOGIC_X2Y7  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y4_ILOGIC_X2Y8" "ILOGIC",placed IOI_X31Y4 ILOGIC_X2Y8  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y4_ILOGIC_X2Y9" "ILOGIC",placed IOI_X31Y4 ILOGIC_X2Y9  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y5_ILOGIC_X2Y11" "ILOGIC",placed IOI_X31Y5 ILOGIC_X2Y11  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y6_ILOGIC_X2Y12" "ILOGIC",placed IOI_X31Y6 ILOGIC_X2Y12  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y6_ILOGIC_X2Y13" "ILOGIC",placed IOI_X31Y6 ILOGIC_X2Y13  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y7_ILOGIC_X2Y14" "ILOGIC",placed IOI_X31Y7 ILOGIC_X2Y14  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y7_ILOGIC_X2Y15" "ILOGIC",placed IOI_X31Y7 ILOGIC_X2Y15  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y8_ILOGIC_X2Y17" "ILOGIC",placed IOI_X31Y8 ILOGIC_X2Y17  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y9_ILOGIC_X2Y18" "ILOGIC",placed IOI_X31Y9 ILOGIC_X2Y18  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y9_ILOGIC_X2Y19" "ILOGIC",placed IOI_X31Y9 ILOGIC_X2Y19  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y10_ILOGIC_X2Y20" "ILOGIC",placed IOI_X31Y10 ILOGIC_X2Y20  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y10_ILOGIC_X2Y21" "ILOGIC",placed IOI_X31Y10 ILOGIC_X2Y21  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y11_ILOGIC_X2Y22" "ILOGIC",placed IOI_X31Y11 ILOGIC_X2Y22  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y11_ILOGIC_X2Y23" "ILOGIC",placed IOI_X31Y11 ILOGIC_X2Y23  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y12_ILOGIC_X2Y24" "ILOGIC",placed IOI_X31Y12 ILOGIC_X2Y24  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y12_ILOGIC_X2Y25" "ILOGIC",placed IOI_X31Y12 ILOGIC_X2Y25  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y13_ILOGIC_X2Y26" "ILOGIC",placed IOI_X31Y13 ILOGIC_X2Y26  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y13_OLOGIC_X2Y27" "OLOGIC",placed IOI_X31Y13 OLOGIC_X2Y27  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ  _ROUTETHROUGH:T1:TQ "
  ;
inst "XDL_DUMMY_IOI_X31Y13_ILOGIC_X2Y27" "ILOGIC",placed IOI_X31Y13 ILOGIC_X2Y27  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y14_ILOGIC_X2Y28" "ILOGIC",placed IOI_X31Y14 ILOGIC_X2Y28  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y14_ILOGIC_X2Y29" "ILOGIC",placed IOI_X31Y14 ILOGIC_X2Y29  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y15_OLOGIC_X2Y30" "OLOGIC",placed IOI_X31Y15 OLOGIC_X2Y30  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y15_ILOGIC_X2Y31" "ILOGIC",placed IOI_X31Y15 ILOGIC_X2Y31  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y16_ILOGIC_X2Y32" "ILOGIC",placed IOI_X31Y16 ILOGIC_X2Y32  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y16_ILOGIC_X2Y33" "ILOGIC",placed IOI_X31Y16 ILOGIC_X2Y33  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y17_OLOGIC_X2Y34" "OLOGIC",placed IOI_X31Y17 OLOGIC_X2Y34  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ  _ROUTETHROUGH:T1:TQ "
  ;
inst "XDL_DUMMY_IOI_X31Y17_ILOGIC_X2Y34" "ILOGIC",placed IOI_X31Y17 ILOGIC_X2Y34  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y17_ILOGIC_X2Y35" "ILOGIC",placed IOI_X31Y17 ILOGIC_X2Y35  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y18_ILOGIC_X2Y36" "ILOGIC",placed IOI_X31Y18 ILOGIC_X2Y36  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y18_ILOGIC_X2Y37" "ILOGIC",placed IOI_X31Y18 ILOGIC_X2Y37  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y19_ILOGIC_X2Y38" "ILOGIC",placed IOI_X31Y19 ILOGIC_X2Y38  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y19_OLOGIC_X2Y39" "OLOGIC",placed IOI_X31Y19 OLOGIC_X2Y39  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y28_OLOGIC_X2Y56" "OLOGIC",placed IOI_X31Y28 OLOGIC_X2Y56  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y31_OLOGIC_X2Y63" "OLOGIC",placed IOI_X31Y31 OLOGIC_X2Y63  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y33_ILOGIC_X2Y66" "ILOGIC",placed IOI_X31Y33 ILOGIC_X2Y66  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y35_OLOGIC_X2Y71" "OLOGIC",placed IOI_X31Y35 OLOGIC_X2Y71  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y36_OLOGIC_X2Y72" "OLOGIC",placed IOI_X31Y36 OLOGIC_X2Y72  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y36_OLOGIC_X2Y73" "OLOGIC",placed IOI_X31Y36 OLOGIC_X2Y73  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y37_OLOGIC_X2Y74" "OLOGIC",placed IOI_X31Y37 OLOGIC_X2Y74  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y37_OLOGIC_X2Y75" "OLOGIC",placed IOI_X31Y37 OLOGIC_X2Y75  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y38_OLOGIC_X2Y76" "OLOGIC",placed IOI_X31Y38 OLOGIC_X2Y76  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y38_OLOGIC_X2Y77" "OLOGIC",placed IOI_X31Y38 OLOGIC_X2Y77  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y39_OLOGIC_X2Y78" "OLOGIC",placed IOI_X31Y39 OLOGIC_X2Y78  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y39_OLOGIC_X2Y79" "OLOGIC",placed IOI_X31Y39 OLOGIC_X2Y79  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_IOI_X31Y60_ILOGIC_X2Y120" "ILOGIC",placed IOI_X31Y60 ILOGIC_X2Y120  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y60_ILOGIC_X2Y121" "ILOGIC",placed IOI_X31Y60 ILOGIC_X2Y121  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y62_ILOGIC_X2Y124" "ILOGIC",placed IOI_X31Y62 ILOGIC_X2Y124  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y62_ILOGIC_X2Y125" "ILOGIC",placed IOI_X31Y62 ILOGIC_X2Y125  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y224" "OLOGIC",placed IOI_X31Y112 OLOGIC_X2Y224  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ  _ROUTETHROUGH:T1:TQ "
  ;
inst "XDL_DUMMY_IOI_X31Y112_ILOGIC_X2Y224" "ILOGIC",placed IOI_X31Y112 ILOGIC_X2Y224  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;
inst "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y225" "OLOGIC",placed IOI_X31Y112 OLOGIC_X2Y225  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ  _ROUTETHROUGH:T1:TQ "
  ;
inst "XDL_DUMMY_IOI_X31Y112_ILOGIC_X2Y225" "ILOGIC",placed IOI_X31Y112 ILOGIC_X2Y225  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:O "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC1_0" vcc, 
  outpin "XDL_DUMMY_INT_X26Y56_TIEOFF_X26Y56" HARD1 ,
  inpin "processor/program/ram_1024_x_18" CLKBL ,
  pip BRAM_X26Y55 BRAM_CLK_B1_1 -> RAMBFIFO36_CLKBWRCLKL , 
  pip INT_X26Y56 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X26Y56 FAN_BOUNCE6 -> CLK_B1 , 
  pip INT_X26Y56 VCC_WIRE -> FAN6 , 
  ;
net "GLOBAL_LOGIC1_1" vcc, 
  outpin "XDL_DUMMY_INT_X26Y55_TIEOFF_X26Y55" HARD1 ,
  inpin "processor/program/ram_1024_x_18" REGCLKBL ,
  pip BRAM_X26Y55 BRAM_CLK_B1_0 -> RAMBFIFO36_REGCLKBWRRCLKL , 
  pip INT_X26Y55 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X26Y55 FAN_BOUNCE3 -> CLK_B1 , 
  pip INT_X26Y55 VCC_WIRE -> FAN3 , 
  ;
net "GLOBAL_LOGIC1_2" vcc, 
  outpin "XDL_DUMMY_INT_X16Y54_TIEOFF_X16Y54" KEEP1 ,
  inpin "in_port_reg<5>" AX ,
  inpin "in_port_reg<5>" BX ,
  pip CLBLL_X16Y54 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y54 SITE_BYP_B4 -> M_BX , 
  pip INT_X16Y54 BYP1 -> BYP_B1 , 
  pip INT_X16Y54 BYP4 -> BYP_B4 , 
  pip INT_X16Y54 KEEP1_WIRE -> BYP1 , 
  pip INT_X16Y54 KEEP1_WIRE -> BYP4 , 
  ;
net "GLOBAL_LOGIC1_3" vcc, 
  outpin "XDL_DUMMY_INT_X16Y53_TIEOFF_X16Y53" KEEP1 ,
  inpin "in_port_reg<4>" AX ,
  inpin "in_port_reg<4>" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" DX ,
  pip CLBLL_X16Y53 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y53 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y53 SITE_BYP_B6 -> M_DX , 
  pip INT_X16Y53 BYP0 -> BYP_B0 , 
  pip INT_X16Y53 BYP1 -> BYP_B1 , 
  pip INT_X16Y53 BYP3 -> BYP_B3 , 
  pip INT_X16Y53 BYP4 -> BYP_B4 , 
  pip INT_X16Y53 BYP5 -> BYP_B5 , 
  pip INT_X16Y53 BYP6 -> BYP_B6 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP0 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP1 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP3 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP4 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP5 , 
  pip INT_X16Y53 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_4" vcc, 
  outpin "XDL_DUMMY_INT_X16Y52_TIEOFF_X16Y52" KEEP1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" DX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" DX ,
  pip CLBLL_X16Y52 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y52 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y52 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X16Y52 SITE_BYP_B7 -> L_DX , 
  pip INT_X16Y52 BYP0 -> BYP_B0 , 
  pip INT_X16Y52 BYP1 -> BYP_B1 , 
  pip INT_X16Y52 BYP2 -> BYP_B2 , 
  pip INT_X16Y52 BYP3 -> BYP_B3 , 
  pip INT_X16Y52 BYP4 -> BYP_B4 , 
  pip INT_X16Y52 BYP5 -> BYP_B5 , 
  pip INT_X16Y52 BYP6 -> BYP_B6 , 
  pip INT_X16Y52 BYP7 -> BYP_B7 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP0 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP1 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP2 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP3 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP4 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP5 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP6 , 
  pip INT_X16Y52 KEEP1_WIRE -> BYP7 , 
  ;
net "GLOBAL_LOGIC1_5" vcc, 
  outpin "XDL_DUMMY_INT_X16Y51_TIEOFF_X16Y51" KEEP1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" DX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" DX ,
  pip CLBLL_X16Y51 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y51 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y51 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y51 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y51 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y51 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y51 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X16Y51 SITE_BYP_B7 -> L_DX , 
  pip INT_X16Y51 BYP0 -> BYP_B0 , 
  pip INT_X16Y51 BYP1 -> BYP_B1 , 
  pip INT_X16Y51 BYP2 -> BYP_B2 , 
  pip INT_X16Y51 BYP3 -> BYP_B3 , 
  pip INT_X16Y51 BYP4 -> BYP_B4 , 
  pip INT_X16Y51 BYP5 -> BYP_B5 , 
  pip INT_X16Y51 BYP6 -> BYP_B6 , 
  pip INT_X16Y51 BYP7 -> BYP_B7 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP0 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP1 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP2 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP3 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP4 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP5 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP6 , 
  pip INT_X16Y51 KEEP1_WIRE -> BYP7 , 
  ;
net "GLOBAL_LOGIC1_6" vcc, 
  outpin "XDL_DUMMY_INT_X16Y50_TIEOFF_X16Y50" KEEP1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" DX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" DX ,
  pip CLBLL_X16Y50 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y50 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y50 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y50 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y50 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y50 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y50 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X16Y50 SITE_BYP_B7 -> L_DX , 
  pip INT_X16Y50 BYP0 -> BYP_B0 , 
  pip INT_X16Y50 BYP1 -> BYP_B1 , 
  pip INT_X16Y50 BYP2 -> BYP_B2 , 
  pip INT_X16Y50 BYP3 -> BYP_B3 , 
  pip INT_X16Y50 BYP4 -> BYP_B4 , 
  pip INT_X16Y50 BYP5 -> BYP_B5 , 
  pip INT_X16Y50 BYP6 -> BYP_B6 , 
  pip INT_X16Y50 BYP7 -> BYP_B7 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP0 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP1 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP2 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP3 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP4 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP5 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP6 , 
  pip INT_X16Y50 KEEP1_WIRE -> BYP7 , 
  ;
net "GLOBAL_LOGIC1_7" vcc, 
  outpin "XDL_DUMMY_INT_X16Y49_TIEOFF_X16Y49" KEEP1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" DX ,
  pip CLBLL_X16Y49 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y49 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y49 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y49 SITE_BYP_B7 -> L_DX , 
  pip INT_X16Y49 BYP0 -> BYP_B0 , 
  pip INT_X16Y49 BYP2 -> BYP_B2 , 
  pip INT_X16Y49 BYP5 -> BYP_B5 , 
  pip INT_X16Y49 BYP7 -> BYP_B7 , 
  pip INT_X16Y49 KEEP1_WIRE -> BYP0 , 
  pip INT_X16Y49 KEEP1_WIRE -> BYP2 , 
  pip INT_X16Y49 KEEP1_WIRE -> BYP5 , 
  pip INT_X16Y49 KEEP1_WIRE -> BYP7 , 
  ;
net "GLOBAL_LOGIC1_8" vcc, 
  outpin "XDL_DUMMY_INT_X16Y30_TIEOFF_X16Y30" KEEP1 ,
  inpin "uart0_status_port<1>" A6 ,
  pip CLBLL_X16Y30 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X16Y30 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_9" vcc, 
  outpin "XDL_DUMMY_INT_X15Y16_TIEOFF_X15Y16" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A6 ,
  pip CLBLM_X15Y16 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y16 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y16 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y16 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y16 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y16 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y16 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y16 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y16 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y16 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_10" vcc, 
  outpin "XDL_DUMMY_INT_X15Y15_TIEOFF_X15Y15" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D6 ,
  pip CLBLM_X15Y15 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y15 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y15 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y15 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y15 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y15 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y15 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y15 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y15 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y15 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y15 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_11" vcc, 
  outpin "XDL_DUMMY_INT_X15Y14_TIEOFF_X15Y14" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A6 ,
  pip CLBLM_X15Y14 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y14 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y14 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y14 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y14 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y14 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y14 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y14 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y14 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y14 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_12" vcc, 
  outpin "XDL_DUMMY_INT_X15Y13_TIEOFF_X15Y13" KEEP1 ,
  inpin "inst_wbs_uart/rx_data_out<2>" A1 ,
  inpin "inst_wbs_uart/rx_data_out<2>" A6 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B1 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B6 ,
  pip CLBLM_X15Y13 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y13 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y13 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y13 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y13 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y13 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y13 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y13 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_13" vcc, 
  outpin "XDL_DUMMY_INT_X15Y48_TIEOFF_X15Y48" KEEP1 ,
  inpin "in_port_reg<3>" AX ,
  inpin "in_port_reg<3>" BX ,
  inpin "in_port_reg<3>" CX ,
  inpin "in_port_reg<3>" DX ,
  pip CLBLM_X15Y48 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y48 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y48 SITE_BYP_B6 -> M_DX , 
  pip INT_X15Y48 BYP1 -> BYP_B1 , 
  pip INT_X15Y48 BYP3 -> BYP_B3 , 
  pip INT_X15Y48 BYP4 -> BYP_B4 , 
  pip INT_X15Y48 BYP6 -> BYP_B6 , 
  pip INT_X15Y48 KEEP1_WIRE -> BYP1 , 
  pip INT_X15Y48 KEEP1_WIRE -> BYP3 , 
  pip INT_X15Y48 KEEP1_WIRE -> BYP4 , 
  pip INT_X15Y48 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_14" vcc, 
  outpin "XDL_DUMMY_INT_X15Y47_TIEOFF_X15Y47" KEEP1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" DX ,
  pip CLBLM_X15Y47 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y47 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y47 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y47 SITE_BYP_B6 -> M_DX , 
  pip INT_X15Y47 BYP1 -> BYP_B1 , 
  pip INT_X15Y47 BYP3 -> BYP_B3 , 
  pip INT_X15Y47 BYP4 -> BYP_B4 , 
  pip INT_X15Y47 BYP6 -> BYP_B6 , 
  pip INT_X15Y47 KEEP1_WIRE -> BYP1 , 
  pip INT_X15Y47 KEEP1_WIRE -> BYP3 , 
  pip INT_X15Y47 KEEP1_WIRE -> BYP4 , 
  pip INT_X15Y47 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_15" vcc, 
  outpin "XDL_DUMMY_INT_X15Y46_TIEOFF_X15Y46" KEEP1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" DX ,
  pip CLBLM_X15Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y46 SITE_BYP_B6 -> M_DX , 
  pip INT_X15Y46 BYP1 -> BYP_B1 , 
  pip INT_X15Y46 BYP3 -> BYP_B3 , 
  pip INT_X15Y46 BYP4 -> BYP_B4 , 
  pip INT_X15Y46 BYP6 -> BYP_B6 , 
  pip INT_X15Y46 KEEP1_WIRE -> BYP1 , 
  pip INT_X15Y46 KEEP1_WIRE -> BYP3 , 
  pip INT_X15Y46 KEEP1_WIRE -> BYP4 , 
  pip INT_X15Y46 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_16" vcc, 
  outpin "XDL_DUMMY_INT_X15Y45_TIEOFF_X15Y45" KEEP1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" DX ,
  pip CLBLM_X15Y45 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y45 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y45 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y45 SITE_BYP_B6 -> M_DX , 
  pip INT_X15Y45 BYP1 -> BYP_B1 , 
  pip INT_X15Y45 BYP3 -> BYP_B3 , 
  pip INT_X15Y45 BYP4 -> BYP_B4 , 
  pip INT_X15Y45 BYP6 -> BYP_B6 , 
  pip INT_X15Y45 KEEP1_WIRE -> BYP1 , 
  pip INT_X15Y45 KEEP1_WIRE -> BYP3 , 
  pip INT_X15Y45 KEEP1_WIRE -> BYP4 , 
  pip INT_X15Y45 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_17" vcc, 
  outpin "XDL_DUMMY_INT_X15Y44_TIEOFF_X15Y44" KEEP1 ,
  inpin "uart0_rx_data<1>" A1 ,
  inpin "uart0_rx_data<1>" A6 ,
  inpin "uart0_rx_data<1>" B1 ,
  inpin "uart0_rx_data<1>" B6 ,
  inpin "uart0_rx_data<1>" C1 ,
  inpin "uart0_rx_data<1>" C6 ,
  pip CLBLM_X15Y44 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y44 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y44 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y44 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y44 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y44 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X15Y44 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_18" vcc, 
  outpin "XDL_DUMMY_INT_X15Y43_TIEOFF_X15Y43" KEEP1 ,
  inpin "uart0_rx_data<6>" A1 ,
  inpin "uart0_rx_data<6>" A6 ,
  inpin "uart0_rx_data<6>" B1 ,
  inpin "uart0_rx_data<6>" B6 ,
  inpin "uart0_rx_data<6>" C1 ,
  inpin "uart0_rx_data<6>" C6 ,
  pip CLBLM_X15Y43 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y43 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y43 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y43 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y43 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y43 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X15Y43 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_19" vcc, 
  outpin "XDL_DUMMY_INT_X15Y42_TIEOFF_X15Y42" KEEP1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A6 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B6 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C6 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D6 ,
  pip CLBLM_X15Y42 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y42 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y42 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y42 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y42 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y42 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y42 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y42 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y42 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y42 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y42 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y42 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y42 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y42 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y42 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y42 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y42 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y42 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y42 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y42 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X15Y42 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_20" vcc, 
  outpin "XDL_DUMMY_INT_X15Y41_TIEOFF_X15Y41" KEEP1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A6 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B6 ,
  pip CLBLM_X15Y41 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y41 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y41 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y41 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y41 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y41 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y41 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y41 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y41 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y41 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y41 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_21" vcc, 
  outpin "XDL_DUMMY_INT_X15Y40_TIEOFF_X15Y40" KEEP1 ,
  inpin "uart0_status_port<5>" A6 ,
  pip CLBLM_X15Y40 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X15Y40 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_22" vcc, 
  outpin "XDL_DUMMY_INT_X15Y39_TIEOFF_X15Y39" KEEP1 ,
  inpin "uart0_rx_data<7>" A1 ,
  inpin "uart0_rx_data<7>" A6 ,
  pip CLBLM_X15Y39 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y39 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y39 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y39 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_23" vcc, 
  outpin "XDL_DUMMY_INT_X15Y38_TIEOFF_X15Y38" KEEP1 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A1 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A3 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A4 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A5 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A6 ,
  pip CLBLM_X15Y38 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y38 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y38 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y38 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y38 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X15Y38 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y38 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X15Y38 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X15Y38 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X15Y38 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_24" vcc, 
  outpin "XDL_DUMMY_INT_X15Y36_TIEOFF_X15Y36" KEEP1 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B1 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B2 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B4 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B6 ,
  pip CLBLM_X15Y36 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y36 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y36 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y36 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X15Y36 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y36 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X15Y36 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X15Y36 KEEP1_WIRE -> IMUX_B17 , 
  ;
net "GLOBAL_LOGIC1_25" vcc, 
  outpin "XDL_DUMMY_INT_X15Y30_TIEOFF_X15Y30" KEEP1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D6 ,
  pip CLBLM_X15Y30 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y30 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y30 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X15Y30 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_26" vcc, 
  outpin "XDL_DUMMY_INT_X15Y29_TIEOFF_X15Y29" KEEP1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C6 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D1 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D6 ,
  pip CLBLM_X15Y29 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y29 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y29 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y29 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y29 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X15Y29 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_27" vcc, 
  outpin "XDL_DUMMY_INT_X14Y50_TIEOFF_X14Y50" KEEP1 ,
  inpin "in_port_reg<6>" AX ,
  inpin "in_port_reg<6>" BX ,
  pip CLBLL_X14Y50 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y50 SITE_BYP_B4 -> M_BX , 
  pip INT_X14Y50 BYP1 -> BYP_B1 , 
  pip INT_X14Y50 BYP4 -> BYP_B4 , 
  pip INT_X14Y50 KEEP1_WIRE -> BYP1 , 
  pip INT_X14Y50 KEEP1_WIRE -> BYP4 , 
  ;
net "GLOBAL_LOGIC1_28" vcc, 
  outpin "XDL_DUMMY_INT_X14Y49_TIEOFF_X14Y49" KEEP1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" DX ,
  pip CLBLL_X14Y49 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y49 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X14Y49 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X14Y49 SITE_BYP_B6 -> M_DX , 
  pip INT_X14Y49 BYP1 -> BYP_B1 , 
  pip INT_X14Y49 BYP3 -> BYP_B3 , 
  pip INT_X14Y49 BYP4 -> BYP_B4 , 
  pip INT_X14Y49 BYP6 -> BYP_B6 , 
  pip INT_X14Y49 KEEP1_WIRE -> BYP1 , 
  pip INT_X14Y49 KEEP1_WIRE -> BYP3 , 
  pip INT_X14Y49 KEEP1_WIRE -> BYP4 , 
  pip INT_X14Y49 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_29" vcc, 
  outpin "XDL_DUMMY_INT_X14Y48_TIEOFF_X14Y48" KEEP1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" DX ,
  pip CLBLL_X14Y48 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X14Y48 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X14Y48 SITE_BYP_B6 -> M_DX , 
  pip INT_X14Y48 BYP1 -> BYP_B1 , 
  pip INT_X14Y48 BYP3 -> BYP_B3 , 
  pip INT_X14Y48 BYP4 -> BYP_B4 , 
  pip INT_X14Y48 BYP6 -> BYP_B6 , 
  pip INT_X14Y48 KEEP1_WIRE -> BYP1 , 
  pip INT_X14Y48 KEEP1_WIRE -> BYP3 , 
  pip INT_X14Y48 KEEP1_WIRE -> BYP4 , 
  pip INT_X14Y48 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_30" vcc, 
  outpin "XDL_DUMMY_INT_X14Y47_TIEOFF_X14Y47" KEEP1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" DX ,
  pip CLBLL_X14Y47 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y47 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X14Y47 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X14Y47 SITE_BYP_B6 -> M_DX , 
  pip INT_X14Y47 BYP1 -> BYP_B1 , 
  pip INT_X14Y47 BYP3 -> BYP_B3 , 
  pip INT_X14Y47 BYP4 -> BYP_B4 , 
  pip INT_X14Y47 BYP6 -> BYP_B6 , 
  pip INT_X14Y47 KEEP1_WIRE -> BYP1 , 
  pip INT_X14Y47 KEEP1_WIRE -> BYP3 , 
  pip INT_X14Y47 KEEP1_WIRE -> BYP4 , 
  pip INT_X14Y47 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_31" vcc, 
  outpin "XDL_DUMMY_INT_X14Y46_TIEOFF_X14Y46" KEEP1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" DX ,
  pip CLBLL_X14Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X14Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X14Y46 SITE_BYP_B6 -> M_DX , 
  pip INT_X14Y46 BYP1 -> BYP_B1 , 
  pip INT_X14Y46 BYP3 -> BYP_B3 , 
  pip INT_X14Y46 BYP4 -> BYP_B4 , 
  pip INT_X14Y46 BYP6 -> BYP_B6 , 
  pip INT_X14Y46 KEEP1_WIRE -> BYP1 , 
  pip INT_X14Y46 KEEP1_WIRE -> BYP3 , 
  pip INT_X14Y46 KEEP1_WIRE -> BYP4 , 
  pip INT_X14Y46 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_32" vcc, 
  outpin "XDL_DUMMY_INT_X14Y33_TIEOFF_X14Y33" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  A6 ,
  pip CLBLL_X14Y33 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X14Y33 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_33" vcc, 
  outpin "XDL_DUMMY_INT_X14Y32_TIEOFF_X14Y32" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  D6 ,
  pip CLBLL_X14Y32 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y32 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X14Y32 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y32 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X14Y32 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X14Y32 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X14Y32 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X14Y32 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_34" vcc, 
  outpin "XDL_DUMMY_INT_X14Y31_TIEOFF_X14Y31" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  D6 ,
  pip CLBLL_X14Y31 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y31 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X14Y31 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y31 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X14Y31 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X14Y31 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X14Y31 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X14Y31 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_35" vcc, 
  outpin "XDL_DUMMY_INT_X14Y30_TIEOFF_X14Y30" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  D6 ,
  pip CLBLL_X14Y30 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y30 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X14Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y30 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X14Y30 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X14Y30 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X14Y30 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X14Y30 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_36" vcc, 
  outpin "XDL_DUMMY_INT_X14Y29_TIEOFF_X14Y29" KEEP1 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" A6 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" B6 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" C6 ,
  pip CLBLL_X14Y29 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y29 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X14Y29 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X14Y29 KEEP1_WIRE -> IMUX_B0 , 
  pip INT_X14Y29 KEEP1_WIRE -> IMUX_B11 , 
  pip INT_X14Y29 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_37" vcc, 
  outpin "XDL_DUMMY_INT_X13Y28_TIEOFF_X13Y28" KEEP1 ,
  inpin "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" CX ,
  pip CLBLM_X13Y28 SITE_BYP_B2 -> L_CX , 
  pip INT_X13Y28 BYP2 -> BYP_B2 , 
  pip INT_X13Y28 KEEP1_WIRE -> BYP2 , 
  ;
net "GLOBAL_LOGIC1_38" vcc, 
  outpin "XDL_DUMMY_INT_X13Y26_TIEOFF_X13Y26" KEEP1 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A1 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A2 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A5 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A6 ,
  pip CLBLM_X13Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y26 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y26 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y26 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y26 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X13Y26 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_39" vcc, 
  outpin "XDL_DUMMY_INT_X13Y16_TIEOFF_X13Y16" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A6 ,
  pip CLBLM_X13Y16 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y16 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y16 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y16 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y16 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y16 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y16 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y16 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y16 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y16 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_40" vcc, 
  outpin "XDL_DUMMY_INT_X13Y15_TIEOFF_X13Y15" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B6 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C6 ,
  pip CLBLM_X13Y15 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y15 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y15 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y15 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y15 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y15 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y15 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y15 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y15 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y15 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y15 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y15 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X13Y15 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_41" vcc, 
  outpin "XDL_DUMMY_INT_X13Y14_TIEOFF_X13Y14" KEEP1 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A1 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A6 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B1 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B6 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C1 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C6 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D1 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D6 ,
  pip CLBLM_X13Y14 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X13Y14 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_42" vcc, 
  outpin "XDL_DUMMY_INT_X13Y13_TIEOFF_X13Y13" KEEP1 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A1 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A6 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B1 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B6 ,
  pip CLBLM_X13Y13 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y13 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y13 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y13 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y13 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X13Y13 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X13Y13 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y13 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_43" vcc, 
  outpin "XDL_DUMMY_INT_X13Y48_TIEOFF_X13Y48" KEEP1 ,
  inpin "in_port_reg<7>" AX ,
  inpin "in_port_reg<7>" BX ,
  inpin "in_port_reg<7>" CX ,
  inpin "in_port_reg<7>" DX ,
  pip CLBLM_X13Y48 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y48 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y48 SITE_BYP_B6 -> M_DX , 
  pip INT_X13Y48 BYP1 -> BYP_B1 , 
  pip INT_X13Y48 BYP3 -> BYP_B3 , 
  pip INT_X13Y48 BYP4 -> BYP_B4 , 
  pip INT_X13Y48 BYP6 -> BYP_B6 , 
  pip INT_X13Y48 KEEP1_WIRE -> BYP1 , 
  pip INT_X13Y48 KEEP1_WIRE -> BYP3 , 
  pip INT_X13Y48 KEEP1_WIRE -> BYP4 , 
  pip INT_X13Y48 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_44" vcc, 
  outpin "XDL_DUMMY_INT_X13Y47_TIEOFF_X13Y47" KEEP1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" DX ,
  pip CLBLM_X13Y47 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y47 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y47 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y47 SITE_BYP_B6 -> M_DX , 
  pip INT_X13Y47 BYP1 -> BYP_B1 , 
  pip INT_X13Y47 BYP3 -> BYP_B3 , 
  pip INT_X13Y47 BYP4 -> BYP_B4 , 
  pip INT_X13Y47 BYP6 -> BYP_B6 , 
  pip INT_X13Y47 KEEP1_WIRE -> BYP1 , 
  pip INT_X13Y47 KEEP1_WIRE -> BYP3 , 
  pip INT_X13Y47 KEEP1_WIRE -> BYP4 , 
  pip INT_X13Y47 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_45" vcc, 
  outpin "XDL_DUMMY_INT_X13Y46_TIEOFF_X13Y46" KEEP1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" DX ,
  pip CLBLM_X13Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y46 SITE_BYP_B6 -> M_DX , 
  pip INT_X13Y46 BYP1 -> BYP_B1 , 
  pip INT_X13Y46 BYP3 -> BYP_B3 , 
  pip INT_X13Y46 BYP4 -> BYP_B4 , 
  pip INT_X13Y46 BYP6 -> BYP_B6 , 
  pip INT_X13Y46 KEEP1_WIRE -> BYP1 , 
  pip INT_X13Y46 KEEP1_WIRE -> BYP3 , 
  pip INT_X13Y46 KEEP1_WIRE -> BYP4 , 
  pip INT_X13Y46 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_46" vcc, 
  outpin "XDL_DUMMY_INT_X13Y45_TIEOFF_X13Y45" KEEP1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" DX ,
  pip CLBLM_X13Y45 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y45 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y45 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y45 SITE_BYP_B6 -> M_DX , 
  pip INT_X13Y45 BYP1 -> BYP_B1 , 
  pip INT_X13Y45 BYP3 -> BYP_B3 , 
  pip INT_X13Y45 BYP4 -> BYP_B4 , 
  pip INT_X13Y45 BYP6 -> BYP_B6 , 
  pip INT_X13Y45 KEEP1_WIRE -> BYP1 , 
  pip INT_X13Y45 KEEP1_WIRE -> BYP3 , 
  pip INT_X13Y45 KEEP1_WIRE -> BYP4 , 
  pip INT_X13Y45 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_47" vcc, 
  outpin "XDL_DUMMY_INT_X13Y41_TIEOFF_X13Y41" KEEP1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A6 ,
  pip CLBLM_X13Y41 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y41 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y41 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y41 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y41 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y41 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y41 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y41 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y41 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y41 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_48" vcc, 
  outpin "XDL_DUMMY_INT_X13Y39_TIEOFF_X13Y39" KEEP1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A1 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A3 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A4 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A6 ,
  pip CLBLM_X13Y39 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y39 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y39 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y39 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y39 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y39 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y39 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y39 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y39 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y39 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_49" vcc, 
  outpin "XDL_DUMMY_INT_X13Y36_TIEOFF_X13Y36" KEEP1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" A6 ,
  pip CLBLM_X13Y36 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y36 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y36 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y36 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y36 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y36 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X13Y36 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_50" vcc, 
  outpin "XDL_DUMMY_INT_X13Y35_TIEOFF_X13Y35" KEEP1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" B6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" C6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" D6 ,
  pip CLBLM_X13Y35 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y35 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y35 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y35 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y35 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y35 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y35 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y35 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X13Y35 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y35 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y35 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y35 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y35 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y35 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y35 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X13Y35 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y35 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y35 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y35 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y35 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B19 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B31 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X13Y35 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_51" vcc, 
  outpin "XDL_DUMMY_INT_X13Y34_TIEOFF_X13Y34" KEEP1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" A6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" B6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" C6 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D1 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D2 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D3 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" D6 ,
  pip CLBLM_X13Y34 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y34 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y34 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y34 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y34 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y34 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y34 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y34 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X13Y34 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y34 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y34 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y34 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y34 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y34 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y34 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y34 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y34 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y34 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y34 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X13Y34 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y34 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y34 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y34 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y34 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B19 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B31 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X13Y34 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_52" vcc, 
  outpin "XDL_DUMMY_INT_X12Y18_TIEOFF_X12Y18" KEEP1 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" A6 ,
  pip CLBLL_X12Y18 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X12Y18 KEEP1_WIRE -> IMUX_B0 , 
  ;
net "GLOBAL_LOGIC1_53" vcc, 
  outpin "XDL_DUMMY_INT_X11Y14_TIEOFF_X11Y14" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A1 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A2 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A4 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A6 ,
  pip CLBLM_X11Y14 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X11Y14 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X11Y14 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X11Y14 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X11Y14 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X11Y14 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X11Y14 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X11Y14 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X11Y14 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_54" vcc, 
  outpin "XDL_DUMMY_INT_X11Y13_TIEOFF_X11Y13" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" A6 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" B6 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" C6 ,
  pip CLBLM_X11Y13 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X11Y13 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X11Y13 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X11Y13 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X11Y13 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X11Y13 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_55" vcc, 
  outpin "XDL_DUMMY_INT_X10Y27_TIEOFF_X10Y27" KEEP1 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" A6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" B6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" C6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" D6 ,
  pip CLBLL_X10Y27 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y27 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y27 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y27 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y27 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y27 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y27 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y27 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_56" vcc, 
  outpin "XDL_DUMMY_INT_X10Y26_TIEOFF_X10Y26" KEEP1 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" A6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" B6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" C6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" D6 ,
  pip CLBLL_X10Y26 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y26 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y26 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y26 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_57" vcc, 
  outpin "XDL_DUMMY_INT_X10Y25_TIEOFF_X10Y25" KEEP1 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" A6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" B6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" C6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" D6 ,
  pip CLBLL_X10Y25 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y25 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y25 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y25 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y25 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y25 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y25 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y25 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_58" vcc, 
  outpin "XDL_DUMMY_INT_X10Y11_TIEOFF_X10Y11" KEEP1 ,
  inpin "inst_wbs_uart/en_16_x_baud" AX ,
  pip CLBLL_X10Y11 SITE_BYP_B1 -> M_AX , 
  pip INT_X10Y11 BYP1 -> BYP_B1 , 
  pip INT_X10Y11 KEEP1_WIRE -> BYP1 , 
  ;
net "GLOBAL_LOGIC1_59" vcc, 
  outpin "XDL_DUMMY_INT_X10Y5_TIEOFF_X10Y5" KEEP1 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" B6 ,
  pip CLBLL_X10Y5 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X10Y5 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_60" vcc, 
  outpin "XDL_DUMMY_INT_X10Y4_TIEOFF_X10Y4" KEEP1 ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" A6 ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" B6 ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" C6 ,
  pip CLBLL_X10Y4 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y4 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y4 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y4 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y4 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y4 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_61" vcc, 
  outpin "XDL_DUMMY_INT_X10Y3_TIEOFF_X10Y3" KEEP1 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" A6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" B6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" C6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" D6 ,
  pip CLBLL_X10Y3 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y3 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y3 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y3 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y3 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_62" vcc, 
  outpin "XDL_DUMMY_INT_X10Y2_TIEOFF_X10Y2" KEEP1 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" A6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" B6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" C6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" D6 ,
  pip CLBLL_X10Y2 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y2 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y2 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y2 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y2 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_63" vcc, 
  outpin "XDL_DUMMY_INT_X10Y1_TIEOFF_X10Y1" KEEP1 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" A6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" B6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" C6 ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" D6 ,
  pip CLBLL_X10Y1 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y1 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y1 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y1 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y1 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y1 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y1 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y1 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_64" vcc, 
  outpin "XDL_DUMMY_INT_X10Y90_TIEOFF_X10Y90" KEEP1 ,
  inpin "timer_1/prescaler_cnt<15>" A6 ,
  inpin "timer_1/prescaler_cnt<15>" B6 ,
  inpin "timer_1/prescaler_cnt<15>" C6 ,
  inpin "timer_1/prescaler_cnt<15>" D6 ,
  pip CLBLL_X10Y90 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y90 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y90 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y90 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y90 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y90 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y90 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y90 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_65" vcc, 
  outpin "XDL_DUMMY_INT_X10Y91_TIEOFF_X10Y91" KEEP1 ,
  inpin "timer_1/prescaler_cnt<19>" A6 ,
  inpin "timer_1/prescaler_cnt<19>" B6 ,
  inpin "timer_1/prescaler_cnt<19>" C6 ,
  inpin "timer_1/prescaler_cnt<19>" D6 ,
  pip CLBLL_X10Y91 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y91 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y91 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y91 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y91 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y91 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y91 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y91 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_66" vcc, 
  outpin "XDL_DUMMY_INT_X10Y92_TIEOFF_X10Y92" KEEP1 ,
  inpin "timer_1/prescaler_cnt<23>" A6 ,
  inpin "timer_1/prescaler_cnt<23>" B6 ,
  inpin "timer_1/prescaler_cnt<23>" C6 ,
  pip CLBLL_X10Y92 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y92 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y92 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y92 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y92 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y92 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_67" vcc, 
  outpin "XDL_DUMMY_INT_X10Y72_TIEOFF_X10Y72" KEEP1 ,
  inpin "timer_1/sTSR<1>" B6 ,
  pip CLBLL_X10Y72 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X10Y72 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_68" vcc, 
  outpin "XDL_DUMMY_INT_X10Y73_TIEOFF_X10Y73" KEEP1 ,
  inpin "timer_1/sTSR<2>" B6 ,
  pip CLBLL_X10Y73 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X10Y73 KEEP1_WIRE -> IMUX_B12 , 
  ;
net "GLOBAL_LOGIC1_69" vcc, 
  outpin "XDL_DUMMY_INT_X10Y87_TIEOFF_X10Y87" KEEP1 ,
  inpin "timer_1/prescaler_cnt<3>" A6 ,
  inpin "timer_1/prescaler_cnt<3>" B6 ,
  inpin "timer_1/prescaler_cnt<3>" C6 ,
  inpin "timer_1/prescaler_cnt<3>" D6 ,
  pip CLBLL_X10Y87 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y87 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y87 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y87 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y87 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y87 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y87 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y87 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_70" vcc, 
  outpin "XDL_DUMMY_INT_X10Y88_TIEOFF_X10Y88" KEEP1 ,
  inpin "timer_1/prescaler_cnt<7>" A6 ,
  inpin "timer_1/prescaler_cnt<7>" B6 ,
  inpin "timer_1/prescaler_cnt<7>" C6 ,
  inpin "timer_1/prescaler_cnt<7>" D6 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" B6 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C6 ,
  pip CLBLL_X10Y88 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B11 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B35 , 
  pip INT_X10Y88 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_71" vcc, 
  outpin "XDL_DUMMY_INT_X10Y89_TIEOFF_X10Y89" KEEP1 ,
  inpin "timer_1/prescaler_cnt<11>" A6 ,
  inpin "timer_1/prescaler_cnt<11>" B6 ,
  inpin "timer_1/prescaler_cnt<11>" C6 ,
  inpin "timer_1/prescaler_cnt<11>" D6 ,
  pip CLBLL_X10Y89 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y89 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y89 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y89 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y89 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X10Y89 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X10Y89 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X10Y89 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_72" vcc, 
  outpin "XDL_DUMMY_INT_X9Y71_TIEOFF_X9Y71" KEEP1 ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" A6 ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" B6 ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" C6 ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" D6 ,
  pip CLBLM_X9Y71 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X9Y71 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X9Y71 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y71 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X9Y71 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X9Y71 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X9Y71 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X9Y71 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_73" vcc, 
  outpin "XDL_DUMMY_INT_X9Y72_TIEOFF_X9Y72" KEEP1 ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" A6 ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" B6 ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" C6 ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" D6 ,
  pip CLBLM_X9Y72 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X9Y72 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X9Y72 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y72 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X9Y72 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X9Y72 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X9Y72 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X9Y72 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_74" vcc, 
  outpin "XDL_DUMMY_INT_X9Y73_TIEOFF_X9Y73" KEEP1 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" A6 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" B6 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" C6 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" D6 ,
  pip CLBLM_X9Y73 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X9Y73 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X9Y73 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y73 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X9Y73 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X9Y73 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X9Y73 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X9Y73 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_75" vcc, 
  outpin "XDL_DUMMY_INT_X9Y74_TIEOFF_X9Y74" KEEP1 ,
  inpin "timer_1/TR_share0000<15>" A6 ,
  inpin "timer_1/TR_share0000<15>" B6 ,
  inpin "timer_1/TR_share0000<15>" C6 ,
  pip CLBLM_X9Y74 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X9Y74 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y74 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X9Y74 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X9Y74 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X9Y74 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_76" vcc, 
  outpin "XDL_DUMMY_INT_X7Y8_TIEOFF_X7Y8" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" A6 ,
  pip CLBLM_X7Y8 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X7Y8 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y8 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X7Y8 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y8 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X7Y8 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X7Y8 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_77" vcc, 
  outpin "XDL_DUMMY_INT_X7Y7_TIEOFF_X7Y7" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" B6 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" D6 ,
  pip CLBLM_X7Y7 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X7Y7 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X7Y7 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X7Y7 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X7Y7 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X7Y7 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y7 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X7Y7 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y7 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X7Y7 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y7 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X7Y7 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X7Y7 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X7Y7 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y7 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X7Y7 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y7 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X7Y7 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B19 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X7Y7 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_78" vcc, 
  outpin "XDL_DUMMY_INT_X6Y7_TIEOFF_X6Y7" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" B6 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" C6 ,
  pip CLBLM_X6Y7 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X6Y7 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X6Y7 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X6Y7 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X6Y7 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X6Y7 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X6Y7 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X6Y7 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X6Y7 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X6Y7 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X6Y7 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X6Y7 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X6Y7 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X6Y7 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X6Y7 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X6Y7 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X6Y7 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X6Y7 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B31 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X6Y7 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_79" vcc, 
  outpin "XDL_DUMMY_INT_X6Y6_TIEOFF_X6Y6" KEEP1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B3 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B4 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B5 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" B6 ,
  pip CLBLM_X6Y6 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X6Y6 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X6Y6 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X6Y6 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X6Y6 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X6Y6 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X6Y6 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X6Y6 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X6Y6 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X6Y6 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X6Y6 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X6Y6 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_80" vcc, 
  outpin "XDL_DUMMY_INT_X5Y48_TIEOFF_X5Y48" KEEP1 ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL15 ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL12 ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL13 ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL14 ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL15 ,
  pip BRAM_X5Y45 BRAM_IMUX_B0_3 -> RAMBFIFO36_ADDRBL12 , 
  pip BRAM_X5Y45 BRAM_IMUX_B1_3 -> RAMBFIFO36_ADDRBL13 , 
  pip BRAM_X5Y45 BRAM_IMUX_B23_3 -> RAMBFIFO36_ADDRBL15 , 
  pip BRAM_X5Y45 BRAM_IMUX_B29_3 -> RAMBFIFO36_ADDRAL15 , 
  pip BRAM_X5Y45 BRAM_IMUX_B36_3 -> RAMBFIFO36_ADDRBL14 , 
  pip INT_X5Y48 KEEP1_WIRE -> IMUX_B0 , 
  pip INT_X5Y48 KEEP1_WIRE -> IMUX_B1 , 
  pip INT_X5Y48 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X5Y48 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X5Y48 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_81" vcc, 
  outpin "XDL_DUMMY_INT_X5Y47_TIEOFF_X5Y47" KEEP1 ,
  inpin "processor/internal_mem/ram_2048_x_9" ENAL ,
  inpin "processor/internal_mem/ram_2048_x_9" ENBL ,
  pip BRAM_X5Y45 BRAM_CTRL_B0_2 -> RAMBFIFO36_ENARDENL , 
  pip BRAM_X5Y45 BRAM_CTRL_B2_2 -> RAMBFIFO36_ENBWRENL , 
  pip INT_X5Y47 CTRL0 -> CTRL_B0 , 
  pip INT_X5Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X5Y47 KEEP1_WIRE -> CTRL0 , 
  pip INT_X5Y47 KEEP1_WIRE -> CTRL2 , 
  ;
net "GLOBAL_LOGIC1_82" vcc, 
  outpin "XDL_DUMMY_INT_X3Y45_TIEOFF_X3Y45" KEEP1 ,
  inpin "processor/stack_ptr<3>" A6 ,
  pip CLBLM_X3Y45 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X3Y45 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_83" vcc, 
  outpin "XDL_DUMMY_INT_X2Y28_TIEOFF_X2Y28" KEEP1 ,
  inpin "timer_0/prescaler_cnt<15>" A6 ,
  inpin "timer_0/prescaler_cnt<15>" B6 ,
  inpin "timer_0/prescaler_cnt<15>" C6 ,
  inpin "timer_0/prescaler_cnt<15>" D6 ,
  pip CLBLL_X2Y28 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y28 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X2Y28 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y28 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X2Y28 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y28 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X2Y28 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y28 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_84" vcc, 
  outpin "XDL_DUMMY_INT_X2Y27_TIEOFF_X2Y27" KEEP1 ,
  inpin "timer_0/prescaler_cnt<11>" A6 ,
  inpin "timer_0/prescaler_cnt<11>" B6 ,
  inpin "timer_0/prescaler_cnt<11>" C6 ,
  inpin "timer_0/prescaler_cnt<11>" D6 ,
  pip CLBLL_X2Y27 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y27 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X2Y27 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y27 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X2Y27 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y27 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X2Y27 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y27 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_85" vcc, 
  outpin "XDL_DUMMY_INT_X2Y26_TIEOFF_X2Y26" KEEP1 ,
  inpin "timer_0/prescaler_cnt<7>" A6 ,
  inpin "timer_0/prescaler_cnt<7>" B6 ,
  inpin "timer_0/prescaler_cnt<7>" C6 ,
  inpin "timer_0/prescaler_cnt<7>" D6 ,
  pip CLBLL_X2Y26 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y26 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X2Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y26 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X2Y26 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y26 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X2Y26 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y26 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_86" vcc, 
  outpin "XDL_DUMMY_INT_X2Y25_TIEOFF_X2Y25" KEEP1 ,
  inpin "timer_0/prescaler_cnt<3>" A6 ,
  inpin "timer_0/prescaler_cnt<3>" B6 ,
  inpin "timer_0/prescaler_cnt<3>" C6 ,
  inpin "timer_0/prescaler_cnt<3>" D6 ,
  pip CLBLL_X2Y25 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y25 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X2Y25 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y25 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X2Y25 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y25 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X2Y25 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y25 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_87" vcc, 
  outpin "XDL_DUMMY_INT_X2Y30_TIEOFF_X2Y30" KEEP1 ,
  inpin "timer_0/prescaler_cnt<23>" A6 ,
  inpin "timer_0/prescaler_cnt<23>" B6 ,
  inpin "timer_0/prescaler_cnt<23>" C6 ,
  pip CLBLL_X2Y30 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y30 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X2Y30 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y30 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y30 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_88" vcc, 
  outpin "XDL_DUMMY_INT_X2Y29_TIEOFF_X2Y29" KEEP1 ,
  inpin "timer_0/prescaler_cnt<19>" A6 ,
  inpin "timer_0/prescaler_cnt<19>" B6 ,
  inpin "timer_0/prescaler_cnt<19>" C6 ,
  inpin "timer_0/prescaler_cnt<19>" D6 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" B6 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C6 ,
  pip CLBLL_X2Y29 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B11 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B35 , 
  pip INT_X2Y29 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_89" vcc, 
  outpin "XDL_DUMMY_INT_X1Y56_TIEOFF_X1Y56" KEEP1 ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" A6 ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" B6 ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" C6 ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" D6 ,
  pip CLBLM_X1Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y56 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y56 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y56 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X1Y56 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X1Y56 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X1Y56 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X1Y56 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_90" vcc, 
  outpin "XDL_DUMMY_INT_X1Y55_TIEOFF_X1Y55" KEEP1 ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" A6 ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" B6 ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" C6 ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" D6 ,
  pip CLBLM_X1Y55 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y55 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y55 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y55 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X1Y55 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X1Y55 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X1Y55 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X1Y55 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_91" vcc, 
  outpin "XDL_DUMMY_INT_X1Y53_TIEOFF_X1Y53" KEEP1 ,
  inpin "timer_0/sTSR<1>" B6 ,
  inpin "timer_0/sTSR<2>" B6 ,
  pip CLBLM_X1Y53 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y53 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X1Y53 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X1Y53 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_92" vcc, 
  outpin "XDL_DUMMY_INT_X1Y58_TIEOFF_X1Y58" KEEP1 ,
  inpin "timer_0/TR_share0000<15>" A6 ,
  inpin "timer_0/TR_share0000<15>" B6 ,
  inpin "timer_0/TR_share0000<15>" C6 ,
  pip CLBLM_X1Y58 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y58 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y58 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X1Y58 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X1Y58 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X1Y58 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_93" vcc, 
  outpin "XDL_DUMMY_INT_X1Y57_TIEOFF_X1Y57" KEEP1 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" A6 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" B6 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" C6 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" D6 ,
  pip CLBLM_X1Y57 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y57 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y57 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X1Y57 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X1Y57 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X1Y57 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X1Y57 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_94" vcc, 
  outpin "XDL_DUMMY_INT_X18Y50_TIEOFF_X18Y50" KEEP1 ,
  inpin "in_port_reg<2>" AX ,
  inpin "in_port_reg<2>" BX ,
  pip CLBLM_X18Y50 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y50 SITE_BYP_B4 -> M_BX , 
  pip INT_X18Y50 BYP1 -> BYP_B1 , 
  pip INT_X18Y50 BYP4 -> BYP_B4 , 
  pip INT_X18Y50 KEEP1_WIRE -> BYP1 , 
  pip INT_X18Y50 KEEP1_WIRE -> BYP4 , 
  ;
net "GLOBAL_LOGIC1_95" vcc, 
  outpin "XDL_DUMMY_INT_X18Y49_TIEOFF_X18Y49" KEEP1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" DX ,
  pip CLBLM_X18Y49 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y49 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y49 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y49 SITE_BYP_B6 -> M_DX , 
  pip INT_X18Y49 BYP1 -> BYP_B1 , 
  pip INT_X18Y49 BYP3 -> BYP_B3 , 
  pip INT_X18Y49 BYP4 -> BYP_B4 , 
  pip INT_X18Y49 BYP6 -> BYP_B6 , 
  pip INT_X18Y49 KEEP1_WIRE -> BYP1 , 
  pip INT_X18Y49 KEEP1_WIRE -> BYP3 , 
  pip INT_X18Y49 KEEP1_WIRE -> BYP4 , 
  pip INT_X18Y49 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_96" vcc, 
  outpin "XDL_DUMMY_INT_X18Y48_TIEOFF_X18Y48" KEEP1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" DX ,
  pip CLBLM_X18Y48 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y48 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y48 SITE_BYP_B6 -> M_DX , 
  pip INT_X18Y48 BYP1 -> BYP_B1 , 
  pip INT_X18Y48 BYP3 -> BYP_B3 , 
  pip INT_X18Y48 BYP4 -> BYP_B4 , 
  pip INT_X18Y48 BYP6 -> BYP_B6 , 
  pip INT_X18Y48 KEEP1_WIRE -> BYP1 , 
  pip INT_X18Y48 KEEP1_WIRE -> BYP3 , 
  pip INT_X18Y48 KEEP1_WIRE -> BYP4 , 
  pip INT_X18Y48 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_97" vcc, 
  outpin "XDL_DUMMY_INT_X18Y47_TIEOFF_X18Y47" KEEP1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" AX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" DX ,
  pip CLBLM_X18Y47 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y47 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y47 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y47 SITE_BYP_B6 -> M_DX , 
  pip INT_X18Y47 BYP1 -> BYP_B1 , 
  pip INT_X18Y47 BYP3 -> BYP_B3 , 
  pip INT_X18Y47 BYP4 -> BYP_B4 , 
  pip INT_X18Y47 BYP6 -> BYP_B6 , 
  pip INT_X18Y47 KEEP1_WIRE -> BYP1 , 
  pip INT_X18Y47 KEEP1_WIRE -> BYP3 , 
  pip INT_X18Y47 KEEP1_WIRE -> BYP4 , 
  pip INT_X18Y47 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_98" vcc, 
  outpin "XDL_DUMMY_INT_X18Y46_TIEOFF_X18Y46" KEEP1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" DX ,
  pip CLBLM_X18Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y46 SITE_BYP_B6 -> M_DX , 
  pip INT_X18Y46 BYP1 -> BYP_B1 , 
  pip INT_X18Y46 BYP3 -> BYP_B3 , 
  pip INT_X18Y46 BYP4 -> BYP_B4 , 
  pip INT_X18Y46 BYP6 -> BYP_B6 , 
  pip INT_X18Y46 KEEP1_WIRE -> BYP1 , 
  pip INT_X18Y46 KEEP1_WIRE -> BYP3 , 
  pip INT_X18Y46 KEEP1_WIRE -> BYP4 , 
  pip INT_X18Y46 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_99" vcc, 
  outpin "XDL_DUMMY_INT_X18Y43_TIEOFF_X18Y43" KEEP1 ,
  inpin "leds_7_OBUF" A1 ,
  inpin "leds_7_OBUF" A6 ,
  pip CLBLM_X18Y43 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y43 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X18Y43 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y43 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_100" vcc, 
  outpin "XDL_DUMMY_INT_X18Y40_TIEOFF_X18Y40" KEEP1 ,
  inpin "N496" A1 ,
  inpin "N496" A6 ,
  pip CLBLM_X18Y40 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y40 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X18Y40 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y40 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_101" vcc, 
  outpin "XDL_DUMMY_INT_X18Y39_TIEOFF_X18Y39" KEEP1 ,
  inpin "uart1_rx_data<6>" A1 ,
  inpin "uart1_rx_data<6>" A6 ,
  inpin "uart1_rx_data<6>" B1 ,
  inpin "uart1_rx_data<6>" B6 ,
  inpin "uart1_rx_data<6>" C1 ,
  inpin "uart1_rx_data<6>" C6 ,
  inpin "uart1_rx_data<6>" D1 ,
  inpin "uart1_rx_data<6>" D6 ,
  pip CLBLM_X18Y39 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y39 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y39 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y39 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y39 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y39 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y39 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y39 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X18Y39 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_102" vcc, 
  outpin "XDL_DUMMY_INT_X18Y38_TIEOFF_X18Y38" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A6 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B6 ,
  pip CLBLM_X18Y38 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y38 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X18Y38 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y38 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y38 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y38 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y38 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y38 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y38 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y38 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X18Y38 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_103" vcc, 
  outpin "XDL_DUMMY_INT_X18Y36_TIEOFF_X18Y36" KEEP1 ,
  inpin "uart1_rx_data<7>" A1 ,
  inpin "uart1_rx_data<7>" A6 ,
  pip CLBLM_X18Y36 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y36 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X18Y36 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y36 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_104" vcc, 
  outpin "XDL_DUMMY_INT_X18Y35_TIEOFF_X18Y35" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A6 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B6 ,
  pip CLBLM_X18Y35 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y35 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X18Y35 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y35 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y35 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y35 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y35 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X18Y35 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_105" vcc, 
  outpin "XDL_DUMMY_INT_X22Y26_TIEOFF_X22Y26" KEEP1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" A6 ,
  pip CLBLM_X22Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y26 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y26 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y26 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X22Y26 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X22Y26 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X22Y26 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_106" vcc, 
  outpin "XDL_DUMMY_INT_X22Y25_TIEOFF_X22Y25" KEEP1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" B6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" C6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" D6 ,
  pip CLBLM_X22Y25 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y25 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y25 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X22Y25 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X22Y25 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X22Y25 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X22Y25 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X22Y25 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X22Y25 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X22Y25 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X22Y25 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y25 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X22Y25 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y25 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y25 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y25 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X22Y25 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X22Y25 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X22Y25 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X22Y25 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X22Y25 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X22Y25 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y25 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B19 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B31 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X22Y25 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_107" vcc, 
  outpin "XDL_DUMMY_INT_X22Y24_TIEOFF_X22Y24" KEEP1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" A6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" B6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" C6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D1 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D2 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D3 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D5 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" D6 ,
  pip CLBLM_X22Y24 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y24 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y24 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X22Y24 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X22Y24 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X22Y24 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X22Y24 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X22Y24 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X22Y24 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X22Y24 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X22Y24 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y24 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X22Y24 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y24 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y24 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y24 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X22Y24 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X22Y24 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X22Y24 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X22Y24 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X22Y24 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X22Y24 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X22Y24 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y24 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B19 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B20 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B21 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B22 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B31 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B32 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B33 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B34 , 
  pip INT_X22Y24 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_108" vcc, 
  outpin "XDL_DUMMY_INT_X22Y17_TIEOFF_X22Y17" KEEP1 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" CX ,
  pip CLBLM_X22Y17 SITE_BYP_B3 -> M_CX , 
  pip INT_X22Y17 BYP3 -> BYP_B3 , 
  pip INT_X22Y17 KEEP1_WIRE -> BYP3 , 
  ;
net "GLOBAL_LOGIC1_109" vcc, 
  outpin "XDL_DUMMY_INT_X22Y49_TIEOFF_X22Y49" KEEP1 ,
  inpin "processor/RAM_data_to_mem<0>" A6 ,
  inpin "processor/RAM_data_to_mem<0>" B6 ,
  inpin "processor/RAM_data_to_mem<0>" C6 ,
  inpin "processor/RAM_data_to_mem<0>" D6 ,
  pip CLBLM_X22Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y49 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X22Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y49 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X22Y49 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X22Y49 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X22Y49 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X22Y49 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_110" vcc, 
  outpin "XDL_DUMMY_INT_X23Y7_TIEOFF_X23Y7" KEEP1 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" A6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" B6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" C6 ,
  pip CLBLL_X23Y7 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X23Y7 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X23Y7 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X23Y7 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X23Y7 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X23Y7 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_111" vcc, 
  outpin "XDL_DUMMY_INT_X23Y6_TIEOFF_X23Y6" KEEP1 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" A6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" B6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" C6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" D6 ,
  pip CLBLL_X23Y6 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X23Y6 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X23Y6 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X23Y6 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X23Y6 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X23Y6 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X23Y6 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X23Y6 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_112" vcc, 
  outpin "XDL_DUMMY_INT_X23Y5_TIEOFF_X23Y5" KEEP1 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" A6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" B6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" C6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" D6 ,
  pip CLBLL_X23Y5 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X23Y5 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X23Y5 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X23Y5 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X23Y5 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X23Y5 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X23Y5 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X23Y5 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_113" vcc, 
  outpin "XDL_DUMMY_INT_X23Y4_TIEOFF_X23Y4" KEEP1 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" A6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" B6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" C6 ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" D6 ,
  pip CLBLL_X23Y4 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X23Y4 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X23Y4 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X23Y4 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X23Y4 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X23Y4 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X23Y4 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X23Y4 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_114" vcc, 
  outpin "XDL_DUMMY_INT_X23Y35_TIEOFF_X23Y35" KEEP1 ,
  inpin "uart1_status_port<1>" A6 ,
  pip CLBLL_X23Y35 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X23Y35 KEEP1_WIRE -> IMUX_B0 , 
  ;
net "GLOBAL_LOGIC1_115" vcc, 
  outpin "XDL_DUMMY_INT_X24Y33_TIEOFF_X24Y33" KEEP1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B6 ,
  pip CLBLM_X24Y33 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X24Y33 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X24Y33 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y33 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X24Y33 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X24Y33 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X24Y33 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X24Y33 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_116" vcc, 
  outpin "XDL_DUMMY_INT_X24Y32_TIEOFF_X24Y32" KEEP1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D6 ,
  pip CLBLM_X24Y32 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X24Y32 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X24Y32 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X24Y32 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X24Y32 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y32 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X24Y32 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y32 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B18 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B29 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B30 , 
  pip INT_X24Y32 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_117" vcc, 
  outpin "XDL_DUMMY_INT_X24Y30_TIEOFF_X24Y30" KEEP1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B6 ,
  pip CLBLM_X24Y30 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X24Y30 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X24Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y30 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X24Y30 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X24Y30 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X24Y30 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X24Y30 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_118" vcc, 
  outpin "XDL_DUMMY_INT_X25Y56_TIEOFF_X25Y56" KEEP1 ,
  inpin "processor/address<3>" A6 ,
  inpin "processor/address<3>" B6 ,
  inpin "processor/address<3>" C6 ,
  inpin "processor/address<3>" D6 ,
  pip CLBLL_X25Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y56 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X25Y56 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y56 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y56 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y56 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X25Y56 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y56 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_119" vcc, 
  outpin "XDL_DUMMY_INT_X25Y58_TIEOFF_X25Y58" KEEP1 ,
  inpin "processor/address<9>" A6 ,
  pip CLBLL_X25Y58 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X25Y58 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_120" vcc, 
  outpin "XDL_DUMMY_INT_X25Y37_TIEOFF_X25Y37" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" C6 ,
  pip CLBLL_X25Y37 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y37 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y37 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y37 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y37 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y37 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_121" vcc, 
  outpin "XDL_DUMMY_INT_X25Y57_TIEOFF_X25Y57" KEEP1 ,
  inpin "processor/address<7>" A6 ,
  inpin "processor/address<7>" B6 ,
  inpin "processor/address<7>" C6 ,
  inpin "processor/address<7>" D6 ,
  pip CLBLL_X25Y57 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y57 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X25Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y57 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y57 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y57 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X25Y57 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y57 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_122" vcc, 
  outpin "XDL_DUMMY_INT_X25Y36_TIEOFF_X25Y36" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" D6 ,
  pip CLBLL_X25Y36 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y36 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X25Y36 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y36 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y36 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y36 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X25Y36 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y36 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_123" vcc, 
  outpin "XDL_DUMMY_INT_X25Y35_TIEOFF_X25Y35" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" D6 ,
  pip CLBLL_X25Y35 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y35 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X25Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y35 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y35 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y35 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X25Y35 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y35 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_124" vcc, 
  outpin "XDL_DUMMY_INT_X25Y34_TIEOFF_X25Y34" KEEP1 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" D6 ,
  pip CLBLL_X25Y34 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X25Y34 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X25Y34 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y34 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X25Y34 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X25Y34 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X25Y34 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X25Y34 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_125" vcc, 
  outpin "XDL_DUMMY_INT_X26Y58_TIEOFF_X26Y58" KEEP1 ,
  inpin "processor/program/ram_1024_x_18" ADDRAL15 ,
  inpin "processor/program/ram_1024_x_18" ADDRBL15 ,
  inpin "processor/program/ram_1024_x_18" SSRBL ,
  pip BRAM_X26Y55 BRAM_CTRL_B2_3 -> RAMBFIFO36_SSRBL , 
  pip BRAM_X26Y55 BRAM_IMUX_B23_3 -> RAMBFIFO36_ADDRBL15 , 
  pip BRAM_X26Y55 BRAM_IMUX_B29_3 -> RAMBFIFO36_ADDRAL15 , 
  pip INT_X26Y58 CTRL2 -> CTRL_B2 , 
  pip INT_X26Y58 KEEP1_WIRE -> CTRL2 , 
  pip INT_X26Y58 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X26Y58 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_126" vcc, 
  outpin "XDL_DUMMY_INT_X26Y57_TIEOFF_X26Y57" KEEP1 ,
  inpin "processor/program/ram_1024_x_18" ENAL ,
  inpin "processor/program/ram_1024_x_18" ENBL ,
  pip BRAM_X26Y55 BRAM_CTRL_B0_2 -> RAMBFIFO36_ENARDENL , 
  pip BRAM_X26Y55 BRAM_CTRL_B2_2 -> RAMBFIFO36_ENBWRENL , 
  pip INT_X26Y57 CTRL0 -> CTRL_B0 , 
  pip INT_X26Y57 CTRL2 -> CTRL_B2 , 
  pip INT_X26Y57 KEEP1_WIRE -> CTRL0 , 
  pip INT_X26Y57 KEEP1_WIRE -> CTRL2 , 
  ;
net "GLOBAL_LOGIC1_127" vcc, 
  outpin "XDL_DUMMY_INT_X19Y54_TIEOFF_X19Y54" KEEP1 ,
  inpin "in_port_reg<1>" AX ,
  inpin "in_port_reg<1>" BX ,
  inpin "in_port_reg<1>" CX ,
  inpin "in_port_reg<1>" DX ,
  pip CLBLL_X19Y54 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y54 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y54 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y54 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y54 BYP1 -> BYP_B1 , 
  pip INT_X19Y54 BYP3 -> BYP_B3 , 
  pip INT_X19Y54 BYP4 -> BYP_B4 , 
  pip INT_X19Y54 BYP6 -> BYP_B6 , 
  pip INT_X19Y54 KEEP1_WIRE -> BYP1 , 
  pip INT_X19Y54 KEEP1_WIRE -> BYP3 , 
  pip INT_X19Y54 KEEP1_WIRE -> BYP4 , 
  pip INT_X19Y54 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_128" vcc, 
  outpin "XDL_DUMMY_INT_X19Y53_TIEOFF_X19Y53" KEEP1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" DX ,
  pip CLBLL_X19Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y53 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y53 BYP1 -> BYP_B1 , 
  pip INT_X19Y53 BYP3 -> BYP_B3 , 
  pip INT_X19Y53 BYP4 -> BYP_B4 , 
  pip INT_X19Y53 BYP6 -> BYP_B6 , 
  pip INT_X19Y53 KEEP1_WIRE -> BYP1 , 
  pip INT_X19Y53 KEEP1_WIRE -> BYP3 , 
  pip INT_X19Y53 KEEP1_WIRE -> BYP4 , 
  pip INT_X19Y53 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_129" vcc, 
  outpin "XDL_DUMMY_INT_X19Y52_TIEOFF_X19Y52" KEEP1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" DX ,
  pip CLBLL_X19Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y52 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y52 BYP1 -> BYP_B1 , 
  pip INT_X19Y52 BYP3 -> BYP_B3 , 
  pip INT_X19Y52 BYP4 -> BYP_B4 , 
  pip INT_X19Y52 BYP6 -> BYP_B6 , 
  pip INT_X19Y52 KEEP1_WIRE -> BYP1 , 
  pip INT_X19Y52 KEEP1_WIRE -> BYP3 , 
  pip INT_X19Y52 KEEP1_WIRE -> BYP4 , 
  pip INT_X19Y52 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_130" vcc, 
  outpin "XDL_DUMMY_INT_X19Y51_TIEOFF_X19Y51" KEEP1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" DX ,
  pip CLBLL_X19Y51 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y51 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y51 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X19Y51 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X19Y51 BYP3 -> BYP_B3 , 
  pip INT_X19Y51 BYP4 -> BYP_B4 , 
  pip INT_X19Y51 BYP6 -> BYP_B6 , 
  pip INT_X19Y51 KEEP1_WIRE -> BYP3 , 
  pip INT_X19Y51 KEEP1_WIRE -> BYP4 , 
  pip INT_X19Y51 KEEP1_WIRE -> BYP6 , 
  pip INT_X19Y51 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_131" vcc, 
  outpin "XDL_DUMMY_INT_X19Y50_TIEOFF_X19Y50" KEEP1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" DX ,
  pip CLBLL_X19Y50 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y50 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y50 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y50 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y50 BYP1 -> BYP_B1 , 
  pip INT_X19Y50 BYP3 -> BYP_B3 , 
  pip INT_X19Y50 BYP4 -> BYP_B4 , 
  pip INT_X19Y50 BYP6 -> BYP_B6 , 
  pip INT_X19Y50 KEEP1_WIRE -> BYP1 , 
  pip INT_X19Y50 KEEP1_WIRE -> BYP3 , 
  pip INT_X19Y50 KEEP1_WIRE -> BYP4 , 
  pip INT_X19Y50 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_132" vcc, 
  outpin "XDL_DUMMY_INT_X19Y37_TIEOFF_X19Y37" KEEP1 ,
  inpin "uart1_status_port<5>" A6 ,
  pip CLBLL_X19Y37 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X19Y37 KEEP1_WIRE -> IMUX_B0 , 
  ;
net "GLOBAL_LOGIC1_133" vcc, 
  outpin "XDL_DUMMY_INT_X19Y35_TIEOFF_X19Y35" KEEP1 ,
  inpin "processor/processor/arith_result<2>" A6 ,
  pip CLBLL_X19Y35 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X19Y35 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_134" vcc, 
  outpin "XDL_DUMMY_INT_X27Y28_TIEOFF_X27Y28" KEEP1 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" A6 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" B6 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" C6 ,
  pip CLBLM_X27Y28 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X27Y28 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X27Y28 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X27Y28 KEEP1_WIRE -> IMUX_B0 , 
  pip INT_X27Y28 KEEP1_WIRE -> IMUX_B11 , 
  pip INT_X27Y28 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_135" vcc, 
  outpin "XDL_DUMMY_INT_X27Y27_TIEOFF_X27Y27" KEEP1 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B1 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B2 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B6 ,
  pip CLBLM_X27Y27 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X27Y27 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y27 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X27Y27 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y27 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X27Y27 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X27Y27 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X27Y27 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X27Y27 KEEP1_WIRE -> IMUX_B16 , 
  pip INT_X27Y27 KEEP1_WIRE -> IMUX_B17 , 
  ;
net "GLOBAL_LOGIC1_136" vcc, 
  outpin "XDL_DUMMY_INT_X28Y56_TIEOFF_X28Y56" KEEP1 ,
  inpin "processor/processor/pc_vector_carry<3>" A6 ,
  inpin "processor/processor/pc_vector_carry<3>" B6 ,
  inpin "processor/processor/pc_vector_carry<3>" C6 ,
  inpin "processor/processor/pc_vector_carry<3>" D6 ,
  pip CLBLL_X28Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X28Y56 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X28Y56 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X28Y56 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X28Y56 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X28Y56 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X28Y56 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X28Y56 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_137" vcc, 
  outpin "XDL_DUMMY_INT_X28Y58_TIEOFF_X28Y58" KEEP1 ,
  inpin "processor/processor/inc_pc_vector<9>" A6 ,
  pip CLBLL_X28Y58 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X28Y58 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_138" vcc, 
  outpin "XDL_DUMMY_INT_X28Y57_TIEOFF_X28Y57" KEEP1 ,
  inpin "processor/processor/pc_vector_carry<7>" A6 ,
  inpin "processor/processor/pc_vector_carry<7>" B6 ,
  inpin "processor/processor/pc_vector_carry<7>" C6 ,
  inpin "processor/processor/pc_vector_carry<7>" D6 ,
  pip CLBLL_X28Y57 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X28Y57 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X28Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X28Y57 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X28Y57 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X28Y57 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X28Y57 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X28Y57 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_139" vcc, 
  outpin "XDL_DUMMY_INT_X20Y28_TIEOFF_X20Y28" KEEP1 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A1 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A2 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A6 ,
  pip CLBLM_X20Y28 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y28 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y28 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y28 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y28 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y28 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X20Y28 KEEP1_WIRE -> IMUX_B28 , 
  pip INT_X20Y28 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_140" vcc, 
  outpin "XDL_DUMMY_INT_X20Y55_TIEOFF_X20Y55" KEEP1 ,
  inpin "in_port_reg<0>" AX ,
  inpin "in_port_reg<0>" BX ,
  inpin "in_port_reg<0>" CX ,
  inpin "in_port_reg<0>" DX ,
  pip CLBLM_X20Y55 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y55 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y55 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y55 SITE_BYP_B6 -> M_DX , 
  pip INT_X20Y55 BYP1 -> BYP_B1 , 
  pip INT_X20Y55 BYP3 -> BYP_B3 , 
  pip INT_X20Y55 BYP4 -> BYP_B4 , 
  pip INT_X20Y55 BYP6 -> BYP_B6 , 
  pip INT_X20Y55 KEEP1_WIRE -> BYP1 , 
  pip INT_X20Y55 KEEP1_WIRE -> BYP3 , 
  pip INT_X20Y55 KEEP1_WIRE -> BYP4 , 
  pip INT_X20Y55 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_141" vcc, 
  outpin "XDL_DUMMY_INT_X20Y54_TIEOFF_X20Y54" KEEP1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" AX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" BX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" CX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" DX ,
  pip CLBLM_X20Y54 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y54 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y54 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y54 SITE_BYP_B6 -> M_DX , 
  pip INT_X20Y54 BYP1 -> BYP_B1 , 
  pip INT_X20Y54 BYP3 -> BYP_B3 , 
  pip INT_X20Y54 BYP4 -> BYP_B4 , 
  pip INT_X20Y54 BYP6 -> BYP_B6 , 
  pip INT_X20Y54 KEEP1_WIRE -> BYP1 , 
  pip INT_X20Y54 KEEP1_WIRE -> BYP3 , 
  pip INT_X20Y54 KEEP1_WIRE -> BYP4 , 
  pip INT_X20Y54 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_142" vcc, 
  outpin "XDL_DUMMY_INT_X20Y53_TIEOFF_X20Y53" KEEP1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" AX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" BX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" CX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" DX ,
  pip CLBLM_X20Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y53 SITE_BYP_B6 -> M_DX , 
  pip INT_X20Y53 BYP1 -> BYP_B1 , 
  pip INT_X20Y53 BYP3 -> BYP_B3 , 
  pip INT_X20Y53 BYP4 -> BYP_B4 , 
  pip INT_X20Y53 BYP6 -> BYP_B6 , 
  pip INT_X20Y53 KEEP1_WIRE -> BYP1 , 
  pip INT_X20Y53 KEEP1_WIRE -> BYP3 , 
  pip INT_X20Y53 KEEP1_WIRE -> BYP4 , 
  pip INT_X20Y53 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_143" vcc, 
  outpin "XDL_DUMMY_INT_X20Y52_TIEOFF_X20Y52" KEEP1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" BX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" CX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" DX ,
  pip CLBLM_X20Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X20Y52 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X20Y52 BYP3 -> BYP_B3 , 
  pip INT_X20Y52 BYP4 -> BYP_B4 , 
  pip INT_X20Y52 BYP6 -> BYP_B6 , 
  pip INT_X20Y52 KEEP1_WIRE -> BYP3 , 
  pip INT_X20Y52 KEEP1_WIRE -> BYP4 , 
  pip INT_X20Y52 KEEP1_WIRE -> BYP6 , 
  pip INT_X20Y52 KEEP1_WIRE -> IMUX_B24 , 
  ;
net "GLOBAL_LOGIC1_144" vcc, 
  outpin "XDL_DUMMY_INT_X20Y51_TIEOFF_X20Y51" KEEP1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" AX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" BX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" CX ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" DX ,
  pip CLBLM_X20Y51 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y51 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y51 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y51 SITE_BYP_B6 -> M_DX , 
  pip INT_X20Y51 BYP1 -> BYP_B1 , 
  pip INT_X20Y51 BYP3 -> BYP_B3 , 
  pip INT_X20Y51 BYP4 -> BYP_B4 , 
  pip INT_X20Y51 BYP6 -> BYP_B6 , 
  pip INT_X20Y51 KEEP1_WIRE -> BYP1 , 
  pip INT_X20Y51 KEEP1_WIRE -> BYP3 , 
  pip INT_X20Y51 KEEP1_WIRE -> BYP4 , 
  pip INT_X20Y51 KEEP1_WIRE -> BYP6 , 
  ;
net "GLOBAL_LOGIC1_145" vcc, 
  outpin "XDL_DUMMY_INT_X20Y49_TIEOFF_X20Y49" KEEP1 ,
  inpin "processor/RAM_data_to_mem<4>" A6 ,
  inpin "processor/RAM_data_to_mem<4>" B6 ,
  inpin "processor/RAM_data_to_mem<4>" C6 ,
  inpin "processor/RAM_data_to_mem<4>" D6 ,
  pip CLBLM_X20Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y49 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X20Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y49 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X20Y49 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X20Y49 KEEP1_WIRE -> IMUX_B23 , 
  pip INT_X20Y49 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y49 KEEP1_WIRE -> IMUX_B35 , 
  ;
net "GLOBAL_LOGIC1_146" vcc, 
  outpin "XDL_DUMMY_INT_X20Y47_TIEOFF_X20Y47" KEEP1 ,
  inpin "processor/processor/zero_flag" A6 ,
  inpin "processor/processor/zero_flag" B6 ,
  pip CLBLM_X20Y47 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y47 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X20Y47 KEEP1_WIRE -> IMUX_B0 , 
  pip INT_X20Y47 KEEP1_WIRE -> IMUX_B36 , 
  ;
net "GLOBAL_LOGIC1_147" vcc, 
  outpin "XDL_DUMMY_INT_X20Y45_TIEOFF_X20Y45" KEEP1 ,
  inpin "processor/processor/parity" A6 ,
  pip CLBLM_X20Y45 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X20Y45 KEEP1_WIRE -> IMUX_B0 , 
  ;
net "GLOBAL_LOGIC1_148" vcc, 
  outpin "XDL_DUMMY_INT_X20Y38_TIEOFF_X20Y38" KEEP1 ,
  inpin "gpio_C_dir_not0001" A1 ,
  inpin "gpio_C_dir_not0001" A6 ,
  inpin "gpio_C_dir_not0001" B1 ,
  inpin "gpio_C_dir_not0001" B6 ,
  pip CLBLM_X20Y38 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y38 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y38 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y38 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y38 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X20Y38 KEEP1_WIRE -> IMUX_B17 , 
  pip INT_X20Y38 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y38 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_149" vcc, 
  outpin "XDL_DUMMY_INT_X20Y37_TIEOFF_X20Y37" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A6 ,
  pip CLBLM_X20Y37 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y37 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y37 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y37 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y37 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y37 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y37 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X20Y37 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X20Y37 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X20Y37 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_150" vcc, 
  outpin "XDL_DUMMY_INT_X20Y36_TIEOFF_X20Y36" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A6 ,
  pip CLBLM_X20Y36 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y36 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y36 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y36 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y36 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y36 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y36 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X20Y36 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X20Y36 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X20Y36 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_151" vcc, 
  outpin "XDL_DUMMY_INT_X20Y35_TIEOFF_X20Y35" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A6 ,
  pip CLBLM_X20Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y35 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y35 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y35 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y35 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X20Y35 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X20Y35 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X20Y35 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "GLOBAL_LOGIC1_152" vcc, 
  outpin "XDL_DUMMY_INT_X20Y33_TIEOFF_X20Y33" KEEP1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B4 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B6 ,
  pip CLBLM_X20Y33 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y33 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y33 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y33 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y33 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X20Y33 KEEP1_WIRE -> IMUX_B12 , 
  pip INT_X20Y33 KEEP1_WIRE -> IMUX_B13 , 
  pip INT_X20Y33 KEEP1_WIRE -> IMUX_B14 , 
  pip INT_X20Y33 KEEP1_WIRE -> IMUX_B15 , 
  pip INT_X20Y33 KEEP1_WIRE -> IMUX_B17 , 
  ;
net "GLOBAL_LOGIC1_153" vcc, 
  outpin "XDL_DUMMY_INT_X20Y30_TIEOFF_X20Y30" KEEP1 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A1 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A3 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A5 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A6 ,
  pip CLBLM_X20Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y30 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y30 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y30 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y30 KEEP1_WIRE -> IMUX_B24 , 
  pip INT_X20Y30 KEEP1_WIRE -> IMUX_B25 , 
  pip INT_X20Y30 KEEP1_WIRE -> IMUX_B26 , 
  pip INT_X20Y30 KEEP1_WIRE -> IMUX_B27 , 
  pip INT_X20Y30 KEEP1_WIRE -> IMUX_B29 , 
  ;
net "N101" , 
  outpin "i2c_top/byte_controller/bit_controller/dscl_oen" B ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A5 ,
  pip CLBLL_X30Y26 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y26 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X30Y26 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "N103" , 
  outpin "i2c_top/byte_controller/bit_controller/scl_oen" B ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A1 ,
  pip CLBLL_X30Y27 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "i2c_top/byte_controller/bit_controller/scl_oen" B -> BMUX
  pip CLBLL_X30Y27 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X30Y27 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X30Y27 LOGIC_OUTS21 -> IMUX_B5 , 
  ;
net "N104" , 
  outpin "i2c_top/byte_controller/bit_controller/slave_wait" B ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A5 ,
  pip CLBLL_X30Y27 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y27 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X30Y27 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "N106" , 
  outpin "i2c_top/byte_controller/core_cmd<0>" C ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D5 ,
  pip CLBLL_X30Y31 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLL_X30Y31 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X30Y31 LOGIC_OUTS14 -> IMUX_B21 , 
  ;
net "N111" , 
  outpin "i2c_top/byte_controller/core_cmd<3>" D ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C1 ,
  pip CLBLL_X30Y32 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X30Y32 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X30Y32 SE2MID0 -> IMUX_B30 , 
  pip INT_X30Y33 LOGIC_OUTS_N15 -> SE2BEG0 , 
  ;
net "N112" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd3" C ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C3 ,
  pip CLBLL_X30Y32 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X30Y34 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X30Y32 SR2END1 -> IMUX_B32 , 
  pip INT_X30Y34 LOGIC_OUTS14 -> SR2BEG1 , 
  ;
net "N124" , 
  outpin "N124" B ,
  inpin "N124" A3 ,
  pip CLBLL_X4Y44 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X4Y44 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X4Y44 EL2BEG1 -> IMUX_B3 , 
  pip INT_X4Y44 LOGIC_OUTS9 -> EL2BEG1 , 
  ;
net "N126" , 
  outpin "N126" B ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" DX ,
  pip CLBLL_X16Y29 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X16Y29 SITE_BYP_B7 -> L_DX , 
  pip INT_X16Y29 BYP7 -> BYP_B7 , 
  pip INT_X16Y29 LOGIC_OUTS13 -> WL2BEG2 , 
  pip INT_X16Y29 WL2BEG2 -> BYP7 , 
  ;
net "N128" , 
  outpin "N128" C ,
  inpin "int_status<6>" C6 ,
  pip CLBLM_X15Y53 M_C -> M_CMUX ,  #  _ROUTETHROUGH:C:CMUX "N128" C -> CMUX
  pip CLBLM_X15Y53 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X18Y53 SITE_IMUX_B11 -> L_C6 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_ES2BEG0 -> INT_BUFS_ES2BEG_B0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_ES2BEG_B0 -> INT_BUFS_ES2BEG0 , 
  pip INT_X15Y53 LOGIC_OUTS22 -> EL2BEG0 , 
  pip INT_X17Y53 EL2END0 -> ES2BEG0 , 
  pip INT_X18Y53 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y53 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X18Y53 ES2MID0 -> BYP5 , 
  ;
net "N130" , 
  outpin "processor/RAM_address_to_mem<4>" B ,
  inpin "processor/RAM_address_to_mem<4>" A5 ,
  inpin "processor/RAM_page_to_mem<2>" C6 ,
  inpin "processor/RAM_wr_enable_to_mem" A1 ,
  inpin "processor/stack_ptr<3>" B3 ,
  inpin "processor/stack_ptr<3>" C5 ,
  inpin "processor/stack_ptr<3>" D5 ,
  inpin "processor/stack_ptr<7>" A5 ,
  inpin "processor/stack_ptr<7>" B5 ,
  inpin "processor/stack_ptr<7>" C3 ,
  inpin "processor/stack_write_strobe_inv" A5 ,
  pip CLBLL_X4Y45 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y47 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X4Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X4Y48 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X3Y45 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X3Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y46 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X3Y45 SW2MID1 -> IMUX_B15 , 
  pip INT_X3Y45 SW2MID1 -> IMUX_B21 , 
  pip INT_X3Y45 SW2MID1 -> IMUX_B33 , 
  pip INT_X3Y46 WS2END1 -> IMUX_B14 , 
  pip INT_X3Y46 WS2END1 -> IMUX_B26 , 
  pip INT_X3Y46 WS2END1 -> IMUX_B32 , 
  pip INT_X3Y46 WS2END1 -> SW2BEG1 , 
  pip INT_X4Y45 SR2END1 -> IMUX_B2 , 
  pip INT_X4Y47 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X4Y47 LOGIC_OUTS13 -> NL2BEG2 , 
  pip INT_X4Y47 LOGIC_OUTS13 -> SR2BEG1 , 
  pip INT_X4Y47 LOGIC_OUTS13 -> WS2BEG1 , 
  pip INT_X4Y48 NL2MID2 -> IMUX_B11 , 
  pip INT_X4Y49 NL2END2 -> IMUX_B29 , 
  ;
net "N132" , 
  outpin "i2c_sda" I ,
  inpin "i2c_top/byte_controller/bit_controller/cSDA<1>" AX ,
  pip CLBLL_X25Y13 SITE_BYP_B0 -> L_AX , 
  pip INT_INTERFACE_X31Y13 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X25Y13 BYP0 -> BYP_B0 , 
  pip INT_X25Y13 SW2MID0 -> BYP0 , 
  pip INT_X25Y14 WN2MID0 -> SW2BEG0 , 
  pip INT_X26Y14 WL5END0 -> WN2BEG0 , 
  pip INT_X31Y13 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y13 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y13_ILOGIC_X2Y27" D -> O
  pip IOI_X31Y13 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y13 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N133" , 
  outpin "i2c_scl" I ,
  inpin "i2c_top/byte_controller/bit_controller/cSCL<1>" AX ,
  pip CLBLL_X28Y20 SITE_BYP_B1 -> M_AX , 
  pip INT_INTERFACE_X31Y17 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X28Y20 BYP1 -> BYP_B1 , 
  pip INT_X28Y20 WS2MID1 -> BYP1 , 
  pip INT_X29Y20 WL2END1 -> WS2BEG1 , 
  pip INT_X31Y17 LOGIC_OUTS21 -> NL2BEG_S0 , 
  pip INT_X31Y20 NL2END0 -> WL2BEG1 , 
  pip IOI_X31Y17 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y17_ILOGIC_X2Y34" D -> O
  pip IOI_X31Y17 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y17 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N134" , 
  outpin "gpio_C<7>" I ,
  inpin "in_port_reg<7>" A4 ,
  pip CLBLM_X13Y48 SITE_IMUX_B25 -> M_A4 , 
  pip INT_INTERFACE_X31Y16 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X13Y34 LV0 =- LH18 , 
  pip INT_X13Y48 SW2MID0 -> IMUX_B25 , 
  pip INT_X13Y49 SR5MID0 -> SW2BEG0 , 
  pip INT_X13Y52 LV18 -> SR5BEG0 , 
  pip INT_X31Y16 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X31Y16 NL2BEG_S0 -> LV0 , 
  pip INT_X31Y34 LV18 =- LH0 , 
  pip IOI_X31Y16 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y16_ILOGIC_X2Y33" D -> O
  pip IOI_X31Y16 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y16 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N135" , 
  outpin "gpio_C<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B4 ,
  pip CLBLL_X14Y49 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WL5A_B1 -> INT_BUFS_WL5A1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WL5A1 -> INT_BUFS_WL5A_B1 , 
  pip INT_INTERFACE_X31Y4 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X14Y49 WN2END1 -> IMUX_B13 , 
  pip INT_X15Y48 WL5MID1 -> WN2BEG1 , 
  pip INT_X18Y11 NR5END2 -> NW5BEG2 , 
  pip INT_X18Y14 NW5MID2 -> NL5BEG2 , 
  pip INT_X18Y19 NL5END2 -> NW5BEG2 , 
  pip INT_X18Y22 NW5MID2 -> NL5BEG2 , 
  pip INT_X18Y27 NL5END2 -> NW5BEG2 , 
  pip INT_X18Y30 NW5MID2 -> NL5BEG2 , 
  pip INT_X18Y35 NL5END2 -> NW2BEG2 , 
  pip INT_X18Y36 NW2MID2 -> LV0 , 
  pip INT_X18Y48 LV12 -> WL5BEG1 , 
  pip INT_X18Y7 WL5END0 -> NR5BEG_N2 , 
  pip INT_X23Y6 WN5END_S0 -> WL5BEG_S0 , 
  pip INT_X26Y5 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y4 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y4 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y4_ILOGIC_X2Y9" D -> O
  pip IOI_X31Y4 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y4 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N136" , 
  outpin "gpio_C<5>" I ,
  inpin "edges_detected<23>" C1 ,
  inpin "edges_detected<7>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B6 ,
  inpin "int_ext_ready<7>" C1 ,
  pip CLBLL_X16Y53 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X23Y29 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X23Y32 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X23Y32 SITE_IMUX_B6 -> L_C1 , 
  pip INT_INTERFACE_X31Y12 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X13Y20 LV0 =- LH18 , 
  pip INT_X13Y38 LV0 =- LV18 , 
  pip INT_X13Y50 LV12 -> NE5BEG0 , 
  pip INT_X15Y53 NE5END0 -> EN2BEG0 , 
  pip INT_X16Y53 EN2MID0 -> IMUX_B12 , 
  pip INT_X19Y20 LH12 -> LV0 , 
  pip INT_X19Y32 LV12 -> ES5BEG0 , 
  pip INT_X22Y32 ES5MID0 -> EN2BEG0 , 
  pip INT_X23Y29 BYP2 -> BYP_B2 , 
  pip INT_X23Y29 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X23Y30 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X23Y30 SR2END0 -> FAN0 , 
  pip INT_X23Y32 EN2MID0 -> IMUX_B30 , 
  pip INT_X23Y32 EN2MID0 -> IMUX_B6 , 
  pip INT_X23Y32 EN2MID0 -> SR2BEG0 , 
  pip INT_X31Y12 LOGIC_OUTS11 -> NR5BEG1 , 
  pip INT_X31Y17 NR5END1 -> NW2BEG1 , 
  pip INT_X31Y18 NW2MID1 -> NL2BEG2 , 
  pip INT_X31Y20 NL2END2 -> LH0 , 
  pip IOI_X31Y12 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y12_ILOGIC_X2Y25" D -> O
  pip IOI_X31Y12 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y12 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N137" , 
  outpin "gpio_C<4>" I ,
  inpin "edges_detected<23>" B1 ,
  inpin "edges_detected<7>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B2 ,
  inpin "int_ext_ready<7>" B1 ,
  pip CLBLL_X16Y52 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X23Y29 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X23Y32 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X23Y32 SITE_IMUX_B41 -> L_B1 , 
  pip INT_INTERFACE_X31Y8 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X16Y27 LH12 -> LV0 , 
  pip INT_X16Y45 LV18 -> NW5BEG0 , 
  pip INT_X16Y48 NW5MID0 -> EN2BEG0 , 
  pip INT_X16Y52 NW2END1 -> IMUX_B40 , 
  pip INT_X17Y49 EN2END0 -> NL2BEG1 , 
  pip INT_X17Y51 NL2END1 -> NW2BEG1 , 
  pip INT_X22Y27 LH6 -> NL5BEG1 , 
  pip INT_X22Y32 NL5END1 -> ER2BEG2 , 
  pip INT_X23Y27 WL5END1 -> NR2BEG0 , 
  pip INT_X23Y29 BYP5 -> BYP_B5 , 
  pip INT_X23Y29 NR2END0 -> BYP5 , 
  pip INT_X23Y32 ER2MID2 -> IMUX_B17 , 
  pip INT_X23Y32 ER2MID2 -> IMUX_B41 , 
  pip INT_X28Y27 LV18 -> WL5BEG1 , 
  pip INT_X28Y27 LV18 =- LH0 , 
  pip INT_X28Y9 WN2END_S0 -> LV0 , 
  pip INT_X29Y9 WL2END0 -> WN2BEG0 , 
  pip INT_X31Y8 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip IOI_X31Y8 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y8_ILOGIC_X2Y17" D -> O
  pip IOI_X31Y8 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y8 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N138" , 
  outpin "gpio_C<3>" I ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A4 ,
  pip CLBLM_X15Y47 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_NW5C_B0 -> INT_BUFS_NW5C0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_NW5C0 -> INT_BUFS_NW5C_B0 , 
  pip INT_INTERFACE_X31Y5 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X15Y47 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y47 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X15Y47 WL2MID1 -> FAN2 , 
  pip INT_X16Y47 NW5END0 -> WL2BEG1 , 
  pip INT_X18Y14 WN2END_S0 -> LV0 , 
  pip INT_X18Y32 LV0 =- LV18 , 
  pip INT_X18Y44 LV12 -> NW5BEG0 , 
  pip INT_X19Y14 NW5END_N2 -> WN2BEG0 , 
  pip INT_X21Y10 NW5END2 -> NW5BEG2 , 
  pip INT_X23Y7 WN5END_S0 -> NW5BEG2 , 
  pip INT_X26Y6 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y5 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y5 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y5_ILOGIC_X2Y11" D -> O
  pip IOI_X31Y5 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y5 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N139" , 
  outpin "gpio_C<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B3 ,
  pip CLBLM_X18Y49 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X31Y6 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X18Y15 WN2END_S0 -> LV0 , 
  pip INT_X18Y33 LV0 =- LV18 , 
  pip INT_X18Y45 LV12 -> NE5BEG0 , 
  pip INT_X18Y49 WS2MID2 -> IMUX_B15 , 
  pip INT_X19Y15 NW5END_N2 -> WN2BEG0 , 
  pip INT_X19Y49 WL2MID2 -> WS2BEG2 , 
  pip INT_X20Y48 NE5END0 -> NL2BEG1 , 
  pip INT_X20Y49 NL2MID1 -> WL2BEG2 , 
  pip INT_X21Y11 NW5END2 -> NW5BEG2 , 
  pip INT_X23Y8 WN5END_S0 -> NW5BEG2 , 
  pip INT_X26Y7 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y6 LOGIC_OUTS21 -> WL5BEG_S0 , 
  pip IOI_X31Y6 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y6_ILOGIC_X2Y12" D -> O
  pip IOI_X31Y6 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y6 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N140" , 
  outpin "gpio_C<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A4 ,
  pip CLBLL_X19Y53 SITE_IMUX_B25 -> M_A4 , 
  pip INT_INTERFACE_X31Y4 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X19Y47 LH12 -> NR5BEG0 , 
  pip INT_X19Y52 NR5END0 -> NW2BEG0 , 
  pip INT_X19Y53 NW2MID0 -> IMUX_B25 , 
  pip INT_X31Y23 LV0 =- LV18 , 
  pip INT_X31Y4 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y41 LV0 =- LV18 , 
  pip INT_X31Y47 LV6 -> LH0 , 
  pip INT_X31Y5 NW2MID2 -> LV0 , 
  pip IOI_X31Y4 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y4_ILOGIC_X2Y8" D -> O
  pip IOI_X31Y4 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y4 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N141" , 
  outpin "gpio_C<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A2 ,
  pip CLBLM_X20Y54 SITE_IMUX_B28 -> M_A2 , 
  pip INT_INTERFACE_X31Y11 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X20Y17 WN2END_S0 -> LV0 , 
  pip INT_X20Y35 LV0 =- LV18 , 
  pip INT_X20Y53 LV18 -> ES5BEG0 , 
  pip INT_X20Y54 WN2MID2 -> IMUX_B28 , 
  pip INT_X21Y17 NW5END_N2 -> WN2BEG0 , 
  pip INT_X21Y54 WL2END2 -> WN2BEG2 , 
  pip INT_X23Y13 WN5END_S0 -> NW5BEG2 , 
  pip INT_X23Y53 ES5MID0 -> NL2BEG1 , 
  pip INT_X23Y54 NL2MID1 -> WL2BEG2 , 
  pip INT_X26Y12 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y11 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y11 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y11_ILOGIC_X2Y23" D -> O
  pip IOI_X31Y11 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y11 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N142" , 
  outpin "gpio_D<7>" I ,
  inpin "edges_detected<11>" BX ,
  inpin "edges_detected<27>" B3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A4 ,
  inpin "int_ext_ready<11>" B3 ,
  pip CLBLL_X16Y47 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y48 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y48 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B25 -> M_A4 , 
  pip INT_INTERFACE_X31Y6 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X13Y14 LV0 =- LH18 , 
  pip INT_X13Y32 LV0 =- LV18 , 
  pip INT_X13Y44 LV12 -> NW5BEG0 , 
  pip INT_X13Y47 NL2BEG1 -> IMUX_B25 , 
  pip INT_X13Y47 NW5MID0 -> EN2BEG0 , 
  pip INT_X13Y47 NW5MID0 -> NE2BEG0 , 
  pip INT_X13Y47 NW5MID0 -> NL2BEG1 , 
  pip INT_X14Y47 EN2MID0 -> EL2BEG0 , 
  pip INT_X14Y48 NE2END0 -> ER2BEG1 , 
  pip INT_X16Y47 BYP5 -> BYP_B5 , 
  pip INT_X16Y47 EL2END0 -> BYP5 , 
  pip INT_X16Y48 ER2END1 -> IMUX_B15 , 
  pip INT_X16Y48 ER2END1 -> IMUX_B39 , 
  pip INT_X31Y11 NR5END1 -> NW2BEG1 , 
  pip INT_X31Y12 NW2MID1 -> NL2BEG2 , 
  pip INT_X31Y14 NL2END2 -> LH0 , 
  pip INT_X31Y6 LOGIC_OUTS11 -> NR5BEG1 , 
  pip IOI_X31Y6 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y6_ILOGIC_X2Y13" D -> O
  pip IOI_X31Y6 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y6 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N143" , 
  outpin "gpio_D<6>" I ,
  inpin "N325" A3 ,
  pip CLBLL_X19Y44 SITE_IMUX_B3 -> L_A3 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_INTERFACE_X17Y37 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X17Y37 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X17Y42 NL5END2 -> ER2BEG_S0 , 
  pip INT_X19Y43 ER2END0 -> NL2BEG1 , 
  pip INT_X19Y44 NL2MID1 -> IMUX_B3 , 
  pip IOI_X17Y37 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y37_ILOGIC_X1Y75" D -> O
  pip IOI_X17Y37 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y37 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N144" , 
  outpin "gpio_D<5>" I ,
  inpin "ext_int_slope<7>" B4 ,
  pip CLBLM_X20Y41 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y40 INT_BUFS_NE2MID2 -> INT_BUFS_NE2MID_B2 , 
  pip INT_BUFS_R_X18Y40 INT_BUFS_NE2MID_B2 -> INT_BUFS_NE2MID2 , 
  pip INT_INTERFACE_X17Y39 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X17Y39 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X18Y40 NE2END2 -> ER2BEG_S0 , 
  pip INT_X20Y41 ER2END0 -> IMUX_B13 , 
  pip IOI_X17Y39 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y39_ILOGIC_X1Y78" D -> O
  pip IOI_X17Y39 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y39 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N145" , 
  outpin "gpio_D<4>" I ,
  inpin "N331" D4 ,
  inpin "edges_detected<11>" AX ,
  inpin "edges_detected<27>" A3 ,
  inpin "int_ext_ready<11>" A3 ,
  pip CLBLL_X16Y47 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y48 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y48 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y49 SITE_IMUX_B22 -> M_D4 , 
  pip INT_INTERFACE_X31Y19 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X13Y38 LH18 -> NR5BEG_N2 , 
  pip INT_X13Y42 NR5END2 -> NE5BEG2 , 
  pip INT_X15Y45 NE5END2 -> EN2BEG2 , 
  pip INT_X15Y45 NE5END2 -> ER2BEG_S0 , 
  pip INT_X16Y46 EN2END2 -> FAN7 , 
  pip INT_X16Y46 ER2MID0 -> NL2BEG1 , 
  pip INT_X16Y46 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y47 BYP0 -> BYP_B0 , 
  pip INT_X16Y47 FAN_BOUNCE_N7 -> BYP0 , 
  pip INT_X16Y48 NL2END1 -> IMUX_B27 , 
  pip INT_X16Y48 NL2END1 -> IMUX_B3 , 
  pip INT_X16Y49 NW2END1 -> IMUX_B22 , 
  pip INT_X17Y46 ER2END0 -> NL2BEG1 , 
  pip INT_X17Y48 NL2END1 -> NW2BEG1 , 
  pip INT_X31Y19 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y20 NW2MID2 -> LV0 , 
  pip INT_X31Y38 LV18 =- LH0 , 
  pip IOI_X31Y19 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y19_ILOGIC_X2Y38" D -> O
  pip IOI_X31Y19 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y19 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N146" , 
  outpin "gpio_D<3>" I ,
  inpin "edges_detected<23>" D6 ,
  inpin "edges_detected<7>" DX ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D1 ,
  inpin "int_ext_ready<7>" D6 ,
  pip CLBLL_X23Y29 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X23Y32 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X23Y32 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B18 -> M_D1 , 
  pip INT_INTERFACE_X31Y11 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X13Y30 LV0 =- LH18 , 
  pip INT_X13Y42 LV12 -> NE5BEG0 , 
  pip INT_X15Y45 NE5END0 -> NL2BEG1 , 
  pip INT_X15Y46 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X15Y46 CTRL_BOUNCE2 -> IMUX_B18 , 
  pip INT_X15Y46 NL2MID1 -> CTRL2 , 
  pip INT_X19Y30 LH12 -> EL5BEG1 , 
  pip INT_X22Y29 SR2MID1 -> EL2BEG1 , 
  pip INT_X22Y30 EL5MID1 -> NL2BEG2 , 
  pip INT_X22Y30 EL5MID1 -> SR2BEG1 , 
  pip INT_X22Y31 NL2MID2 -> NE2BEG2 , 
  pip INT_X23Y29 BYP7 -> BYP_B7 , 
  pip INT_X23Y29 EL2MID1 -> FAN5 , 
  pip INT_X23Y29 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X23Y29 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X23Y32 NE2END2 -> IMUX_B23 , 
  pip INT_X23Y32 NE2END2 -> IMUX_B47 , 
  pip INT_X31Y11 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y12 NW2MID2 -> LV0 , 
  pip INT_X31Y30 LV18 =- LH0 , 
  pip IOI_X31Y11 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y11_ILOGIC_X2Y22" D -> O
  pip IOI_X31Y11 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y11 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N147" , 
  outpin "gpio_D<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C4 ,
  pip CLBLM_X18Y48 SITE_IMUX_B34 -> M_C4 , 
  pip INT_INTERFACE_X31Y15 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X18Y48 WL2MID2 -> IMUX_B34 , 
  pip INT_X19Y24 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X19Y28 NR5END2 -> NW5BEG2 , 
  pip INT_X19Y31 NL2BEG_S0 -> LV0 , 
  pip INT_X19Y31 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X19Y43 LV12 -> NW5BEG0 , 
  pip INT_X19Y46 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y48 NL2END1 -> WL2BEG2 , 
  pip INT_X21Y20 NW5END2 -> NW5BEG2 , 
  pip INT_X23Y17 WN5END_S0 -> NW5BEG2 , 
  pip INT_X26Y16 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y15 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y15 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y15_ILOGIC_X2Y31" D -> O
  pip IOI_X31Y15 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y15 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N148" , 
  outpin "gpio_D<1>" I ,
  inpin "N390" D3 ,
  pip CLBLM_X24Y41 SITE_IMUX_B20 -> M_D3 , 
  pip INT_INTERFACE_X31Y17 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X24Y41 WL2END1 -> IMUX_B20 , 
  pip INT_X26Y36 WL5END1 -> NR5BEG0 , 
  pip INT_X26Y41 NR5END0 -> WL2BEG1 , 
  pip INT_X31Y17 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X31Y18 NW2MID2 -> LV0 , 
  pip INT_X31Y36 LV18 -> WL5BEG1 , 
  pip IOI_X31Y17 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y17_ILOGIC_X2Y35" D -> O
  pip IOI_X31Y17 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y17 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N149" , 
  outpin "gpio_D<0>" I ,
  inpin "N393" A5 ,
  pip CLBLM_X24Y46 SITE_IMUX_B26 -> M_A5 , 
  pip INT_INTERFACE_X31Y33 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X24Y46 WN2MID1 -> IMUX_B26 , 
  pip INT_X25Y46 WN2END1 -> WN2BEG1 , 
  pip INT_X26Y45 WL5END1 -> WN2BEG1 , 
  pip INT_X31Y33 ER2BEG_S0 -> LV0 , 
  pip INT_X31Y33 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X31Y45 LV12 -> WL5BEG1 , 
  pip IOI_X31Y33 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y33_ILOGIC_X2Y66" D -> O
  pip IOI_X31Y33 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y33 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N150" , 
  outpin "gpio_E<7>" I ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D6 ,
  pip CLBLM_X13Y46 SITE_IMUX_B23 -> M_D6 , 
  pip INT_INTERFACE_X0Y71 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y71 ER2BEG_S0 -> LH0 , 
  pip INT_X0Y71 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X11Y48 SL5END2 -> SE2BEG2 , 
  pip INT_X11Y53 LV0 -> SL5BEG2 , 
  pip INT_X11Y71 LH6 -> LV18 , 
  pip INT_X12Y47 SE2END2 -> SE2BEG2 , 
  pip INT_X13Y46 SE2END2 -> IMUX_B23 , 
  pip IOI_X0Y71 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y143" D -> O
  pip IOI_X0Y71 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y71 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N151" , 
  outpin "gpio_E<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A6 ,
  pip CLBLL_X14Y48 SITE_IMUX_B24 -> M_A6 , 
  pip INT_INTERFACE_X0Y74 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y74 LOGIC_OUTS11 -> SE2BEG2 , 
  pip INT_X14Y48 SL2END0 -> IMUX_B24 , 
  pip INT_X14Y50 WR2END1 -> SL2BEG0 , 
  pip INT_X16Y50 SL5END2 -> WR2BEG1 , 
  pip INT_X16Y55 LV0 -> SL5BEG2 , 
  pip INT_X16Y73 LV18 =- LH0 , 
  pip INT_X1Y73 SE2END2 -> LH0 , 
  pip IOI_X0Y74 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y149" D -> O
  pip IOI_X0Y74 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y74 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N152" , 
  outpin "gpio_E<5>" I ,
  inpin "edges_detected<11>" DX ,
  inpin "edges_detected<27>" D4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A5 ,
  inpin "int_ext_ready<11>" D4 ,
  pip CLBLL_X16Y47 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y48 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X16Y52 SITE_IMUX_B26 -> M_A5 , 
  pip INT_INTERFACE_X0Y75 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y75 EL2BEG2 -> LH0 , 
  pip INT_X0Y75 LOGIC_OUTS11 -> EL2BEG2 , 
  pip INT_X16Y47 BYP7 -> BYP_B7 , 
  pip INT_X16Y47 SL2MID2 -> BYP7 , 
  pip INT_X16Y48 SW2END2 -> IMUX_B22 , 
  pip INT_X16Y48 SW2END2 -> IMUX_B46 , 
  pip INT_X16Y49 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X16Y50 SL2END0 -> SE2BEG0 , 
  pip INT_X16Y52 WR2MID1 -> IMUX_B26 , 
  pip INT_X16Y52 WR2MID1 -> SL2BEG0 , 
  pip INT_X17Y49 SE5MID2 -> SW2BEG2 , 
  pip INT_X17Y52 SL5END2 -> SE5BEG2 , 
  pip INT_X17Y52 SL5END2 -> WR2BEG1 , 
  pip INT_X17Y57 LV0 -> SL5BEG2 , 
  pip INT_X17Y75 LV18 =- LH0 , 
  pip IOI_X0Y75 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y151" D -> O
  pip IOI_X0Y75 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y75 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N153" , 
  outpin "gpio_E<4>" I ,
  inpin "edges_detected<11>" CX ,
  inpin "edges_detected<27>" C4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A2 ,
  inpin "int_ext_ready<11>" C4 ,
  pip CLBLL_X16Y47 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y48 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X16Y48 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B4 -> L_A2 , 
  pip INT_INTERFACE_X0Y76 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y76 LOGIC_OUTS11 -> SE2BEG2 , 
  pip INT_X16Y47 BYP2 -> BYP_B2 , 
  pip INT_X16Y47 SR2END2 -> BYP2 , 
  pip INT_X16Y48 SR2MID2 -> IMUX_B10 , 
  pip INT_X16Y48 SR2MID2 -> IMUX_B34 , 
  pip INT_X16Y49 SW5MID2 -> SR2BEG2 , 
  pip INT_X16Y51 SE2MID2 -> IMUX_B4 , 
  pip INT_X16Y52 SL5END2 -> SE2BEG2 , 
  pip INT_X16Y52 SL5END2 -> SW5BEG2 , 
  pip INT_X16Y57 LV0 -> SL5BEG2 , 
  pip INT_X16Y75 LV18 =- LH0 , 
  pip INT_X1Y75 SE2END2 -> LH0 , 
  pip IOI_X0Y76 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y153" D -> O
  pip IOI_X0Y76 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y76 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N154" , 
  outpin "gpio_E<3>" I ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B3 ,
  pip CLBLM_X15Y47 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X0Y73 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y73 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y58 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y55 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y48 SL2MID1 -> SE2BEG1 , 
  pip INT_X14Y49 SE5MID2 -> SL2BEG1 , 
  pip INT_X14Y52 SE5END2 -> SE5BEG2 , 
  pip INT_X15Y47 SE2END1 -> IMUX_B15 , 
  pip INT_X2Y70 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y67 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y64 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y61 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y73 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y73_ILOGIC_X0Y147" D -> O
  pip IOI_X0Y73 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y73 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N155" , 
  outpin "gpio_E<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B3 ,
  pip CLBLM_X18Y48 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_SE2MID1 -> INT_BUFS_SE2MID_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_SE2MID_B1 -> INT_BUFS_SE2MID1 , 
  pip INT_INTERFACE_X0Y78 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y78 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y63 SE5END2 -> EL5BEG2 , 
  pip INT_X15Y58 SR5END2 -> SE5BEG2 , 
  pip INT_X15Y63 EL5END2 -> SR5BEG2 , 
  pip INT_X17Y49 SW2MID1 -> SE2BEG1 , 
  pip INT_X17Y50 SL2END1 -> SW2BEG1 , 
  pip INT_X17Y52 SE5MID2 -> SL2BEG1 , 
  pip INT_X17Y55 SE5END2 -> SE5BEG2 , 
  pip INT_X18Y48 SE2END1 -> IMUX_B15 , 
  pip INT_X2Y75 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y72 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y69 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y66 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y78 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y157" D -> O
  pip IOI_X0Y78 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y78 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N156" , 
  outpin "gpio_E<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C4 ,
  pip CLBLL_X19Y52 SITE_IMUX_B34 -> M_C4 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_INTERFACE_X0Y77 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y77 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y62 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y59 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y56 SE5END2 -> SE5BEG2 , 
  pip INT_X16Y53 SE5END2 -> ES2BEG2 , 
  pip INT_X17Y52 ES2END2 -> ES2BEG2 , 
  pip INT_X18Y52 ES2MID2 -> EN2BEG2 , 
  pip INT_X19Y52 EN2MID2 -> IMUX_B34 , 
  pip INT_X2Y74 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y71 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y68 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y65 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y77 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y155" D -> O
  pip IOI_X0Y77 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y77 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N157" , 
  outpin "gpio_E<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C3 ,
  pip CLBLM_X20Y53 SITE_IMUX_B32 -> M_C3 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_INTERFACE_X0Y79 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y79 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y64 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y61 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y58 SE5END2 -> ES5BEG2 , 
  pip INT_X17Y56 ES5END2 -> SE2BEG2 , 
  pip INT_X18Y55 SE2END2 -> SE2BEG2 , 
  pip INT_X19Y54 SE2END2 -> SE2BEG2 , 
  pip INT_X20Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X20Y53 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X20Y53 SE2END2 -> FAN6 , 
  pip INT_X2Y76 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y73 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y70 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y67 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y79 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y159" D -> O
  pip IOI_X0Y79 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y79 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N158" , 
  outpin "gpio_F<7>" I ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B1 ,
  pip CLBLM_X13Y47 SITE_IMUX_B17 -> M_B1 , 
  pip INT_INTERFACE_X0Y77 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y76 SW2MID2 -> LH0 , 
  pip INT_X0Y77 LOGIC_OUTS21 -> SW2BEG2 , 
  pip INT_X11Y53 SL5END2 -> SE5BEG2 , 
  pip INT_X11Y58 LV0 -> SL5BEG2 , 
  pip INT_X11Y76 LH6 -> LV18 , 
  pip INT_X13Y47 SW2MID2 -> IMUX_B17 , 
  pip INT_X13Y48 SR2END2 -> SW2BEG2 , 
  pip INT_X13Y50 SE5END2 -> SR2BEG2 , 
  pip IOI_X0Y77 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y77_ILOGIC_X0Y154" D -> O
  pip IOI_X0Y77 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y77 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N159" , 
  outpin "gpio_F<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C3 ,
  pip CLBLL_X14Y48 SITE_IMUX_B32 -> M_C3 , 
  pip INT_INTERFACE_X0Y79 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y77 SR2END2 -> SE2BEG2 , 
  pip INT_X0Y79 LOGIC_OUTS21 -> SR2BEG2 , 
  pip INT_X14Y48 SL2END1 -> IMUX_B32 , 
  pip INT_X14Y50 SW5END2 -> SL2BEG1 , 
  pip INT_X16Y53 SL5END2 -> SW5BEG2 , 
  pip INT_X16Y58 LV0 -> SL5BEG2 , 
  pip INT_X16Y76 LV18 =- LH0 , 
  pip INT_X1Y76 SE2END2 -> LH0 , 
  pip IOI_X0Y79 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y79_ILOGIC_X0Y158" D -> O
  pip IOI_X0Y79 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y79 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N160" , 
  outpin "gpio_F<5>" I ,
  inpin "edges_detected<15>" BX ,
  inpin "edges_detected<31>" B4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C6 ,
  inpin "int_ext_ready<15>" B1 ,
  pip CLBLL_X16Y52 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X4Y60 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y58 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y59 SITE_IMUX_B37 -> L_B4 , 
  pip INT_INTERFACE_X0Y67 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y50 LV0 =- LH18 , 
  pip INT_X0Y56 LV6 -> EL5BEG2 , 
  pip INT_X0Y62 LV12 -> ES5BEG0 , 
  pip INT_X0Y67 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X0Y68 WL2BEG0 -> LV18 , 
  pip INT_X12Y50 LH6 -> EN5BEG1 , 
  pip INT_X15Y52 EN5END1 -> ER2BEG2 , 
  pip INT_X16Y52 ER2MID2 -> IMUX_B35 , 
  pip INT_X3Y60 ES5END0 -> ES2BEG0 , 
  pip INT_X4Y60 BYP5 -> BYP_B5 , 
  pip INT_X4Y60 ES2MID0 -> BYP5 , 
  pip INT_X5Y56 EL5END2 -> EN2BEG2 , 
  pip INT_X6Y57 EN2END2 -> NE2BEG2 , 
  pip INT_X7Y58 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X7Y58 NE2END2 -> FAN7 , 
  pip INT_X7Y58 NE2END2 -> IMUX_B17 , 
  pip INT_X7Y59 FAN_BOUNCE_N7 -> IMUX_B37 , 
  pip IOI_X0Y67 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y67_ILOGIC_X0Y135" D -> O
  pip IOI_X0Y67 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y67 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N161" , 
  outpin "gpio_F<4>" I ,
  inpin "edges_detected<15>" AX ,
  inpin "edges_detected<31>" A4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C6 ,
  inpin "int_ext_ready<15>" A4 ,
  pip CLBLL_X16Y51 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y60 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y58 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y59 SITE_IMUX_B1 -> L_A4 , 
  pip INT_INTERFACE_X0Y66 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y49 LV0 =- LH18 , 
  pip INT_X0Y55 LV6 -> WS5BEG2 , 
  pip INT_X0Y61 LV12 -> EN5BEG0 , 
  pip INT_X0Y66 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X0Y67 WL2BEG0 -> LV18 , 
  pip INT_X12Y49 LH6 -> EN5BEG1 , 
  pip INT_X15Y51 EN5END1 -> ER2BEG2 , 
  pip INT_X16Y51 ER2MID2 -> IMUX_B11 , 
  pip INT_X2Y55 ES5MID2 -> ER5BEG2 , 
  pip INT_X3Y61 EN5MID0 -> SE2BEG0 , 
  pip INT_X4Y60 BYP0 -> BYP_B0 , 
  pip INT_X4Y60 SE2END0 -> BYP0 , 
  pip INT_X7Y55 ER5END2 -> NL2BEG_S0 , 
  pip INT_X7Y58 NL2END0 -> IMUX_B25 , 
  pip INT_X7Y58 NL2END0 -> NW2BEG0 , 
  pip INT_X7Y59 NW2MID0 -> IMUX_B1 , 
  pip IOI_X0Y66 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y66_ILOGIC_X0Y133" D -> O
  pip IOI_X0Y66 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y66 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N162" , 
  outpin "gpio_F<3>" I ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B3 ,
  pip CLBLM_X15Y46 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X0Y69 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y69 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y54 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y51 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y46 SR2END2 -> EL2BEG2 , 
  pip INT_X14Y48 SE5END2 -> SR2BEG2 , 
  pip INT_X15Y46 EL2MID2 -> FAN6 , 
  pip INT_X15Y46 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y46 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X2Y66 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y63 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y60 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y57 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y69 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y139" D -> O
  pip IOI_X0Y69 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y69 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N163" , 
  outpin "gpio_F<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A6 ,
  pip CLBLM_X18Y48 SITE_IMUX_B24 -> M_A6 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_INTERFACE_X0Y70 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y70 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X10Y55 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y52 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y49 SE5END2 -> ES5BEG2 , 
  pip INT_X17Y47 ES5END2 -> ES2BEG2 , 
  pip INT_X18Y47 ES2MID2 -> FAN7 , 
  pip INT_X18Y47 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y48 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X2Y67 SE5END2 -> SE5BEG2 , 
  pip INT_X4Y64 SE5END2 -> SE5BEG2 , 
  pip INT_X6Y61 SE5END2 -> SE5BEG2 , 
  pip INT_X8Y58 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y70 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y141" D -> O
  pip IOI_X0Y70 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y70 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N164" , 
  outpin "gpio_F<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B1 ,
  pip CLBLL_X19Y52 SITE_IMUX_B17 -> M_B1 , 
  pip INT_INTERFACE_X0Y68 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y68 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X0Y69 WL2BEG0 -> LH18 , 
  pip INT_X18Y52 SL5END2 -> EL2BEG2 , 
  pip INT_X18Y57 LV6 -> SL5BEG2 , 
  pip INT_X18Y69 LV18 =- LH0 , 
  pip INT_X19Y52 EL2MID2 -> IMUX_B17 , 
  pip IOI_X0Y68 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y137" D -> O
  pip IOI_X0Y68 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y68 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N165" , 
  outpin "gpio_F<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B5 ,
  pip CLBLM_X20Y53 SITE_IMUX_B14 -> M_B5 , 
  pip INT_INTERFACE_X0Y72 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X0Y72 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X0Y73 WL2BEG0 -> LH18 , 
  pip INT_X18Y55 LV0 -> EL5BEG2 , 
  pip INT_X18Y73 LV18 =- LH0 , 
  pip INT_X20Y53 WR2MID1 -> IMUX_B14 , 
  pip INT_X21Y53 SR2END2 -> WR2BEG1 , 
  pip INT_X21Y55 EL5MID2 -> SR2BEG2 , 
  pip IOI_X0Y72 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y145" D -> O
  pip IOI_X0Y72 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X0Y72 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N166" , 
  outpin "gpio_G<7>" I ,
  inpin "timer_0/a_update_TR" D4 ,
  pip CLBLM_X7Y54 SITE_IMUX_B22 -> M_D4 , 
  pip INT_INTERFACE_X0Y68 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y68 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X1Y55 LV6 -> EL5BEG2 , 
  pip INT_X1Y67 SR2END0 -> LV18 , 
  pip INT_X1Y69 ER2MID0 -> SR2BEG0 , 
  pip INT_X6Y55 EL5END2 -> ES2BEG2 , 
  pip INT_X7Y54 ES2END2 -> IMUX_B22 , 
  pip IOI_X0Y68 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y68_ILOGIC_X0Y136" D -> O
  pip IOI_X0Y68 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y68 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N167" , 
  outpin "gpio_G<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C1 ,
  pip CLBLL_X14Y47 SITE_IMUX_B30 -> M_C1 , 
  pip INT_INTERFACE_X0Y72 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y72 LOGIC_OUTS21 -> SE2BEG2 , 
  pip INT_X14Y47 SL2MID0 -> IMUX_B30 , 
  pip INT_X14Y48 WR2END1 -> SL2BEG0 , 
  pip INT_X16Y48 SL5END2 -> WR2BEG1 , 
  pip INT_X16Y53 LV0 -> SL5BEG2 , 
  pip INT_X16Y71 LV18 =- LH0 , 
  pip INT_X1Y71 SE2END2 -> LH0 , 
  pip IOI_X0Y72 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y72_ILOGIC_X0Y144" D -> O
  pip IOI_X0Y72 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y72 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N168" , 
  outpin "gpio_G<5>" I ,
  inpin "edges_detected<15>" DX ,
  inpin "edges_detected<31>" D5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C4 ,
  inpin "int_ext_ready<15>" D4 ,
  pip CLBLL_X16Y51 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X4Y60 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y58 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X7Y59 SITE_IMUX_B45 -> L_D5 , 
  pip INT_INTERFACE_X0Y71 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y71 LOGIC_OUTS21 -> SE2BEG2 , 
  pip INT_X10Y52 LV0 -> EL5BEG2 , 
  pip INT_X10Y58 LV6 -> WS5BEG2 , 
  pip INT_X10Y70 LH6 -> LV18 , 
  pip INT_X13Y52 EL5MID2 -> EN5BEG2 , 
  pip INT_X16Y51 SR2MID2 -> IMUX_B34 , 
  pip INT_X16Y52 EN5MID2 -> SR2BEG2 , 
  pip INT_X1Y70 SE2END2 -> LH0 , 
  pip INT_X4Y60 BYP7 -> BYP_B7 , 
  pip INT_X4Y60 NW2END1 -> BYP7 , 
  pip INT_X5Y58 WL2END2 -> NR2BEG1 , 
  pip INT_X5Y59 NR2MID1 -> NW2BEG1 , 
  pip INT_X7Y58 WL2BEG2 -> IMUX_B22 , 
  pip INT_X7Y58 WS5MID2 -> NW2BEG1 , 
  pip INT_X7Y58 WS5MID2 -> WL2BEG2 , 
  pip INT_X7Y59 NW2MID1 -> IMUX_B45 , 
  pip IOI_X0Y71 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y71_ILOGIC_X0Y142" D -> O
  pip IOI_X0Y71 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y71 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N169" , 
  outpin "gpio_G<4>" I ,
  inpin "edges_detected<15>" CX ,
  inpin "edges_detected<31>" C5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C6 ,
  inpin "int_ext_ready<15>" C4 ,
  pip CLBLL_X16Y50 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y60 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y58 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X7Y59 SITE_IMUX_B9 -> L_C5 , 
  pip INT_INTERFACE_X0Y74 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y74 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X11Y56 WR5END2 -> WN5BEG2 , 
  pip INT_X16Y50 SW2MID2 -> IMUX_B11 , 
  pip INT_X16Y51 SL5END2 -> SW2BEG2 , 
  pip INT_X16Y56 LV0 -> SL5BEG2 , 
  pip INT_X16Y56 LV0 -> WR5BEG2 , 
  pip INT_X16Y74 LV18 =- LH0 , 
  pip INT_X1Y74 ES2MID2 -> LH0 , 
  pip INT_X4Y60 BYP2 -> BYP_B2 , 
  pip INT_X4Y60 WL2END2 -> BYP2 , 
  pip INT_X6Y60 WN2END2 -> WL2BEG2 , 
  pip INT_X7Y58 WN2MID2 -> IMUX_B34 , 
  pip INT_X7Y59 WN2END2 -> IMUX_B9 , 
  pip INT_X7Y59 WN2END2 -> WN2BEG2 , 
  pip INT_X8Y58 WN5END2 -> WN2BEG2 , 
  pip IOI_X0Y74 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y74_ILOGIC_X0Y148" D -> O
  pip IOI_X0Y74 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y74 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N170" , 
  outpin "gpio_G<3>" I ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A3 ,
  pip CLBLM_X15Y46 SITE_IMUX_B27 -> M_A3 , 
  pip INT_INTERFACE_X0Y75 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y75 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X10Y70 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y67 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y47 SL2MID1 -> SE2BEG1 , 
  pip INT_X14Y48 SW5END2 -> SL2BEG1 , 
  pip INT_X14Y59 SR5END2 -> SE5BEG2 , 
  pip INT_X14Y64 SE5END2 -> SR5BEG2 , 
  pip INT_X15Y46 SE2END1 -> IMUX_B27 , 
  pip INT_X16Y51 SR5END2 -> SW5BEG2 , 
  pip INT_X16Y56 SE5END2 -> SR5BEG2 , 
  pip INT_X5Y75 ER5END2 -> ES5BEG2 , 
  pip INT_X8Y73 ES5END2 -> SE5BEG2 , 
  pip IOI_X0Y75 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y75_ILOGIC_X0Y150" D -> O
  pip IOI_X0Y75 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y75 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N171" , 
  outpin "gpio_G<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D3 ,
  pip CLBLM_X18Y47 SITE_IMUX_B20 -> M_D3 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_SE5C2 -> INT_BUFS_SE5C_B2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_SE5C_B2 -> INT_BUFS_SE5C2 , 
  pip INT_INTERFACE_X0Y76 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y76 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X10Y71 SE5END2 -> SE5BEG2 , 
  pip INT_X12Y68 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y65 SE5END2 -> SE5BEG2 , 
  pip INT_X16Y57 SR5END2 -> SE5BEG2 , 
  pip INT_X16Y62 SE5END2 -> SR5BEG2 , 
  pip INT_X18Y47 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y47 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X18Y47 SW2MID2 -> FAN6 , 
  pip INT_X18Y48 SE2MID2 -> SW2BEG2 , 
  pip INT_X18Y49 SR5END2 -> SE2BEG2 , 
  pip INT_X18Y54 SE5END2 -> SR5BEG2 , 
  pip INT_X5Y76 ER5END2 -> ES5BEG2 , 
  pip INT_X8Y74 ES5END2 -> SE5BEG2 , 
  pip IOI_X0Y76 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y76_ILOGIC_X0Y152" D -> O
  pip IOI_X0Y76 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y76 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N172" , 
  outpin "gpio_G<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A1 ,
  pip CLBLL_X19Y52 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_INTERFACE_X0Y73 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y73 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X11Y59 SE5END2 -> SE5BEG2 , 
  pip INT_X13Y56 SE5END2 -> ES5BEG2 , 
  pip INT_X16Y54 ES5END2 -> SE2BEG2 , 
  pip INT_X17Y53 SE2END2 -> SE2BEG2 , 
  pip INT_X18Y52 SE2END2 -> ES2BEG2 , 
  pip INT_X19Y52 ES2MID2 -> IMUX_B29 , 
  pip INT_X5Y68 SR5END2 -> SE5BEG2 , 
  pip INT_X5Y73 ER5END2 -> SR5BEG2 , 
  pip INT_X7Y65 SE5END2 -> SE5BEG2 , 
  pip INT_X9Y62 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y73 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y73_ILOGIC_X0Y146" D -> O
  pip IOI_X0Y73 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y73 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N173" , 
  outpin "gpio_G<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A1 ,
  pip CLBLM_X20Y53 SITE_IMUX_B29 -> M_A1 , 
  pip INT_INTERFACE_X0Y78 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y78 LOGIC_OUTS21 -> WL2BEG_S0 , 
  pip INT_X0Y79 WL2BEG0 -> LH18 , 
  pip INT_X18Y53 SR5END2 -> EL2BEG2 , 
  pip INT_X18Y58 SW5MID2 -> SR5BEG2 , 
  pip INT_X18Y61 LV0 -> SW5BEG2 , 
  pip INT_X18Y79 LV18 =- LH0 , 
  pip INT_X20Y53 EL2END2 -> IMUX_B29 , 
  pip IOI_X0Y78 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y78_ILOGIC_X0Y156" D -> O
  pip IOI_X0Y78 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y78 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N174" , 
  outpin "ps2<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B1 ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" AX ,
  pip CLBLL_X19Y50 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X23Y72 SITE_BYP_B1 -> M_AX , 
  pip INT_INTERFACE_X31Y112 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X19Y50 SW2MID2 -> IMUX_B17 , 
  pip INT_X19Y51 SR2END2 -> SW2BEG2 , 
  pip INT_X19Y53 SW5MID2 -> SR2BEG2 , 
  pip INT_X19Y56 SL5END2 -> SW5BEG2 , 
  pip INT_X19Y61 LV0 -> SL5BEG2 , 
  pip INT_X19Y73 LV12 -> EN5BEG0 , 
  pip INT_X19Y79 LV0 =- LV18 , 
  pip INT_X19Y97 SL2END0 -> LV18 , 
  pip INT_X19Y99 WS2END1 -> SL2BEG0 , 
  pip INT_X20Y100 WS2END1 -> WS2BEG1 , 
  pip INT_X21Y101 WS2END1 -> WS2BEG1 , 
  pip INT_X22Y102 WS2END1 -> WS2BEG1 , 
  pip INT_X22Y73 EN5MID0 -> SE2BEG0 , 
  pip INT_X23Y103 WR2END1 -> WS2BEG1 , 
  pip INT_X23Y72 BYP1 -> BYP_B1 , 
  pip INT_X23Y72 SE2END0 -> BYP1 , 
  pip INT_X25Y103 SL5END2 -> WR2BEG1 , 
  pip INT_X25Y108 WS5END2 -> SL5BEG2 , 
  pip INT_X28Y110 WS5END2 -> WS5BEG2 , 
  pip INT_X31Y112 LOGIC_OUTS11 -> WS5BEG2 , 
  pip IOI_X31Y112 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y112_ILOGIC_X2Y225" D -> O
  pip IOI_X31Y112 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y112 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N175" , 
  outpin "ps2<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B4 ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" AX ,
  pip CLBLL_X23Y72 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y51 SITE_IMUX_B13 -> M_B4 , 
  pip INT_INTERFACE_X31Y112 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X20Y50 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X20Y50 SW2END2 -> BYP7 , 
  pip INT_X20Y51 BYP_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X21Y51 SL5END2 -> SW2BEG2 , 
  pip INT_X21Y56 LV6 -> SL5BEG2 , 
  pip INT_X21Y68 SL2END0 -> LV18 , 
  pip INT_X21Y70 SW2END1 -> SL2BEG0 , 
  pip INT_X22Y71 SW2END1 -> SW2BEG1 , 
  pip INT_X23Y72 BYP0 -> BYP_B0 , 
  pip INT_X23Y72 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X23Y72 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X23Y72 SL2END1 -> FAN2 , 
  pip INT_X23Y72 SL2END1 -> SW2BEG1 , 
  pip INT_X23Y74 SE2MID2 -> SL2BEG1 , 
  pip INT_X23Y75 SL5END2 -> SE2BEG2 , 
  pip INT_X23Y80 LV0 -> SL5BEG2 , 
  pip INT_X23Y98 WR2END0 -> LV18 , 
  pip INT_X25Y100 WS2END2 -> SL2BEG1 , 
  pip INT_X25Y98 SL2END1 -> WR2BEG0 , 
  pip INT_X26Y101 WS2END2 -> WS2BEG2 , 
  pip INT_X27Y102 WS2END2 -> WS2BEG2 , 
  pip INT_X28Y103 WS2END2 -> WS2BEG2 , 
  pip INT_X29Y104 SW5END2 -> WS2BEG2 , 
  pip INT_X31Y107 SR5END2 -> SW5BEG2 , 
  pip INT_X31Y112 LOGIC_OUTS21 -> SR5BEG2 , 
  pip IOI_X31Y112 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y112_ILOGIC_X2Y224" D -> O
  pip IOI_X31Y112 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y112 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N176" , 
  outpin "gpio_A<7>" I ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D1 ,
  pip CLBLM_X13Y47 SITE_IMUX_B18 -> M_D1 , 
  pip INT_INTERFACE_X17Y45 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X13Y47 WN2MID0 -> IMUX_B18 , 
  pip INT_X14Y47 WL2END0 -> WN2BEG0 , 
  pip INT_X16Y46 NW2END2 -> WL2BEG_S0 , 
  pip INT_X17Y45 LOGIC_OUTS21 -> NW2BEG2 , 
  pip IOI_X17Y45 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y45_ILOGIC_X1Y90" D -> O
  pip IOI_X17Y45 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y45 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N177" , 
  outpin "gpio_A<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A5 ,
  pip CLBLL_X14Y49 SITE_IMUX_B26 -> M_A5 , 
  pip INT_INTERFACE_X17Y36 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X14Y49 NW2END0 -> IMUX_B26 , 
  pip INT_X15Y40 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X15Y44 NR5END2 -> NW2BEG2 , 
  pip INT_X15Y45 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X15Y48 NL2END0 -> NW2BEG0 , 
  pip INT_X17Y36 LOGIC_OUTS11 -> NW5BEG2 , 
  pip IOI_X17Y36 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y36_ILOGIC_X1Y73" D -> O
  pip IOI_X17Y36 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y36 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N178" , 
  outpin "gpio_A<5>" I ,
  inpin "edges_detected<19>" C2 ,
  inpin "edges_detected<3>" CX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A6 ,
  inpin "int_ext_ready<3>" C1 ,
  pip CLBLL_X16Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X25Y16 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X24Y24 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y24 SITE_IMUX_B7 -> L_C2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_SW2END_B0 -> INT_BUFS_SW2END0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_SW2END0 -> INT_BUFS_SW2END_B0 , 
  pip INT_INTERFACE_X31Y10 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X16Y53 SW2END0 -> IMUX_B24 , 
  pip INT_X17Y54 SW2END0 -> SW2BEG0 , 
  pip INT_X18Y24 WN2END_S0 -> LV0 , 
  pip INT_X18Y42 LV0 =- LV18 , 
  pip INT_X18Y55 SR5END0 -> SW2BEG0 , 
  pip INT_X18Y60 LV18 -> SR5BEG0 , 
  pip INT_X19Y24 WL2END0 -> WN2BEG0 , 
  pip INT_X21Y23 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X22Y23 WR2END0 -> WN2BEG0 , 
  pip INT_X24Y23 WN2MID1 -> WR2BEG0 , 
  pip INT_X24Y24 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X24Y24 BYP_BOUNCE4 -> IMUX_B30 , 
  pip INT_X24Y24 WN2END1 -> BYP4 , 
  pip INT_X24Y24 WN2END1 -> IMUX_B7 , 
  pip INT_X25Y16 BYP2 -> BYP_B2 , 
  pip INT_X25Y16 WN2MID2 -> BYP2 , 
  pip INT_X25Y23 WL5MID1 -> WN2BEG1 , 
  pip INT_X26Y16 WL2END2 -> WN2BEG2 , 
  pip INT_X28Y11 LV0 -> NR5BEG1 , 
  pip INT_X28Y11 WN2END_S0 -> LV0 , 
  pip INT_X28Y16 NR5END1 -> WL2BEG2 , 
  pip INT_X28Y23 LV12 -> WL5BEG1 , 
  pip INT_X29Y11 WL2END0 -> WN2BEG0 , 
  pip INT_X31Y10 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip IOI_X31Y10 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y10_ILOGIC_X2Y21" D -> O
  pip IOI_X31Y10 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y10 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N179" , 
  outpin "gpio_A<4>" I ,
  inpin "edges_detected<19>" B5 ,
  inpin "edges_detected<3>" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A2 ,
  inpin "int_ext_ready<3>" B5 ,
  pip CLBLL_X16Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X25Y16 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X24Y24 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X24Y24 SITE_IMUX_B38 -> L_B5 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WL2MID_B2 -> INT_BUFS_WL2MID2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WL2MID2 -> INT_BUFS_WL2MID_B2 , 
  pip INT_INTERFACE_X31Y9 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X16Y52 WL2END2 -> IMUX_B4 , 
  pip INT_X18Y52 NW2END1 -> WL2BEG2 , 
  pip INT_X19Y28 LH12 -> LV0 , 
  pip INT_X19Y46 LV18 -> NW5BEG0 , 
  pip INT_X19Y49 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y51 NL2END1 -> NW2BEG1 , 
  pip INT_X24Y24 SW2END1 -> IMUX_B14 , 
  pip INT_X24Y24 SW2END1 -> IMUX_B38 , 
  pip INT_X25Y16 BYP5 -> BYP_B5 , 
  pip INT_X25Y16 WS2MID1 -> BYP5 , 
  pip INT_X25Y25 SR5MID1 -> SW2BEG1 , 
  pip INT_X25Y28 LH6 -> SR5BEG1 , 
  pip INT_X26Y16 WR2END1 -> WS2BEG1 , 
  pip INT_X28Y16 WN5MID2 -> WR2BEG1 , 
  pip INT_X31Y10 NW2MID2 -> LV0 , 
  pip INT_X31Y16 LV6 -> WN5BEG2 , 
  pip INT_X31Y28 LV18 =- LH0 , 
  pip INT_X31Y9 LOGIC_OUTS11 -> NW2BEG2 , 
  pip IOI_X31Y9 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y9_ILOGIC_X2Y19" D -> O
  pip IOI_X31Y9 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y9 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N180" , 
  outpin "gpio_A<3>" I ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C5 ,
  pip CLBLM_X15Y47 SITE_IMUX_B33 -> M_C5 , 
  pip INT_INTERFACE_X17Y41 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y47 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y47 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X15Y47 WL2END1 -> FAN3 , 
  pip INT_X17Y41 LOGIC_OUTS21 -> NW5BEG2 , 
  pip INT_X17Y44 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X17Y47 NL2END0 -> WL2BEG1 , 
  pip IOI_X17Y41 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y41_ILOGIC_X1Y82" D -> O
  pip IOI_X17Y41 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y41 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N181" , 
  outpin "gpio_A<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A4 ,
  pip CLBLM_X18Y49 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_NE2MID2 -> INT_BUFS_NE2MID_B2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_NE2MID_B2 -> INT_BUFS_NE2MID2 , 
  pip INT_INTERFACE_X17Y40 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X17Y40 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X17Y45 NL5END2 -> NE2BEG2 , 
  pip INT_X18Y46 NE2END2 -> NL2BEG_S0 , 
  pip INT_X18Y49 NL2END0 -> IMUX_B25 , 
  pip IOI_X17Y40 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y40_ILOGIC_X1Y81" D -> O
  pip IOI_X17Y40 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y40 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N182" , 
  outpin "gpio_A<1>" I ,
  inpin "edges_detected<19>" A6 ,
  inpin "edges_detected<3>" AX ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C4 ,
  inpin "int_ext_ready<3>" A6 ,
  pip CLBLL_X19Y53 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X25Y16 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X24Y24 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X24Y24 SITE_IMUX_B24 -> M_A6 , 
  pip INT_INTERFACE_X31Y10 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X19Y29 LH12 -> LV0 , 
  pip INT_X19Y47 LV18 -> NW5BEG0 , 
  pip INT_X19Y50 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y52 NL2END1 -> NE2BEG1 , 
  pip INT_X19Y53 NE2MID1 -> IMUX_B34 , 
  pip INT_X24Y24 WR2MID0 -> IMUX_B0 , 
  pip INT_X24Y24 WR2MID0 -> IMUX_B24 , 
  pip INT_X25Y16 BYP0 -> BYP_B0 , 
  pip INT_X25Y16 WN2END1 -> BYP0 , 
  pip INT_X25Y24 SR5END1 -> WR2BEG0 , 
  pip INT_X25Y29 LH6 -> SR5BEG1 , 
  pip INT_X26Y15 WR2END1 -> WN2BEG1 , 
  pip INT_X28Y15 WS5END2 -> WR2BEG1 , 
  pip INT_X31Y10 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y11 NW2MID2 -> LV0 , 
  pip INT_X31Y17 LV6 -> WS5BEG2 , 
  pip INT_X31Y29 LV18 =- LH0 , 
  pip IOI_X31Y10 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y10_ILOGIC_X2Y20" D -> O
  pip IOI_X31Y10 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y10 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N183" , 
  outpin "gpio_A<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C4 ,
  pip CLBLM_X20Y54 SITE_IMUX_B34 -> M_C4 , 
  pip INT_INTERFACE_X31Y9 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X20Y15 WN2END_S0 -> LV0 , 
  pip INT_X20Y33 LV0 =- LV18 , 
  pip INT_X20Y51 LV18 -> NW5BEG0 , 
  pip INT_X20Y54 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y54 BYP_BOUNCE5 -> IMUX_B34 , 
  pip INT_X20Y54 ER2BEG1 -> BYP5 , 
  pip INT_X20Y54 NW5MID0 -> ER2BEG1 , 
  pip INT_X21Y15 NW5END_N2 -> WN2BEG0 , 
  pip INT_X23Y11 WN5END_S0 -> NW5BEG2 , 
  pip INT_X26Y10 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y9 LOGIC_OUTS21 -> WL5BEG_S0 , 
  pip IOI_X31Y9 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y9_ILOGIC_X2Y18" D -> O
  pip IOI_X31Y9 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y9 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N184" , 
  outpin "gpio_B<7>" I ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C5 ,
  pip CLBLM_X13Y47 SITE_IMUX_B33 -> M_C5 , 
  pip INT_INTERFACE_X31Y16 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X11Y18 LV0 =- LH18 , 
  pip INT_X11Y36 LV18 -> NL5BEG0 , 
  pip INT_X11Y41 NL5END0 -> NE5BEG0 , 
  pip INT_X13Y44 NE5END0 -> NL2BEG1 , 
  pip INT_X13Y46 NL2END1 -> NW2BEG1 , 
  pip INT_X13Y47 NW2MID1 -> IMUX_B33 , 
  pip INT_X29Y18 WN2END_S0 -> LH0 , 
  pip INT_X30Y18 NW2END_N2 -> WN2BEG0 , 
  pip INT_X31Y16 LOGIC_OUTS21 -> NW2BEG2 , 
  pip IOI_X31Y16 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y16_ILOGIC_X2Y32" D -> O
  pip IOI_X31Y16 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y16 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N185" , 
  outpin "gpio_B<6>" I ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D5 ,
  pip CLBLL_X14Y48 SITE_IMUX_B21 -> M_D5 , 
  pip INT_INTERFACE_X31Y18 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X12Y46 LH6 -> NW5BEG1 , 
  pip INT_X12Y49 NW5MID1 -> EN2BEG1 , 
  pip INT_X13Y49 EN2MID1 -> SE2BEG1 , 
  pip INT_X14Y48 SE2END1 -> IMUX_B21 , 
  pip INT_X18Y21 WL5END0 -> NR5BEG_N2 , 
  pip INT_X18Y25 NR5END2 -> NW5BEG2 , 
  pip INT_X18Y28 NL2BEG_S0 -> LV0 , 
  pip INT_X18Y28 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X18Y46 LV18 =- LH0 , 
  pip INT_X23Y20 WN5END_S0 -> WL5BEG_S0 , 
  pip INT_X26Y19 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y18 LOGIC_OUTS21 -> WL5BEG_S0 , 
  pip IOI_X31Y18 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y18_ILOGIC_X2Y36" D -> O
  pip IOI_X31Y18 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y18 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N186" , 
  outpin "gpio_B<5>" I ,
  inpin "edges_detected<23>" A5 ,
  inpin "edges_detected<7>" AX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D3 ,
  inpin "int_ext_ready<7>" A5 ,
  pip CLBLL_X16Y52 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X23Y29 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X23Y32 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X23Y32 SITE_IMUX_B26 -> M_A5 , 
  pip INT_INTERFACE_X31Y14 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X13Y33 LV0 =- LH18 , 
  pip INT_X13Y51 LV18 -> ES5BEG0 , 
  pip INT_X16Y51 ES5MID0 -> NE2BEG0 , 
  pip INT_X16Y52 NE2MID0 -> IMUX_B20 , 
  pip INT_X19Y33 LH12 -> EL5BEG1 , 
  pip INT_X22Y33 EL5MID1 -> ES2BEG1 , 
  pip INT_X23Y29 BYP0 -> BYP_B0 , 
  pip INT_X23Y29 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X23Y29 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X23Y29 SE2MID1 -> FAN2 , 
  pip INT_X23Y30 SR2END1 -> SE2BEG1 , 
  pip INT_X23Y32 ES2END1 -> IMUX_B2 , 
  pip INT_X23Y32 ES2END1 -> IMUX_B26 , 
  pip INT_X23Y32 ES2END1 -> SR2BEG1 , 
  pip INT_X31Y14 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y15 NW2MID2 -> LV0 , 
  pip INT_X31Y33 LV18 =- LH0 , 
  pip IOI_X31Y14 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y14_ILOGIC_X2Y28" D -> O
  pip IOI_X31Y14 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y14 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N187" , 
  outpin "gpio_B<4>" I ,
  inpin "edges_detected<19>" D3 ,
  inpin "edges_detected<3>" DX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D2 ,
  inpin "int_ext_ready<3>" D3 ,
  pip CLBLL_X16Y51 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X25Y16 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X24Y24 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y24 SITE_IMUX_B44 -> L_D3 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_INTERFACE_X31Y7 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X16Y51 WN2END1 -> IMUX_B43 , 
  pip INT_X17Y50 WL2MID1 -> WN2BEG1 , 
  pip INT_X18Y27 WN2END_S0 -> LV0 , 
  pip INT_X18Y45 LV18 -> NL5BEG0 , 
  pip INT_X18Y50 NL5END0 -> WL2BEG1 , 
  pip INT_X19Y27 WR2END0 -> WN2BEG0 , 
  pip INT_X21Y27 WN2MID1 -> WR2BEG0 , 
  pip INT_X22Y27 WL2END1 -> WN2BEG1 , 
  pip INT_X24Y24 WS2END1 -> IMUX_B20 , 
  pip INT_X24Y24 WS2END1 -> IMUX_B44 , 
  pip INT_X24Y27 NW2END0 -> WL2BEG1 , 
  pip INT_X25Y16 BYP7 -> BYP_B7 , 
  pip INT_X25Y16 NW2END1 -> BYP7 , 
  pip INT_X25Y25 WS2END1 -> WS2BEG1 , 
  pip INT_X25Y26 WS2MID1 -> NW2BEG0 , 
  pip INT_X26Y14 WR5END2 -> NR2BEG1 , 
  pip INT_X26Y15 NR2MID1 -> NW2BEG1 , 
  pip INT_X26Y26 WL5END1 -> WS2BEG1 , 
  pip INT_X31Y14 LV6 -> WR5BEG2 , 
  pip INT_X31Y26 LV18 -> WL5BEG1 , 
  pip INT_X31Y7 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X31Y8 NW2MID2 -> LV0 , 
  pip IOI_X31Y7 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y7_ILOGIC_X2Y15" D -> O
  pip IOI_X31Y7 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y7 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N188" , 
  outpin "gpio_B<3>" I ,
  inpin "in_port_reg<3>" A3 ,
  pip CLBLM_X15Y48 SITE_IMUX_B27 -> M_A3 , 
  pip INT_INTERFACE_X31Y12 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X13Y31 LV0 =- LH18 , 
  pip INT_X13Y43 LV12 -> NL5BEG0 , 
  pip INT_X13Y48 NL5END0 -> ER2BEG1 , 
  pip INT_X15Y48 ER2END1 -> IMUX_B27 , 
  pip INT_X31Y12 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X31Y13 NW2MID2 -> LV0 , 
  pip INT_X31Y31 LV18 =- LH0 , 
  pip IOI_X31Y12 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y12_ILOGIC_X2Y24" D -> O
  pip IOI_X31Y12 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y12 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N189" , 
  outpin "gpio_B<2>" I ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D5 ,
  pip CLBLM_X18Y48 SITE_IMUX_B21 -> M_D5 , 
  pip INT_INTERFACE_X31Y18 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X18Y48 BYP_BOUNCE_S0 -> IMUX_B21 , 
  pip INT_X18Y49 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X18Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y49 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X18Y49 WL2MID1 -> FAN2 , 
  pip INT_X19Y27 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X19Y31 NR5END2 -> NW2BEG2 , 
  pip INT_X19Y32 NW2MID2 -> LV0 , 
  pip INT_X19Y44 LV12 -> NL5BEG0 , 
  pip INT_X19Y49 NL5END0 -> WL2BEG1 , 
  pip INT_X21Y23 WN5END_S0 -> NW5BEG2 , 
  pip INT_X24Y22 WL5END0 -> WN5BEG0 , 
  pip INT_X29Y21 NW5END2 -> WL5BEG_S0 , 
  pip INT_X31Y18 LOGIC_OUTS11 -> NW5BEG2 , 
  pip IOI_X31Y18 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y18_ILOGIC_X2Y37" D -> O
  pip IOI_X31Y18 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y18 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N190" , 
  outpin "gpio_B<1>" I ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B6 ,
  pip CLBLL_X19Y53 SITE_IMUX_B12 -> M_B6 , 
  pip INT_INTERFACE_X31Y14 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X19Y23 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X19Y27 NR5END2 -> NE2BEG2 , 
  pip INT_X19Y53 WN2MID0 -> IMUX_B12 , 
  pip INT_X20Y28 NE2END2 -> LV0 , 
  pip INT_X20Y46 LV18 -> NL5BEG0 , 
  pip INT_X20Y51 NL5END0 -> ER2BEG1 , 
  pip INT_X20Y53 WL2END0 -> WN2BEG0 , 
  pip INT_X21Y19 NW5END2 -> NW5BEG2 , 
  pip INT_X22Y51 ER2END1 -> NL2BEG2 , 
  pip INT_X22Y52 NL2MID2 -> WL2BEG_S0 , 
  pip INT_X23Y16 WN5END_S0 -> NW5BEG2 , 
  pip INT_X26Y15 WL5END0 -> WN5BEG0 , 
  pip INT_X31Y14 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip IOI_X31Y14 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y14_ILOGIC_X2Y29" D -> O
  pip IOI_X31Y14 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y14 IOI_IBUF0 -> IOI_D0 , 
  ;
net "N191" , 
  outpin "gpio_B<0>" I ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B6 ,
  pip CLBLM_X20Y54 SITE_IMUX_B12 -> M_B6 , 
  pip INT_INTERFACE_X31Y7 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X20Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y54 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X20Y54 WN2MID1 -> FAN2 , 
  pip INT_X21Y13 WN5END0 -> NR5BEG_N2 , 
  pip INT_X21Y17 NR5END2 -> NW5BEG2 , 
  pip INT_X21Y20 NW5MID2 -> NL5BEG2 , 
  pip INT_X21Y25 NL5END2 -> NW5BEG2 , 
  pip INT_X21Y28 NL2BEG_S0 -> LV0 , 
  pip INT_X21Y28 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X21Y46 LV18 -> NL5BEG0 , 
  pip INT_X21Y51 NL5END0 -> NE5BEG0 , 
  pip INT_X21Y54 NE5MID0 -> WN2BEG1 , 
  pip INT_X24Y11 WL5END0 -> WN5BEG0 , 
  pip INT_X29Y10 NW5END2 -> WL5BEG_S0 , 
  pip INT_X31Y7 LOGIC_OUTS21 -> NW5BEG2 , 
  pip IOI_X31Y7 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y7_ILOGIC_X2Y14" D -> O
  pip IOI_X31Y7 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y7 IOI_IBUF1 -> IOI_D1 , 
  ;
net "N22" , 
  outpin "N22" B ,
  inpin "N22" A5 ,
  inpin "N286" A5 ,
  inpin "N71" B6 ,
  inpin "gpio_A_out<7>" D6 ,
  inpin "gpio_B_dir_not0001" D4 ,
  inpin "gpio_B_out_not0001" A2 ,
  inpin "gpio_C_dir_not0001" C5 ,
  inpin "gpio_C_out_not0001" A6 ,
  inpin "gpio_D_dir<3>" A2 ,
  inpin "gpio_D_dir<7>" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D2 ,
  inpin "in_port_reg_cmp_eq0012" B5 ,
  inpin "in_port_reg_cmp_eq0014" C1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D1 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A2 ,
  inpin "led_pwm_mask<1>" C2 ,
  inpin "led_pwm_mask<1>" D2 ,
  inpin "processor/processor/shift_result<7>" B6 ,
  inpin "uart0_int_mask<3>" A6 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C2 ,
  inpin "write_strobe" A6 ,
  pip CLBLL_X14Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X14Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y40 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y42 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y44 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y49 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X16Y50 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y45 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "N22" B -> BMUX
  pip CLBLL_X19Y45 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X19Y45 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X19Y45 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y48 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y48 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y51 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y45 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y35 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y38 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y52 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y53 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X24Y26 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y33 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X24Y35 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X24Y37 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y23 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X27Y29 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X29Y14 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X29Y20 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_WR2END_B0 -> INT_BUFS_WR2END0 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_WR2END0 -> INT_BUFS_WR2END_B0 , 
  pip INT_X13Y46 SW2END0 -> IMUX_B6 , 
  pip INT_X14Y46 WS2END0 -> IMUX_B18 , 
  pip INT_X14Y46 WS2END0 -> IMUX_B24 , 
  pip INT_X14Y47 WN2MID0 -> SW2BEG0 , 
  pip INT_X14Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X14Y48 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X14Y48 WL2END1 -> FAN2 , 
  pip INT_X15Y47 NW2END_N2 -> IMUX_B36 , 
  pip INT_X15Y47 WL2END0 -> WN2BEG0 , 
  pip INT_X15Y47 WL2END0 -> WS2BEG0 , 
  pip INT_X15Y48 WL2MID1 -> IMUX_B38 , 
  pip INT_X16Y29 SW2END2 -> IMUX_B4 , 
  pip INT_X16Y40 SW2MID2 -> IMUX_B5 , 
  pip INT_X16Y41 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X16Y41 SW2END2 -> BYP3 , 
  pip INT_X16Y41 SW2END2 -> SW2BEG2 , 
  pip INT_X16Y42 BYP_BOUNCE_N3 -> IMUX_B0 , 
  pip INT_X16Y44 WS2END0 -> IMUX_B0 , 
  pip INT_X16Y45 WN2END_S0 -> NW2BEG2 , 
  pip INT_X16Y46 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X16Y48 NL2MID0 -> WL2BEG1 , 
  pip INT_X16Y49 NL2END0 -> IMUX_B1 , 
  pip INT_X16Y49 NL2END0 -> IMUX_B43 , 
  pip INT_X16Y49 NL2END0 -> NW2BEG0 , 
  pip INT_X16Y50 NW2MID0 -> IMUX_B19 , 
  pip INT_X16Y50 NW2MID0 -> IMUX_B25 , 
  pip INT_X16Y50 NW2MID0 -> NE2BEG0 , 
  pip INT_X16Y50 NW2MID0 -> NL2BEG1 , 
  pip INT_X16Y51 NE2MID0 -> IMUX_B38 , 
  pip INT_X16Y52 NL2END1 -> IMUX_B15 , 
  pip INT_X17Y30 SL5MID2 -> SW2BEG2 , 
  pip INT_X17Y33 LV6 -> SL5BEG2 , 
  pip INT_X17Y42 SL2END2 -> SW2BEG2 , 
  pip INT_X17Y45 WR2END0 -> LV18 , 
  pip INT_X17Y45 WR2END0 -> NR2BEG_N2 , 
  pip INT_X17Y45 WR2END0 -> SL2BEG_N2 , 
  pip INT_X17Y45 WR2END0 -> WN2BEG0 , 
  pip INT_X17Y45 WR2END0 -> WS2BEG0 , 
  pip INT_X17Y46 NR2END2 -> WL2BEG_S0 , 
  pip INT_X18Y37 SL2END1 -> EL2BEG1 , 
  pip INT_X18Y37 SL2END1 -> IMUX_B2 , 
  pip INT_X18Y39 WR2MID2 -> SL2BEG1 , 
  pip INT_X18Y45 WR2MID0 -> IMUX_B36 , 
  pip INT_X18Y46 WL2MID0 -> IMUX_B18 , 
  pip INT_X18Y46 WL2MID0 -> IMUX_B24 , 
  pip INT_X19Y27 LV0 -> EL5BEG2 , 
  pip INT_X19Y33 LV6 -> EL5BEG2 , 
  pip INT_X19Y37 EL2MID1 -> EN2BEG1 , 
  pip INT_X19Y40 SR5END0 -> WR2BEG_N2 , 
  pip INT_X19Y45 LOGIC_OUTS17 -> NL2BEG_S0 , 
  pip INT_X19Y45 LOGIC_OUTS17 -> WL2BEG_S0 , 
  pip INT_X19Y45 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X19Y45 LOGIC_OUTS9 -> NR5BEG0 , 
  pip INT_X19Y45 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X19Y45 LOGIC_OUTS9 -> SR5BEG0 , 
  pip INT_X19Y45 LOGIC_OUTS9 -> WR2BEG0 , 
  pip INT_X19Y45 SR2BEG0 -> LV18 , 
  pip INT_X19Y48 NL2END0 -> IMUX_B19 , 
  pip INT_X19Y48 NL2END0 -> IMUX_B31 , 
  pip INT_X19Y50 NR5END0 -> ER2BEG1 , 
  pip INT_X19Y51 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X19Y51 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X19Y51 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X19Y52 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X19Y52 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y52 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X19Y52 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X19Y52 GFAN0 -> FAN3 , 
  pip INT_X19Y52 WL2MID0 -> FAN0 , 
  pip INT_X19Y52 WL2MID0 -> FAN1 , 
  pip INT_X20Y35 SR2END1 -> IMUX_B20 , 
  pip INT_X20Y37 EL2END1 -> SR2BEG1 , 
  pip INT_X20Y38 EN2END1 -> IMUX_B33 , 
  pip INT_X20Y50 ER2MID1 -> NL2BEG2 , 
  pip INT_X20Y51 NL2MID2 -> WL2BEG_S0 , 
  pip INT_X20Y52 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y52 NL2END2 -> FAN7 , 
  pip INT_X20Y52 NL2END2 -> IMUX_B29 , 
  pip INT_X20Y53 FAN_BOUNCE_N7 -> IMUX_B19 , 
  pip INT_X24Y26 SR2MID2 -> IMUX_B22 , 
  pip INT_X24Y27 EL5END2 -> EN2BEG2 , 
  pip INT_X24Y27 EL5END2 -> ES5BEG2 , 
  pip INT_X24Y27 EL5END2 -> SR2BEG2 , 
  pip INT_X24Y33 EL5END2 -> NL2BEG_S0 , 
  pip INT_X24Y33 EL5END2 -> SR2BEG2 , 
  pip INT_X24Y33 SR2BEG2 -> IMUX_B4 , 
  pip INT_X24Y35 NL2MID0 -> IMUX_B31 , 
  pip INT_X24Y36 NL2END0 -> NW2BEG0 , 
  pip INT_X24Y37 NW2MID0 -> IMUX_B19 , 
  pip INT_X25Y28 EN2END2 -> ER2BEG_S0 , 
  pip INT_X27Y20 SR5END2 -> EL2BEG2 , 
  pip INT_X27Y20 SR5END2 -> SE5BEG2 , 
  pip INT_X27Y23 SR2END2 -> IMUX_B4 , 
  pip INT_X27Y25 ES5END2 -> SR2BEG2 , 
  pip INT_X27Y25 ES5END2 -> SR5BEG2 , 
  pip INT_X27Y29 ER2END0 -> IMUX_B19 , 
  pip INT_X29Y13 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X29Y13 SW2MID2 -> FAN7 , 
  pip INT_X29Y14 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X29Y14 SR5MID2 -> SW2BEG2 , 
  pip INT_X29Y17 SE5END2 -> SR5BEG2 , 
  pip INT_X29Y20 EL2END2 -> IMUX_B47 , 
  ;
net "N252" , 
  outpin "processor/stack_read_address<4>" A ,
  inpin "processor/RAM_address_to_mem<4>" A2 ,
  inpin "processor/stack_ptr<3>" B6 ,
  inpin "processor/stack_ptr<3>" C1 ,
  inpin "processor/stack_ptr<3>" D1 ,
  inpin "processor/stack_ptr<7>" A6 ,
  inpin "processor/stack_ptr<7>" B6 ,
  pip CLBLL_X4Y46 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X4Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y45 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X3Y45 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X3Y45 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X3Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X3Y46 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X3Y45 WS2END0 -> IMUX_B12 , 
  pip INT_X3Y45 WS2END0 -> IMUX_B18 , 
  pip INT_X3Y45 WS2END0 -> IMUX_B30 , 
  pip INT_X3Y46 WN2MID0 -> IMUX_B12 , 
  pip INT_X3Y46 WN2MID0 -> IMUX_B24 , 
  pip INT_X4Y46 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X4Y46 LOGIC_OUTS8 -> WN2BEG0 , 
  pip INT_X4Y46 LOGIC_OUTS8 -> WS2BEG0 , 
  pip INT_X4Y47 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X4Y47 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X4Y47 NE2MID0 -> FAN3 , 
  ;
net "N254" , 
  outpin "N254" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A4 ,
  pip CLBLL_X19Y49 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N254" D -> DMUX
  pip CLBLL_X19Y49 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X19Y49 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLL_X19Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X19Y49 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X19Y49 LOGIC_OUTS19 -> NR2BEG0 , 
  pip INT_X19Y50 NR2MID0 -> IMUX_B25 , 
  pip INT_X20Y50 ER2MID0 -> NL2BEG1 , 
  pip INT_X20Y51 NL2MID1 -> IMUX_B27 , 
  ;
net "N26" , 
  outpin "N26" A ,
  inpin "ext_int_slope<7>" D2 ,
  inpin "gpio_C_dir<3>" A6 ,
  inpin "gpio_C_dir<3>" C1 ,
  inpin "gpio_C_dir<7>" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" A3 ,
  inpin "leds_5_OBUF" B4 ,
  inpin "leds_7_OBUF" C2 ,
  pip CLBLL_X16Y43 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X21Y42 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X21Y42 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X18Y43 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y41 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y42 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X22Y37 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y27 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y27 SITE_IMUX_B3 -> L_A3 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_X16Y42 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X18Y25 LV0 -> EL5BEG2 , 
  pip INT_X18Y41 SR2END0 -> EL2BEG0 , 
  pip INT_X18Y42 SR2MID0 -> EL2BEG0 , 
  pip INT_X18Y43 ER2END0 -> IMUX_B31 , 
  pip INT_X18Y43 ER2END0 -> SR2BEG0 , 
  pip INT_X18Y43 SR2BEG0 -> LV18 , 
  pip INT_X20Y39 SR2END0 -> SE2BEG0 , 
  pip INT_X20Y41 EL2END0 -> IMUX_B19 , 
  pip INT_X20Y41 EL2END0 -> SR2BEG0 , 
  pip INT_X20Y42 EL2END0 -> EN2BEG0 , 
  pip INT_X20Y42 EL2END0 -> IMUX_B37 , 
  pip INT_X21Y38 SE2END0 -> SE2BEG0 , 
  pip INT_X21Y42 EN2MID0 -> IMUX_B0 , 
  pip INT_X21Y42 EN2MID0 -> IMUX_B6 , 
  pip INT_X22Y37 SE2END0 -> IMUX_B43 , 
  pip INT_X23Y25 EL5END2 -> NL2BEG_S0 , 
  pip INT_X23Y27 NL2MID0 -> ER2BEG1 , 
  pip INT_X24Y27 ER2MID1 -> IMUX_B27 , 
  pip INT_X24Y27 ER2MID1 -> IMUX_B3 , 
  ;
net "N262" , 
  outpin "N262" C ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A3 ,
  pip CLBLM_X18Y44 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X18Y46 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X18Y44 LOGIC_OUTS10 -> NR2BEG1 , 
  pip INT_X18Y46 NR2END1 -> IMUX_B27 , 
  ;
net "N268" , 
  outpin "write_strobe" B ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A5 ,
  pip CLBLL_X16Y44 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X13Y45 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y45 WL2END1 -> IMUX_B26 , 
  pip INT_X15Y45 WN2END1 -> WL2BEG1 , 
  pip INT_X16Y44 LOGIC_OUTS9 -> WN2BEG1 , 
  ;
net "N272" , 
  outpin "N272" D ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A2 ,
  pip CLBLL_X12Y52 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X15Y45 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X12Y47 SR5END2 -> EL5BEG2 , 
  pip INT_X12Y52 LOGIC_OUTS15 -> SR5BEG2 , 
  pip INT_X15Y45 SR2END2 -> IMUX_B28 , 
  pip INT_X15Y47 EL5MID2 -> SR2BEG2 , 
  ;
net "N274" , 
  outpin "i2c_top/rxack" D ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D2 ,
  pip CLBLL_X14Y46 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y39 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X14Y42 NW5END2 -> NW2BEG2 , 
  pip INT_X14Y43 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X14Y46 NL2END0 -> IMUX_B19 , 
  pip INT_X16Y39 LOGIC_OUTS15 -> NW5BEG2 , 
  ;
net "N276" , 
  outpin "leds_1<7>" A ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D1 ,
  pip CLBLL_X16Y43 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y50 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X16Y43 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X16Y48 NL5END0 -> NW2BEG0 , 
  pip INT_X16Y49 NW2MID0 -> NE2BEG0 , 
  pip INT_X16Y50 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y50 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X16Y50 NE2MID0 -> FAN2 , 
  ;
net "N278" , 
  outpin "N430" A ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D4 ,
  pip CLBLL_X16Y49 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y45 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X16Y49 FAN_BOUNCE_S0 -> IMUX_B46 , 
  pip INT_X16Y50 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X16Y50 WL2END0 -> FAN0 , 
  pip INT_X18Y45 LOGIC_OUTS12 -> NR5BEG_N2 , 
  pip INT_X18Y49 NR5END2 -> WL2BEG_S0 , 
  ;
net "N28" , 
  outpin "leds_5_OBUF" A ,
  inpin "RAM_page_not0001" A1 ,
  inpin "in_port_reg_cmp_eq0004" A1 ,
  inpin "in_port_reg_cmp_eq0033" B5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A5 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A6 ,
  inpin "leds_0_not0001" A4 ,
  inpin "ps2_int_edge_not0001" A1 ,
  pip CLBLL_X19Y44 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y50 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y45 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X15Y54 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y54 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y42 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y51 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y51 SITE_IMUX_B5 -> L_A1 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_WN5MID_B0 -> INT_BUFS_WN5MID0 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WN2MID_B0 -> INT_BUFS_WN2MID0 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_WN5MID0 -> INT_BUFS_WN5MID_B0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WN2MID0 -> INT_BUFS_WN2MID_B0 , 
  pip INT_X13Y45 WL2MID0 -> IMUX_B24 , 
  pip INT_X14Y44 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X15Y44 WL2END0 -> WN2BEG0 , 
  pip INT_X15Y46 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y46 FAN_BOUNCE1 -> IMUX_B38 , 
  pip INT_X15Y46 WL2END0 -> FAN1 , 
  pip INT_X15Y54 WN2END_S0 -> IMUX_B5 , 
  pip INT_X16Y54 NW2END_N2 -> WN2BEG0 , 
  pip INT_X17Y43 WN5END_S0 -> NW2BEG2 , 
  pip INT_X17Y43 WN5END_S0 -> WL2BEG_S0 , 
  pip INT_X17Y44 NW2MID2 -> NE2BEG2 , 
  pip INT_X17Y45 NE2MID2 -> WL2BEG_S0 , 
  pip INT_X17Y51 WN2END0 -> NR2BEG_N2 , 
  pip INT_X17Y52 NR2END2 -> NW2BEG2 , 
  pip INT_X18Y44 NW2END0 -> NR2BEG0 , 
  pip INT_X18Y46 NR2END0 -> WL2BEG1 , 
  pip INT_X18Y46 WL2BEG1 -> IMUX_B26 , 
  pip INT_X18Y49 NW5END2 -> NW5BEG2 , 
  pip INT_X18Y50 NW5END_N2 -> WN2BEG0 , 
  pip INT_X18Y52 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X18Y54 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y54 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X18Y54 NL2MID0 -> BYP5 , 
  pip INT_X19Y43 NW2END0 -> NW2BEG0 , 
  pip INT_X19Y44 NW2MID0 -> IMUX_B25 , 
  pip INT_X19Y50 NR2MID2 -> IMUX_B29 , 
  pip INT_X19Y50 WL2MID0 -> NR2BEG_N2 , 
  pip INT_X20Y42 LOGIC_OUTS8 -> NR5BEG_N2 , 
  pip INT_X20Y42 LOGIC_OUTS8 -> NW2BEG0 , 
  pip INT_X20Y42 LOGIC_OUTS8 -> WN5BEG0 , 
  pip INT_X20Y46 NR5END2 -> NE5BEG2 , 
  pip INT_X20Y46 NR5END2 -> NW5BEG2 , 
  pip INT_X20Y49 NE5MID2 -> WL2BEG_S0 , 
  pip INT_X20Y49 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X20Y51 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y51 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X20Y51 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X20Y51 NL2MID0 -> BYP5 , 
  ;
net "N280" , 
  outpin "N280" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D2 ,
  pip CLBLM_X18Y42 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y46 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X18Y41 LOGIC_OUTS_S1_12 -> NW5BEG2 , 
  pip INT_X18Y44 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X18Y46 NL2MID0 -> IMUX_B19 , 
  ;
net "N282" , 
  outpin "port_id<4>" C ,
  inpin "processor/RAM_wr_enable_to_mem" A4 ,
  inpin "processor/stack_ptr<7>" C6 ,
  pip CLBLL_X4Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y49 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X3Y46 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X20Y48 SW2MID2 -> LH0 , 
  pip INT_X20Y49 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X3Y46 FAN_BOUNCE_S0 -> IMUX_B35 , 
  pip INT_X3Y47 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X3Y47 SL2MID0 -> FAN0 , 
  pip INT_X3Y48 WR5END1 -> SL2BEG0 , 
  pip INT_X4Y49 WN2END1 -> IMUX_B25 , 
  pip INT_X5Y48 WR5MID1 -> WN2BEG1 , 
  pip INT_X8Y48 LH12 -> WR5BEG1 , 
  ;
net "N284" , 
  outpin "uart1_status_port<6>" A ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A1 ,
  pip CLBLL_X14Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y37 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart1_status_port<6>" A -> AMUX
  pip CLBLM_X18Y37 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X12Y39 LH6 -> NW5BEG1 , 
  pip INT_X12Y42 NW5MID1 -> NL5BEG1 , 
  pip INT_X12Y47 NL5END1 -> ER2BEG2 , 
  pip INT_X14Y47 ER2END2 -> IMUX_B29 , 
  pip INT_X18Y37 LOGIC_OUTS20 -> NL2BEG2 , 
  pip INT_X18Y39 NL2END2 -> LH0 , 
  ;
net "N286" , 
  outpin "N286" D ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A2 ,
  pip CLBLL_X16Y51 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y37 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X16Y51 WR2END2 -> IMUX_B28 , 
  pip INT_X18Y37 ER2BEG_S0 -> LV0 , 
  pip INT_X18Y37 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X18Y52 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X18Y55 LV18 -> SR5BEG0 , 
  ;
net "N288" , 
  outpin "N286" C ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A2 ,
  pip CLBLL_X16Y50 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y37 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL2MID_B2 -> INT_BUFS_WL2MID2 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL2MID2 -> INT_BUFS_WL2MID_B2 , 
  pip INT_X16Y50 WL2END2 -> IMUX_B4 , 
  pip INT_X18Y37 LOGIC_OUTS10 -> NR5BEG1 , 
  pip INT_X18Y42 NR5END1 -> NE5BEG1 , 
  pip INT_X18Y45 NE5MID1 -> NR5BEG1 , 
  pip INT_X18Y50 NR5END1 -> WL2BEG2 , 
  ;
net "N29" , 
  outpin "port_id<0>" C ,
  inpin "N410" A5 ,
  inpin "N495" A6 ,
  inpin "in_port_reg_cmp_eq0055" B5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A4 ,
  inpin "processor/processor/logical_result<7>" C3 ,
  inpin "ps2_int_edge_not0001" C1 ,
  pip CLBLL_X19Y43 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y50 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y50 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X21Y49 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "port_id<0>" C -> CMUX
  pip CLBLL_X21Y49 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X21Y49 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X13Y45 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y45 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y51 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y46 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y51 SITE_IMUX_B6 -> L_C1 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WR5C_B2 -> INT_BUFS_WR5C2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WR5C2 -> INT_BUFS_WR5C_B2 , 
  pip INT_X13Y45 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y45 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X13Y45 SL2END1 -> EL2BEG1 , 
  pip INT_X13Y45 SL2END1 -> FAN2 , 
  pip INT_X13Y47 WS5END2 -> SL2BEG1 , 
  pip INT_X15Y45 EL2END1 -> FAN4 , 
  pip INT_X15Y45 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y45 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X15Y51 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y51 BYP_BOUNCE2 -> IMUX_B0 , 
  pip INT_X15Y51 WL2MID2 -> BYP2 , 
  pip INT_X16Y49 WR5END2 -> NR2BEG1 , 
  pip INT_X16Y49 WR5END2 -> WS5BEG2 , 
  pip INT_X16Y51 NR2END1 -> WL2BEG2 , 
  pip INT_X19Y43 WR2END1 -> IMUX_B2 , 
  pip INT_X19Y49 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X19Y49 WL2END2 -> BYP7 , 
  pip INT_X19Y50 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X19Y50 WL2END2 -> IMUX_B28 , 
  pip INT_X20Y46 SW2END1 -> IMUX_B32 , 
  pip INT_X20Y51 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y51 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X20Y51 NW2END1 -> BYP2 , 
  pip INT_X20Y51 NW2END1 -> IMUX_B28 , 
  pip INT_X21Y43 SR5END2 -> WR2BEG1 , 
  pip INT_X21Y47 SR2END1 -> SW2BEG1 , 
  pip INT_X21Y48 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS10 -> NR2BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS10 -> WL2BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS10 -> WR5BEG2 , 
  pip INT_X21Y50 NR2MID1 -> NW2BEG1 , 
  pip INT_X21Y50 NR2MID1 -> WL2BEG2 , 
  ;
net "N290" , 
  outpin "N290" D ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A4 ,
  pip CLBLM_X18Y47 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y39 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X18Y42 NW5END2 -> NW5BEG2 , 
  pip INT_X18Y45 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X18Y47 NL2MID0 -> IMUX_B25 , 
  pip INT_X20Y39 LOGIC_OUTS15 -> NW5BEG2 , 
  ;
net "N292" , 
  outpin "N292" B ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A1 ,
  pip CLBLM_X11Y47 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X15Y46 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X11Y47 LOGIC_OUTS9 -> EL5BEG1 , 
  pip INT_X14Y47 EL5MID1 -> ES2BEG1 , 
  pip INT_X15Y46 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X15Y46 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X15Y46 ES2END1 -> CTRL1 , 
  ;
net "N294" , 
  outpin "ext_int_slope_15_not0001" A ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A3 ,
  pip CLBLL_X16Y55 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "ext_int_slope_15_not0001" A -> AMUX
  pip CLBLL_X16Y55 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X19Y52 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X16Y55 LOGIC_OUTS16 -> SE2BEG1 , 
  pip INT_X17Y52 SR2END1 -> EL2BEG1 , 
  pip INT_X17Y54 SE2END1 -> SR2BEG1 , 
  pip INT_X19Y52 EL2END1 -> IMUX_B27 , 
  ;
net "N296" , 
  outpin "int_mask<7>" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A2 ,
  pip CLBLL_X16Y54 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y53 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_X16Y54 LOGIC_OUTS11 -> EN2BEG2 , 
  pip INT_X17Y54 EN2MID2 -> EL2BEG2 , 
  pip INT_X19Y54 EL2END2 -> ES2BEG2 , 
  pip INT_X20Y53 ES2END2 -> IMUX_B28 , 
  ;
net "N30" , 
  outpin "port_id<1>" A ,
  inpin "buttons_int_mask_not0001" A1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A6 ,
  inpin "led_switch_mask_not0001" A1 ,
  inpin "ps2_int_mask_not0001" A6 ,
  pip CLBLL_X21Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y45 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y56 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y56 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y52 SITE_IMUX_B0 -> L_A6 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X15Y45 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y45 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X15Y45 WS2END2 -> BYP2 , 
  pip INT_X16Y46 WR2END2 -> WS2BEG2 , 
  pip INT_X18Y46 FAN_BOUNCE_S0 -> IMUX_B29 , 
  pip INT_X18Y47 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y47 WR2BEG_N2 -> FAN0 , 
  pip INT_X18Y47 WS5END0 -> WR2BEG_N2 , 
  pip INT_X18Y49 WS5MID0 -> NR5BEG_N2 , 
  pip INT_X18Y51 NR5MID2 -> ER2BEG_S0 , 
  pip INT_X18Y53 NR5END2 -> NW5BEG2 , 
  pip INT_X18Y56 ER2BEG_S0 -> IMUX_B29 , 
  pip INT_X18Y56 ER2BEG_S0 -> IMUX_B5 , 
  pip INT_X18Y56 NW5MID2 -> ER2BEG_S0 , 
  pip INT_X20Y52 ER2END0 -> SR2BEG0 , 
  pip INT_X20Y52 SR2BEG0 -> IMUX_B0 , 
  pip INT_X21Y49 LOGIC_OUTS12 -> WS5BEG0 , 
  ;
net "N300" , 
  outpin "in_port_reg<5>" D ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D6 ,
  pip CLBLL_X16Y54 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X18Y47 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_X16Y49 SR5END2 -> SE2BEG2 , 
  pip INT_X16Y54 LOGIC_OUTS15 -> SR5BEG2 , 
  pip INT_X17Y48 SE2END2 -> SE2BEG2 , 
  pip INT_X18Y47 SE2END2 -> IMUX_B23 , 
  ;
net "N302" , 
  outpin "N302" C ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B2 ,
  pip CLBLL_X19Y52 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y62 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "N302" C -> CMUX
  pip CLBLM_X18Y62 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip INT_X18Y53 SW5MID2 -> ES2BEG2 , 
  pip INT_X18Y56 SR5END2 -> SW5BEG2 , 
  pip INT_X18Y61 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X19Y52 ES2END2 -> IMUX_B16 , 
  ;
net "N304" , 
  outpin "N304" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B1 ,
  pip CLBLL_X14Y62 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y53 SITE_IMUX_B17 -> M_B1 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_X14Y62 LOGIC_OUTS11 -> ES5BEG2 , 
  pip INT_X17Y55 SR5END2 -> EL2BEG2 , 
  pip INT_X17Y60 ES5END2 -> SR5BEG2 , 
  pip INT_X19Y53 SR2END2 -> EL2BEG2 , 
  pip INT_X19Y55 EL2END2 -> SR2BEG2 , 
  pip INT_X20Y53 EL2MID2 -> IMUX_B17 , 
  ;
net "N306" , 
  outpin "i2c_top/al" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A2 ,
  pip CLBLL_X19Y51 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y52 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "i2c_top/al" D -> DMUX
  pip CLBLL_X19Y52 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X19Y52 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X20Y52 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X19Y51 SR2MID2 -> IMUX_B28 , 
  pip INT_X19Y52 LOGIC_OUTS11 -> SR2BEG2 , 
  pip INT_X19Y52 LOGIC_OUTS19 -> EL2BEG1 , 
  pip INT_X20Y52 EL2MID1 -> IMUX_B27 , 
  ;
net "N307" , 
  outpin "N410" C ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A1 ,
  pip CLBLL_X19Y43 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X19Y51 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X19Y43 LOGIC_OUTS10 -> NR5BEG1 , 
  pip INT_X19Y48 NR5END1 -> NW2BEG1 , 
  pip INT_X19Y49 NW2MID1 -> NL2BEG2 , 
  pip INT_X19Y51 NL2END2 -> IMUX_B29 , 
  ;
net "N31" , 
  outpin "leds_7_OBUF" B ,
  inpin "ext_int_slope<7>" D5 ,
  inpin "gpio_C_dir<3>" A5 ,
  inpin "gpio_C_dir<3>" C3 ,
  inpin "gpio_C_dir<7>" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" A1 ,
  inpin "leds_5_OBUF" B3 ,
  inpin "leds_7_OBUF" C5 ,
  pip CLBLL_X21Y42 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X21Y42 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y43 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "leds_7_OBUF" B -> BMUX
  pip CLBLM_X18Y43 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X18Y43 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X18Y43 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y41 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y42 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X22Y37 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X24Y27 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X24Y27 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X18Y26 LV0 -> EL5BEG2 , 
  pip INT_X18Y41 SR2END1 -> EL2BEG1 , 
  pip INT_X18Y42 SR2MID1 -> EL2BEG1 , 
  pip INT_X18Y43 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y43 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X18Y43 LOGIC_OUTS13 -> SR2BEG1 , 
  pip INT_X18Y43 LOGIC_OUTS21 -> WL2BEG_S0 , 
  pip INT_X18Y43 SR2BEG1 -> FAN3 , 
  pip INT_X18Y44 WL2BEG0 -> LV18 , 
  pip INT_X20Y41 EL2END1 -> ES2BEG1 , 
  pip INT_X20Y41 EL2END1 -> IMUX_B21 , 
  pip INT_X20Y42 EL2END1 -> EN2BEG1 , 
  pip INT_X20Y42 EL2END1 -> IMUX_B39 , 
  pip INT_X21Y40 ES2END1 -> SE2BEG1 , 
  pip INT_X21Y42 EN2MID1 -> IMUX_B2 , 
  pip INT_X21Y42 EN2MID1 -> IMUX_B8 , 
  pip INT_X22Y37 SR2END1 -> IMUX_B44 , 
  pip INT_X22Y39 SE2END1 -> SR2BEG1 , 
  pip INT_X23Y26 EL5END2 -> EN2BEG2 , 
  pip INT_X24Y27 EN2END2 -> IMUX_B29 , 
  pip INT_X24Y27 EN2END2 -> IMUX_B5 , 
  ;
net "N310" , 
  outpin "N310" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A5 ,
  pip CLBLL_X16Y42 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N310" A -> AMUX
  pip CLBLL_X16Y42 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X20Y52 SITE_IMUX_B26 -> M_A5 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_X16Y42 LOGIC_OUTS20 -> NL5BEG1 , 
  pip INT_X16Y47 NL5END1 -> NE2BEG1 , 
  pip INT_X17Y48 NE2END1 -> NL2BEG2 , 
  pip INT_X17Y50 NL2END2 -> ER2BEG_S0 , 
  pip INT_X19Y51 ER2END0 -> EN2BEG0 , 
  pip INT_X20Y52 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X20Y52 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X20Y52 EN2END0 -> BYP1 , 
  ;
net "N32" , 
  outpin "N32" B ,
  inpin "i2c_top/al" A6 ,
  inpin "ps2_int_mask_not0001" C1 ,
  pip CLBLL_X19Y52 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X21Y52 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X20Y52 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X19Y52 WR2END0 -> IMUX_B0 , 
  pip INT_X20Y52 WR2MID0 -> IMUX_B6 , 
  pip INT_X21Y52 LOGIC_OUTS13 -> WR2BEG0 , 
  ;
net "N324" , 
  outpin "timers_update_register<0>" D ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B1 ,
  pip CLBLL_X14Y48 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y54 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X13Y49 SR5END2 -> SE2BEG2 , 
  pip INT_X13Y54 LOGIC_OUTS15 -> SR5BEG2 , 
  pip INT_X14Y48 SE2END2 -> IMUX_B17 , 
  ;
net "N325" , 
  outpin "N325" A ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B3 ,
  pip CLBLL_X14Y48 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y44 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X13Y45 LH6 -> NW5BEG1 , 
  pip INT_X13Y48 NW5MID1 -> EN2BEG1 , 
  pip INT_X14Y48 EL2BEG1 -> IMUX_B15 , 
  pip INT_X14Y48 EN2MID1 -> EL2BEG1 , 
  pip INT_X19Y44 LOGIC_OUTS8 -> NR2BEG_N2 , 
  pip INT_X19Y45 NR2END2 -> LH0 , 
  ;
net "N327" , 
  outpin "in_port_reg<5>" C ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B6 ,
  pip CLBLL_X16Y52 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y54 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X16Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y52 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X16Y52 SW2END1 -> FAN2 , 
  pip INT_X16Y54 LOGIC_OUTS14 -> EN2BEG1 , 
  pip INT_X17Y53 SE2MID1 -> SW2BEG1 , 
  pip INT_X17Y54 EN2MID1 -> SE2BEG1 , 
  ;
net "N328" , 
  outpin "ext_int_slope<7>" B ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B5 ,
  pip CLBLL_X16Y52 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y41 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WL2MID_B2 -> INT_BUFS_WL2MID2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WL2MID2 -> INT_BUFS_WL2MID_B2 , 
  pip INT_X16Y52 SL2END1 -> IMUX_B14 , 
  pip INT_X16Y54 WL2END2 -> SL2BEG1 , 
  pip INT_X18Y49 NW5END1 -> NR5BEG1 , 
  pip INT_X18Y54 NR5END1 -> WL2BEG2 , 
  pip INT_X20Y41 LOGIC_OUTS13 -> NL5BEG1 , 
  pip INT_X20Y46 NL5END1 -> NW5BEG1 , 
  ;
net "N33" , 
  outpin "timers_tmp_rd<7>" C ,
  inpin "timers_tmp_rd<3>" A3 ,
  inpin "timers_tmp_rd<3>" B3 ,
  inpin "timers_tmp_rd<3>" C5 ,
  inpin "timers_tmp_rd<3>" D5 ,
  inpin "timers_tmp_rd<6>" A3 ,
  inpin "timers_tmp_rd<6>" B3 ,
  inpin "timers_tmp_rd<6>" C5 ,
  inpin "timers_tmp_rd<7>" D5 ,
  pip CLBLM_X11Y55 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y55 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y55 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X11Y57 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y57 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y57 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X11Y57 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y54 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X13Y54 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X11Y54 WL2END2 -> NR2BEG1 , 
  pip INT_X11Y55 NR2MID1 -> IMUX_B3 , 
  pip INT_X11Y55 NR2MID1 -> IMUX_B39 , 
  pip INT_X11Y55 NR2MID1 -> IMUX_B9 , 
  pip INT_X11Y56 NR2END1 -> NW2BEG1 , 
  pip INT_X11Y57 NW2MID1 -> IMUX_B3 , 
  pip INT_X11Y57 NW2MID1 -> IMUX_B39 , 
  pip INT_X11Y57 NW2MID1 -> IMUX_B45 , 
  pip INT_X11Y57 NW2MID1 -> IMUX_B9 , 
  pip INT_X13Y54 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X13Y54 LOGIC_OUTS10 -> WL2BEG2 , 
  ;
net "N330" , 
  outpin "N330" D ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B1 ,
  pip CLBLL_X16Y51 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y55 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X15Y52 SW5MID2 -> SE2BEG2 , 
  pip INT_X15Y55 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X16Y51 SE2END2 -> IMUX_B41 , 
  ;
net "N331" , 
  outpin "N331" D ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B6 ,
  pip CLBLL_X16Y49 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X16Y51 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X16Y49 LOGIC_OUTS15 -> NW2BEG2 , 
  pip INT_X16Y50 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y50 NW2MID2 -> FAN7 , 
  pip INT_X16Y51 FAN_BOUNCE_N7 -> IMUX_B36 , 
  ;
net "N34" , 
  outpin "N71" A ,
  inpin "N331" A5 ,
  inpin "N72" A1 ,
  inpin "i2c_update_cr" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B2 ,
  inpin "processor/RAM_wr_enable_from_proc" A3 ,
  inpin "processor/processor/memory_write" A6 ,
  inpin "timers_int_mask_not0001" A3 ,
  inpin "timers_int_status<4>" A5 ,
  inpin "timers_update_register<0>" A1 ,
  pip CLBLL_X14Y48 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y52 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y54 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y47 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N71" A -> AMUX
  pip CLBLM_X15Y47 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y47 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X15Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y51 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y54 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y48 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y53 SITE_IMUX_B18 -> M_D1 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ES5B0 -> INT_BUFS_ES5B_B0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ES5B_B0 -> INT_BUFS_ES5B0 , 
  pip INT_X13Y52 WN2END2 -> NW2BEG1 , 
  pip INT_X13Y53 NW2MID1 -> NL2BEG2 , 
  pip INT_X13Y54 NL2MID2 -> IMUX_B29 , 
  pip INT_X14Y48 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y48 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X14Y48 NW2END0 -> FAN3 , 
  pip INT_X14Y51 NW2END1 -> NR2BEG1 , 
  pip INT_X14Y51 NW2END1 -> WN2BEG2 , 
  pip INT_X14Y53 NR2END1 -> NE2BEG1 , 
  pip INT_X15Y47 LOGIC_OUTS16 -> ER2BEG2 , 
  pip INT_X15Y47 LOGIC_OUTS8 -> ES5BEG0 , 
  pip INT_X15Y47 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X15Y47 LOGIC_OUTS8 -> NR2BEG_N2 , 
  pip INT_X15Y47 LOGIC_OUTS8 -> NW2BEG0 , 
  pip INT_X15Y47 NR2MID2 -> NE2BEG2 , 
  pip INT_X15Y48 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X15Y48 NR2END2 -> NE2BEG2 , 
  pip INT_X15Y48 NW2MID0 -> NL2BEG1 , 
  pip INT_X15Y49 NE2MID_N2 -> IMUX_B24 , 
  pip INT_X15Y50 NL2END1 -> IMUX_B27 , 
  pip INT_X15Y50 NL2END1 -> NW2BEG1 , 
  pip INT_X15Y51 NW2MID1 -> IMUX_B27 , 
  pip INT_X15Y54 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y54 FAN_BOUNCE4 -> IMUX_B26 , 
  pip INT_X15Y54 NE2END1 -> FAN4 , 
  pip INT_X16Y47 ER2MID2 -> IMUX_B29 , 
  pip INT_X16Y48 NE2END0 -> NE2BEG0 , 
  pip INT_X16Y49 NE2END2 -> NL2BEG_S0 , 
  pip INT_X16Y49 NE2MID0 -> IMUX_B26 , 
  pip INT_X16Y49 NE2MID0 -> NR2BEG0 , 
  pip INT_X16Y51 NR2END0 -> IMUX_B37 , 
  pip INT_X16Y52 NL2END0 -> IMUX_B13 , 
  pip INT_X18Y47 ES5MID0 -> NE2BEG0 , 
  pip INT_X19Y48 NE2END0 -> EN2BEG0 , 
  pip INT_X19Y52 WL2END0 -> IMUX_B18 , 
  pip INT_X20Y48 EN2MID0 -> IMUX_B0 , 
  pip INT_X20Y49 EN2END0 -> ER2BEG1 , 
  pip INT_X20Y53 NW2END_N2 -> IMUX_B18 , 
  pip INT_X21Y49 ER2MID1 -> NL2BEG2 , 
  pip INT_X21Y51 NL2END2 -> NW2BEG2 , 
  pip INT_X21Y51 NL2END2 -> WL2BEG_S0 , 
  ;
net "N389" , 
  outpin "N392" A ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D5 ,
  pip CLBLL_X19Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y52 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X18Y52 LOGIC_OUTS8 -> ER2BEG1 , 
  pip INT_X19Y52 ER2MID1 -> IMUX_B21 , 
  ;
net "N390" , 
  outpin "N390" D ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D2 ,
  pip CLBLL_X19Y52 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X24Y41 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X19Y42 WL5END0 -> NR5BEG_N2 , 
  pip INT_X19Y46 NR5END2 -> NW5BEG2 , 
  pip INT_X19Y49 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X19Y52 NL2END0 -> IMUX_B19 , 
  pip INT_X24Y41 LOGIC_OUTS15 -> WL5BEG_S0 , 
  ;
net "N392" , 
  outpin "N392" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D6 ,
  pip CLBLM_X18Y52 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X20Y53 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X18Y52 LOGIC_OUTS10 -> EN2BEG1 , 
  pip INT_X19Y53 EN2END1 -> ER2BEG2 , 
  pip INT_X20Y53 ER2MID2 -> IMUX_B23 , 
  ;
net "N393" , 
  outpin "N393" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D3 ,
  pip CLBLM_X20Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y46 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X20Y53 WL2END1 -> IMUX_B20 , 
  pip INT_X22Y48 NW5END2 -> NW5BEG2 , 
  pip INT_X22Y51 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X22Y53 NL2MID0 -> WL2BEG1 , 
  pip INT_X24Y45 LOGIC_OUTS_S1_12 -> NW5BEG2 , 
  ;
net "N395" , 
  outpin "N395" D ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B5 ,
  pip CLBLL_X19Y51 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y39 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X19Y51 WL2END1 -> IMUX_B14 , 
  pip INT_X20Y39 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X20Y44 NL5END2 -> NW5BEG2 , 
  pip INT_X20Y47 NW5MID2 -> EN2BEG2 , 
  pip INT_X21Y48 EN2END2 -> NL2BEG_S0 , 
  pip INT_X21Y51 NL2END0 -> WL2BEG1 , 
  ;
net "N397" , 
  outpin "N397" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B4 ,
  pip CLBLM_X20Y40 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y52 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X20Y40 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X20Y45 NL5END2 -> NE2BEG2 , 
  pip INT_X20Y50 NW2END0 -> NR2BEG0 , 
  pip INT_X20Y52 NR2END0 -> IMUX_B13 , 
  pip INT_X21Y46 NE2END2 -> NL2BEG_S0 , 
  pip INT_X21Y49 NL2END0 -> NW2BEG0 , 
  ;
net "N399" , 
  outpin "N399" A ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C1 ,
  pip CLBLL_X19Y51 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y48 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N399" A -> AMUX
  pip CLBLM_X20Y48 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X19Y49 WN2END2 -> NR2BEG1 , 
  pip INT_X19Y51 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X19Y51 CTRL_BOUNCE2 -> IMUX_B30 , 
  pip INT_X19Y51 NR2END1 -> CTRL2 , 
  pip INT_X20Y48 LOGIC_OUTS20 -> WN2BEG2 , 
  ;
net "N400" , 
  outpin "N400" D ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C6 ,
  pip CLBLL_X19Y51 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X18Y54 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X18Y52 SR2END2 -> SE2BEG2 , 
  pip INT_X18Y54 LOGIC_OUTS11 -> SR2BEG2 , 
  pip INT_X19Y51 SE2END2 -> IMUX_B35 , 
  ;
net "N402" , 
  outpin "N402" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C2 ,
  pip CLBLL_X21Y46 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y52 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X20Y52 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y52 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X20Y52 NW2END1 -> BYP2 , 
  pip INT_X21Y46 LOGIC_OUTS11 -> NR5BEG1 , 
  pip INT_X21Y51 NR5END1 -> NW2BEG1 , 
  ;
net "N403" , 
  outpin "N403" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C4 ,
  pip CLBLL_X16Y55 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y52 SITE_IMUX_B34 -> M_C4 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_X16Y54 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X17Y53 ES2END2 -> EL2BEG2 , 
  pip INT_X19Y53 EL2END2 -> ES2BEG2 , 
  pip INT_X20Y52 ES2END2 -> IMUX_B34 , 
  ;
net "N405" , 
  outpin "i2c_prer<15>" D ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C5 ,
  pip CLBLL_X16Y37 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X13Y45 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X13Y39 WN5END2 -> NR5BEG1 , 
  pip INT_X13Y44 NR5END1 -> NW2BEG1 , 
  pip INT_X13Y45 NW2MID1 -> IMUX_B33 , 
  pip INT_X16Y37 LOGIC_OUTS11 -> WN5BEG2 , 
  ;
net "N407" , 
  outpin "N433" A ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B6 ,
  pip CLBLL_X14Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y41 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X14Y44 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X14Y46 NR5MID2 -> WL2BEG_S0 , 
  pip INT_X14Y47 WL2BEG0 -> IMUX_B12 , 
  pip INT_X16Y40 LOGIC_OUTS_S1_12 -> NW5BEG2 , 
  ;
net "N408" , 
  outpin "N408" D ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B3 ,
  pip CLBLL_X12Y47 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N408" D -> DMUX
  pip CLBLL_X12Y47 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X14Y47 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X12Y47 LOGIC_OUTS23 -> ER2BEG1 , 
  pip INT_X14Y47 ER2END1 -> IMUX_B15 , 
  ;
net "N410" , 
  outpin "N410" D ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B6 ,
  pip CLBLL_X16Y51 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y43 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_NW2END_B2 -> INT_BUFS_NW2END2 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_NW2END2 -> INT_BUFS_NW2END_B2 , 
  pip INT_X16Y51 WL2MID0 -> IMUX_B12 , 
  pip INT_X17Y50 NW2END2 -> WL2BEG_S0 , 
  pip INT_X18Y49 NW2END2 -> NW2BEG2 , 
  pip INT_X19Y43 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X19Y48 NL5END2 -> NW2BEG2 , 
  ;
net "N411" , 
  outpin "N411" D ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B1 ,
  pip CLBLL_X12Y50 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y51 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X12Y50 LOGIC_OUTS11 -> ES5BEG2 , 
  pip INT_X15Y50 ES5MID2 -> NE2BEG2 , 
  pip INT_X16Y51 NE2END2 -> IMUX_B17 , 
  ;
net "N413" , 
  outpin "N413" A ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B4 ,
  pip CLBLL_X16Y50 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X19Y40 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N413" A -> AMUX
  pip CLBLL_X19Y40 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_BUFS_L_X17Y40 INT_BUFS_WN5B_B1 -> INT_BUFS_WN5B1 , 
  pip INT_BUFS_R_X18Y40 INT_BUFS_WN5B1 -> INT_BUFS_WN5B_B1 , 
  pip INT_X16Y42 WN5END1 -> NR5BEG0 , 
  pip INT_X16Y47 NR5END0 -> NW5BEG0 , 
  pip INT_X16Y50 ER2BEG1 -> IMUX_B37 , 
  pip INT_X16Y50 NW5MID0 -> ER2BEG1 , 
  pip INT_X19Y40 LOGIC_OUTS16 -> WN5BEG1 , 
  ;
net "N414" , 
  outpin "N414" D ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B1 ,
  pip CLBLL_X16Y50 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X13Y50 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X13Y50 LOGIC_OUTS11 -> EL2BEG2 , 
  pip INT_X15Y50 EL2END2 -> ES2BEG2 , 
  pip INT_X16Y50 ES2MID2 -> IMUX_B41 , 
  ;
net "N416" , 
  outpin "N416" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B1 ,
  pip CLBLM_X18Y40 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y47 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X18Y40 LOGIC_OUTS8 -> NR5BEG_N2 , 
  pip INT_X18Y44 NR5END2 -> NW5BEG2 , 
  pip INT_X18Y47 ER2BEG_S0 -> IMUX_B17 , 
  pip INT_X18Y47 NW5MID2 -> ER2BEG_S0 , 
  ;
net "N417" , 
  outpin "N417" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B3 ,
  pip CLBLM_X13Y49 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N417" A -> AMUX
  pip CLBLM_X13Y49 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X18Y47 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EL2MID1 -> INT_BUFS_EL2MID_B1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EL2MID_B1 -> INT_BUFS_EL2MID1 , 
  pip INT_X13Y49 LOGIC_OUTS20 -> ES5BEG1 , 
  pip INT_X16Y47 ES5END1 -> EL2BEG1 , 
  pip INT_X18Y47 EL2END1 -> IMUX_B15 , 
  ;
net "N419" , 
  outpin "N419" A ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D1 ,
  pip CLBLL_X19Y51 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y47 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N419" A -> AMUX
  pip CLBLM_X20Y47 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X19Y51 NW2END_N2 -> IMUX_B18 , 
  pip INT_X20Y47 LOGIC_OUTS20 -> NL2BEG2 , 
  pip INT_X20Y49 NL2END2 -> NW2BEG2 , 
  ;
net "N420" , 
  outpin "N443" B ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D5 ,
  pip CLBLL_X14Y51 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X19Y51 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X14Y51 LOGIC_OUTS9 -> ES5BEG0 , 
  pip INT_X17Y51 ES5MID0 -> ER2BEG1 , 
  pip INT_X19Y51 ER2END1 -> IMUX_B21 , 
  ;
net "N422" , 
  outpin "N422" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D2 ,
  pip CLBLL_X21Y45 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y52 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X20Y51 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X20Y51 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y51 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X20Y51 NW2END0 -> FAN3 , 
  pip INT_X20Y52 CTRL_BOUNCE_N3 -> IMUX_B19 , 
  pip INT_X21Y45 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X21Y50 NL5END0 -> NW2BEG0 , 
  ;
net "N423" , 
  outpin "N423" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D6 ,
  pip CLBLL_X14Y52 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X20Y52 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X14Y52 LOGIC_OUTS10 -> ES5BEG1 , 
  pip INT_X17Y52 ES5MID1 -> ER2BEG2 , 
  pip INT_X19Y52 ER2END2 -> ES2BEG2 , 
  pip INT_X20Y52 ES2MID2 -> IMUX_B23 , 
  ;
net "N425" , 
  outpin "ext_int_slope<3>" D ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D1 ,
  pip CLBLM_X15Y45 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y41 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X15Y45 WN2MID0 -> IMUX_B18 , 
  pip INT_X16Y45 WL2END0 -> WN2BEG0 , 
  pip INT_X18Y44 NW5END2 -> WL2BEG_S0 , 
  pip INT_X20Y41 LOGIC_OUTS11 -> NW5BEG2 , 
  ;
net "N427" , 
  outpin "N427" B ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D3 ,
  pip CLBLL_X14Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y43 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "N427" B -> BMUX
  pip CLBLM_X15Y43 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip INT_X14Y47 NW2END0 -> IMUX_B20 , 
  pip INT_X15Y43 LOGIC_OUTS17 -> NL2BEG_S0 , 
  pip INT_X15Y46 NL2END0 -> NW2BEG0 , 
  ;
net "N428" , 
  outpin "N428" B ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D5 ,
  pip CLBLL_X14Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y58 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X13Y48 SR2END1 -> SE2BEG1 , 
  pip INT_X13Y50 SW5MID1 -> SR2BEG1 , 
  pip INT_X13Y53 SR5END1 -> SW5BEG1 , 
  pip INT_X13Y58 LOGIC_OUTS13 -> SR5BEG1 , 
  pip INT_X14Y47 SE2END1 -> IMUX_B21 , 
  ;
net "N430" , 
  outpin "N430" D ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D1 ,
  pip CLBLL_X16Y51 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y45 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X16Y51 WL2END0 -> IMUX_B18 , 
  pip INT_X18Y46 LOGIC_OUTS_N1_15 -> NR5BEG_N2 , 
  pip INT_X18Y50 NR5END2 -> WL2BEG_S0 , 
  ;
net "N431" , 
  outpin "N434" A ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D2 ,
  pip CLBLL_X16Y51 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y58 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X15Y52 SW2MID0 -> SE2BEG0 , 
  pip INT_X15Y53 SR5END0 -> SW2BEG0 , 
  pip INT_X15Y58 LOGIC_OUTS8 -> SR5BEG0 , 
  pip INT_X16Y51 SE2END0 -> IMUX_B19 , 
  ;
net "N433" , 
  outpin "N433" B ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D2 ,
  pip CLBLL_X16Y41 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X16Y50 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X16Y41 LOGIC_OUTS13 -> NE5BEG1 , 
  pip INT_X16Y44 NE5MID1 -> NR5BEG1 , 
  pip INT_X16Y49 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X16Y49 ER2BEG2 -> CTRL3 , 
  pip INT_X16Y49 NR5END1 -> ER2BEG2 , 
  pip INT_X16Y50 CTRL_BOUNCE_N3 -> IMUX_B43 , 
  ;
net "N434" , 
  outpin "N434" B ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D3 ,
  pip CLBLL_X16Y50 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X15Y58 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X15Y53 SL5END1 -> SE2BEG1 , 
  pip INT_X15Y58 LOGIC_OUTS9 -> SL5BEG1 , 
  pip INT_X16Y50 SR2END1 -> IMUX_B44 , 
  pip INT_X16Y52 SE2END1 -> SR2BEG1 , 
  ;
net "N436" , 
  outpin "timer_0/a_update_TR" D ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B1 ,
  pip CLBLM_X13Y46 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y54 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X10Y47 SR5END2 -> SE2BEG2 , 
  pip INT_X10Y52 ES5END2 -> SR5BEG2 , 
  pip INT_X11Y46 SE2END2 -> EL2BEG2 , 
  pip INT_X13Y46 EL2END2 -> IMUX_B17 , 
  pip INT_X7Y54 LOGIC_OUTS15 -> ES5BEG2 , 
  ;
net "N437" , 
  outpin "N437" C ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B5 ,
  pip CLBLM_X11Y50 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X13Y46 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X11Y50 LOGIC_OUTS14 -> SE5BEG1 , 
  pip INT_X13Y46 SR2MID1 -> IMUX_B14 , 
  pip INT_X13Y47 SE5END1 -> SR2BEG1 , 
  ;
net "N439" , 
  outpin "N439" A ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C5 ,
  pip CLBLM_X13Y46 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y40 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X12Y40 LH6 -> NL5BEG1 , 
  pip INT_X12Y45 NL5END1 -> NE2BEG1 , 
  pip INT_X13Y46 NE2END1 -> IMUX_B33 , 
  pip INT_X18Y40 WN2END_S0 -> LH0 , 
  pip INT_X19Y40 WL2MID0 -> WN2BEG0 , 
  pip INT_X20Y39 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  ;
net "N440" , 
  outpin "N440" D ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C6 ,
  pip CLBLM_X13Y46 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X13Y56 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N440" D -> DMUX
  pip CLBLM_X13Y56 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip INT_X13Y46 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X13Y46 CTRL_BOUNCE1 -> IMUX_B35 , 
  pip INT_X13Y46 SR2END1 -> CTRL1 , 
  pip INT_X13Y48 SW5MID1 -> SR2BEG1 , 
  pip INT_X13Y51 SR5END1 -> SW5BEG1 , 
  pip INT_X13Y56 LOGIC_OUTS19 -> SR5BEG1 , 
  ;
net "N442" , 
  outpin "N442" A ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C3 ,
  pip CLBLL_X16Y44 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y46 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X15Y46 NW2END0 -> IMUX_B32 , 
  pip INT_X16Y43 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X16Y45 NL2MID0 -> NW2BEG0 , 
  ;
net "N443" , 
  outpin "N443" C ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C6 ,
  pip CLBLL_X14Y51 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "N443" C -> CMUX
  pip CLBLL_X14Y51 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X15Y46 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X14Y47 SR5MID2 -> SE2BEG2 , 
  pip INT_X14Y50 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X15Y46 SE2END2 -> IMUX_B35 , 
  ;
net "N477" , 
  outpin "N477" D ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D6 ,
  pip CLBLM_X13Y45 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X13Y45 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X13Y45 LOGIC_OUTS11 -> IMUX_B23 , 
  ;
net "N478" , 
  outpin "write_strobe" A ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D1 ,
  pip CLBLL_X16Y44 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y45 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X13Y45 WL2END0 -> IMUX_B18 , 
  pip INT_X15Y44 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X16Y44 LOGIC_OUTS8 -> WN2BEG0 , 
  ;
net "N480" , 
  outpin "int_mask<7>" B ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D5 ,
  pip CLBLL_X16Y54 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X19Y50 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X16Y51 SW5MID1 -> SE2BEG1 , 
  pip INT_X16Y54 LOGIC_OUTS9 -> SW5BEG1 , 
  pip INT_X17Y50 SE2END1 -> EL2BEG1 , 
  pip INT_X19Y50 EL2END1 -> IMUX_B21 , 
  ;
net "N481" , 
  outpin "in_port_reg_cmp_eq0019" A ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D2 ,
  pip CLBLL_X16Y46 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "in_port_reg_cmp_eq0019" A -> AMUX
  pip CLBLL_X16Y46 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X19Y50 SITE_IMUX_B19 -> M_D2 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_X16Y46 LOGIC_OUTS16 -> NL2BEG2 , 
  pip INT_X16Y48 NL2END2 -> NE2BEG2 , 
  pip INT_X17Y49 NE2END2 -> ER2BEG_S0 , 
  pip INT_X19Y50 ER2END0 -> IMUX_B19 , 
  ;
net "N483" , 
  outpin "N483" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D3 ,
  pip CLBLM_X18Y61 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N483" D -> DMUX
  pip CLBLM_X18Y61 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X20Y51 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X18Y56 SL5END1 -> SE5BEG1 , 
  pip INT_X18Y61 LOGIC_OUTS23 -> SL5BEG1 , 
  pip INT_X20Y51 SR2END1 -> IMUX_B20 , 
  pip INT_X20Y53 SE5END1 -> SR2BEG1 , 
  ;
net "N484" , 
  outpin "in_port_reg_cmp_eq0019" B ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D5 ,
  pip CLBLL_X16Y46 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "in_port_reg_cmp_eq0019" B -> BMUX
  pip CLBLL_X16Y46 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X20Y51 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X16Y46 LOGIC_OUTS17 -> EN2BEG2 , 
  pip INT_X17Y47 EN2END2 -> NL2BEG_S0 , 
  pip INT_X17Y50 NL2END0 -> ER2BEG1 , 
  pip INT_X19Y50 ER2END1 -> EN2BEG1 , 
  pip INT_X20Y51 EN2END1 -> IMUX_B21 , 
  ;
net "N486" , 
  outpin "N486" A ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C2 ,
  pip CLBLL_X12Y51 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X14Y46 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X12Y46 SL5END0 -> EL2BEG0 , 
  pip INT_X12Y51 LOGIC_OUTS12 -> SL5BEG0 , 
  pip INT_X14Y46 EL2END0 -> IMUX_B31 , 
  ;
net "N487" , 
  outpin "N487" A ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C1 ,
  pip CLBLL_X14Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y41 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X14Y46 WN2MID0 -> IMUX_B30 , 
  pip INT_X15Y46 WS2MID0 -> WN2BEG0 , 
  pip INT_X16Y46 WL2END0 -> WS2BEG0 , 
  pip INT_X18Y41 LOGIC_OUTS12 -> NR5BEG_N2 , 
  pip INT_X18Y45 NR5END2 -> WL2BEG_S0 , 
  ;
net "N489" , 
  outpin "N489" D ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C4 ,
  pip CLBLL_X16Y50 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y57 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X16Y50 SR2MID2 -> IMUX_B34 , 
  pip INT_X16Y51 SW2MID2 -> SR2BEG2 , 
  pip INT_X16Y52 SR5END2 -> SW2BEG2 , 
  pip INT_X16Y57 LOGIC_OUTS11 -> SR5BEG2 , 
  ;
net "N490" , 
  outpin "N490" A ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C2 ,
  pip CLBLL_X16Y50 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X18Y43 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_X16Y48 WL2END1 -> NR2BEG0 , 
  pip INT_X16Y50 NR2END0 -> IMUX_B31 , 
  pip INT_X18Y43 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X18Y48 NL5END0 -> WL2BEG1 , 
  ;
net "N492" , 
  outpin "ext_int_mask<15>" A ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C4 ,
  pip CLBLL_X14Y53 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y49 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X14Y50 SL2END2 -> EL2BEG2 , 
  pip INT_X14Y53 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X16Y49 SR2MID2 -> IMUX_B10 , 
  pip INT_X16Y50 EL2END2 -> SR2BEG2 , 
  ;
net "N493" , 
  outpin "i2c_ctr<7>" A ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C3 ,
  pip CLBLL_X16Y46 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X16Y49 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X16Y45 LOGIC_OUTS_S1_12 -> NL5BEG2 , 
  pip INT_X16Y48 NL5MID2 -> NW2BEG2 , 
  pip INT_X16Y49 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y49 FAN_BOUNCE6 -> IMUX_B8 , 
  pip INT_X16Y49 NW2MID2 -> FAN6 , 
  ;
net "N495" , 
  outpin "N495" C ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C6 ,
  pip CLBLM_X15Y51 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X18Y46 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_X15Y51 LOGIC_OUTS10 -> SE5BEG2 , 
  pip INT_X17Y47 SR2MID2 -> SE2BEG2 , 
  pip INT_X17Y48 SE5END2 -> SR2BEG2 , 
  pip INT_X18Y46 SE2END2 -> IMUX_B35 , 
  ;
net "N496" , 
  outpin "N496" D ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C2 ,
  pip CLBLM_X18Y40 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X18Y46 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X18Y40 LOGIC_OUTS15 -> NW5BEG2 , 
  pip INT_X18Y43 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X18Y46 NL2END0 -> IMUX_B31 , 
  ;
net "N498" , 
  outpin "N498" A ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B6 ,
  pip CLBLM_X13Y45 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y45 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N498" A -> AMUX
  pip CLBLM_X15Y45 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X13Y45 WR2END0 -> IMUX_B12 , 
  pip INT_X15Y45 LOGIC_OUTS16 -> WR2BEG0 , 
  ;
net "N499" , 
  outpin "read_strobe" D ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B1 ,
  pip CLBLL_X14Y44 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X13Y45 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X13Y45 WN2END_S0 -> IMUX_B17 , 
  pip INT_X14Y45 LOGIC_OUTS_N15 -> WN2BEG0 , 
  ;
net "N501" , 
  outpin "N427" A ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C5 ,
  pip CLBLM_X15Y43 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y45 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X15Y43 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X15Y45 NL2END1 -> IMUX_B33 , 
  ;
net "N502" , 
  outpin "N502" A ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C3 ,
  pip CLBLL_X14Y48 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y45 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X14Y45 SL2END2 -> EL2BEG2 , 
  pip INT_X14Y48 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X15Y45 EL2MID2 -> FAN6 , 
  pip INT_X15Y45 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y45 FAN_BOUNCE6 -> IMUX_B32 , 
  ;
net "N504" , 
  outpin "uart1_status_port<6>" C ,
  inpin "int_status<3>" C5 ,
  pip CLBLM_X18Y37 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X18Y51 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X18Y37 LOGIC_OUTS14 -> NR5BEG0 , 
  pip INT_X18Y42 NR5END0 -> NE5BEG0 , 
  pip INT_X18Y45 NE5MID0 -> NR5BEG0 , 
  pip INT_X18Y50 NR5END0 -> NE2BEG0 , 
  pip INT_X18Y51 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y51 FAN_BOUNCE3 -> IMUX_B9 , 
  pip INT_X18Y51 NE2MID0 -> FAN3 , 
  ;
net "N506" , 
  outpin "uart0_status_port<6>" A ,
  inpin "int_status<3>" B3 ,
  pip CLBLL_X16Y40 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y51 SITE_IMUX_B39 -> L_B3 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_NE2MID1 -> INT_BUFS_NE2MID_B1 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_NE2MID_B1 -> INT_BUFS_NE2MID1 , 
  pip INT_X16Y39 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X17Y39 ES2MID2 -> LV0 , 
  pip INT_X17Y45 LV6 -> NR5BEG1 , 
  pip INT_X17Y50 NR5END1 -> NE2BEG1 , 
  pip INT_X18Y51 NE2END1 -> IMUX_B39 , 
  ;
net "N508" , 
  outpin "timer_1/TR_cmp_eq000126" C ,
  inpin "timer_1/sTSR<0>" A3 ,
  pip CLBLL_X10Y65 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X11Y65 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X10Y65 WS2MID2 -> IMUX_B27 , 
  pip INT_X11Y65 LOGIC_OUTS10 -> WS2BEG2 , 
  ;
net "N510" , 
  outpin "timer_0/sTSR<0>" C ,
  inpin "timer_0/sTSR<0>" A6 ,
  pip CLBLM_X3Y56 M_C -> M_CMUX ,  #  _ROUTETHROUGH:C:CMUX "timer_0/sTSR<0>" C -> CMUX
  pip CLBLM_X3Y56 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X3Y56 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X3Y56 LOGIC_OUTS22 -> IMUX_B24 , 
  ;
net "N514" , 
  outpin "N514" C ,
  inpin "N514" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A3 ,
  pip CLBLM_X15Y31 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X15Y31 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y31 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X15Y31 LOGIC_OUTS10 -> IMUX_B27 , 
  pip INT_X15Y31 LOGIC_OUTS10 -> IMUX_B39 , 
  ;
net "N516" , 
  outpin "i2c_top/byte_controller/N7" A ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A4 ,
  pip CLBLL_X30Y32 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y33 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X30Y32 SW2MID0 -> IMUX_B25 , 
  pip INT_X30Y33 LOGIC_OUTS8 -> SW2BEG0 , 
  ;
net "N518" , 
  outpin "N518" A ,
  inpin "int_status_mux0000<0>125" A6 ,
  pip CLBLL_X21Y63 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y63 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X20Y63 WL2MID0 -> IMUX_B0 , 
  pip INT_X21Y62 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  ;
net "N520" , 
  outpin "N520" D ,
  inpin "N520" C6 ,
  pip CLBLM_X22Y63 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X22Y63 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X22Y63 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "N522" , 
  outpin "led_pwm_mask<1>" B ,
  inpin "led_pwm_mask<1>" A5 ,
  pip CLBLL_X19Y48 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X19Y48 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X19Y48 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "N524" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A3 ,
  pip CLBLM_X24Y36 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X27Y29 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X24Y33 SW5MID1 -> SE5BEG1 , 
  pip INT_X24Y36 LOGIC_OUTS14 -> SW5BEG1 , 
  pip INT_X26Y30 SE5END1 -> SE2BEG1 , 
  pip INT_X27Y29 SE2END1 -> IMUX_B3 , 
  ;
net "N526" , 
  outpin "uart1_status_port<2>" A ,
  inpin "int_status<3>" C2 ,
  pip CLBLL_X21Y39 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart1_status_port<2>" A -> AMUX
  pip CLBLL_X21Y39 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X18Y51 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X18Y49 WN5END2 -> NR2BEG1 , 
  pip INT_X18Y51 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y51 FAN_BOUNCE4 -> IMUX_B7 , 
  pip INT_X18Y51 NR2END1 -> FAN4 , 
  pip INT_X21Y39 LOGIC_OUTS20 -> NL5BEG1 , 
  pip INT_X21Y44 NL5END1 -> NE5BEG1 , 
  pip INT_X21Y47 NE5MID1 -> WN5BEG2 , 
  ;
net "N528" , 
  outpin "i2c_prer<7>" A ,
  inpin "int_status<3>" B2 ,
  pip CLBLL_X16Y35 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y51 SITE_IMUX_B40 -> L_B2 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_EN2BEG0 -> INT_BUFS_EN2BEG_B0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_EN2BEG_B0 -> INT_BUFS_EN2BEG0 , 
  pip INT_X16Y34 LOGIC_OUTS_S12 -> NE2BEG2 , 
  pip INT_X17Y35 NE2END2 -> LV0 , 
  pip INT_X17Y47 LV12 -> NW5BEG0 , 
  pip INT_X17Y50 NW5MID0 -> EN2BEG0 , 
  pip INT_X18Y51 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y51 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X18Y51 EN2END0 -> BYP5 , 
  ;
net "N66" , 
  outpin "in_port_reg_cmp_eq0055" A ,
  inpin "N410" A4 ,
  inpin "N495" A1 ,
  inpin "RAM_page_not0001" A4 ,
  inpin "buttons_int_mask_not0001" A6 ,
  inpin "i2c_top/al" A1 ,
  inpin "in_port_reg_cmp_eq0004" A6 ,
  inpin "in_port_reg_cmp_eq0033" B6 ,
  inpin "in_port_reg_cmp_eq0055" B6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A1 ,
  inpin "led_switch_mask_not0001" A6 ,
  inpin "leds_0_not0001" A6 ,
  inpin "processor/processor/logical_result<7>" C2 ,
  inpin "ps2_int_edge_not0001" A4 ,
  inpin "ps2_int_edge_not0001" C2 ,
  inpin "ps2_int_mask_not0001" A4 ,
  inpin "ps2_int_mask_not0001" C2 ,
  pip CLBLL_X19Y43 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y44 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y50 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "in_port_reg_cmp_eq0055" A -> AMUX
  pip CLBLL_X19Y50 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X19Y50 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X19Y50 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y50 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y45 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y56 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y56 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y46 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y51 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y52 SITE_IMUX_B7 -> L_C2 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WR5B_B0 -> INT_BUFS_WR5B0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WR5B0 -> INT_BUFS_WR5B_B0 , 
  pip INT_X13Y45 NR2MID2 -> IMUX_B29 , 
  pip INT_X13Y45 WR5MID0 -> NR2BEG_N2 , 
  pip INT_X14Y50 NR2MID2 -> NE2BEG2 , 
  pip INT_X14Y50 WR5END0 -> NR2BEG_N2 , 
  pip INT_X15Y46 SW2END0 -> IMUX_B36 , 
  pip INT_X15Y51 NE2END2 -> IMUX_B5 , 
  pip INT_X15Y51 NE2END2 -> NL2BEG_S0 , 
  pip INT_X15Y54 NL2END0 -> IMUX_B1 , 
  pip INT_X16Y45 SL5END0 -> WR5BEG0 , 
  pip INT_X16Y47 SL5MID0 -> SW2BEG0 , 
  pip INT_X16Y50 WR5MID0 -> SL5BEG0 , 
  pip INT_X18Y54 NW2END_N2 -> IMUX_B24 , 
  pip INT_X18Y56 NW2END_N2 -> IMUX_B0 , 
  pip INT_X18Y56 NW2END_N2 -> IMUX_B24 , 
  pip INT_X19Y43 SW2MID0 -> IMUX_B1 , 
  pip INT_X19Y44 SE2MID0 -> IMUX_B24 , 
  pip INT_X19Y44 SE2MID0 -> SW2BEG0 , 
  pip INT_X19Y45 SR5END0 -> SE2BEG0 , 
  pip INT_X19Y47 SR5MID0 -> SE2BEG0 , 
  pip INT_X19Y50 LOGIC_OUTS16 -> NL2BEG2 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> IMUX_B24 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> NR5BEG_N2 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> SR5BEG0 , 
  pip INT_X19Y50 LOGIC_OUTS8 -> WR5BEG0 , 
  pip INT_X19Y51 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X19Y52 NL2END2 -> IMUX_B5 , 
  pip INT_X19Y52 NL2END2 -> NW2BEG2 , 
  pip INT_X19Y54 NR5END2 -> NW2BEG2 , 
  pip INT_X20Y46 SE2END0 -> IMUX_B31 , 
  pip INT_X20Y51 NE2END0 -> IMUX_B1 , 
  pip INT_X20Y51 NE2END0 -> IMUX_B25 , 
  pip INT_X20Y51 NE2END0 -> IMUX_B7 , 
  pip INT_X20Y52 ER2MID0 -> IMUX_B1 , 
  pip INT_X20Y52 ER2MID0 -> IMUX_B7 , 
  ;
net "N69" , 
  outpin "in_port_reg<4>" D ,
  inpin "N128" A3 ,
  inpin "N495" B6 ,
  inpin "ext_int_slope<3>" C4 ,
  inpin "ext_int_slope_15_not0001" D5 ,
  inpin "ext_int_status<6>" D6 ,
  inpin "in_port_reg<4>" C6 ,
  inpin "int_mask<7>" A6 ,
  inpin "int_mask<7>" C1 ,
  pip CLBLL_X16Y53 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y53 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X16Y54 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y54 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X16Y55 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y41 SITE_IMUX_B10 -> L_C4 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_X15Y51 WR2MID0 -> IMUX_B36 , 
  pip INT_X15Y53 WS2MID2 -> IMUX_B27 , 
  pip INT_X16Y48 SR5END2 -> SE2BEG2 , 
  pip INT_X16Y51 SL2END1 -> WR2BEG0 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> SR5BEG2 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X16Y53 LOGIC_OUTS11 -> WS2BEG2 , 
  pip INT_X16Y54 WL2BEG0 -> IMUX_B0 , 
  pip INT_X16Y54 WL2BEG0 -> IMUX_B6 , 
  pip INT_X16Y55 NR2END1 -> IMUX_B45 , 
  pip INT_X17Y47 SE2END2 -> EL2BEG2 , 
  pip INT_X19Y45 SR2END2 -> SE2BEG2 , 
  pip INT_X19Y47 EL2END2 -> IMUX_B47 , 
  pip INT_X19Y47 EL2END2 -> SR2BEG2 , 
  pip INT_X20Y41 SE2MID2 -> IMUX_B10 , 
  pip INT_X20Y42 SR2END2 -> SE2BEG2 , 
  pip INT_X20Y44 SE2END2 -> SR2BEG2 , 
  ;
net "N70" , 
  outpin "port_id<5>" A ,
  inpin "N400" A6 ,
  inpin "ext_int_status<11>" A2 ,
  inpin "ext_int_status<8>" A6 ,
  inpin "i2c_ctr<3>" A3 ,
  inpin "in_port_reg<2>" D5 ,
  inpin "int_status<6>" A6 ,
  pip CLBLL_X19Y49 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "port_id<5>" A -> AMUX
  pip CLBLL_X19Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X19Y49 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X18Y48 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y49 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y50 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y50 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y53 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y54 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X18Y48 WS2END0 -> IMUX_B0 , 
  pip INT_X18Y49 WN2MID2 -> IMUX_B4 , 
  pip INT_X18Y50 WN2END2 -> IMUX_B21 , 
  pip INT_X18Y50 WN2END2 -> IMUX_B3 , 
  pip INT_X18Y53 NW2END_N2 -> IMUX_B0 , 
  pip INT_X18Y54 WL2MID0 -> IMUX_B0 , 
  pip INT_X19Y48 LOGIC_OUTS_S1_12 -> NL5BEG2 , 
  pip INT_X19Y49 LOGIC_OUTS12 -> WS2BEG0 , 
  pip INT_X19Y49 LOGIC_OUTS20 -> WN2BEG2 , 
  pip INT_X19Y51 NL5MID2 -> NW2BEG2 , 
  pip INT_X19Y53 NL5END2 -> WL2BEG_S0 , 
  ;
net "N71" , 
  outpin "N71" D ,
  inpin "N71" C6 ,
  inpin "edges_detected<11>" A1 ,
  inpin "in_port_reg_cmp_eq0012" A1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A3 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D1 ,
  inpin "timer_1_config_not0001" A4 ,
  inpin "timer_1_interrupt_compare_not0001" A4 ,
  inpin "timer_1_overflow_compare_not0001" A6 ,
  inpin "timers_update_register<0>" C6 ,
  pip CLBLL_X12Y61 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y47 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y52 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y52 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y54 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X13Y57 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y61 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y47 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X15Y47 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y53 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y53 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ES2BEG0 -> INT_BUFS_ES2BEG_B0 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ES2BEG_B0 -> INT_BUFS_ES2BEG0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X12Y61 NW2END_N2 -> IMUX_B0 , 
  pip INT_X13Y51 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X13Y53 NW5END2 -> NW2BEG2 , 
  pip INT_X13Y54 NW2MID2 -> IMUX_B35 , 
  pip INT_X13Y54 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X13Y54 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X13Y55 NR5END2 -> NW5BEG2 , 
  pip INT_X13Y57 NL2END0 -> IMUX_B1 , 
  pip INT_X13Y58 NR5END2 -> NE2BEG2 , 
  pip INT_X13Y58 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X13Y59 NE2MID2 -> NW2BEG2 , 
  pip INT_X13Y61 NL2END0 -> IMUX_B25 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> ES2BEG2 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> NE5BEG2 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X15Y47 LOGIC_OUTS11 -> NW5BEG2 , 
  pip INT_X15Y48 NW2MID2 -> IMUX_B5 , 
  pip INT_X15Y50 NE5MID2 -> NW5BEG2 , 
  pip INT_X16Y47 ES2MID2 -> IMUX_B5 , 
  pip INT_X17Y48 ER2END0 -> ES2BEG0 , 
  pip INT_X17Y50 NE5END2 -> NL2BEG_S0 , 
  pip INT_X17Y53 NL2END0 -> ER2BEG1 , 
  pip INT_X18Y47 ES2END0 -> IMUX_B18 , 
  pip INT_X19Y52 SR2MID1 -> IMUX_B14 , 
  pip INT_X19Y52 SR2MID1 -> IMUX_B26 , 
  pip INT_X19Y53 ER2END1 -> ES2BEG1 , 
  pip INT_X19Y53 ER2END1 -> SR2BEG1 , 
  pip INT_X20Y53 ES2MID1 -> IMUX_B15 , 
  pip INT_X20Y53 ES2MID1 -> IMUX_B27 , 
  ;
net "N72" , 
  outpin "N72" D ,
  inpin "N477" D4 ,
  inpin "N72" C6 ,
  inpin "in_port_reg_cmp_eq0014" A2 ,
  inpin "in_port_reg_cmp_eq0033" D3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D3 ,
  inpin "timer_0/s_update_TR" A6 ,
  inpin "timer_0_config_not0001" D2 ,
  inpin "timer_0_interrupt_compare_not0001" A3 ,
  inpin "timers_tmp_wr<3>" A6 ,
  pip CLBLL_X10Y45 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X14Y46 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y47 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N72" D -> DMUX
  pip CLBLL_X16Y47 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X16Y47 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X16Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X16Y50 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y49 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X7Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X7Y56 SITE_IMUX_B0 -> L_A6 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EL2MID1 -> INT_BUFS_EL2MID_B1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EL2MID_B1 -> INT_BUFS_EL2MID1 , 
  pip INT_X10Y45 SW2MID0 -> IMUX_B19 , 
  pip INT_X10Y46 WS5END0 -> SW2BEG0 , 
  pip INT_X10Y50 WN5MID0 -> WR2BEG_N2 , 
  pip INT_X10Y51 WN5END_S0 -> NW2BEG2 , 
  pip INT_X10Y51 WN5END_S0 -> NW5BEG2 , 
  pip INT_X13Y45 SL2END2 -> IMUX_B46 , 
  pip INT_X13Y46 SL2MID2 -> IMUX_B4 , 
  pip INT_X13Y48 WN5MID0 -> SL2BEG_N2 , 
  pip INT_X13Y48 WN5MID0 -> WS5BEG0 , 
  pip INT_X13Y50 WN5END0 -> WN5BEG0 , 
  pip INT_X14Y46 SL2MID1 -> IMUX_B20 , 
  pip INT_X14Y47 WR2END2 -> SL2BEG1 , 
  pip INT_X15Y46 SW2END1 -> IMUX_B26 , 
  pip INT_X15Y46 SW2END1 -> IMUX_B44 , 
  pip INT_X16Y46 SW2MID1 -> EL2BEG1 , 
  pip INT_X16Y47 LOGIC_OUTS15 -> IMUX_B35 , 
  pip INT_X16Y47 LOGIC_OUTS15 -> NE2BEG2 , 
  pip INT_X16Y47 LOGIC_OUTS23 -> SW2BEG1 , 
  pip INT_X16Y48 LOGIC_OUTS_N15 -> WR2BEG_N2 , 
  pip INT_X16Y48 LOGIC_OUTS_N1_15 -> WN5BEG0 , 
  pip INT_X16Y48 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X16Y49 NE2MID_N2 -> IMUX_B42 , 
  pip INT_X16Y49 NE2MID_N2 -> NR2BEG_N2 , 
  pip INT_X16Y50 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y50 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X16Y50 NR2END2 -> FAN6 , 
  pip INT_X18Y46 EL2END1 -> IMUX_B21 , 
  pip INT_X7Y49 WS2MID2 -> IMUX_B3 , 
  pip INT_X7Y53 WL2END0 -> IMUX_B24 , 
  pip INT_X7Y56 NW2END_N2 -> IMUX_B0 , 
  pip INT_X8Y49 WR2END2 -> WS2BEG2 , 
  pip INT_X8Y54 NW5END2 -> NW2BEG2 , 
  pip INT_X9Y52 NW2END2 -> WL2BEG_S0 , 
  ;
net "N75" , 
  outpin "N75" D ,
  inpin "N75" C6 ,
  inpin "gpio_E_dir<7>" A4 ,
  inpin "gpio_F_dir_not0001" A4 ,
  inpin "gpio_G_dir<7>" D5 ,
  inpin "in_port_reg_cmp_eq0019" C5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D4 ,
  pip CLBLL_X16Y45 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y45 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X16Y46 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y45 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y45 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y60 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y62 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X9Y61 SITE_IMUX_B45 -> L_D5 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_X11Y57 WL5END1 -> WN5BEG1 , 
  pip INT_X13Y45 WL2END2 -> IMUX_B22 , 
  pip INT_X13Y45 WL2END2 -> IMUX_B28 , 
  pip INT_X15Y45 WS2MID2 -> IMUX_B27 , 
  pip INT_X15Y45 WS2MID2 -> WL2BEG2 , 
  pip INT_X16Y45 ER2BEG_S0 -> LV0 , 
  pip INT_X16Y45 LOGIC_OUTS11 -> ER2BEG_S0 , 
  pip INT_X16Y45 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X16Y45 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X16Y45 LOGIC_OUTS11 -> WS2BEG2 , 
  pip INT_X16Y46 NR2MID1 -> IMUX_B9 , 
  pip INT_X16Y57 LV12 -> WL5BEG1 , 
  pip INT_X18Y46 ER2END0 -> IMUX_B25 , 
  pip INT_X7Y60 WN2END1 -> IMUX_B25 , 
  pip INT_X7Y60 WN2END1 -> NR2BEG0 , 
  pip INT_X7Y61 NR2MID0 -> ER2BEG1 , 
  pip INT_X7Y62 NR2END0 -> IMUX_B1 , 
  pip INT_X8Y59 WN5END1 -> WN2BEG1 , 
  pip INT_X9Y61 ER2END1 -> IMUX_B45 , 
  ;
net "N77" , 
  outpin "N77" D ,
  inpin "N443" A6 ,
  inpin "N77" C6 ,
  inpin "gpio_E_dir<3>" A5 ,
  inpin "gpio_F_out_not0001" A6 ,
  inpin "in_port_reg_cmp_eq0012" C3 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A2 ,
  inpin "timer_1_register_input<3>" A4 ,
  pip CLBLL_X10Y63 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y51 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y48 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X15Y49 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "N77" D -> DMUX
  pip CLBLM_X15Y49 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X15Y49 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X15Y49 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y53 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y61 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X7Y63 SITE_IMUX_B26 -> M_A5 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ES2BEG1 -> INT_BUFS_ES2BEG_B1 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ES2BEG_B1 -> INT_BUFS_ES2BEG1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_X10Y62 WL5END1 -> NR2BEG0 , 
  pip INT_X10Y62 WL5END1 -> WN2BEG1 , 
  pip INT_X10Y63 NR2MID0 -> IMUX_B25 , 
  pip INT_X11Y55 NW5END2 -> NW5BEG2 , 
  pip INT_X13Y52 NW5END2 -> NW5BEG2 , 
  pip INT_X14Y51 NW2END_N2 -> IMUX_B0 , 
  pip INT_X15Y46 CTRL_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X15Y47 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X15Y47 SR2END1 -> CTRL0 , 
  pip INT_X15Y47 SR2END1 -> EL2BEG1 , 
  pip INT_X15Y48 SR2MID1 -> IMUX_B8 , 
  pip INT_X15Y49 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X15Y49 LOGIC_OUTS11 -> NE2BEG2 , 
  pip INT_X15Y49 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X15Y49 LOGIC_OUTS11 -> NW5BEG2 , 
  pip INT_X15Y49 LOGIC_OUTS19 -> SR2BEG1 , 
  pip INT_X15Y50 NW2MID2 -> LV0 , 
  pip INT_X15Y62 LV12 -> WL5BEG1 , 
  pip INT_X16Y50 NE2END2 -> NE2BEG2 , 
  pip INT_X17Y47 EL2END1 -> ES2BEG1 , 
  pip INT_X17Y51 NE2END2 -> ER2BEG_S0 , 
  pip INT_X18Y47 ES2MID1 -> IMUX_B21 , 
  pip INT_X19Y52 ER2END0 -> EN2BEG0 , 
  pip INT_X19Y52 ER2END0 -> IMUX_B13 , 
  pip INT_X19Y52 ER2END0 -> IMUX_B25 , 
  pip INT_X20Y53 EN2END0 -> IMUX_B13 , 
  pip INT_X20Y53 EN2END0 -> IMUX_B25 , 
  pip INT_X7Y61 NW2END_N2 -> IMUX_B0 , 
  pip INT_X7Y63 WL2END1 -> IMUX_B26 , 
  pip INT_X8Y59 NW2END2 -> NW2BEG2 , 
  pip INT_X9Y58 NW5END2 -> NW2BEG2 , 
  pip INT_X9Y63 WN2END1 -> WL2BEG1 , 
  ;
net "N87" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C6 ,
  pip CLBLL_X30Y28 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X30Y28 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X30Y28 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "N91" , 
  outpin "processor/processor/clean_int" B ,
  inpin "processor/processor/clean_int" A5 ,
  pip CLBLL_X19Y53 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X19Y53 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X19Y53 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "N93" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B ,
  inpin "inst_wbs_uart/wbs_ack_o" A3 ,
  pip CLBLM_X13Y16 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X13Y17 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X13Y16 LOGIC_OUTS13 -> NW2BEG1 , 
  pip INT_X13Y17 NW2MID1 -> IMUX_B27 , 
  ;
net "N95" , 
  outpin "N95" B ,
  inpin "N95" A5 ,
  pip CLBLL_X10Y27 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X10Y27 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X10Y27 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "RAM_page<0>" , 
  outpin "RAM_page<2>" AQ ,
  inpin "in_port_reg<0>" D3 ,
  inpin "processor/RAM_page_to_mem<0>" C1 ,
  pip CLBLL_X4Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y50 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y55 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X10Y50 WL5END1 -> WS5BEG1 , 
  pip INT_X15Y50 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X15Y50 LOGIC_OUTS0 -> WL5BEG1 , 
  pip INT_X16Y50 EN2MID0 -> LH18 , 
  pip INT_X20Y55 WL2END1 -> IMUX_B20 , 
  pip INT_X22Y50 LH12 -> NR5BEG0 , 
  pip INT_X22Y55 NR5END0 -> WL2BEG1 , 
  pip INT_X4Y48 WN2MID0 -> IMUX_B30 , 
  pip INT_X5Y48 WR2END0 -> WN2BEG0 , 
  pip INT_X7Y48 WS5END1 -> WR2BEG0 , 
  ;
net "RAM_page<1>" , 
  outpin "RAM_page<2>" BQ ,
  inpin "in_port_reg<1>" D6 ,
  inpin "processor/RAM_page_to_mem<0>" A5 ,
  pip CLBLL_X19Y54 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X4Y48 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y50 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X12Y48 WS5END1 -> WR5BEG1 , 
  pip INT_X15Y50 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X15Y50 LOGIC_OUTS1 -> WS5BEG1 , 
  pip INT_X17Y53 NE5END0 -> NL2BEG1 , 
  pip INT_X17Y54 NL2MID1 -> ER2BEG2 , 
  pip INT_X19Y54 ER2END2 -> IMUX_B23 , 
  pip INT_X4Y48 WL2END1 -> IMUX_B26 , 
  pip INT_X6Y48 WS2MID1 -> WL2BEG1 , 
  pip INT_X7Y48 WR5END1 -> WS2BEG1 , 
  ;
net "RAM_page<2>" , 
  outpin "RAM_page<2>" CQ ,
  inpin "in_port_reg<2>" B4 ,
  inpin "processor/RAM_page_to_mem<2>" D4 ,
  pip CLBLL_X4Y48 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y50 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y50 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X12Y48 WS5END2 -> WR5BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS2 -> WS5BEG2 , 
  pip INT_X17Y50 ER2END2 -> ES2BEG2 , 
  pip INT_X18Y49 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y49 ES2END2 -> BYP7 , 
  pip INT_X18Y50 BYP_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X4Y48 WL2END2 -> IMUX_B46 , 
  pip INT_X6Y48 WS2MID2 -> WL2BEG2 , 
  pip INT_X7Y48 WR5END2 -> WS2BEG2 , 
  ;
net "RAM_page_not0001" , 
  outpin "RAM_page_not0001" B ,
  inpin "RAM_page<2>" CE ,
  pip CLBLM_X15Y50 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X15Y54 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X15Y50 CTRL0 -> CTRL_B0 , 
  pip INT_X15Y50 SR2MID1 -> CTRL0 , 
  pip INT_X15Y51 SW5MID1 -> SR2BEG1 , 
  pip INT_X15Y54 LOGIC_OUTS9 -> SW5BEG1 , 
  ;
net "brfilter[0].int_filter/int_out" , 
  outpin "brfilter[0].int_filter/int_out" AQ ,
  inpin "int_status_mux0000<0>125" A5 ,
  pip CLBLM_X20Y63 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X27Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X20Y63 WN2MID1 -> IMUX_B2 , 
  pip INT_X21Y63 WS2MID1 -> WN2BEG1 , 
  pip INT_X22Y63 WR5END1 -> WS2BEG1 , 
  pip INT_X27Y63 LOGIC_OUTS4 -> WR5BEG1 , 
  ;
net "brfilter[0].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[0].int_filter/state_FSM_FFd2" CQ ,
  inpin "brfilter[0].int_filter/int_out" A3 ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" C4 ,
  pip CLBLM_X27Y63 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X27Y63 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X27Y63 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X27Y63 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X27Y63 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X27Y63 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X27Y63 LOGIC_OUTS2 -> IMUX_B10 , 
  ;
net "brfilter[0].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[0].int_filter/state_FSM_FFd2" DQ ,
  inpin "brfilter[0].int_filter/int_out" A2 ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" C5 ,
  pip CLBLM_X27Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X27Y63 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X27Y63 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X27Y63 LOGIC_OUTS3 -> IMUX_B28 , 
  pip INT_X27Y63 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X27Y63 NR2BEG1 -> IMUX_B9 , 
  ;
net "brfilter[1].int_filter/int_out" , 
  outpin "brfilter[1].int_filter/int_out" DQ ,
  inpin "int_status_mux0000<0>125" A2 ,
  pip CLBLM_X20Y63 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X24Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X20Y63 WN2MID2 -> IMUX_B4 , 
  pip INT_X21Y63 WS5MID2 -> WN2BEG2 , 
  pip INT_X24Y63 LOGIC_OUTS3 -> WS5BEG2 , 
  ;
net "brfilter[1].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[1].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[1].int_filter/int_out" D1 ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLL_X25Y63 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X25Y63 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y63 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X24Y63 WN2MID0 -> IMUX_B42 , 
  pip INT_X25Y63 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X25Y63 LOGIC_OUTS0 -> WN2BEG0 , 
  ;
net "brfilter[1].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[1].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[1].int_filter/int_out" D2 ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" A3 ,
  pip CLBLL_X25Y63 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X25Y63 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X24Y63 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X24Y63 WS2MID1 -> IMUX_B43 , 
  pip INT_X25Y63 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X25Y63 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X25Y63 LOGIC_OUTS1 -> BYP1 , 
  pip INT_X25Y63 LOGIC_OUTS1 -> WS2BEG1 , 
  ;
net "brfilter[2].int_filter/int_out" , 
  outpin "brfilter[1].int_filter/int_out" BQ ,
  inpin "N518" A6 ,
  pip CLBLL_X21Y63 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y63 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X21Y63 WN2MID0 -> IMUX_B24 , 
  pip INT_X22Y63 WR2END0 -> WN2BEG0 , 
  pip INT_X24Y63 LOGIC_OUTS1 -> WR2BEG0 , 
  ;
net "brfilter[2].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[2].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[1].int_filter/int_out" B6 ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLL_X25Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X25Y63 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y63 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X24Y63 WR2MID0 -> IMUX_B36 , 
  pip INT_X25Y63 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X25Y63 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "brfilter[2].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[2].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[1].int_filter/int_out" B5 ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" A5 ,
  pip CLBLL_X25Y63 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X25Y63 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y63 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X24Y63 WL2MID1 -> IMUX_B38 , 
  pip INT_X25Y63 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X25Y63 WL2BEG1 -> IMUX_B26 , 
  ;
net "brfilter[3].int_filter/int_out" , 
  outpin "brfilter[3].int_filter/int_out" AQ ,
  inpin "N518" A4 ,
  pip CLBLL_X19Y74 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y63 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X19Y69 SR5END0 -> SE5BEG0 , 
  pip INT_X19Y74 LOGIC_OUTS0 -> SR5BEG0 , 
  pip INT_X21Y63 SW2MID0 -> IMUX_B25 , 
  pip INT_X21Y64 SR2END0 -> SW2BEG0 , 
  pip INT_X21Y66 SE5END0 -> SR2BEG0 , 
  ;
net "brfilter[3].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[3].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[3].int_filter/int_out" A1 ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLL_X19Y74 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X19Y74 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y74 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X19Y74 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X19Y74 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X19Y74 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X19Y74 LOGIC_OUTS4 -> IMUX_B25 , 
  ;
net "brfilter[3].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[3].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[3].int_filter/int_out" A4 ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" A5 ,
  pip CLBLL_X19Y74 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X19Y74 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y74 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X19Y74 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X19Y74 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X19Y74 WL2BEG1 -> IMUX_B26 , 
  ;
net "brfilter[4].int_filter/int_out" , 
  outpin "brfilter[4].int_filter/int_out" BQ ,
  inpin "int_status_mux0000<0>30" D1 ,
  pip CLBLM_X18Y66 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y74 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X18Y66 SR2END0 -> IMUX_B18 , 
  pip INT_X18Y68 SW2MID0 -> SR2BEG0 , 
  pip INT_X18Y69 SR5END0 -> SW2BEG0 , 
  pip INT_X18Y74 LOGIC_OUTS5 -> SR5BEG0 , 
  ;
net "brfilter[4].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[4].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[4].int_filter/int_out" B4 ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLM_X18Y74 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y74 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y74 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X18Y74 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X18Y74 LOGIC_OUTS0 -> IMUX_B13 , 
  ;
net "brfilter[4].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[4].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[4].int_filter/int_out" B3 ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" A3 ,
  pip CLBLM_X18Y74 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y74 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y74 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X18Y74 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X18Y74 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X18Y74 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X18Y74 LOGIC_OUTS1 -> BYP1 , 
  ;
net "brfilter[5].int_filter/int_out" , 
  outpin "brfilter[5].int_filter/int_out" AQ ,
  inpin "int_status_mux0000<0>30" D4 ,
  pip CLBLM_X18Y66 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y76 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X18Y66 SL2MID2 -> IMUX_B22 , 
  pip INT_X18Y68 SE5MID0 -> SL2BEG_N2 , 
  pip INT_X18Y71 SR5END0 -> SE5BEG0 , 
  pip INT_X18Y76 LOGIC_OUTS4 -> SR5BEG0 , 
  ;
net "brfilter[5].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[5].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[5].int_filter/int_out" A6 ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLM_X18Y76 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y76 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y76 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X18Y76 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X18Y76 LOGIC_OUTS0 -> WR2BEG_N2 , 
  pip INT_X18Y76 WR2BEG_N2 -> IMUX_B24 , 
  ;
net "brfilter[5].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[5].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[5].int_filter/int_out" A4 ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" A5 ,
  pip CLBLM_X18Y76 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y76 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y76 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X18Y76 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X18Y76 BYP_BOUNCE1 -> IMUX_B2 , 
  pip INT_X18Y76 LOGIC_OUTS1 -> BYP1 , 
  pip INT_X18Y76 LOGIC_OUTS1 -> IMUX_B25 , 
  ;
net "brfilter[6].int_filter/int_out" , 
  outpin "brfilter[6].int_filter/int_out" BQ ,
  inpin "int_status_mux0000<0>30" D3 ,
  pip CLBLL_X19Y73 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y66 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X18Y66 SL2MID1 -> IMUX_B20 , 
  pip INT_X18Y67 WR2MID2 -> SL2BEG1 , 
  pip INT_X19Y68 SR5END0 -> WR2BEG_N2 , 
  pip INT_X19Y73 LOGIC_OUTS5 -> SR5BEG0 , 
  ;
net "brfilter[6].int_filter/state_FSM_FFd1" , 
  outpin "brfilter[6].int_filter/state_FSM_FFd2" AQ ,
  inpin "brfilter[6].int_filter/int_out" B4 ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" A4 ,
  pip CLBLL_X19Y73 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X19Y73 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y73 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X19Y73 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X19Y73 LOGIC_OUTS0 -> IMUX_B13 , 
  ;
net "brfilter[6].int_filter/state_FSM_FFd2" , 
  outpin "brfilter[6].int_filter/state_FSM_FFd2" BQ ,
  inpin "brfilter[6].int_filter/int_out" B3 ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" A3 ,
  pip CLBLL_X19Y73 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y73 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y73 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X19Y73 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X19Y73 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X19Y73 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X19Y73 LOGIC_OUTS1 -> BYP1 , 
  ;
net "button<0>" , cfg " _BELSIG:PAD,PAD,button<0>:button<0>",
  ;
net "button<1>" , cfg " _BELSIG:PAD,PAD,button<1>:button<1>",
  ;
net "button_0_IBUF" , 
  outpin "button<0>" I ,
  inpin "N520" C3 ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" C3 ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" DX ,
  inpin "in_port_reg<0>" A6 ,
  pip CLBLM_X20Y55 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y63 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X27Y63 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X27Y63 SITE_IMUX_B8 -> L_C3 , 
  pip INT_INTERFACE_X31Y62 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X20Y55 SW2END0 -> IMUX_B24 , 
  pip INT_X21Y56 SL2END0 -> SW2BEG0 , 
  pip INT_X21Y58 SW2END1 -> SL2BEG0 , 
  pip INT_X22Y59 SL2END1 -> SW2BEG1 , 
  pip INT_X22Y61 SW2END2 -> SL2BEG1 , 
  pip INT_X22Y63 WR2END1 -> IMUX_B8 , 
  pip INT_X23Y62 SW2END2 -> SW2BEG2 , 
  pip INT_X24Y63 WN2MID2 -> SW2BEG2 , 
  pip INT_X24Y63 WN2MID2 -> WR2BEG1 , 
  pip INT_X25Y63 WL2END2 -> WN2BEG2 , 
  pip INT_X27Y63 BYP7 -> BYP_B7 , 
  pip INT_X27Y63 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y63 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X27Y63 FAN_BOUNCE4 -> IMUX_B8 , 
  pip INT_X27Y63 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X27Y63 WN2END2 -> FAN4 , 
  pip INT_X27Y63 WN2END2 -> FAN5 , 
  pip INT_X27Y63 WN2END2 -> WL2BEG2 , 
  pip INT_X28Y62 WS5MID2 -> WN2BEG2 , 
  pip INT_X31Y62 LOGIC_OUTS11 -> WS5BEG2 , 
  pip IOI_X31Y62 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y62_ILOGIC_X2Y125" D -> O
  pip IOI_X31Y62 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y62 IOI_IBUF0 -> IOI_D0 , 
  ;
net "button_1_IBUF" , 
  outpin "button<1>" I ,
  inpin "N520" C1 ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" A6 ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg<1>" A5 ,
  pip CLBLL_X19Y54 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X25Y63 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X25Y63 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X22Y63 SITE_IMUX_B6 -> L_C1 , 
  pip INT_INTERFACE_X31Y62 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X19Y54 SR2END1 -> IMUX_B26 , 
  pip INT_X19Y56 SW2MID1 -> SR2BEG1 , 
  pip INT_X19Y57 SL5END1 -> SW2BEG1 , 
  pip INT_X19Y62 LH12 -> SL5BEG1 , 
  pip INT_X22Y63 WS2END0 -> IMUX_B6 , 
  pip INT_X23Y64 WL2END0 -> WS2BEG0 , 
  pip INT_X25Y63 BYP5 -> BYP_B5 , 
  pip INT_X25Y63 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X25Y63 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y63 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X25Y63 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X25Y63 GFAN1 -> FAN2 , 
  pip INT_X25Y63 WN2END_S0 -> FAN6 , 
  pip INT_X25Y63 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X25Y63 WN2MID0 -> IMUX_B0 , 
  pip INT_X26Y63 WL5END0 -> WN2BEG0 , 
  pip INT_X31Y62 LOGIC_OUTS21 -> NL2BEG_S0 , 
  pip INT_X31Y62 LOGIC_OUTS21 -> WL5BEG_S0 , 
  pip INT_X31Y62 NL2BEG_S0 -> LH0 , 
  pip IOI_X31Y62 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y62_ILOGIC_X2Y124" D -> O
  pip IOI_X31Y62 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y62 IOI_IBUF1 -> IOI_D1 , 
  ;
net "buttons_int_mask<0>" , 
  outpin "buttons_int_mask<3>" AQ ,
  inpin "N520" C5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D2 ,
  inpin "int_status_mux0000<0>125" A4 ,
  pip CLBLM_X20Y54 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y58 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y63 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X22Y63 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X20Y54 SW2MID0 -> IMUX_B19 , 
  pip INT_X20Y55 SR5MID0 -> SW2BEG0 , 
  pip INT_X20Y58 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X20Y58 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X20Y63 ER2BEG1 -> IMUX_B1 , 
  pip INT_X20Y63 NR5END0 -> ER2BEG1 , 
  pip INT_X22Y63 ER2END1 -> IMUX_B9 , 
  ;
net "buttons_int_mask<1>" , 
  outpin "buttons_int_mask<3>" BQ ,
  inpin "N520" C2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D1 ,
  inpin "int_status_mux0000<0>125" A1 ,
  pip CLBLL_X19Y53 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y58 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X20Y63 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X22Y63 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X19Y53 SL2END0 -> IMUX_B18 , 
  pip INT_X19Y55 WR2MID1 -> SL2BEG0 , 
  pip INT_X20Y55 SL2END2 -> WR2BEG1 , 
  pip INT_X20Y58 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X20Y58 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X20Y62 NR5END2 -> ER2BEG_S0 , 
  pip INT_X20Y62 NR5END2 -> NW2BEG2 , 
  pip INT_X20Y63 NW2MID2 -> IMUX_B5 , 
  pip INT_X22Y63 ER2END0 -> IMUX_B7 , 
  ;
net "buttons_int_mask<2>" , 
  outpin "buttons_int_mask<3>" CQ ,
  inpin "N518" A3 ,
  inpin "N520" D2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C3 ,
  pip CLBLL_X21Y63 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y58 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X22Y63 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X18Y49 SL2MID1 -> IMUX_B32 , 
  pip INT_X18Y50 SW5END2 -> SL2BEG1 , 
  pip INT_X20Y53 SR5END2 -> SW5BEG2 , 
  pip INT_X20Y58 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X20Y58 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X20Y61 NL2END0 -> NE2BEG0 , 
  pip INT_X21Y62 NE2END0 -> NE2BEG0 , 
  pip INT_X21Y62 NE2END0 -> NL2BEG1 , 
  pip INT_X21Y63 NL2MID1 -> IMUX_B27 , 
  pip INT_X22Y63 NE2END0 -> IMUX_B43 , 
  ;
net "buttons_int_mask<3>" , 
  outpin "buttons_int_mask<3>" DQ ,
  inpin "N518" A1 ,
  inpin "N520" D6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D3 ,
  pip CLBLL_X21Y63 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y58 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X22Y63 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X15Y47 SW2END1 -> IMUX_B20 , 
  pip INT_X16Y48 SR5END1 -> SW2BEG1 , 
  pip INT_X16Y53 LH6 -> SR5BEG1 , 
  pip INT_X20Y53 SL5END2 -> EL2BEG2 , 
  pip INT_X20Y58 LOGIC_OUTS7 -> NL5BEG1 , 
  pip INT_X20Y58 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X20Y63 NL5END1 -> ER2BEG2 , 
  pip INT_X21Y63 ER2MID2 -> IMUX_B29 , 
  pip INT_X22Y53 EL2END2 -> LH0 , 
  pip INT_X22Y63 ER2END2 -> IMUX_B47 , 
  ;
net "buttons_int_mask<4>" , 
  outpin "buttons_int_mask<7>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C4 ,
  inpin "int_status_mux0000<0>30" D2 ,
  inpin "int_status_mux0000<0>82" D2 ,
  pip CLBLL_X16Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y58 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y65 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X18Y66 SITE_IMUX_B19 -> M_D2 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X16Y52 WR2END2 -> IMUX_B10 , 
  pip INT_X18Y53 SR5END0 -> WR2BEG_N2 , 
  pip INT_X18Y58 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X18Y58 LOGIC_OUTS0 -> SR5BEG0 , 
  pip INT_X18Y62 NR5END2 -> NW2BEG2 , 
  pip INT_X18Y63 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X18Y65 NL2MID0 -> IMUX_B43 , 
  pip INT_X18Y66 NL2END0 -> IMUX_B19 , 
  ;
net "buttons_int_mask<5>" , 
  outpin "buttons_int_mask<7>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C6 ,
  inpin "int_status_mux0000<0>30" D5 ,
  inpin "int_status_mux0000<0>82" D5 ,
  pip CLBLL_X16Y53 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X18Y58 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y65 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X18Y66 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_WS2MID_B1 -> INT_BUFS_WS2MID1 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_WS2MID1 -> INT_BUFS_WS2MID_B1 , 
  pip INT_X16Y53 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X16Y53 CTRL_BOUNCE1 -> IMUX_B35 , 
  pip INT_X16Y53 WS2END1 -> CTRL1 , 
  pip INT_X17Y54 WS2END1 -> WS2BEG1 , 
  pip INT_X18Y55 SE5MID1 -> WS2BEG1 , 
  pip INT_X18Y58 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X18Y58 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X18Y63 NR5END0 -> NW2BEG0 , 
  pip INT_X18Y64 NW2MID0 -> NL2BEG1 , 
  pip INT_X18Y65 NL2MID1 -> IMUX_B45 , 
  pip INT_X18Y66 NL2END1 -> IMUX_B21 , 
  ;
net "buttons_int_mask<6>" , 
  outpin "buttons_int_mask<7>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C5 ,
  inpin "int_status_mux0000<0>30" D6 ,
  inpin "int_status_mux0000<0>82" D6 ,
  pip CLBLL_X14Y49 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y58 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y65 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X18Y66 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X12Y49 SW5MID1 -> EL2BEG1 , 
  pip INT_X12Y52 SR5END1 -> SW5BEG1 , 
  pip INT_X12Y57 LH6 -> SR5BEG1 , 
  pip INT_X14Y49 EL2END1 -> IMUX_B33 , 
  pip INT_X18Y57 SW2MID2 -> LH0 , 
  pip INT_X18Y58 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X18Y58 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X18Y63 NR5END1 -> NW2BEG1 , 
  pip INT_X18Y64 NW2MID1 -> NL2BEG2 , 
  pip INT_X18Y65 NL2MID2 -> IMUX_B47 , 
  pip INT_X18Y66 NL2END2 -> IMUX_B23 , 
  ;
net "buttons_int_mask<7>" , 
  outpin "buttons_int_mask<7>" DQ ,
  inpin "in_port_reg<7>" D3 ,
  inpin "int_status_mux0000<0>125" B4 ,
  pip CLBLM_X13Y48 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y58 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X20Y63 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X12Y49 SR5MID1 -> SE2BEG1 , 
  pip INT_X12Y52 LH6 -> SR5BEG1 , 
  pip INT_X13Y48 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y48 FAN_BOUNCE4 -> IMUX_B20 , 
  pip INT_X13Y48 SE2END1 -> FAN4 , 
  pip INT_X18Y52 SW2MID2 -> LH0 , 
  pip INT_X18Y53 SL5END2 -> SW2BEG2 , 
  pip INT_X18Y58 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X18Y58 LOGIC_OUTS3 -> SL5BEG2 , 
  pip INT_X20Y61 NE5END2 -> NL2BEG_S0 , 
  pip INT_X20Y63 NL2MID0 -> IMUX_B37 , 
  ;
net "buttons_int_mask_not0001" , 
  outpin "buttons_int_mask_not0001" B ,
  inpin "buttons_int_mask<3>" CE ,
  inpin "buttons_int_mask<7>" CE ,
  pip CLBLM_X18Y56 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "buttons_int_mask_not0001" B -> BMUX
  pip CLBLM_X18Y56 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X18Y56 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X18Y58 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y58 SITE_CTRL_B1 -> M_CE , 
  pip INT_X18Y56 LOGIC_OUTS13 -> NE2BEG1 , 
  pip INT_X18Y56 LOGIC_OUTS21 -> NR2BEG1 , 
  pip INT_X18Y58 CTRL0 -> CTRL_B0 , 
  pip INT_X18Y58 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y58 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X18Y58 NR2END1 -> FAN4 , 
  pip INT_X19Y57 NE2END1 -> NE2BEG1 , 
  pip INT_X20Y58 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y58 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y58 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X20Y58 NE2END1 -> FAN4 , 
  ;
net "clk" , cfg " _BELSIG:PAD,PAD,clk:clk",
  ;
net "clk_IBUF" , 
  outpin "clk_IBUF_BUFG" O ,
  inpin "N496" CLK ,
  inpin "RAM_page<2>" CLK ,
  inpin "brfilter[0].int_filter/int_out" CLK ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[1].int_filter/int_out" CLK ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[3].int_filter/int_out" CLK ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[4].int_filter/int_out" CLK ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[5].int_filter/int_out" CLK ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" CLK ,
  inpin "brfilter[6].int_filter/int_out" CLK ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" CLK ,
  inpin "buttons_int_mask<3>" CLK ,
  inpin "buttons_int_mask<7>" CLK ,
  inpin "edges_detected<11>" CLK ,
  inpin "edges_detected<15>" CLK ,
  inpin "edges_detected<19>" CLK ,
  inpin "edges_detected<23>" CLK ,
  inpin "edges_detected<27>" CLK ,
  inpin "edges_detected<31>" CLK ,
  inpin "edges_detected<3>" CLK ,
  inpin "edges_detected<7>" CLK ,
  inpin "ext_int_mask<11>" CLK ,
  inpin "ext_int_mask<15>" CLK ,
  inpin "ext_int_mask<3>" CLK ,
  inpin "ext_int_mask<7>" CLK ,
  inpin "ext_int_slope<11>" CLK ,
  inpin "ext_int_slope<15>" CLK ,
  inpin "ext_int_slope<3>" CLK ,
  inpin "ext_int_slope<7>" CLK ,
  inpin "ext_int_status<11>" CLK ,
  inpin "ext_int_status<15>" CLK ,
  inpin "ext_int_status<3>" CLK ,
  inpin "ext_int_status<6>" CLK ,
  inpin "ext_int_status<8>" CLK ,
  inpin "gpio_A_dir<3>" CLK ,
  inpin "gpio_A_dir<7>" CLK ,
  inpin "gpio_A_out<3>" CLK ,
  inpin "gpio_A_out<7>" CLK ,
  inpin "gpio_B_dir<3>" CLK ,
  inpin "gpio_B_dir<7>" CLK ,
  inpin "gpio_B_out<3>" CLK ,
  inpin "gpio_B_out<7>" CLK ,
  inpin "gpio_C_dir<3>" CLK ,
  inpin "gpio_C_dir<7>" CLK ,
  inpin "gpio_C_dir_not0001" CLK ,
  inpin "gpio_C_out<3>" CLK ,
  inpin "gpio_C_out<7>" CLK ,
  inpin "gpio_D_dir<3>" CLK ,
  inpin "gpio_D_dir<7>" CLK ,
  inpin "gpio_D_out<3>" CLK ,
  inpin "gpio_D_out<7>" CLK ,
  inpin "gpio_E_dir<3>" CLK ,
  inpin "gpio_E_dir<7>" CLK ,
  inpin "gpio_E_out<3>" CLK ,
  inpin "gpio_E_out<7>" CLK ,
  inpin "gpio_F_dir<3>" CLK ,
  inpin "gpio_F_dir<7>" CLK ,
  inpin "gpio_F_out<3>" CLK ,
  inpin "gpio_F_out<7>" CLK ,
  inpin "gpio_G_dir<3>" CLK ,
  inpin "gpio_G_dir<7>" CLK ,
  inpin "gpio_G_out<3>" CLK ,
  inpin "gpio_G_out<7>" CLK ,
  inpin "i2c_cr<5>" CLK ,
  inpin "i2c_cr<7>" CLK ,
  inpin "i2c_ctr<3>" CLK ,
  inpin "i2c_ctr<7>" CLK ,
  inpin "i2c_prer<11>" CLK ,
  inpin "i2c_prer<15>" CLK ,
  inpin "i2c_prer<3>" CLK ,
  inpin "i2c_prer<7>" CLK ,
  inpin "i2c_top/al" CLK ,
  inpin "i2c_top/byte_controller/ack_out" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/busy" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cSCL<1>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cSDA<1>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/dout" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/sSCL" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/sSDA" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/sda_chk" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" CLK ,
  inpin "i2c_top/byte_controller/bit_controller/sto_condition" CLK ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" CLK ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" CLK ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" CLK ,
  inpin "i2c_top/byte_controller/cmd_ack" CLK ,
  inpin "i2c_top/byte_controller/core_cmd<0>" CLK ,
  inpin "i2c_top/byte_controller/core_cmd<3>" CLK ,
  inpin "i2c_top/byte_controller/core_txd" CLK ,
  inpin "i2c_top/byte_controller/dcnt<2>" CLK ,
  inpin "i2c_top/byte_controller/ld" CLK ,
  inpin "i2c_top/byte_controller/shift" CLK ,
  inpin "i2c_top/byte_controller/sr<3>" CLK ,
  inpin "i2c_top/byte_controller/sr<7>" CLK ,
  inpin "i2c_top/cr<0>" CLK ,
  inpin "i2c_top/cr<3>" CLK ,
  inpin "i2c_top/cr<7>" CLK ,
  inpin "i2c_top/i2c_int_req" CLK ,
  inpin "i2c_top/irq_flag" CLK ,
  inpin "i2c_top/rxack" CLK ,
  inpin "i2c_top/tip" CLK ,
  inpin "i2c_txr<3>" CLK ,
  inpin "i2c_txr<7>" CLK ,
  inpin "i2c_update_cr" CLK ,
  inpin "in_port_reg<0>" CLK ,
  inpin "in_port_reg<1>" CLK ,
  inpin "in_port_reg<2>" CLK ,
  inpin "in_port_reg<3>" CLK ,
  inpin "in_port_reg<4>" CLK ,
  inpin "in_port_reg<5>" CLK ,
  inpin "in_port_reg<6>" CLK ,
  inpin "in_port_reg<7>" CLK ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" CLK ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" CLK ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" CLK ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" CLK ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" CLK ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" CLK ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" CLK ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" CLK ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" CLK ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" CLK ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" CLK ,
  inpin "inst_wbm_picoblaze/wbm_we_o" CLK ,
  inpin "inst_wbs_uart/baud_count<11>" CLK ,
  inpin "inst_wbs_uart/baud_count<15>" CLK ,
  inpin "inst_wbs_uart/baud_count<3>" CLK ,
  inpin "inst_wbs_uart/baud_count<7>" CLK ,
  inpin "inst_wbs_uart/baud_limit<11>" CLK ,
  inpin "inst_wbs_uart/baud_limit<15>" CLK ,
  inpin "inst_wbs_uart/baud_limit<3>" CLK ,
  inpin "inst_wbs_uart/baud_limit<7>" CLK ,
  inpin "inst_wbs_uart/en_16_x_baud" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/purge" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" CLK ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_read" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" CLK ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" CLK ,
  inpin "inst_wbs_uart/rx_buffer_data_present" CLK ,
  inpin "inst_wbs_uart/rx_buffer_half_full" CLK ,
  inpin "inst_wbs_uart/rx_data_out<2>" CLK ,
  inpin "inst_wbs_uart/rx_data_out<3>" CLK ,
  inpin "inst_wbs_uart/rx_data_out<7>" CLK ,
  inpin "inst_wbs_uart/rx_read_buffer" CLK ,
  inpin "inst_wbs_uart/tx_buffer_half_full" CLK ,
  inpin "inst_wbs_uart/tx_write_buffer" CLK ,
  inpin "inst_wbs_uart/wbs_ack_o" CLK ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" CLK ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" CLK ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" CLK ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" CLK ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" CLK ,
  inpin "int_ext_ready<11>" CLK ,
  inpin "int_ext_ready<15>" CLK ,
  inpin "int_ext_ready<3>" CLK ,
  inpin "int_ext_ready<7>" CLK ,
  inpin "int_from_i2c" CLK ,
  inpin "int_from_i2c_fired" CLK ,
  inpin "int_mask<3>" CLK ,
  inpin "int_mask<7>" CLK ,
  inpin "int_status<0>" CLK ,
  inpin "int_status<3>" CLK ,
  inpin "int_status<4>" CLK ,
  inpin "int_status<6>" CLK ,
  inpin "interrupt_ack" CLK ,
  inpin "lcd_control<2>" CLK ,
  inpin "lcd_value<3>" CLK ,
  inpin "lcd_value<7>" CLK ,
  inpin "led_pwm_mask<1>" CLK ,
  inpin "led_switch_mask<3>" CLK ,
  inpin "led_switch_mask<7>" CLK ,
  inpin "leds_0<3>" CLK ,
  inpin "leds_0<7>" CLK ,
  inpin "leds_1<3>" CLK ,
  inpin "leds_1<7>" CLK ,
  inpin "leds_7_OBUF" CLK ,
  inpin "processor/RAM_data_to_mem<0>" CLK ,
  inpin "processor/RAM_data_to_mem<4>" CLK ,
  inpin "processor/address<3>" CLK ,
  inpin "processor/address<7>" CLK ,
  inpin "processor/address<9>" CLK ,
  inpin "processor/internal_mem/ram_2048_x_9" CLKAL ,
  inpin "processor/internal_mem/ram_2048_x_9" CLKBL ,
  inpin "processor/internal_mem/ram_2048_x_9" REGCLKAL ,
  inpin "processor/internal_mem/ram_2048_x_9" REGCLKBL ,
  inpin "processor/processor/active_interrupt" CLK ,
  inpin "processor/processor/arith_carry" CLK ,
  inpin "processor/processor/arith_result<2>" CLK ,
  inpin "processor/processor/arith_result<6>" CLK ,
  inpin "processor/processor/carry_flag" CLK ,
  inpin "processor/processor/clean_int" CLK ,
  inpin "processor/processor/flag_write" CLK ,
  inpin "processor/processor/int_enable" CLK ,
  inpin "processor/processor/logical_result<2>" CLK ,
  inpin "processor/processor/logical_result<5>" CLK ,
  inpin "processor/processor/logical_result<7>" CLK ,
  inpin "processor/processor/memory_write" CLK ,
  inpin "processor/processor/register_write" CLK ,
  inpin "processor/processor/reset_delay" CLK ,
  inpin "processor/processor/sel_group" CLK ,
  inpin "processor/processor/shadow_carry" CLK ,
  inpin "processor/processor/shadow_zero" CLK ,
  inpin "processor/processor/shift_carry" CLK ,
  inpin "processor/processor/shift_result<2>" CLK ,
  inpin "processor/processor/shift_result<6>" CLK ,
  inpin "processor/processor/shift_result<7>" CLK ,
  inpin "processor/processor/stack_address<3>" CLK ,
  inpin "processor/processor/stack_address<4>" CLK ,
  inpin "processor/processor/stack_pop_data<0>" CLK ,
  inpin "processor/processor/stack_pop_data<4>" CLK ,
  inpin "processor/processor/stack_pop_data<8>" CLK ,
  inpin "processor/processor/t_state" CLK ,
  inpin "processor/processor/zero_flag" CLK ,
  inpin "processor/program/ram_1024_x_18" CLKAL ,
  inpin "processor/program/ram_1024_x_18" REGCLKAL ,
  inpin "processor/stack_ptr<3>" CLK ,
  inpin "processor/stack_ptr<7>" CLK ,
  inpin "ps2_int_edge<1>" CLK ,
  inpin "ps2_int_mask<1>" CLK ,
  inpin "ps2_int_value<1>" CLK ,
  inpin "ps2_out<1>" CLK ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" CLK ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" CLK ,
  inpin "read_strobe" CLK ,
  inpin "timer_0/TSR<0>" CLK ,
  inpin "timer_0/TSR<1>" CLK ,
  inpin "timer_0/TSR<2>" CLK ,
  inpin "timer_0/bTSR<0>" CLK ,
  inpin "timer_0/bTSR<1>" CLK ,
  inpin "timer_0/bTSR<2>" CLK ,
  inpin "timer_0/prescaler_clk" CLK ,
  inpin "timer_0/prescaler_cnt<11>" CLK ,
  inpin "timer_0/prescaler_cnt<15>" CLK ,
  inpin "timer_0/prescaler_cnt<19>" CLK ,
  inpin "timer_0/prescaler_cnt<23>" CLK ,
  inpin "timer_0/prescaler_cnt<3>" CLK ,
  inpin "timer_0/prescaler_cnt<7>" CLK ,
  inpin "timer_0/prescaler_ovf<13>" CLK ,
  inpin "timer_0/prescaler_ovf<15>" CLK ,
  inpin "timer_0/prescaler_ovf<3>" CLK ,
  inpin "timer_0/prescaler_ovf<7>" CLK ,
  inpin "timer_0/s_update_TR" CLK ,
  inpin "timer_0_config<3>" CLK ,
  inpin "timer_0_config<7>" CLK ,
  inpin "timer_0_interrupt_compare<11>" CLK ,
  inpin "timer_0_interrupt_compare<15>" CLK ,
  inpin "timer_0_interrupt_compare<3>" CLK ,
  inpin "timer_0_interrupt_compare<7>" CLK ,
  inpin "timer_0_overflow_compare<11>" CLK ,
  inpin "timer_0_overflow_compare<15>" CLK ,
  inpin "timer_0_overflow_compare<3>" CLK ,
  inpin "timer_0_overflow_compare<7>" CLK ,
  inpin "timer_0_register_input<11>" CLK ,
  inpin "timer_0_register_input<15>" CLK ,
  inpin "timer_0_register_input<3>" CLK ,
  inpin "timer_0_register_input<7>" CLK ,
  inpin "timer_1/TSR<0>" CLK ,
  inpin "timer_1/TSR<1>" CLK ,
  inpin "timer_1/TSR<2>" CLK ,
  inpin "timer_1/bTSR<0>" CLK ,
  inpin "timer_1/bTSR<1>" CLK ,
  inpin "timer_1/bTSR<2>" CLK ,
  inpin "timer_1/prescaler_clk" CLK ,
  inpin "timer_1/prescaler_cnt<11>" CLK ,
  inpin "timer_1/prescaler_cnt<15>" CLK ,
  inpin "timer_1/prescaler_cnt<19>" CLK ,
  inpin "timer_1/prescaler_cnt<23>" CLK ,
  inpin "timer_1/prescaler_cnt<3>" CLK ,
  inpin "timer_1/prescaler_cnt<7>" CLK ,
  inpin "timer_1/prescaler_ovf<13>" CLK ,
  inpin "timer_1/prescaler_ovf<15>" CLK ,
  inpin "timer_1/prescaler_ovf<3>" CLK ,
  inpin "timer_1/prescaler_ovf<7>" CLK ,
  inpin "timer_1/s_update_TR" CLK ,
  inpin "timer_1_config<3>" CLK ,
  inpin "timer_1_config<7>" CLK ,
  inpin "timer_1_interrupt_compare<11>" CLK ,
  inpin "timer_1_interrupt_compare<15>" CLK ,
  inpin "timer_1_interrupt_compare<3>" CLK ,
  inpin "timer_1_interrupt_compare<7>" CLK ,
  inpin "timer_1_overflow_compare<11>" CLK ,
  inpin "timer_1_overflow_compare<15>" CLK ,
  inpin "timer_1_overflow_compare<3>" CLK ,
  inpin "timer_1_overflow_compare<7>" CLK ,
  inpin "timer_1_register_input<11>" CLK ,
  inpin "timer_1_register_input<15>" CLK ,
  inpin "timer_1_register_input<3>" CLK ,
  inpin "timer_1_register_input<7>" CLK ,
  inpin "timers_int_mask<3>" CLK ,
  inpin "timers_int_mask<5>" CLK ,
  inpin "timers_int_status<3>" CLK ,
  inpin "timers_int_status<4>" CLK ,
  inpin "timers_tmp_rd<3>" CLK ,
  inpin "timers_tmp_rd<6>" CLK ,
  inpin "timers_tmp_rd<7>" CLK ,
  inpin "timers_tmp_wr<3>" CLK ,
  inpin "timers_tmp_wr<7>" CLK ,
  inpin "timers_update_register<0>" CLK ,
  inpin "uart0_int_mask<3>" CLK ,
  inpin "uart0_int_mask<7>" CLK ,
  inpin "uart0_rx_data<1>" CLK ,
  inpin "uart0_rx_data<6>" CLK ,
  inpin "uart0_rx_data<7>" CLK ,
  inpin "uart0_status_port<1>" CLK ,
  inpin "uart0_status_port<4>" CLK ,
  inpin "uart0_status_port<5>" CLK ,
  inpin "uart0_transmit_receive/receive/fifo_write" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/purge" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/stop_bit" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/sync_serial" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" CLK ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" CLK ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" CLK ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" CLK ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" CLK ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" CLK ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" CLK ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" CLK ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<15>" CLK ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" CLK ,
  inpin "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" CLK ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" CLK ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" CLK ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" CLK ,
  inpin "uart0_transmit_receive/transmit/fifo_read" CLK ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" CLK ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" CLK ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" CLK ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" CLK ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" CLK ,
  inpin "uart0_tx_OBUF" CLK ,
  inpin "uart1_int_mask<3>" CLK ,
  inpin "uart1_int_mask<7>" CLK ,
  inpin "uart1_rx_data<6>" CLK ,
  inpin "uart1_rx_data<7>" CLK ,
  inpin "uart1_status_port<1>" CLK ,
  inpin "uart1_status_port<4>" CLK ,
  inpin "uart1_status_port<5>" CLK ,
  inpin "uart1_transmit_receive/receive/fifo_write" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/purge" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/stop_bit" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/sync_serial" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" CLK ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" CLK ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" CLK ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" CLK ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" CLK ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" CLK ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" CLK ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" CLK ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" CLK ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" CLK ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" CLK ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" CLK ,
  inpin "uart1_transmit_receive/transmit/fifo_read" CLK ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" CLK ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" CLK ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" CLK ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" CLK ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" CLK ,
  inpin "uart1_tx_OBUF" CLK ,
  inpin "write_strobe" CLK ,
  pip BRAM_X26Y55 BRAM_CLK_B0_0 -> RAMBFIFO36_REGCLKARDRCLKL , 
  pip BRAM_X26Y55 BRAM_CLK_B0_1 -> RAMBFIFO36_CLKARDCLKL , 
  pip BRAM_X5Y45 BRAM_CLK_B0_0 -> RAMBFIFO36_REGCLKARDRCLKL , 
  pip BRAM_X5Y45 BRAM_CLK_B0_1 -> RAMBFIFO36_CLKARDCLKL , 
  pip BRAM_X5Y45 BRAM_CLK_B1_0 -> RAMBFIFO36_REGCLKBWRRCLKL , 
  pip BRAM_X5Y45 BRAM_CLK_B1_1 -> RAMBFIFO36_CLKBWRCLKL , 
  pip CLBLL_X10Y11 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y2 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y25 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y3 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y39 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y5 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y61 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y62 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y64 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y64 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y67 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y86 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y87 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y88 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y89 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y90 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y91 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y92 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y10 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y10 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y11 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y11 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y15 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y18 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y18 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y45 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y61 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y62 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y67 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y67 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y68 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X12Y68 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y87 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y13 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y13 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y16 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y16 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y17 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y18 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y23 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y26 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y31 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y33 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y35 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y38 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y44 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y50 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X14Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X14Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y30 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y33 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y33 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y39 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y39 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y42 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y43 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y44 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y46 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y48 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y48 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X16Y60 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X16Y60 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y33 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y35 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y36 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y37 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y46 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y47 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y48 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y48 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y73 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y73 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X19Y74 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X19Y74 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X21Y34 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X21Y39 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y42 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y43 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y45 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X21Y48 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y50 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y50 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X21Y51 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X21Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y32 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y32 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y35 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y4 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y46 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y49 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y5 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y6 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y7 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X23Y72 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X23Y72 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y13 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y16 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y21 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y21 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y25 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y25 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y26 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y30 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y36 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y40 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y40 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y57 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y58 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X25Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X25Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X28Y20 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X28Y22 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X28Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X28Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X28Y40 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X28Y40 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y25 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X2Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y11 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y25 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y26 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y28 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y31 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y32 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y32 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y33 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X30Y34 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X30Y34 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X4Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X4Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X4Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y55 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y57 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X4Y60 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y13 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y13 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y14 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y14 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y55 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y57 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y61 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y62 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y67 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y68 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y87 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y87 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y12 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y12 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y13 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y13 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y14 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y14 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y15 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y15 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y16 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y17 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y17 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y18 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y18 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y28 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y34 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y36 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y39 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y41 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y48 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y55 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y57 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y58 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y60 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X13Y62 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y13 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y14 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y15 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y16 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y23 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y23 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y30 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y31 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y32 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y34 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y38 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y39 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y40 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y40 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y41 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y42 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y43 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y44 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y48 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y49 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y50 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X15Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X15Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y36 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y38 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y39 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y40 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y43 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y45 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y48 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y49 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y50 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y50 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y51 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y51 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y58 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y74 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y74 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X18Y76 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X18Y76 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y28 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y33 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y37 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y38 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y41 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y41 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y42 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y43 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y44 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y45 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y46 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y46 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y48 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y49 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y55 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y56 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X20Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y57 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X20Y58 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y17 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y24 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y25 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y26 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X22Y41 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X22Y43 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X22Y43 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y47 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X22Y47 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y48 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y49 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X22Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X22Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y24 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y24 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y26 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y30 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y32 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y33 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y33 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y34 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y34 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y35 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y35 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y36 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y37 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y43 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X24Y44 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y45 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X24Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X27Y20 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y22 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y27 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X27Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y28 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X27Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y29 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X27Y29 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y36 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y41 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y57 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y58 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y59 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y60 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X27Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X27Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y12 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y20 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X29Y20 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y22 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y24 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y27 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X29Y37 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X29Y37 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y28 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X3Y28 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y45 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y46 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y51 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y6 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y6 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y62 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y62 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X6Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X6Y7 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y50 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y52 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y52 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y54 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y56 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y58 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y59 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y59 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y60 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y62 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y63 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y63 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y64 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X7Y7 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y8 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X9Y3 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X9Y57 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X9Y61 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X9Y61 SITE_CLK_B1 -> M_CLK , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_POSTMUX_GCLKP0 -> CLK_BUFGMUX_GCLKP0 , 
  pip CLK_HROW_X17Y29 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKL_P0 , 
  pip CLK_HROW_X17Y29 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKR_P0 , 
  pip CLK_HROW_X17Y49 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKL_P0 , 
  pip CLK_HROW_X17Y49 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKR_P0 , 
  pip CLK_HROW_X17Y69 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKL_P0 , 
  pip CLK_HROW_X17Y69 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKR_P0 , 
  pip CLK_HROW_X17Y89 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKL_P0 , 
  pip CLK_HROW_X17Y9 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKL_P0 , 
  pip CLK_HROW_X17Y9 CLK_HROW_GCLK_BUF0 -> CLK_HROW_HCLKR_P0 , 
  pip HCLK_X10Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X10Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X10Y89 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X10Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y89 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X11Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y89 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X12Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X13Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X14Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X15Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X15Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X15Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X16Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X18Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X19Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X20Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X20Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X21Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X21Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X22Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X23Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X24Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X25Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X25Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X25Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X25Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X26Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X27Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X27Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X27Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X28Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X28Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X29Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X29Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X2Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X30Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X30Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X3Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X3Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X4Y29 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X4Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X4Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X5Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X6Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X6Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X6Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X7Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X7Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X7Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y49 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y69 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip HCLK_X9Y9 HCLK_G_HCLK_P0 -> HCLK_LEAF_GCLK0 , 
  pip INT_X10Y11 GCLK0 -> CLK_B1 , 
  pip INT_X10Y2 GCLK0 -> CLK_B0 , 
  pip INT_X10Y25 GCLK0 -> CLK_B1 , 
  pip INT_X10Y26 GCLK0 -> CLK_B1 , 
  pip INT_X10Y27 GCLK0 -> CLK_B1 , 
  pip INT_X10Y28 GCLK0 -> CLK_B1 , 
  pip INT_X10Y3 GCLK0 -> CLK_B0 , 
  pip INT_X10Y39 GCLK0 -> CLK_B1 , 
  pip INT_X10Y5 GCLK0 -> CLK_B1 , 
  pip INT_X10Y61 GCLK0 -> CLK_B0 , 
  pip INT_X10Y62 GCLK0 -> CLK_B1 , 
  pip INT_X10Y63 GCLK0 -> CLK_B0 , 
  pip INT_X10Y63 GCLK0 -> CLK_B1 , 
  pip INT_X10Y64 GCLK0 -> CLK_B0 , 
  pip INT_X10Y64 GCLK0 -> CLK_B1 , 
  pip INT_X10Y67 GCLK0 -> CLK_B1 , 
  pip INT_X10Y86 GCLK0 -> CLK_B0 , 
  pip INT_X10Y87 GCLK0 -> CLK_B1 , 
  pip INT_X10Y88 GCLK0 -> CLK_B1 , 
  pip INT_X10Y89 GCLK0 -> CLK_B1 , 
  pip INT_X10Y90 GCLK0 -> CLK_B1 , 
  pip INT_X10Y91 GCLK0 -> CLK_B1 , 
  pip INT_X10Y92 GCLK0 -> CLK_B1 , 
  pip INT_X11Y13 GCLK0 -> CLK_B0 , 
  pip INT_X11Y13 GCLK0 -> CLK_B1 , 
  pip INT_X11Y14 GCLK0 -> CLK_B0 , 
  pip INT_X11Y14 GCLK0 -> CLK_B1 , 
  pip INT_X11Y52 GCLK0 -> CLK_B1 , 
  pip INT_X11Y55 GCLK0 -> CLK_B0 , 
  pip INT_X11Y57 GCLK0 -> CLK_B0 , 
  pip INT_X11Y61 GCLK0 -> CLK_B1 , 
  pip INT_X11Y62 GCLK0 -> CLK_B1 , 
  pip INT_X11Y67 GCLK0 -> CLK_B1 , 
  pip INT_X11Y68 GCLK0 -> CLK_B1 , 
  pip INT_X11Y87 GCLK0 -> CLK_B0 , 
  pip INT_X11Y87 GCLK0 -> CLK_B1 , 
  pip INT_X12Y10 GCLK0 -> CLK_B0 , 
  pip INT_X12Y10 GCLK0 -> CLK_B1 , 
  pip INT_X12Y11 GCLK0 -> CLK_B0 , 
  pip INT_X12Y11 GCLK0 -> CLK_B1 , 
  pip INT_X12Y15 GCLK0 -> CLK_B0 , 
  pip INT_X12Y18 GCLK0 -> CLK_B0 , 
  pip INT_X12Y18 GCLK0 -> CLK_B1 , 
  pip INT_X12Y45 GCLK0 -> CLK_B1 , 
  pip INT_X12Y61 GCLK0 -> CLK_B1 , 
  pip INT_X12Y62 GCLK0 -> CLK_B1 , 
  pip INT_X12Y67 GCLK0 -> CLK_B0 , 
  pip INT_X12Y67 GCLK0 -> CLK_B1 , 
  pip INT_X12Y68 GCLK0 -> CLK_B0 , 
  pip INT_X12Y68 GCLK0 -> CLK_B1 , 
  pip INT_X12Y87 GCLK0 -> CLK_B1 , 
  pip INT_X13Y12 GCLK0 -> CLK_B0 , 
  pip INT_X13Y12 GCLK0 -> CLK_B1 , 
  pip INT_X13Y13 GCLK0 -> CLK_B0 , 
  pip INT_X13Y13 GCLK0 -> CLK_B1 , 
  pip INT_X13Y14 GCLK0 -> CLK_B0 , 
  pip INT_X13Y14 GCLK0 -> CLK_B1 , 
  pip INT_X13Y15 GCLK0 -> CLK_B0 , 
  pip INT_X13Y15 GCLK0 -> CLK_B1 , 
  pip INT_X13Y16 GCLK0 -> CLK_B1 , 
  pip INT_X13Y17 GCLK0 -> CLK_B0 , 
  pip INT_X13Y17 GCLK0 -> CLK_B1 , 
  pip INT_X13Y18 GCLK0 -> CLK_B0 , 
  pip INT_X13Y18 GCLK0 -> CLK_B1 , 
  pip INT_X13Y26 GCLK0 -> CLK_B1 , 
  pip INT_X13Y28 GCLK0 -> CLK_B0 , 
  pip INT_X13Y34 GCLK0 -> CLK_B1 , 
  pip INT_X13Y35 GCLK0 -> CLK_B1 , 
  pip INT_X13Y36 GCLK0 -> CLK_B0 , 
  pip INT_X13Y36 GCLK0 -> CLK_B1 , 
  pip INT_X13Y39 GCLK0 -> CLK_B1 , 
  pip INT_X13Y41 GCLK0 -> CLK_B1 , 
  pip INT_X13Y48 GCLK0 -> CLK_B1 , 
  pip INT_X13Y54 GCLK0 -> CLK_B0 , 
  pip INT_X13Y54 GCLK0 -> CLK_B1 , 
  pip INT_X13Y55 GCLK0 -> CLK_B1 , 
  pip INT_X13Y57 GCLK0 -> CLK_B1 , 
  pip INT_X13Y58 GCLK0 -> CLK_B0 , 
  pip INT_X13Y60 GCLK0 -> CLK_B0 , 
  pip INT_X13Y62 GCLK0 -> CLK_B1 , 
  pip INT_X13Y63 GCLK0 -> CLK_B1 , 
  pip INT_X14Y13 GCLK0 -> CLK_B0 , 
  pip INT_X14Y13 GCLK0 -> CLK_B1 , 
  pip INT_X14Y16 GCLK0 -> CLK_B0 , 
  pip INT_X14Y16 GCLK0 -> CLK_B1 , 
  pip INT_X14Y17 GCLK0 -> CLK_B1 , 
  pip INT_X14Y18 GCLK0 -> CLK_B0 , 
  pip INT_X14Y23 GCLK0 -> CLK_B1 , 
  pip INT_X14Y26 GCLK0 -> CLK_B0 , 
  pip INT_X14Y26 GCLK0 -> CLK_B1 , 
  pip INT_X14Y29 GCLK0 -> CLK_B0 , 
  pip INT_X14Y29 GCLK0 -> CLK_B1 , 
  pip INT_X14Y31 GCLK0 -> CLK_B0 , 
  pip INT_X14Y33 GCLK0 -> CLK_B0 , 
  pip INT_X14Y35 GCLK0 -> CLK_B0 , 
  pip INT_X14Y36 GCLK0 -> CLK_B1 , 
  pip INT_X14Y38 GCLK0 -> CLK_B0 , 
  pip INT_X14Y44 GCLK0 -> CLK_B1 , 
  pip INT_X14Y50 GCLK0 -> CLK_B1 , 
  pip INT_X14Y53 GCLK0 -> CLK_B0 , 
  pip INT_X14Y53 GCLK0 -> CLK_B1 , 
  pip INT_X15Y13 GCLK0 -> CLK_B1 , 
  pip INT_X15Y14 GCLK0 -> CLK_B1 , 
  pip INT_X15Y15 GCLK0 -> CLK_B1 , 
  pip INT_X15Y16 GCLK0 -> CLK_B1 , 
  pip INT_X15Y23 GCLK0 -> CLK_B0 , 
  pip INT_X15Y23 GCLK0 -> CLK_B1 , 
  pip INT_X15Y29 GCLK0 -> CLK_B0 , 
  pip INT_X15Y29 GCLK0 -> CLK_B1 , 
  pip INT_X15Y30 GCLK0 -> CLK_B0 , 
  pip INT_X15Y30 GCLK0 -> CLK_B1 , 
  pip INT_X15Y31 GCLK0 -> CLK_B1 , 
  pip INT_X15Y32 GCLK0 -> CLK_B1 , 
  pip INT_X15Y34 GCLK0 -> CLK_B0 , 
  pip INT_X15Y36 GCLK0 -> CLK_B1 , 
  pip INT_X15Y38 GCLK0 -> CLK_B1 , 
  pip INT_X15Y39 GCLK0 -> CLK_B1 , 
  pip INT_X15Y40 GCLK0 -> CLK_B0 , 
  pip INT_X15Y40 GCLK0 -> CLK_B1 , 
  pip INT_X15Y41 GCLK0 -> CLK_B1 , 
  pip INT_X15Y42 GCLK0 -> CLK_B1 , 
  pip INT_X15Y43 GCLK0 -> CLK_B1 , 
  pip INT_X15Y44 GCLK0 -> CLK_B1 , 
  pip INT_X15Y48 GCLK0 -> CLK_B1 , 
  pip INT_X15Y49 GCLK0 -> CLK_B1 , 
  pip INT_X15Y50 GCLK0 -> CLK_B0 , 
  pip INT_X15Y52 GCLK0 -> CLK_B0 , 
  pip INT_X15Y52 GCLK0 -> CLK_B1 , 
  pip INT_X15Y53 GCLK0 -> CLK_B0 , 
  pip INT_X15Y54 GCLK0 -> CLK_B1 , 
  pip INT_X16Y28 GCLK0 -> CLK_B1 , 
  pip INT_X16Y29 GCLK0 -> CLK_B0 , 
  pip INT_X16Y30 GCLK0 -> CLK_B0 , 
  pip INT_X16Y30 GCLK0 -> CLK_B1 , 
  pip INT_X16Y33 GCLK0 -> CLK_B0 , 
  pip INT_X16Y33 GCLK0 -> CLK_B1 , 
  pip INT_X16Y35 GCLK0 -> CLK_B1 , 
  pip INT_X16Y37 GCLK0 -> CLK_B0 , 
  pip INT_X16Y39 GCLK0 -> CLK_B0 , 
  pip INT_X16Y39 GCLK0 -> CLK_B1 , 
  pip INT_X16Y42 GCLK0 -> CLK_B0 , 
  pip INT_X16Y43 GCLK0 -> CLK_B0 , 
  pip INT_X16Y44 GCLK0 -> CLK_B0 , 
  pip INT_X16Y46 GCLK0 -> CLK_B1 , 
  pip INT_X16Y47 GCLK0 -> CLK_B0 , 
  pip INT_X16Y48 GCLK0 -> CLK_B0 , 
  pip INT_X16Y48 GCLK0 -> CLK_B1 , 
  pip INT_X16Y53 GCLK0 -> CLK_B0 , 
  pip INT_X16Y54 GCLK0 -> CLK_B0 , 
  pip INT_X16Y54 GCLK0 -> CLK_B1 , 
  pip INT_X16Y60 GCLK0 -> CLK_B0 , 
  pip INT_X16Y60 GCLK0 -> CLK_B1 , 
  pip INT_X18Y35 GCLK0 -> CLK_B1 , 
  pip INT_X18Y36 GCLK0 -> CLK_B0 , 
  pip INT_X18Y36 GCLK0 -> CLK_B1 , 
  pip INT_X18Y38 GCLK0 -> CLK_B1 , 
  pip INT_X18Y39 GCLK0 -> CLK_B1 , 
  pip INT_X18Y40 GCLK0 -> CLK_B1 , 
  pip INT_X18Y43 GCLK0 -> CLK_B1 , 
  pip INT_X18Y45 GCLK0 -> CLK_B0 , 
  pip INT_X18Y47 GCLK0 -> CLK_B0 , 
  pip INT_X18Y48 GCLK0 -> CLK_B0 , 
  pip INT_X18Y49 GCLK0 -> CLK_B0 , 
  pip INT_X18Y50 GCLK0 -> CLK_B0 , 
  pip INT_X18Y50 GCLK0 -> CLK_B1 , 
  pip INT_X18Y51 GCLK0 -> CLK_B0 , 
  pip INT_X18Y51 GCLK0 -> CLK_B1 , 
  pip INT_X18Y52 GCLK0 -> CLK_B1 , 
  pip INT_X18Y53 GCLK0 -> CLK_B0 , 
  pip INT_X18Y53 GCLK0 -> CLK_B1 , 
  pip INT_X18Y58 GCLK0 -> CLK_B0 , 
  pip INT_X18Y74 GCLK0 -> CLK_B0 , 
  pip INT_X18Y74 GCLK0 -> CLK_B1 , 
  pip INT_X18Y76 GCLK0 -> CLK_B0 , 
  pip INT_X18Y76 GCLK0 -> CLK_B1 , 
  pip INT_X19Y33 GCLK0 -> CLK_B0 , 
  pip INT_X19Y35 GCLK0 -> CLK_B0 , 
  pip INT_X19Y35 GCLK0 -> CLK_B1 , 
  pip INT_X19Y36 GCLK0 -> CLK_B0 , 
  pip INT_X19Y36 GCLK0 -> CLK_B1 , 
  pip INT_X19Y37 GCLK0 -> CLK_B0 , 
  pip INT_X19Y37 GCLK0 -> CLK_B1 , 
  pip INT_X19Y46 GCLK0 -> CLK_B1 , 
  pip INT_X19Y47 GCLK0 -> CLK_B0 , 
  pip INT_X19Y47 GCLK0 -> CLK_B1 , 
  pip INT_X19Y48 GCLK0 -> CLK_B0 , 
  pip INT_X19Y48 GCLK0 -> CLK_B1 , 
  pip INT_X19Y52 GCLK0 -> CLK_B0 , 
  pip INT_X19Y53 GCLK0 -> CLK_B0 , 
  pip INT_X19Y54 GCLK0 -> CLK_B0 , 
  pip INT_X19Y54 GCLK0 -> CLK_B1 , 
  pip INT_X19Y73 GCLK0 -> CLK_B0 , 
  pip INT_X19Y73 GCLK0 -> CLK_B1 , 
  pip INT_X19Y74 GCLK0 -> CLK_B0 , 
  pip INT_X19Y74 GCLK0 -> CLK_B1 , 
  pip INT_X20Y27 GCLK0 -> CLK_B0 , 
  pip INT_X20Y28 GCLK0 -> CLK_B0 , 
  pip INT_X20Y28 GCLK0 -> CLK_B1 , 
  pip INT_X20Y30 GCLK0 -> CLK_B1 , 
  pip INT_X20Y33 GCLK0 -> CLK_B1 , 
  pip INT_X20Y35 GCLK0 -> CLK_B1 , 
  pip INT_X20Y36 GCLK0 -> CLK_B1 , 
  pip INT_X20Y37 GCLK0 -> CLK_B0 , 
  pip INT_X20Y37 GCLK0 -> CLK_B1 , 
  pip INT_X20Y38 GCLK0 -> CLK_B1 , 
  pip INT_X20Y41 GCLK0 -> CLK_B0 , 
  pip INT_X20Y41 GCLK0 -> CLK_B1 , 
  pip INT_X20Y42 GCLK0 -> CLK_B1 , 
  pip INT_X20Y43 GCLK0 -> CLK_B0 , 
  pip INT_X20Y44 GCLK0 -> CLK_B0 , 
  pip INT_X20Y45 GCLK0 -> CLK_B1 , 
  pip INT_X20Y46 GCLK0 -> CLK_B0 , 
  pip INT_X20Y46 GCLK0 -> CLK_B1 , 
  pip INT_X20Y47 GCLK0 -> CLK_B0 , 
  pip INT_X20Y48 GCLK0 -> CLK_B0 , 
  pip INT_X20Y49 GCLK0 -> CLK_B1 , 
  pip INT_X20Y53 GCLK0 -> CLK_B0 , 
  pip INT_X20Y54 GCLK0 -> CLK_B0 , 
  pip INT_X20Y55 GCLK0 -> CLK_B1 , 
  pip INT_X20Y56 GCLK0 -> CLK_B0 , 
  pip INT_X20Y56 GCLK0 -> CLK_B1 , 
  pip INT_X20Y57 GCLK0 -> CLK_B1 , 
  pip INT_X20Y58 GCLK0 -> CLK_B1 , 
  pip INT_X21Y34 GCLK0 -> CLK_B1 , 
  pip INT_X21Y39 GCLK0 -> CLK_B0 , 
  pip INT_X21Y42 GCLK0 -> CLK_B0 , 
  pip INT_X21Y43 GCLK0 -> CLK_B0 , 
  pip INT_X21Y45 GCLK0 -> CLK_B1 , 
  pip INT_X21Y48 GCLK0 -> CLK_B0 , 
  pip INT_X21Y50 GCLK0 -> CLK_B0 , 
  pip INT_X21Y50 GCLK0 -> CLK_B1 , 
  pip INT_X21Y51 GCLK0 -> CLK_B0 , 
  pip INT_X21Y52 GCLK0 -> CLK_B0 , 
  pip INT_X21Y53 GCLK0 -> CLK_B1 , 
  pip INT_X22Y17 GCLK0 -> CLK_B1 , 
  pip INT_X22Y24 GCLK0 -> CLK_B1 , 
  pip INT_X22Y25 GCLK0 -> CLK_B1 , 
  pip INT_X22Y26 GCLK0 -> CLK_B1 , 
  pip INT_X22Y37 GCLK0 -> CLK_B0 , 
  pip INT_X22Y41 GCLK0 -> CLK_B0 , 
  pip INT_X22Y43 GCLK0 -> CLK_B0 , 
  pip INT_X22Y43 GCLK0 -> CLK_B1 , 
  pip INT_X22Y47 GCLK0 -> CLK_B0 , 
  pip INT_X22Y47 GCLK0 -> CLK_B1 , 
  pip INT_X22Y48 GCLK0 -> CLK_B1 , 
  pip INT_X22Y49 GCLK0 -> CLK_B1 , 
  pip INT_X22Y52 GCLK0 -> CLK_B1 , 
  pip INT_X22Y53 GCLK0 -> CLK_B0 , 
  pip INT_X22Y53 GCLK0 -> CLK_B1 , 
  pip INT_X23Y26 GCLK0 -> CLK_B1 , 
  pip INT_X23Y27 GCLK0 -> CLK_B1 , 
  pip INT_X23Y29 GCLK0 -> CLK_B0 , 
  pip INT_X23Y32 GCLK0 -> CLK_B0 , 
  pip INT_X23Y32 GCLK0 -> CLK_B1 , 
  pip INT_X23Y35 GCLK0 -> CLK_B0 , 
  pip INT_X23Y4 GCLK0 -> CLK_B1 , 
  pip INT_X23Y46 GCLK0 -> CLK_B0 , 
  pip INT_X23Y47 GCLK0 -> CLK_B0 , 
  pip INT_X23Y49 GCLK0 -> CLK_B1 , 
  pip INT_X23Y5 GCLK0 -> CLK_B1 , 
  pip INT_X23Y52 GCLK0 -> CLK_B1 , 
  pip INT_X23Y6 GCLK0 -> CLK_B1 , 
  pip INT_X23Y63 GCLK0 -> CLK_B0 , 
  pip INT_X23Y7 GCLK0 -> CLK_B1 , 
  pip INT_X23Y72 GCLK0 -> CLK_B0 , 
  pip INT_X23Y72 GCLK0 -> CLK_B1 , 
  pip INT_X24Y24 GCLK0 -> CLK_B0 , 
  pip INT_X24Y24 GCLK0 -> CLK_B1 , 
  pip INT_X24Y26 GCLK0 -> CLK_B0 , 
  pip INT_X24Y27 GCLK0 -> CLK_B0 , 
  pip INT_X24Y27 GCLK0 -> CLK_B1 , 
  pip INT_X24Y29 GCLK0 -> CLK_B0 , 
  pip INT_X24Y30 GCLK0 -> CLK_B1 , 
  pip INT_X24Y32 GCLK0 -> CLK_B1 , 
  pip INT_X24Y33 GCLK0 -> CLK_B0 , 
  pip INT_X24Y33 GCLK0 -> CLK_B1 , 
  pip INT_X24Y34 GCLK0 -> CLK_B0 , 
  pip INT_X24Y34 GCLK0 -> CLK_B1 , 
  pip INT_X24Y35 GCLK0 -> CLK_B0 , 
  pip INT_X24Y35 GCLK0 -> CLK_B1 , 
  pip INT_X24Y36 GCLK0 -> CLK_B0 , 
  pip INT_X24Y37 GCLK0 -> CLK_B0 , 
  pip INT_X24Y37 GCLK0 -> CLK_B1 , 
  pip INT_X24Y43 GCLK0 -> CLK_B0 , 
  pip INT_X24Y44 GCLK0 -> CLK_B1 , 
  pip INT_X24Y45 GCLK0 -> CLK_B1 , 
  pip INT_X24Y63 GCLK0 -> CLK_B0 , 
  pip INT_X25Y13 GCLK0 -> CLK_B0 , 
  pip INT_X25Y16 GCLK0 -> CLK_B0 , 
  pip INT_X25Y21 GCLK0 -> CLK_B0 , 
  pip INT_X25Y21 GCLK0 -> CLK_B1 , 
  pip INT_X25Y25 GCLK0 -> CLK_B0 , 
  pip INT_X25Y25 GCLK0 -> CLK_B1 , 
  pip INT_X25Y26 GCLK0 -> CLK_B0 , 
  pip INT_X25Y27 GCLK0 -> CLK_B0 , 
  pip INT_X25Y30 GCLK0 -> CLK_B0 , 
  pip INT_X25Y36 GCLK0 -> CLK_B0 , 
  pip INT_X25Y37 GCLK0 -> CLK_B0 , 
  pip INT_X25Y40 GCLK0 -> CLK_B0 , 
  pip INT_X25Y40 GCLK0 -> CLK_B1 , 
  pip INT_X25Y56 GCLK0 -> CLK_B1 , 
  pip INT_X25Y57 GCLK0 -> CLK_B1 , 
  pip INT_X25Y58 GCLK0 -> CLK_B1 , 
  pip INT_X25Y63 GCLK0 -> CLK_B0 , 
  pip INT_X25Y63 GCLK0 -> CLK_B1 , 
  pip INT_X26Y55 GCLK0 -> CLK_B0 , 
  pip INT_X26Y56 GCLK0 -> CLK_B0 , 
  pip INT_X27Y20 GCLK0 -> CLK_B1 , 
  pip INT_X27Y22 GCLK0 -> CLK_B1 , 
  pip INT_X27Y27 GCLK0 -> CLK_B0 , 
  pip INT_X27Y27 GCLK0 -> CLK_B1 , 
  pip INT_X27Y28 GCLK0 -> CLK_B0 , 
  pip INT_X27Y28 GCLK0 -> CLK_B1 , 
  pip INT_X27Y29 GCLK0 -> CLK_B0 , 
  pip INT_X27Y29 GCLK0 -> CLK_B1 , 
  pip INT_X27Y36 GCLK0 -> CLK_B1 , 
  pip INT_X27Y41 GCLK0 -> CLK_B1 , 
  pip INT_X27Y56 GCLK0 -> CLK_B1 , 
  pip INT_X27Y57 GCLK0 -> CLK_B1 , 
  pip INT_X27Y58 GCLK0 -> CLK_B1 , 
  pip INT_X27Y59 GCLK0 -> CLK_B1 , 
  pip INT_X27Y60 GCLK0 -> CLK_B1 , 
  pip INT_X27Y63 GCLK0 -> CLK_B0 , 
  pip INT_X27Y63 GCLK0 -> CLK_B1 , 
  pip INT_X28Y20 GCLK0 -> CLK_B1 , 
  pip INT_X28Y22 GCLK0 -> CLK_B1 , 
  pip INT_X28Y27 GCLK0 -> CLK_B0 , 
  pip INT_X28Y27 GCLK0 -> CLK_B1 , 
  pip INT_X28Y40 GCLK0 -> CLK_B0 , 
  pip INT_X28Y40 GCLK0 -> CLK_B1 , 
  pip INT_X29Y12 GCLK0 -> CLK_B1 , 
  pip INT_X29Y20 GCLK0 -> CLK_B0 , 
  pip INT_X29Y20 GCLK0 -> CLK_B1 , 
  pip INT_X29Y22 GCLK0 -> CLK_B1 , 
  pip INT_X29Y24 GCLK0 -> CLK_B1 , 
  pip INT_X29Y27 GCLK0 -> CLK_B1 , 
  pip INT_X29Y28 GCLK0 -> CLK_B1 , 
  pip INT_X29Y37 GCLK0 -> CLK_B0 , 
  pip INT_X29Y37 GCLK0 -> CLK_B1 , 
  pip INT_X2Y25 GCLK0 -> CLK_B1 , 
  pip INT_X2Y26 GCLK0 -> CLK_B1 , 
  pip INT_X2Y27 GCLK0 -> CLK_B1 , 
  pip INT_X2Y28 GCLK0 -> CLK_B1 , 
  pip INT_X2Y29 GCLK0 -> CLK_B1 , 
  pip INT_X2Y30 GCLK0 -> CLK_B1 , 
  pip INT_X30Y11 GCLK0 -> CLK_B1 , 
  pip INT_X30Y25 GCLK0 -> CLK_B0 , 
  pip INT_X30Y26 GCLK0 -> CLK_B0 , 
  pip INT_X30Y26 GCLK0 -> CLK_B1 , 
  pip INT_X30Y27 GCLK0 -> CLK_B0 , 
  pip INT_X30Y27 GCLK0 -> CLK_B1 , 
  pip INT_X30Y28 GCLK0 -> CLK_B0 , 
  pip INT_X30Y28 GCLK0 -> CLK_B1 , 
  pip INT_X30Y29 GCLK0 -> CLK_B1 , 
  pip INT_X30Y30 GCLK0 -> CLK_B1 , 
  pip INT_X30Y31 GCLK0 -> CLK_B1 , 
  pip INT_X30Y32 GCLK0 -> CLK_B0 , 
  pip INT_X30Y32 GCLK0 -> CLK_B1 , 
  pip INT_X30Y33 GCLK0 -> CLK_B1 , 
  pip INT_X30Y34 GCLK0 -> CLK_B0 , 
  pip INT_X30Y34 GCLK0 -> CLK_B1 , 
  pip INT_X3Y28 GCLK0 -> CLK_B0 , 
  pip INT_X3Y28 GCLK0 -> CLK_B1 , 
  pip INT_X3Y45 GCLK0 -> CLK_B1 , 
  pip INT_X3Y46 GCLK0 -> CLK_B1 , 
  pip INT_X3Y52 GCLK0 -> CLK_B1 , 
  pip INT_X3Y53 GCLK0 -> CLK_B1 , 
  pip INT_X4Y29 GCLK0 -> CLK_B0 , 
  pip INT_X4Y29 GCLK0 -> CLK_B1 , 
  pip INT_X4Y52 GCLK0 -> CLK_B0 , 
  pip INT_X4Y52 GCLK0 -> CLK_B1 , 
  pip INT_X4Y53 GCLK0 -> CLK_B0 , 
  pip INT_X4Y54 GCLK0 -> CLK_B0 , 
  pip INT_X4Y55 GCLK0 -> CLK_B0 , 
  pip INT_X4Y57 GCLK0 -> CLK_B0 , 
  pip INT_X4Y60 GCLK0 -> CLK_B0 , 
  pip INT_X5Y45 GCLK0 -> CLK_B0 , 
  pip INT_X5Y45 GCLK0 -> CLK_B1 , 
  pip INT_X5Y46 GCLK0 -> CLK_B0 , 
  pip INT_X5Y46 GCLK0 -> CLK_B1 , 
  pip INT_X6Y51 GCLK0 -> CLK_B0 , 
  pip INT_X6Y52 GCLK0 -> CLK_B0 , 
  pip INT_X6Y54 GCLK0 -> CLK_B0 , 
  pip INT_X6Y54 GCLK0 -> CLK_B1 , 
  pip INT_X6Y56 GCLK0 -> CLK_B1 , 
  pip INT_X6Y6 GCLK0 -> CLK_B0 , 
  pip INT_X6Y6 GCLK0 -> CLK_B1 , 
  pip INT_X6Y62 GCLK0 -> CLK_B0 , 
  pip INT_X6Y62 GCLK0 -> CLK_B1 , 
  pip INT_X6Y63 GCLK0 -> CLK_B0 , 
  pip INT_X6Y63 GCLK0 -> CLK_B1 , 
  pip INT_X6Y7 GCLK0 -> CLK_B1 , 
  pip INT_X7Y50 GCLK0 -> CLK_B0 , 
  pip INT_X7Y52 GCLK0 -> CLK_B0 , 
  pip INT_X7Y52 GCLK0 -> CLK_B1 , 
  pip INT_X7Y53 GCLK0 -> CLK_B1 , 
  pip INT_X7Y54 GCLK0 -> CLK_B0 , 
  pip INT_X7Y56 GCLK0 -> CLK_B0 , 
  pip INT_X7Y56 GCLK0 -> CLK_B1 , 
  pip INT_X7Y58 GCLK0 -> CLK_B1 , 
  pip INT_X7Y59 GCLK0 -> CLK_B0 , 
  pip INT_X7Y59 GCLK0 -> CLK_B1 , 
  pip INT_X7Y60 GCLK0 -> CLK_B0 , 
  pip INT_X7Y62 GCLK0 -> CLK_B0 , 
  pip INT_X7Y63 GCLK0 -> CLK_B0 , 
  pip INT_X7Y63 GCLK0 -> CLK_B1 , 
  pip INT_X7Y64 GCLK0 -> CLK_B0 , 
  pip INT_X7Y7 GCLK0 -> CLK_B1 , 
  pip INT_X7Y8 GCLK0 -> CLK_B1 , 
  pip INT_X9Y3 GCLK0 -> CLK_B0 , 
  pip INT_X9Y57 GCLK0 -> CLK_B0 , 
  pip INT_X9Y61 GCLK0 -> CLK_B0 , 
  pip INT_X9Y61 GCLK0 -> CLK_B1 , 
  ;
net "clk_IBUF1" , 
  outpin "clk" I ,
  inpin "clk_IBUF_BUFG" I0 ,
  inpin "timer_0/iclk1" D2 ,
  inpin "timer_1/iclk1" B4 ,
  pip CLBLL_X10Y67 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X11Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_MUXED_IN_CLKB_P0 -> CLK_BUFGMUX_PREMUX0_CLK0 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_PREMUX0_CLK0 -> CLK_BUFGMUX_CLKP0_0 , 
  pip CLK_IOB_B_X17Y30 CLK_IOB_CLK_BUF3 -> CLK_IOB_MUXED_CLKOUT0 , 
  pip CLK_IOB_B_X17Y30 CLK_IOB_PAD_CLK3 -> CLK_IOB_CLK_BUF3 , 
  pip INT_INTERFACE_X17Y33 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X10Y67 WN2END1 -> IMUX_B37 , 
  pip INT_X11Y52 WS2MID1 -> IMUX_B43 , 
  pip INT_X11Y66 WN5END1 -> WN2BEG1 , 
  pip INT_X12Y52 WL5END1 -> WS2BEG1 , 
  pip INT_X14Y64 WL5MID1 -> WN5BEG1 , 
  pip INT_X17Y33 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X17Y34 NW2MID2 -> LV0 , 
  pip INT_X17Y52 LV0 =- LV18 , 
  pip INT_X17Y52 LV18 -> WL5BEG1 , 
  pip INT_X17Y64 LV12 -> WL5BEG1 , 
  pip IOI_X17Y33 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y33_ILOGIC_X1Y67" D -> O
  pip IOI_X17Y33 IOI_I0 -> IOI_I_2GCLK0 , 
  pip IOI_X17Y33 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y33 IOI_IBUF0 -> IOI_D0 , 
  ;
net "edges_detected<0>" , 
  outpin "edges_detected<3>" AQ ,
  inpin "int_ext_ready<3>" A4 ,
  pip CLBLL_X25Y16 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y24 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X24Y22 NW2END0 -> NR2BEG0 , 
  pip INT_X24Y24 NR2END0 -> IMUX_B25 , 
  pip INT_X25Y16 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X25Y21 NL5END0 -> NW2BEG0 , 
  ;
net "edges_detected<10>" , 
  outpin "edges_detected<11>" CQ ,
  inpin "int_ext_ready<11>" C5 ,
  pip CLBLL_X16Y47 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y48 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X16Y47 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X16Y48 NW2MID1 -> IMUX_B9 , 
  ;
net "edges_detected<11>" , 
  outpin "edges_detected<11>" DQ ,
  inpin "int_ext_ready<11>" D1 ,
  pip CLBLL_X16Y47 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X16Y48 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X16Y47 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X16Y48 WL2BEG0 -> IMUX_B42 , 
  ;
net "edges_detected<12>" , 
  outpin "edges_detected<15>" AQ ,
  inpin "int_ext_ready<15>" A6 ,
  pip CLBLL_X4Y60 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X7Y58 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X4Y60 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X7Y58 SR2END0 -> IMUX_B24 , 
  pip INT_X7Y60 ER5MID0 -> SR2BEG0 , 
  ;
net "edges_detected<13>" , 
  outpin "edges_detected<15>" BQ ,
  inpin "int_ext_ready<15>" B6 ,
  pip CLBLL_X4Y60 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X7Y58 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X4Y60 LOGIC_OUTS1 -> ES5BEG0 , 
  pip INT_X7Y58 ES5END0 -> SR2BEG0 , 
  pip INT_X7Y58 SR2BEG0 -> IMUX_B12 , 
  ;
net "edges_detected<14>" , 
  outpin "edges_detected<15>" CQ ,
  inpin "int_ext_ready<15>" C5 ,
  pip CLBLL_X4Y60 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X7Y58 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X4Y60 LOGIC_OUTS2 -> ES5BEG1 , 
  pip INT_X7Y58 EL2BEG1 -> IMUX_B33 , 
  pip INT_X7Y58 ES5END1 -> EL2BEG1 , 
  ;
net "edges_detected<15>" , 
  outpin "edges_detected<15>" DQ ,
  inpin "int_ext_ready<15>" D6 ,
  pip CLBLL_X4Y60 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X7Y58 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X4Y60 LOGIC_OUTS3 -> ES5BEG2 , 
  pip INT_X7Y58 EL2BEG2 -> IMUX_B23 , 
  pip INT_X7Y58 ES5END2 -> EL2BEG2 , 
  ;
net "edges_detected<16>" , 
  outpin "edges_detected<19>" AQ ,
  inpin "int_ext_ready<3>" A5 ,
  pip CLBLM_X24Y24 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y24 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X24Y24 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X24Y24 WL2BEG1 -> IMUX_B26 , 
  ;
net "edges_detected<17>" , 
  outpin "edges_detected<19>" BQ ,
  inpin "int_ext_ready<3>" B2 ,
  pip CLBLM_X24Y24 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y24 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X24Y24 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X24Y24 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X24Y24 LOGIC_OUTS1 -> BYP5 , 
  ;
net "edges_detected<18>" , 
  outpin "edges_detected<19>" CQ ,
  inpin "int_ext_ready<3>" C3 ,
  pip CLBLM_X24Y24 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y24 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X24Y24 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X24Y24 BYP_BOUNCE6 -> IMUX_B32 , 
  pip INT_X24Y24 LOGIC_OUTS2 -> BYP6 , 
  ;
net "edges_detected<19>" , 
  outpin "edges_detected<19>" DQ ,
  inpin "int_ext_ready<3>" D4 ,
  pip CLBLM_X24Y24 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y24 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X24Y24 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X24Y24 WR2BEG1 -> IMUX_B22 , 
  ;
net "edges_detected<1>" , 
  outpin "edges_detected<3>" BQ ,
  inpin "int_ext_ready<3>" B3 ,
  pip CLBLL_X25Y16 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y24 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X23Y19 NW5END0 -> NR5BEG0 , 
  pip INT_X23Y24 NR5END0 -> ER2BEG1 , 
  pip INT_X24Y24 ER2MID1 -> IMUX_B15 , 
  pip INT_X25Y16 LOGIC_OUTS1 -> NW5BEG0 , 
  ;
net "edges_detected<20>" , 
  outpin "edges_detected<23>" AQ ,
  inpin "int_ext_ready<7>" A1 ,
  pip CLBLL_X23Y32 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X23Y32 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X23Y32 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X23Y32 NR2MID2 -> IMUX_B29 , 
  ;
net "edges_detected<21>" , 
  outpin "edges_detected<23>" BQ ,
  inpin "int_ext_ready<7>" B2 ,
  pip CLBLL_X23Y32 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X23Y32 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X23Y32 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X23Y32 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X23Y32 LOGIC_OUTS1 -> BYP5 , 
  ;
net "edges_detected<22>" , 
  outpin "edges_detected<23>" CQ ,
  inpin "int_ext_ready<7>" C5 ,
  pip CLBLL_X23Y32 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X23Y32 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X23Y32 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X23Y32 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X23Y32 LOGIC_OUTS2 -> BYP6 , 
  ;
net "edges_detected<23>" , 
  outpin "edges_detected<23>" DQ ,
  inpin "int_ext_ready<7>" D4 ,
  pip CLBLL_X23Y32 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X23Y32 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X23Y32 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X23Y32 WR2BEG1 -> IMUX_B22 , 
  ;
net "edges_detected<24>" , 
  outpin "edges_detected<27>" AQ ,
  inpin "int_ext_ready<11>" A1 ,
  pip CLBLL_X16Y48 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y48 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X16Y48 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X16Y48 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X16Y48 LOGIC_OUTS4 -> BYP5 , 
  ;
net "edges_detected<25>" , 
  outpin "edges_detected<27>" BQ ,
  inpin "int_ext_ready<11>" B1 ,
  pip CLBLL_X16Y48 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y48 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X16Y48 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X16Y48 NR2MID2 -> IMUX_B41 , 
  ;
net "edges_detected<26>" , 
  outpin "edges_detected<27>" CQ ,
  inpin "int_ext_ready<11>" C6 ,
  pip CLBLL_X16Y48 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X16Y48 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X16Y48 EL2BEG2 -> IMUX_B11 , 
  pip INT_X16Y48 LOGIC_OUTS6 -> EL2BEG2 , 
  ;
net "edges_detected<27>" , 
  outpin "edges_detected<27>" DQ ,
  inpin "int_ext_ready<11>" D5 ,
  pip CLBLL_X16Y48 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X16Y48 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X16Y48 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X16Y48 BYP_BOUNCE6 -> IMUX_B45 , 
  pip INT_X16Y48 LOGIC_OUTS7 -> BYP6 , 
  ;
net "edges_detected<28>" , 
  outpin "edges_detected<31>" AQ ,
  inpin "int_ext_ready<15>" A2 ,
  pip CLBLM_X7Y58 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X7Y59 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X7Y58 BYP_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X7Y59 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X7Y59 LOGIC_OUTS0 -> BYP0 , 
  ;
net "edges_detected<29>" , 
  outpin "edges_detected<31>" BQ ,
  inpin "int_ext_ready<15>" B3 ,
  pip CLBLM_X7Y58 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X7Y59 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X7Y58 SW2MID1 -> IMUX_B15 , 
  pip INT_X7Y59 LOGIC_OUTS1 -> SW2BEG1 , 
  ;
net "edges_detected<2>" , 
  outpin "edges_detected<3>" CQ ,
  inpin "int_ext_ready<3>" C5 ,
  pip CLBLL_X25Y16 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y24 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X24Y22 NW2END1 -> NR2BEG1 , 
  pip INT_X24Y24 NR2END1 -> IMUX_B33 , 
  pip INT_X25Y16 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X25Y21 NR5END1 -> NW2BEG1 , 
  ;
net "edges_detected<30>" , 
  outpin "edges_detected<31>" CQ ,
  inpin "int_ext_ready<15>" C3 ,
  pip CLBLM_X7Y58 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X7Y59 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X7Y58 SR2MID1 -> IMUX_B32 , 
  pip INT_X7Y59 LOGIC_OUTS2 -> SR2BEG1 , 
  ;
net "edges_detected<31>" , 
  outpin "edges_detected<31>" DQ ,
  inpin "int_ext_ready<15>" D3 ,
  pip CLBLM_X7Y58 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X7Y59 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X7Y58 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X7Y58 BYP_BOUNCE6 -> IMUX_B20 , 
  pip INT_X7Y58 SR2MID2 -> BYP6 , 
  pip INT_X7Y59 LOGIC_OUTS3 -> SR2BEG2 , 
  ;
net "edges_detected<3>" , 
  outpin "edges_detected<3>" DQ ,
  inpin "int_ext_ready<3>" D1 ,
  pip CLBLL_X25Y16 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y24 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X24Y24 NW2END_N2 -> IMUX_B18 , 
  pip INT_X25Y16 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X25Y21 NL5END2 -> NE2BEG2 , 
  pip INT_X25Y22 NE2MID2 -> NW2BEG2 , 
  ;
net "edges_detected<4>" , 
  outpin "edges_detected<7>" AQ ,
  inpin "int_ext_ready<7>" A4 ,
  pip CLBLL_X23Y29 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X23Y32 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X23Y29 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X23Y31 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X23Y31 NL2END1 -> CTRL3 , 
  pip INT_X23Y32 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  ;
net "edges_detected<5>" , 
  outpin "edges_detected<7>" BQ ,
  inpin "int_ext_ready<7>" B4 ,
  pip CLBLL_X23Y29 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X23Y32 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X23Y29 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X23Y31 NR2END0 -> NW2BEG0 , 
  pip INT_X23Y32 NW2MID0 -> IMUX_B13 , 
  ;
net "edges_detected<6>" , 
  outpin "edges_detected<7>" CQ ,
  inpin "int_ext_ready<7>" C4 ,
  pip CLBLL_X23Y29 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X23Y32 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X23Y29 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X23Y31 NR2END1 -> NE2BEG1 , 
  pip INT_X23Y32 NE2MID1 -> IMUX_B34 , 
  ;
net "edges_detected<7>" , 
  outpin "edges_detected<7>" DQ ,
  inpin "int_ext_ready<7>" D2 ,
  pip CLBLL_X23Y29 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X23Y32 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X23Y29 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X23Y32 NL2END0 -> IMUX_B19 , 
  ;
net "edges_detected<8>" , 
  outpin "edges_detected<11>" AQ ,
  inpin "int_ext_ready<11>" A5 ,
  pip CLBLL_X16Y47 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y48 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X16Y47 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X16Y48 NE2MID0 -> IMUX_B2 , 
  ;
net "edges_detected<9>" , 
  outpin "edges_detected<11>" BQ ,
  inpin "int_ext_ready<11>" B4 ,
  pip CLBLL_X16Y47 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y48 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X16Y47 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X16Y48 NR2MID0 -> IMUX_B37 , 
  ;
net "ext_int_mask<0>" , 
  outpin "ext_int_mask<3>" AQ ,
  inpin "ext_int_status<3>" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D4 ,
  pip CLBLL_X19Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y48 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y54 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X19Y47 SR2MID0 -> IMUX_B24 , 
  pip INT_X19Y48 LOGIC_OUTS0 -> EN5BEG0 , 
  pip INT_X19Y48 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X20Y54 NW2END1 -> IMUX_B22 , 
  pip INT_X21Y53 NW2END1 -> NW2BEG1 , 
  pip INT_X22Y50 EN5END0 -> NL2BEG1 , 
  pip INT_X22Y52 NL2END1 -> NW2BEG1 , 
  ;
net "ext_int_mask<10>" , 
  outpin "ext_int_mask<11>" CQ ,
  inpin "ext_int_status<11>" C1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B2 ,
  pip CLBLM_X18Y49 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X18Y51 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X18Y49 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y49 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X18Y49 SR2END2 -> BYP2 , 
  pip INT_X18Y49 SR2END2 -> IMUX_B16 , 
  pip INT_X18Y51 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "ext_int_mask<11>" , 
  outpin "ext_int_mask<11>" DQ ,
  inpin "ext_int_status<11>" D3 ,
  inpin "in_port_reg<3>" B6 ,
  pip CLBLM_X15Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y49 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y51 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_SW2END_B1 -> INT_BUFS_SW2END1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_SW2END1 -> INT_BUFS_SW2END_B1 , 
  pip INT_X15Y48 WR2END0 -> IMUX_B12 , 
  pip INT_X17Y48 SW2END1 -> WR2BEG0 , 
  pip INT_X18Y49 SR2END1 -> IMUX_B44 , 
  pip INT_X18Y49 SR2END1 -> SW2BEG1 , 
  pip INT_X18Y51 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "ext_int_mask<12>" , 
  outpin "ext_int_mask<15>" AQ ,
  inpin "ext_int_status<15>" A5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D1 ,
  pip CLBLL_X14Y53 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X14Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X14Y53 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X14Y53 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X14Y53 EL2BEG0 -> BYP1 , 
  pip INT_X14Y53 LOGIC_OUTS0 -> EL2BEG0 , 
  pip INT_X15Y53 EL2MID0 -> ES2BEG0 , 
  pip INT_X16Y52 ES2END0 -> IMUX_B42 , 
  ;
net "ext_int_mask<13>" , 
  outpin "ext_int_mask<15>" BQ ,
  inpin "ext_int_status<15>" B2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D6 ,
  pip CLBLL_X14Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X14Y53 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X14Y53 CTRL_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X14Y53 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X14Y54 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X14Y54 NE2MID0 -> CTRL0 , 
  pip INT_X15Y54 NE2END0 -> EN2BEG0 , 
  pip INT_X16Y53 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X16Y54 EN2MID0 -> FAN0 , 
  pip INT_X16Y54 FAN0 -> FAN_BOUNCE0 , 
  ;
net "ext_int_mask<14>" , 
  outpin "ext_int_mask<15>" CQ ,
  inpin "ext_int_status<15>" C1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D3 ,
  pip CLBLL_X14Y49 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X14Y53 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X14Y53 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X14Y49 SR2MID1 -> IMUX_B20 , 
  pip INT_X14Y50 SW2MID1 -> SR2BEG1 , 
  pip INT_X14Y51 SL2END1 -> SW2BEG1 , 
  pip INT_X14Y52 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X14Y52 SE2MID2 -> BYP3 , 
  pip INT_X14Y53 BYP_BOUNCE_N3 -> IMUX_B30 , 
  pip INT_X14Y53 LOGIC_OUTS2 -> SE2BEG2 , 
  pip INT_X14Y53 LOGIC_OUTS2 -> SL2BEG1 , 
  ;
net "ext_int_mask<15>" , 
  outpin "ext_int_mask<15>" DQ ,
  inpin "ext_int_status<15>" D6 ,
  inpin "in_port_reg<7>" A1 ,
  pip CLBLL_X14Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y48 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y48 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X13Y48 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X13Y48 WR2MID1 -> CTRL1 , 
  pip INT_X14Y48 SR5END2 -> WR2BEG1 , 
  pip INT_X14Y53 EL2BEG2 -> IMUX_B23 , 
  pip INT_X14Y53 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X14Y53 LOGIC_OUTS3 -> SR5BEG2 , 
  ;
net "ext_int_mask<1>" , 
  outpin "ext_int_mask<3>" BQ ,
  inpin "ext_int_status<3>" B5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D2 ,
  pip CLBLL_X19Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y48 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y53 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X19Y47 SE2MID1 -> IMUX_B14 , 
  pip INT_X19Y48 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X19Y48 LOGIC_OUTS1 -> SE2BEG1 , 
  pip INT_X19Y51 NE5MID0 -> NR2BEG0 , 
  pip INT_X19Y53 NR2END0 -> IMUX_B19 , 
  ;
net "ext_int_mask<2>" , 
  outpin "ext_int_mask<3>" CQ ,
  inpin "ext_int_status<3>" C6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C6 ,
  pip CLBLL_X19Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X19Y48 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X18Y49 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y49 FAN_BOUNCE5 -> IMUX_B35 , 
  pip INT_X18Y49 WN2END2 -> FAN5 , 
  pip INT_X19Y47 SW2MID2 -> IMUX_B35 , 
  pip INT_X19Y48 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X19Y48 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "ext_int_mask<3>" , 
  outpin "ext_int_mask<3>" DQ ,
  inpin "ext_int_status<3>" D3 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D2 ,
  pip CLBLL_X19Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y48 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B19 -> M_D2 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X15Y47 WS2MID1 -> IMUX_B19 , 
  pip INT_X16Y47 WS2END1 -> WS2BEG1 , 
  pip INT_X17Y48 WR2END1 -> WS2BEG1 , 
  pip INT_X19Y47 SL2MID1 -> IMUX_B20 , 
  pip INT_X19Y48 LOGIC_OUTS3 -> SL2BEG1 , 
  pip INT_X19Y48 LOGIC_OUTS3 -> WR2BEG1 , 
  ;
net "ext_int_mask<4>" , 
  outpin "ext_int_mask<7>" AQ ,
  inpin "ext_int_status<6>" A6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B5 ,
  pip CLBLL_X16Y52 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y47 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WN2MID_B1 -> INT_BUFS_WN2MID1 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WN2MID1 -> INT_BUFS_WN2MID_B1 , 
  pip INT_X16Y52 WS2END1 -> IMUX_B38 , 
  pip INT_X17Y53 WN2MID1 -> WS2BEG1 , 
  pip INT_X18Y47 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X18Y47 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X18Y52 NL5END0 -> NE2BEG0 , 
  pip INT_X18Y53 NE2MID0 -> WN2BEG1 , 
  pip INT_X19Y47 EN2MID0 -> IMUX_B0 , 
  ;
net "ext_int_mask<5>" , 
  outpin "ext_int_mask<7>" BQ ,
  inpin "ext_int_status<6>" B1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X18Y47 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_NW2END_B1 -> INT_BUFS_NW2END1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_NW2END1 -> INT_BUFS_NW2END_B1 , 
  pip INT_X16Y51 WN2END2 -> NR2BEG1 , 
  pip INT_X16Y53 NR2END1 -> IMUX_B15 , 
  pip INT_X17Y50 NW2END1 -> WN2BEG2 , 
  pip INT_X18Y47 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X18Y47 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X18Y49 NL2END1 -> NW2BEG1 , 
  pip INT_X19Y47 ER2MID1 -> FAN5 , 
  pip INT_X19Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y47 FAN_BOUNCE5 -> IMUX_B41 , 
  ;
net "ext_int_mask<6>" , 
  outpin "ext_int_mask<7>" CQ ,
  inpin "ext_int_status<6>" C6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B1 ,
  pip CLBLL_X14Y49 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y47 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y47 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WN2MID_B2 -> INT_BUFS_WN2MID2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WN2MID2 -> INT_BUFS_WN2MID_B2 , 
  pip INT_X14Y49 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X14Y49 FAN_BOUNCE5 -> IMUX_B17 , 
  pip INT_X14Y49 WN2END2 -> FAN5 , 
  pip INT_X15Y48 WL2END2 -> WN2BEG2 , 
  pip INT_X17Y48 WN2END2 -> WL2BEG2 , 
  pip INT_X18Y47 LOGIC_OUTS2 -> EN2BEG1 , 
  pip INT_X18Y47 LOGIC_OUTS2 -> WN2BEG2 , 
  pip INT_X19Y47 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X19Y47 CTRL_BOUNCE1 -> IMUX_B11 , 
  pip INT_X19Y47 EN2MID1 -> CTRL1 , 
  ;
net "ext_int_mask<7>" , 
  outpin "ext_int_mask<7>" DQ ,
  inpin "ext_int_status<8>" B3 ,
  inpin "in_port_reg<7>" B5 ,
  pip CLBLM_X13Y48 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y47 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X18Y48 SITE_IMUX_B39 -> L_B3 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WR2MID_B1 -> INT_BUFS_WR2MID1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WR2MID1 -> INT_BUFS_WR2MID_B1 , 
  pip INT_X13Y48 WL2END1 -> IMUX_B14 , 
  pip INT_X15Y48 WN2END1 -> WL2BEG1 , 
  pip INT_X16Y47 WR2END1 -> WN2BEG1 , 
  pip INT_X18Y47 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X18Y47 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X18Y48 NR2MID1 -> IMUX_B39 , 
  ;
net "ext_int_mask<8>" , 
  outpin "ext_int_mask<11>" AQ ,
  inpin "ext_int_status<8>" C1 ,
  inpin "in_port_reg<0>" A5 ,
  pip CLBLM_X18Y48 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X18Y51 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y55 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X18Y48 SL2END0 -> IMUX_B6 , 
  pip INT_X18Y50 SE2MID1 -> SL2BEG0 , 
  pip INT_X18Y51 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X18Y51 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X20Y54 NE5END0 -> NE2BEG0 , 
  pip INT_X20Y55 NE2MID0 -> IMUX_B26 , 
  ;
net "ext_int_mask<9>" , 
  outpin "ext_int_mask<11>" BQ ,
  inpin "ext_int_status<11>" B2 ,
  inpin "in_port_reg<1>" A1 ,
  pip CLBLL_X19Y54 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X18Y51 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X18Y49 FAN_BOUNCE_S0 -> IMUX_B40 , 
  pip INT_X18Y50 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y50 SR2MID0 -> FAN0 , 
  pip INT_X18Y51 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X18Y51 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X19Y52 NE2END0 -> NL2BEG1 , 
  pip INT_X19Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y54 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X19Y54 NL2END1 -> FAN5 , 
  ;
net "ext_int_mask_15_not0001" , 
  outpin "N128" A ,
  inpin "ext_int_mask<11>" CE ,
  inpin "ext_int_mask<15>" CE ,
  pip CLBLL_X14Y53 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X15Y53 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N128" A -> AMUX
  pip CLBLM_X15Y53 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y53 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X18Y51 SITE_CTRL_B1 -> M_CE , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_EL2MID2 -> INT_BUFS_EL2MID_B2 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_EL2MID_B2 -> INT_BUFS_EL2MID2 , 
  pip INT_X14Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X14Y53 WR2MID1 -> CTRL0 , 
  pip INT_X15Y52 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X15Y53 LOGIC_OUTS20 -> WR2BEG1 , 
  pip INT_X16Y51 ES2END2 -> EL2BEG2 , 
  pip INT_X18Y51 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y51 EL2END2 -> FAN6 , 
  pip INT_X18Y51 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y51 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X18Y51 GFAN1 -> CTRL1 , 
  ;
net "ext_int_mask_7_not0001" , 
  outpin "ext_int_status<6>" D ,
  inpin "ext_int_mask<3>" CE ,
  inpin "ext_int_mask<7>" CE ,
  pip CLBLL_X19Y47 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X19Y48 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X18Y47 SITE_CTRL_B0 -> L_CE , 
  pip INT_X18Y47 CTRL0 -> CTRL_B0 , 
  pip INT_X18Y47 WR2MID1 -> CTRL0 , 
  pip INT_X19Y47 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X19Y47 LOGIC_OUTS11 -> WR2BEG1 , 
  pip INT_X19Y48 CTRL0 -> CTRL_B0 , 
  pip INT_X19Y48 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X19Y48 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X19Y48 NR2MID1 -> FAN4 , 
  ;
net "ext_int_slope<0>" , 
  outpin "ext_int_slope<3>" AQ ,
  inpin "in_port_reg<0>" B4 ,
  inpin "int_ext_ready<3>" A2 ,
  pip CLBLM_X20Y41 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y55 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y24 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X19Y23 LV0 -> EL5BEG2 , 
  pip INT_X19Y41 WN2END_S0 -> LV0 , 
  pip INT_X19Y41 WN2MID0 -> LV18 , 
  pip INT_X19Y56 SR5MID0 -> SE2BEG0 , 
  pip INT_X19Y59 LV18 -> SR5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X20Y55 SE2END0 -> IMUX_B13 , 
  pip INT_X22Y23 EL5MID2 -> EN2BEG2 , 
  pip INT_X23Y24 EN2END2 -> EN2BEG2 , 
  pip INT_X24Y24 EN2MID2 -> IMUX_B28 , 
  ;
net "ext_int_slope<10>" , 
  outpin "ext_int_slope<11>" CQ ,
  inpin "in_port_reg<2>" A1 ,
  inpin "int_ext_ready<11>" C3 ,
  pip CLBLL_X16Y48 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y50 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y52 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_SW2END_B1 -> INT_BUFS_SW2END1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_SW2END1 -> INT_BUFS_SW2END_B1 , 
  pip INT_X16Y48 WS2END1 -> IMUX_B8 , 
  pip INT_X17Y49 SW2END1 -> WS2BEG1 , 
  pip INT_X18Y50 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X18Y50 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X18Y50 SL2END1 -> CTRL1 , 
  pip INT_X18Y50 SL2END1 -> SW2BEG1 , 
  pip INT_X18Y52 LOGIC_OUTS6 -> SL2BEG1 , 
  ;
net "ext_int_slope<11>" , 
  outpin "ext_int_slope<11>" DQ ,
  inpin "in_port_reg<3>" B2 ,
  inpin "int_ext_ready<11>" D3 ,
  pip CLBLL_X16Y48 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X15Y48 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y52 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_SW5C_B2 -> INT_BUFS_SW5C2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_SW5C2 -> INT_BUFS_SW5C_B2 , 
  pip INT_X15Y48 WS2END2 -> IMUX_B16 , 
  pip INT_X16Y48 SL2MID1 -> IMUX_B44 , 
  pip INT_X16Y49 SW5END2 -> SL2BEG1 , 
  pip INT_X16Y49 SW5END2 -> WS2BEG2 , 
  pip INT_X18Y52 LOGIC_OUTS7 -> SW5BEG2 , 
  ;
net "ext_int_slope<12>" , 
  outpin "ext_int_slope<15>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D2 ,
  inpin "int_ext_ready<15>" A5 ,
  pip CLBLL_X16Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X13Y55 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X7Y58 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y55 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X13Y55 LOGIC_OUTS4 -> WR5BEG1 , 
  pip INT_X14Y54 ES2END0 -> SE2BEG0 , 
  pip INT_X15Y53 SE2END0 -> SE2BEG0 , 
  pip INT_X16Y52 SE2END0 -> IMUX_B43 , 
  pip INT_X7Y58 NW2END0 -> IMUX_B26 , 
  pip INT_X8Y55 WR5END1 -> NR2BEG0 , 
  pip INT_X8Y57 NR2END0 -> NW2BEG0 , 
  ;
net "ext_int_slope<13>" , 
  outpin "ext_int_slope<15>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D2 ,
  inpin "int_ext_ready<15>" B4 ,
  pip CLBLL_X16Y53 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X13Y55 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X7Y58 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X13Y55 LOGIC_OUTS5 -> ES5BEG0 , 
  pip INT_X13Y55 LOGIC_OUTS5 -> WL5BEG1 , 
  pip INT_X16Y53 EL2BEG0 -> IMUX_B19 , 
  pip INT_X16Y53 ES5END0 -> EL2BEG0 , 
  pip INT_X7Y56 WN2END1 -> NR2BEG0 , 
  pip INT_X7Y58 NR2END0 -> IMUX_B13 , 
  pip INT_X8Y55 WL5END1 -> WN2BEG1 , 
  ;
net "ext_int_slope<14>" , 
  outpin "ext_int_slope<15>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D6 ,
  inpin "int_ext_ready<15>" C1 ,
  pip CLBLL_X14Y49 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y55 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X7Y58 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X13Y50 SR5END2 -> SE2BEG2 , 
  pip INT_X13Y55 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X13Y55 LOGIC_OUTS6 -> WL5BEG_S0 , 
  pip INT_X14Y49 SE2END2 -> IMUX_B23 , 
  pip INT_X7Y58 WL2MID0 -> IMUX_B30 , 
  pip INT_X8Y56 WL5END0 -> NR2BEG_N2 , 
  pip INT_X8Y57 NR2END2 -> WL2BEG_S0 , 
  ;
net "ext_int_slope<15>" , 
  outpin "ext_int_slope<15>" DQ ,
  inpin "in_port_reg<7>" C2 ,
  inpin "int_ext_ready<15>" D5 ,
  pip CLBLM_X13Y48 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y55 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X7Y58 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X13Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y48 FAN_BOUNCE2 -> IMUX_B31 , 
  pip INT_X13Y48 SR2MID1 -> FAN2 , 
  pip INT_X13Y49 SW2MID1 -> SR2BEG1 , 
  pip INT_X13Y50 SR5END1 -> SW2BEG1 , 
  pip INT_X13Y55 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X13Y55 LOGIC_OUTS7 -> WR5BEG2 , 
  pip INT_X7Y56 WN2END2 -> NR2BEG1 , 
  pip INT_X7Y58 NR2END1 -> IMUX_B21 , 
  pip INT_X8Y55 WR5END2 -> WN2BEG2 , 
  ;
net "ext_int_slope<1>" , 
  outpin "ext_int_slope<3>" BQ ,
  inpin "in_port_reg<1>" B4 ,
  inpin "int_ext_ready<3>" B6 ,
  pip CLBLL_X19Y54 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y41 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y24 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X19Y54 WN2END1 -> IMUX_B13 , 
  pip INT_X20Y41 LOGIC_OUTS1 -> ER5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X20Y44 NR5MID0 -> NE5BEG0 , 
  pip INT_X20Y47 NE5MID0 -> NR5BEG0 , 
  pip INT_X20Y50 NR5MID0 -> NE5BEG0 , 
  pip INT_X20Y53 NE5MID0 -> WN2BEG1 , 
  pip INT_X24Y24 SW2END0 -> IMUX_B12 , 
  pip INT_X25Y25 SE5MID0 -> SW2BEG0 , 
  pip INT_X25Y28 SR5END0 -> SE5BEG0 , 
  pip INT_X25Y33 SW5MID0 -> SR5BEG0 , 
  pip INT_X25Y36 SR5END0 -> SW5BEG0 , 
  pip INT_X25Y41 ER5END0 -> SR5BEG0 , 
  ;
net "ext_int_slope<2>" , 
  outpin "ext_int_slope<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D5 ,
  inpin "int_ext_ready<3>" C2 ,
  pip CLBLM_X18Y49 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y41 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y24 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X18Y44 NW5END1 -> NR5BEG1 , 
  pip INT_X18Y49 ER2BEG2 -> IMUX_B21 , 
  pip INT_X18Y49 NR5END1 -> ER2BEG2 , 
  pip INT_X19Y21 LV0 -> EL5BEG2 , 
  pip INT_X19Y39 SL2END0 -> LV18 , 
  pip INT_X19Y41 WR2MID1 -> SL2BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X20Y41 LOGIC_OUTS2 -> WR2BEG1 , 
  pip INT_X24Y21 EL5END2 -> NL2BEG_S0 , 
  pip INT_X24Y24 NL2END0 -> IMUX_B31 , 
  ;
net "ext_int_slope<3>" , 
  outpin "ext_int_slope<3>" DQ ,
  inpin "in_port_reg<3>" C5 ,
  inpin "int_ext_ready<3>" D6 ,
  pip CLBLM_X15Y48 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y41 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y24 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X14Y41 LH6 -> NL5BEG1 , 
  pip INT_X14Y46 NL5END1 -> NW2BEG1 , 
  pip INT_X14Y47 NW2MID1 -> NE2BEG1 , 
  pip INT_X15Y48 NE2END1 -> IMUX_B33 , 
  pip INT_X20Y23 LV0 -> EL5BEG2 , 
  pip INT_X20Y41 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X20Y41 LV18 =- LH0 , 
  pip INT_X20Y41 NL2BEG_S0 -> LH0 , 
  pip INT_X23Y23 EL5MID2 -> EN2BEG2 , 
  pip INT_X24Y24 EN2END2 -> IMUX_B23 , 
  ;
net "ext_int_slope<4>" , 
  outpin "ext_int_slope<7>" AQ ,
  inpin "in_port_reg<4>" A4 ,
  inpin "int_ext_ready<7>" A3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X23Y32 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y41 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_NW5C_B0 -> INT_BUFS_NW5C0 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_NW5C0 -> INT_BUFS_NW5C_B0 , 
  pip INT_X16Y52 NW5END0 -> NR2BEG0 , 
  pip INT_X16Y53 NR2MID0 -> IMUX_B1 , 
  pip INT_X18Y44 NW5END0 -> NR5BEG0 , 
  pip INT_X18Y49 NR5END0 -> NW5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X22Y32 SW2MID1 -> EL2BEG1 , 
  pip INT_X22Y33 SR5END1 -> SW2BEG1 , 
  pip INT_X22Y38 SE5END1 -> SR5BEG1 , 
  pip INT_X23Y32 EL2MID1 -> IMUX_B27 , 
  ;
net "ext_int_slope<5>" , 
  outpin "ext_int_slope<7>" BQ ,
  inpin "in_port_reg<5>" A3 ,
  inpin "int_ext_ready<7>" B6 ,
  pip CLBLL_X16Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X23Y32 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y41 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WR2END_B2 -> INT_BUFS_WR2END2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WR2END2 -> INT_BUFS_WR2END_B2 , 
  pip INT_X16Y54 WS2MID2 -> IMUX_B27 , 
  pip INT_X17Y54 WR2END2 -> WS2BEG2 , 
  pip INT_X19Y40 NR2BEG2 -> LV0 , 
  pip INT_X19Y41 WS2MID0 -> NR2BEG_N2 , 
  pip INT_X19Y55 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X19Y58 LV18 -> SR5BEG0 , 
  pip INT_X20Y36 SR5END0 -> SE5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X20Y41 LOGIC_OUTS5 -> WS2BEG0 , 
  pip INT_X22Y33 SE5END0 -> ES2BEG0 , 
  pip INT_X23Y32 ES2END0 -> IMUX_B12 , 
  ;
net "ext_int_slope<6>" , 
  outpin "ext_int_slope<7>" CQ ,
  inpin "in_port_reg<6>" A1 ,
  inpin "int_ext_ready<7>" C6 ,
  pip CLBLL_X14Y50 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X23Y32 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y41 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X13Y45 NW5END1 -> NR5BEG1 , 
  pip INT_X13Y50 NR5END1 -> ER2BEG2 , 
  pip INT_X14Y50 ER2MID2 -> IMUX_B29 , 
  pip INT_X15Y42 LH6 -> NW5BEG1 , 
  pip INT_X20Y36 SR5END2 -> SE5BEG2 , 
  pip INT_X20Y41 LOGIC_OUTS6 -> NE2BEG2 , 
  pip INT_X20Y41 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X21Y42 NE2END2 -> LH0 , 
  pip INT_X22Y33 SE5END2 -> SE2BEG2 , 
  pip INT_X23Y32 SE2END2 -> IMUX_B35 , 
  ;
net "ext_int_slope<7>" , 
  outpin "ext_int_slope<7>" DQ ,
  inpin "in_port_reg<7>" C4 ,
  inpin "int_ext_ready<7>" D5 ,
  pip CLBLL_X23Y32 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y48 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y41 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X13Y48 WL2MID2 -> IMUX_B34 , 
  pip INT_X14Y43 LH6 -> NL5BEG1 , 
  pip INT_X14Y48 NL5END1 -> WL2BEG2 , 
  pip INT_X20Y36 SR5END1 -> SE5BEG1 , 
  pip INT_X20Y41 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X20Y41 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X20Y43 NL2END2 -> LH0 , 
  pip INT_X22Y33 SE5END1 -> SE2BEG1 , 
  pip INT_X23Y32 SE2END1 -> IMUX_B21 , 
  ;
net "ext_int_slope<8>" , 
  outpin "ext_int_slope<11>" AQ ,
  inpin "in_port_reg<0>" B3 ,
  inpin "int_ext_ready<11>" A2 ,
  pip CLBLL_X16Y48 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y55 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X16Y48 WS2END2 -> IMUX_B4 , 
  pip INT_X17Y49 WR2MID2 -> WS2BEG2 , 
  pip INT_X18Y50 SR2END0 -> WR2BEG_N2 , 
  pip INT_X18Y52 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X18Y52 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X18Y55 NW5MID0 -> ER2BEG1 , 
  pip INT_X20Y55 ER2END1 -> IMUX_B15 , 
  ;
net "ext_int_slope<9>" , 
  outpin "ext_int_slope<11>" BQ ,
  inpin "in_port_reg<1>" B3 ,
  inpin "int_ext_ready<11>" B2 ,
  pip CLBLL_X16Y48 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X19Y54 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y52 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X16Y48 WR2END2 -> IMUX_B40 , 
  pip INT_X18Y49 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X18Y52 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X18Y52 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X19Y53 EN2END0 -> NL2BEG1 , 
  pip INT_X19Y54 NL2MID1 -> IMUX_B15 , 
  ;
net "ext_int_slope_15_not0001" , 
  outpin "ext_int_slope_15_not0001" D ,
  inpin "ext_int_slope<11>" CE ,
  inpin "ext_int_slope<15>" CE ,
  pip CLBLL_X16Y55 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X13Y55 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y52 SITE_CTRL_B1 -> M_CE , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_EL2MID1 -> INT_BUFS_EL2MID_B1 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_EL2MID_B1 -> INT_BUFS_EL2MID1 , 
  pip INT_X13Y55 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y55 WN2MID1 -> CTRL1 , 
  pip INT_X14Y55 WR2END1 -> WN2BEG1 , 
  pip INT_X16Y53 SL2END1 -> EL2BEG1 , 
  pip INT_X16Y55 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X16Y55 LOGIC_OUTS11 -> WR2BEG1 , 
  pip INT_X18Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y52 SR2MID1 -> CTRL1 , 
  pip INT_X18Y53 EL2END1 -> SR2BEG1 , 
  ;
net "ext_int_slope_7_not0001" , 
  outpin "ext_int_slope<3>" C ,
  inpin "ext_int_slope<3>" CE ,
  inpin "ext_int_slope<7>" CE ,
  pip CLBLM_X20Y41 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X20Y41 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y41 SITE_CTRL_B1 -> M_CE , 
  pip INT_X20Y41 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y41 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y41 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X20Y41 SR2BEG1 -> CTRL0 , 
  pip INT_X20Y41 SR2BEG1 -> CTRL1 , 
  ;
net "ext_int_status<0>" , 
  outpin "ext_int_status<3>" AQ ,
  inpin "ext_int_status<3>" A1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D3 ,
  inpin "timers_int_mask<5>" D1 ,
  pip CLBLL_X19Y47 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y53 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B20 -> M_D3 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WR2END_B0 -> INT_BUFS_WR2END0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WR2END0 -> INT_BUFS_WR2END_B0 , 
  pip INT_X15Y53 WS2END0 -> IMUX_B42 , 
  pip INT_X16Y54 WN2MID0 -> WS2BEG0 , 
  pip INT_X17Y54 WR2END0 -> WN2BEG0 , 
  pip INT_X19Y47 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X19Y47 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X19Y47 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X19Y47 LOGIC_OUTS4 -> EN5BEG0 , 
  pip INT_X19Y54 WN2MID1 -> WR2BEG0 , 
  pip INT_X20Y54 WL2END1 -> IMUX_B20 , 
  pip INT_X20Y54 WL2END1 -> WN2BEG1 , 
  pip INT_X22Y49 EN5END0 -> NL5BEG0 , 
  pip INT_X22Y54 NL5END0 -> WL2BEG1 , 
  ;
net "ext_int_status<10>" , 
  outpin "ext_int_status<11>" CQ ,
  inpin "ext_int_status<11>" C4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C5 ,
  inpin "timers_int_mask<5>" D3 ,
  pip CLBLM_X15Y53 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y49 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y49 SITE_IMUX_B33 -> M_C5 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_NW2END_B2 -> INT_BUFS_NW2END2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_NW2END2 -> INT_BUFS_NW2END_B2 , 
  pip INT_X15Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y53 FAN_BOUNCE1 -> IMUX_B44 , 
  pip INT_X15Y53 WL2END0 -> FAN1 , 
  pip INT_X17Y52 NW2END2 -> WL2BEG_S0 , 
  pip INT_X18Y49 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X18Y49 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X18Y49 NL2BEG2 -> IMUX_B33 , 
  pip INT_X18Y51 NL2END2 -> NW2BEG2 , 
  ;
net "ext_int_status<11>" , 
  outpin "ext_int_status<11>" DQ ,
  inpin "ext_int_status<11>" D4 ,
  inpin "in_port_reg<3>" A5 ,
  inpin "timers_int_mask<5>" D2 ,
  pip CLBLM_X15Y48 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y53 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X18Y49 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B46 -> L_D4 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WS2MID_B2 -> INT_BUFS_WS2MID2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WS2MID2 -> INT_BUFS_WS2MID_B2 , 
  pip INT_X15Y48 WR2END1 -> IMUX_B26 , 
  pip INT_X15Y48 WR2END1 -> NR2BEG0 , 
  pip INT_X15Y50 NR2END0 -> NE2BEG0 , 
  pip INT_X15Y51 NE2MID0 -> NR2BEG0 , 
  pip INT_X15Y53 NR2END0 -> IMUX_B43 , 
  pip INT_X17Y48 WS2END2 -> WR2BEG1 , 
  pip INT_X18Y49 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X18Y49 LOGIC_OUTS3 -> WS2BEG2 , 
  ;
net "ext_int_status<12>" , 
  outpin "ext_int_status<15>" AQ ,
  inpin "ext_int_status<15>" A6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C3 ,
  inpin "timers_int_mask<5>" D4 ,
  pip CLBLL_X14Y53 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X14Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y52 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X15Y53 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X14Y53 LOGIC_OUTS4 -> EL2BEG1 , 
  pip INT_X14Y53 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X14Y53 SR2BEG0 -> IMUX_B24 , 
  pip INT_X15Y53 EL2MID1 -> ES2BEG1 , 
  pip INT_X15Y53 EL2MID1 -> FAN5 , 
  pip INT_X15Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y53 FAN_BOUNCE5 -> IMUX_B46 , 
  pip INT_X16Y52 ES2END1 -> IMUX_B8 , 
  ;
net "ext_int_status<13>" , 
  outpin "ext_int_status<15>" BQ ,
  inpin "ext_int_status<15>" B1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C5 ,
  inpin "timers_int_mask<5>" D5 ,
  pip CLBLL_X14Y53 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X14Y53 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y53 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X14Y53 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X14Y53 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X14Y53 NR2MID2 -> IMUX_B17 , 
  pip INT_X15Y53 ER2MID1 -> IMUX_B45 , 
  pip INT_X16Y53 ER2END1 -> IMUX_B33 , 
  ;
net "ext_int_status<14>" , 
  outpin "ext_int_status<15>" CQ ,
  inpin "ext_int_status<15>" C4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C1 ,
  inpin "timers_int_mask<5>" D6 ,
  pip CLBLL_X14Y49 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X14Y53 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X14Y53 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y53 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X14Y49 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X14Y49 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X14Y49 SE2MID2 -> BYP2 , 
  pip INT_X14Y50 SL5MID2 -> SE2BEG2 , 
  pip INT_X14Y53 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X14Y53 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X14Y53 LOGIC_OUTS6 -> SL5BEG2 , 
  pip INT_X15Y53 ES2MID2 -> IMUX_B47 , 
  ;
net "ext_int_status<15>" , 
  outpin "ext_int_status<15>" DQ ,
  inpin "ext_int_status<15>" D4 ,
  inpin "in_port_reg<7>" A5 ,
  inpin "led_pwm_mask<1>" A3 ,
  pip CLBLL_X14Y53 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X14Y53 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y48 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y48 SITE_IMUX_B26 -> M_A5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X13Y48 WN2MID1 -> IMUX_B26 , 
  pip INT_X14Y48 WR5MID1 -> WN2BEG1 , 
  pip INT_X14Y53 LOGIC_OUTS7 -> ES5BEG1 , 
  pip INT_X14Y53 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X17Y48 SR5MID1 -> EL2BEG1 , 
  pip INT_X17Y48 SR5MID1 -> WR5BEG1 , 
  pip INT_X17Y51 ES5END1 -> SR5BEG1 , 
  pip INT_X19Y48 EL2END1 -> IMUX_B27 , 
  ;
net "ext_int_status<1>" , 
  outpin "ext_int_status<3>" BQ ,
  inpin "ext_int_status<3>" B6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D5 ,
  inpin "led_pwm_mask<1>" A4 ,
  pip CLBLL_X19Y47 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y48 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y53 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X19Y47 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X19Y47 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X19Y47 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X19Y47 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X19Y48 NW2MID0 -> ER2BEG1 , 
  pip INT_X19Y48 NW2MID0 -> IMUX_B25 , 
  pip INT_X19Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y53 FAN_BOUNCE1 -> IMUX_B21 , 
  pip INT_X19Y53 NW2END_N2 -> FAN1 , 
  pip INT_X20Y51 NW2END2 -> NW2BEG2 , 
  pip INT_X21Y48 ER2END1 -> NL2BEG2 , 
  pip INT_X21Y50 NL2END2 -> NW2BEG2 , 
  ;
net "ext_int_status<2>" , 
  outpin "ext_int_status<3>" CQ ,
  inpin "ext_int_status<3>" C4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B6 ,
  inpin "led_pwm_mask<1>" A1 ,
  pip CLBLL_X19Y47 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X19Y47 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y48 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X18Y49 NW2END_N2 -> IMUX_B12 , 
  pip INT_X19Y47 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X19Y47 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X19Y48 NW2MID2 -> IMUX_B29 , 
  ;
net "ext_int_status<3>" , 
  outpin "ext_int_status<3>" DQ ,
  inpin "ext_int_status<3>" D6 ,
  inpin "in_port_reg<3>" A2 ,
  inpin "led_pwm_mask<1>" A6 ,
  pip CLBLL_X19Y47 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X19Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y48 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WL2END_B2 -> INT_BUFS_WL2END2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WL2END2 -> INT_BUFS_WL2END_B2 , 
  pip INT_X15Y48 WN2MID2 -> IMUX_B28 , 
  pip INT_X16Y48 WN2END2 -> WN2BEG2 , 
  pip INT_X17Y47 WL2END2 -> WN2BEG2 , 
  pip INT_X19Y47 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X19Y47 BYP_BOUNCE3 -> IMUX_B23 , 
  pip INT_X19Y47 LOGIC_OUTS7 -> WL2BEG2 , 
  pip INT_X19Y47 WL2BEG2 -> BYP3 , 
  pip INT_X19Y48 BYP_BOUNCE_N3 -> IMUX_B24 , 
  ;
net "ext_int_status<4>" , 
  outpin "ext_int_status<6>" AQ ,
  inpin "ext_int_status<6>" A1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C1 ,
  inpin "led_pwm_mask<1>" A2 ,
  pip CLBLL_X16Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X19Y47 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X19Y47 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y48 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WL2END_B0 -> INT_BUFS_WL2END0 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WL2END0 -> INT_BUFS_WL2END_B0 , 
  pip INT_X16Y52 WN2MID0 -> IMUX_B6 , 
  pip INT_X17Y52 WL2END0 -> WN2BEG0 , 
  pip INT_X19Y47 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X19Y47 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X19Y47 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X19Y47 NR2MID2 -> IMUX_B5 , 
  pip INT_X19Y48 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y48 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X19Y48 NE2MID0 -> FAN3 , 
  pip INT_X19Y51 NR5END2 -> WL2BEG_S0 , 
  ;
net "ext_int_status<5>" , 
  outpin "ext_int_status<6>" BQ ,
  inpin "ext_int_status<6>" B2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C3 ,
  inpin "led_pwm_mask<1>" B3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y47 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y47 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X19Y48 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_X16Y53 WL2END1 -> IMUX_B32 , 
  pip INT_X18Y51 WN2END1 -> NR2BEG0 , 
  pip INT_X18Y53 NR2END0 -> WL2BEG1 , 
  pip INT_X19Y47 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y47 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X19Y47 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X19Y47 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X19Y47 LOGIC_OUTS1 -> WL2BEG1 , 
  pip INT_X19Y47 WL2BEG1 -> FAN3 , 
  pip INT_X19Y48 NL2MID1 -> IMUX_B15 , 
  pip INT_X19Y50 NE5MID0 -> WN2BEG1 , 
  ;
net "ext_int_status<6>" , 
  outpin "ext_int_status<6>" CQ ,
  inpin "ext_int_status<6>" C4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C4 ,
  inpin "led_pwm_mask<1>" B2 ,
  pip CLBLL_X14Y49 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y47 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X19Y48 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WN5B_B2 -> INT_BUFS_WN5B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WN5B2 -> INT_BUFS_WN5B_B2 , 
  pip INT_X14Y49 WL2END2 -> IMUX_B34 , 
  pip INT_X16Y49 WN5END2 -> WL2BEG2 , 
  pip INT_X19Y47 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X19Y47 LOGIC_OUTS2 -> NE2BEG1 , 
  pip INT_X19Y47 LOGIC_OUTS2 -> WN5BEG2 , 
  pip INT_X19Y48 NE2MID1 -> IMUX_B16 , 
  ;
net "ext_int_status<7>" , 
  outpin "ext_int_status<8>" BQ ,
  inpin "ext_int_status<8>" B4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C4 ,
  inpin "led_pwm_mask<1>" B4 ,
  pip CLBLL_X19Y48 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y47 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y48 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y48 SITE_IMUX_B37 -> L_B4 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR2MID_B0 -> INT_BUFS_WR2MID0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR2MID0 -> INT_BUFS_WR2MID_B0 , 
  pip INT_X13Y47 WR2END2 -> IMUX_B34 , 
  pip INT_X15Y48 WN2MID0 -> WR2BEG_N2 , 
  pip INT_X16Y48 WR2END0 -> WN2BEG0 , 
  pip INT_X18Y48 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X18Y48 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X18Y48 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X19Y48 ES2MID0 -> IMUX_B13 , 
  ;
net "ext_int_status<8>" , 
  outpin "ext_int_status<8>" CQ ,
  inpin "ext_int_status<8>" C4 ,
  inpin "in_port_reg<0>" A4 ,
  inpin "led_pwm_mask<1>" B1 ,
  pip CLBLL_X19Y48 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y48 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y48 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X20Y55 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X18Y48 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X18Y48 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X18Y48 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X18Y53 NR5END1 -> ER2BEG2 , 
  pip INT_X19Y48 ER2MID2 -> IMUX_B17 , 
  pip INT_X20Y53 ER2END2 -> NL2BEG_S0 , 
  pip INT_X20Y55 NL2MID0 -> IMUX_B25 , 
  ;
net "ext_int_status<9>" , 
  outpin "ext_int_status<11>" BQ ,
  inpin "ext_int_status<11>" B1 ,
  inpin "in_port_reg<1>" A4 ,
  inpin "led_pwm_mask<1>" B6 ,
  pip CLBLL_X19Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y49 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X18Y49 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y49 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X18Y49 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X18Y49 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X18Y49 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X18Y51 NL2END1 -> ER2BEG2 , 
  pip INT_X19Y48 ES2END0 -> IMUX_B12 , 
  pip INT_X19Y51 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X19Y54 NL2END0 -> IMUX_B25 , 
  ;
net "gpio_A<0>" , cfg " _BELSIG:PAD,PAD,gpio_A<0>:gpio_A<0>",
  ;
net "gpio_A<1>" , cfg " _BELSIG:PAD,PAD,gpio_A<1>:gpio_A<1>",
  ;
net "gpio_A<2>" , cfg " _BELSIG:PAD,PAD,gpio_A<2>:gpio_A<2>",
  ;
net "gpio_A<3>" , cfg " _BELSIG:PAD,PAD,gpio_A<3>:gpio_A<3>",
  ;
net "gpio_A<4>" , cfg " _BELSIG:PAD,PAD,gpio_A<4>:gpio_A<4>",
  ;
net "gpio_A<5>" , cfg " _BELSIG:PAD,PAD,gpio_A<5>:gpio_A<5>",
  ;
net "gpio_A<6>" , cfg " _BELSIG:PAD,PAD,gpio_A<6>:gpio_A<6>",
  ;
net "gpio_A<7>" , cfg " _BELSIG:PAD,PAD,gpio_A<7>:gpio_A<7>",
  ;
net "gpio_A_dir<0>" , 
  outpin "gpio_A_dir<3>" AQ ,
  inpin "N402" D5 ,
  inpin "gpio_A_dir<0>_inv" T1 ,
  pip CLBLL_X21Y46 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X24Y34 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X21Y36 WN5END1 -> NR5BEG0 , 
  pip INT_X21Y41 NR5END0 -> NW5BEG0 , 
  pip INT_X21Y44 NW5MID0 -> NL2BEG1 , 
  pip INT_X21Y46 NL2END1 -> IMUX_B45 , 
  pip INT_X24Y34 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X24Y34 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X25Y10 LV12 -> ER5BEG0 , 
  pip INT_X25Y16 LV0 =- LV18 , 
  pip INT_X25Y34 EN2MID0 -> LV18 , 
  pip INT_X30Y10 ER5END0 -> ES2BEG0 , 
  pip INT_X31Y9 ES2END0 -> IMUX_B24 , 
  pip IOI_X31Y9 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_A_dir<0>_inv" , 
  outpin "gpio_A_dir<0>_inv" TQ ,
  inpin "gpio_A<0>" T ,
  pip IOI_X31Y9 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_A_dir<1>" , 
  outpin "gpio_A_dir<3>" BQ ,
  inpin "N399" A4 ,
  inpin "gpio_A_dir<1>_inv" T1 ,
  pip CLBLM_X20Y48 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y34 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X20Y46 WL5MID1 -> NR2BEG0 , 
  pip INT_X20Y48 NR2END0 -> IMUX_B25 , 
  pip INT_X23Y34 WN2END_S0 -> LV0 , 
  pip INT_X23Y46 LV12 -> WL5BEG1 , 
  pip INT_X24Y34 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X24Y34 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X26Y31 SE5END0 -> SE5BEG0 , 
  pip INT_X28Y28 SE5END0 -> SE5BEG0 , 
  pip INT_X30Y24 SE2MID0 -> LV18 , 
  pip INT_X30Y25 SE5END0 -> SE2BEG0 , 
  pip INT_X30Y6 LV0 -> NR5BEG1 , 
  pip INT_X30Y9 NR5MID1 -> NE2BEG1 , 
  pip INT_X31Y10 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X31Y10 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y10 NE2END1 -> CTRL2 , 
  pip IOI_X31Y10 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_A_dir<1>_inv" , 
  outpin "gpio_A_dir<1>_inv" TQ ,
  inpin "gpio_A<1>" T ,
  pip IOI_X31Y10 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_A_dir<2>" , 
  outpin "gpio_A_dir<3>" CQ ,
  inpin "N416" A3 ,
  inpin "gpio_A_dir<2>_inv" T1 ,
  pip CLBLM_X18Y40 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X24Y34 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_BUFS_L_X17Y40 INT_BUFS_WL2END_B0 -> INT_BUFS_WL2END0 , 
  pip INT_BUFS_R_X18Y40 INT_BUFS_WL2END0 -> INT_BUFS_WL2END_B0 , 
  pip INT_X17Y40 WL2END0 -> IMUX_B30 , 
  pip INT_X18Y40 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y40 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X18Y40 WL2MID0 -> FAN1 , 
  pip INT_X19Y35 WL5END0 -> NR5BEG_N2 , 
  pip INT_X19Y39 NR5END2 -> WL2BEG_S0 , 
  pip INT_X24Y34 LOGIC_OUTS6 -> WL5BEG_S0 , 
  pip IOI_X17Y40 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_A_dir<2>_inv" , 
  outpin "gpio_A_dir<2>_inv" TQ ,
  inpin "gpio_A<2>" T ,
  pip IOI_X17Y40 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_A_dir<3>" , 
  outpin "gpio_A_dir<3>" DQ ,
  inpin "N442" A3 ,
  inpin "gpio_A_dir<3>_inv" T1 ,
  pip CLBLL_X16Y44 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y34 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X16Y37 LH12 -> NR5BEG0 , 
  pip INT_X16Y40 NR5MID0 -> NW2BEG0 , 
  pip INT_X16Y41 NW2MID0 -> EN2BEG0 , 
  pip INT_X16Y42 NR5END0 -> NW2BEG0 , 
  pip INT_X16Y43 NW2MID0 -> NL2BEG1 , 
  pip INT_X16Y44 NL2MID1 -> IMUX_B27 , 
  pip INT_X17Y41 EN2MID0 -> IMUX_B24 , 
  pip INT_X24Y34 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X26Y37 NE5END1 -> ER2BEG2 , 
  pip INT_X28Y37 ER2END2 -> LH0 , 
  pip IOI_X17Y41 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_A_dir<3>_inv" , 
  outpin "gpio_A_dir<3>_inv" TQ ,
  inpin "gpio_A<3>" T ,
  pip IOI_X17Y41 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_A_dir<4>" , 
  outpin "gpio_A_dir<7>" AQ ,
  inpin "N413" A6 ,
  inpin "gpio_A_dir<4>_inv" T1 ,
  pip CLBLL_X19Y40 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X25Y36 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X19Y40 NW2END_N2 -> IMUX_B0 , 
  pip INT_X20Y36 WR5END0 -> NR5BEG_N2 , 
  pip INT_X20Y38 NR5MID2 -> NW2BEG2 , 
  pip INT_X25Y36 LOGIC_OUTS0 -> SE2BEG0 , 
  pip INT_X25Y36 LOGIC_OUTS0 -> WR5BEG0 , 
  pip INT_X26Y10 SL5END2 -> EL5BEG2 , 
  pip INT_X26Y15 LV0 -> SL5BEG2 , 
  pip INT_X26Y33 SR2END0 -> LV18 , 
  pip INT_X26Y35 SE2END0 -> SR2BEG0 , 
  pip INT_X31Y10 EL5END2 -> SR2BEG2 , 
  pip INT_X31Y9 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y9 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y9 SR2MID2 -> BYP2 , 
  pip IOI_X31Y9 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_A_dir<4>_inv" , 
  outpin "gpio_A_dir<4>_inv" TQ ,
  inpin "gpio_A<4>" T ,
  pip IOI_X31Y9 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_A_dir<5>" , 
  outpin "gpio_A_dir<7>" BQ ,
  inpin "N410" D3 ,
  inpin "gpio_A_dir<5>_inv" T1 ,
  pip CLBLL_X19Y43 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X25Y36 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y43 WN2MID1 -> IMUX_B44 , 
  pip INT_X20Y43 WN2END1 -> WN2BEG1 , 
  pip INT_X21Y42 NW2END0 -> WN2BEG1 , 
  pip INT_X22Y36 WR5MID1 -> NR5BEG0 , 
  pip INT_X22Y41 NR5END0 -> NW2BEG0 , 
  pip INT_X25Y36 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X25Y36 LOGIC_OUTS1 -> WR5BEG1 , 
  pip INT_X26Y12 SL5END2 -> EL5BEG2 , 
  pip INT_X26Y17 LV0 -> SL5BEG2 , 
  pip INT_X26Y35 ES2END0 -> LV18 , 
  pip INT_X31Y10 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y10 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y10 SR2END2 -> BYP2 , 
  pip INT_X31Y12 EL5END2 -> SR2BEG2 , 
  pip IOI_X31Y10 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_A_dir<5>_inv" , 
  outpin "gpio_A_dir<5>_inv" TQ ,
  inpin "gpio_A<5>" T ,
  pip IOI_X31Y10 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_A_dir<6>" , 
  outpin "gpio_A_dir<7>" CQ ,
  inpin "N433" A3 ,
  inpin "gpio_A_dir<6>_inv" T1 ,
  pip CLBLL_X16Y41 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X25Y36 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_BUFS_L_X17Y40 INT_BUFS_WL2END_B2 -> INT_BUFS_WL2END2 , 
  pip INT_BUFS_R_X18Y40 INT_BUFS_WL2END2 -> INT_BUFS_WL2END_B2 , 
  pip INT_X16Y41 WN2END2 -> IMUX_B27 , 
  pip INT_X17Y36 SL2MID0 -> IMUX_B30 , 
  pip INT_X17Y37 SE2MID1 -> SL2BEG0 , 
  pip INT_X17Y38 SL2END1 -> SE2BEG1 , 
  pip INT_X17Y40 WL2END2 -> SL2BEG1 , 
  pip INT_X17Y40 WL2END2 -> WN2BEG2 , 
  pip INT_X19Y40 WN5END2 -> WL2BEG2 , 
  pip INT_X22Y38 WN5END2 -> WN5BEG2 , 
  pip INT_X25Y36 LOGIC_OUTS2 -> WN5BEG2 , 
  pip IOI_X17Y36 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_A_dir<6>_inv" , 
  outpin "gpio_A_dir<6>_inv" TQ ,
  inpin "gpio_A<6>" T ,
  pip IOI_X17Y36 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_A_dir<7>" , 
  outpin "gpio_A_dir<7>" DQ ,
  inpin "gpio_A_dir<7>_inv" T1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A5 ,
  pip CLBLL_X25Y36 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y46 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y37 LH12 -> NR5BEG0 , 
  pip INT_X13Y42 NR5END0 -> NW5BEG0 , 
  pip INT_X13Y45 NW5MID0 -> ER5BEG0 , 
  pip INT_X13Y45 NW5MID0 -> NE2BEG0 , 
  pip INT_X13Y46 NE2MID0 -> IMUX_B26 , 
  pip INT_X16Y45 ER5MID0 -> EN2BEG0 , 
  pip INT_X17Y45 EN2MID0 -> IMUX_B24 , 
  pip INT_X25Y36 LOGIC_OUTS3 -> NW2BEG2 , 
  pip INT_X25Y37 NW2MID2 -> LH0 , 
  pip IOI_X17Y45 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_A_dir<7>_inv" , 
  outpin "gpio_A_dir<7>_inv" TQ ,
  inpin "gpio_A<7>" T ,
  pip IOI_X17Y45 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_A_dir_not0001" , 
  outpin "gpio_D_dir<3>" A ,
  inpin "gpio_A_dir<3>" CE ,
  inpin "gpio_A_dir<7>" CE ,
  pip CLBLL_X25Y36 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y33 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X24Y34 SITE_CTRL_B1 -> M_CE , 
  pip INT_X24Y33 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X24Y34 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y34 NE2MID0 -> CTRL1 , 
  pip INT_X25Y34 NE2END0 -> NL2BEG1 , 
  pip INT_X25Y36 CTRL0 -> CTRL_B0 , 
  pip INT_X25Y36 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X25Y36 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X25Y36 NL2END1 -> FAN4 , 
  ;
net "gpio_A_out<0>" , 
  outpin "gpio_A_out<3>" AQ ,
  inpin "gpio_A<0>" O ,
  pip CLBLM_X29Y20 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y20 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X31Y11 SW2MID1 -> SR2BEG1 , 
  pip INT_X31Y12 SR5END1 -> SW2BEG1 , 
  pip INT_X31Y17 SE5END1 -> SR5BEG1 , 
  pip INT_X31Y9 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X31Y9 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X31Y9 SR2END1 -> CTRL1 , 
  pip IOI_X31Y9 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y9 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<0>_inv" D1 -> OQ
  pip IOI_X31Y9 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_A_out<1>" , 
  outpin "gpio_A_out<3>" BQ ,
  inpin "gpio_A<1>" O ,
  pip CLBLM_X29Y20 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X29Y20 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X31Y10 SW2MID2 -> IMUX_B41 , 
  pip INT_X31Y11 SL2END2 -> SW2BEG2 , 
  pip INT_X31Y14 SE5MID0 -> SL2BEG_N2 , 
  pip INT_X31Y17 SE5END0 -> SE5BEG0 , 
  pip IOI_X31Y10 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y10 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<1>_inv" D1 -> OQ
  pip IOI_X31Y10 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_A_out<2>" , 
  outpin "gpio_A_out<3>" CQ ,
  inpin "gpio_A<2>" O ,
  pip CLBLM_X29Y20 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X11Y39 LH18 -> EL5BEG0 , 
  pip INT_X16Y39 EL5END0 -> EN2BEG0 , 
  pip INT_X17Y40 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X17Y40 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X17Y40 EN2END0 -> BYP5 , 
  pip INT_X29Y20 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X29Y21 NW2MID2 -> LV0 , 
  pip INT_X29Y39 LV18 =- LH0 , 
  pip IOI_X17Y40 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X17Y40 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<2>_inv" D1 -> OQ
  pip IOI_X17Y40 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_A_out<3>" , 
  outpin "gpio_A_out<3>" DQ ,
  inpin "gpio_A<3>" O ,
  pip CLBLM_X29Y20 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X11Y40 LH18 -> EL5BEG0 , 
  pip INT_X16Y40 EL5END0 -> NL2BEG1 , 
  pip INT_X16Y41 NL2MID1 -> ER2BEG2 , 
  pip INT_X17Y41 ER2MID2 -> IMUX_B41 , 
  pip INT_X29Y20 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X29Y22 NL2END2 -> LV0 , 
  pip INT_X29Y40 LV18 =- LH0 , 
  pip IOI_X17Y41 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X17Y41 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<3>_inv" D1 -> OQ
  pip IOI_X17Y41 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_A_out<4>" , 
  outpin "gpio_A_out<7>" AQ ,
  inpin "gpio_A<4>" O ,
  pip CLBLM_X29Y20 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X29Y12 SE5MID0 -> SL2BEG_N2 , 
  pip INT_X29Y15 SL5END0 -> SE5BEG0 , 
  pip INT_X29Y20 LOGIC_OUTS0 -> SL5BEG0 , 
  pip INT_X29Y9 SL2END2 -> EL2BEG2 , 
  pip INT_X31Y9 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y9 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y9 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<4>_inv" D1 -> OQ
  pip IOI_X31Y9 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_A_out<5>" , 
  outpin "gpio_A_out<7>" BQ ,
  inpin "gpio_A<5>" O ,
  pip CLBLM_X29Y20 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X29Y15 SL5END1 -> SE5BEG1 , 
  pip INT_X29Y20 LOGIC_OUTS1 -> SL5BEG1 , 
  pip INT_X31Y10 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X31Y10 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X31Y10 SR2END1 -> CTRL1 , 
  pip INT_X31Y12 SE5END1 -> SR2BEG1 , 
  pip IOI_X31Y10 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y10 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<5>_inv" D1 -> OQ
  pip IOI_X31Y10 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_A_out<6>" , 
  outpin "gpio_A_out<7>" CQ ,
  inpin "gpio_A<6>" O ,
  pip CLBLM_X29Y20 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X17Y19 LH12 -> LV0 , 
  pip INT_X17Y31 LV12 -> NW5BEG0 , 
  pip INT_X17Y34 NW5MID0 -> NL2BEG1 , 
  pip INT_X17Y36 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X17Y36 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X17Y36 NL2END1 -> FAN5 , 
  pip INT_X29Y19 SW2MID2 -> LH0 , 
  pip INT_X29Y20 LOGIC_OUTS2 -> SW2BEG2 , 
  pip IOI_X17Y36 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X17Y36 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<6>_inv" D1 -> OQ
  pip IOI_X17Y36 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_A_out<7>" , 
  outpin "gpio_A_out<7>" DQ ,
  inpin "gpio_A<7>" O ,
  pip CLBLM_X29Y20 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X15Y40 LH12 -> NR5BEG0 , 
  pip INT_X15Y45 NR5END0 -> ER2BEG1 , 
  pip INT_X17Y45 ER2END1 -> FAN5 , 
  pip INT_X17Y45 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X17Y45 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X27Y21 WL2END0 -> NR2BEG_N2 , 
  pip INT_X27Y22 NR2END2 -> LV0 , 
  pip INT_X27Y40 LV18 =- LH0 , 
  pip INT_X29Y20 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip IOI_X17Y45 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X17Y45 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_A_dir<7>_inv" D1 -> OQ
  pip IOI_X17Y45 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_A_out_not0001" , 
  outpin "gpio_A_out<7>" D ,
  inpin "gpio_A_out<3>" CE ,
  inpin "gpio_A_out<7>" CE ,
  pip CLBLM_X29Y20 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "gpio_A_out<7>" D -> DMUX
  pip CLBLM_X29Y20 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X29Y20 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X29Y20 SITE_CTRL_B1 -> M_CE , 
  pip INT_X29Y20 CTRL0 -> CTRL_B0 , 
  pip INT_X29Y20 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y20 LOGIC_OUTS19 -> WR2BEG0 , 
  pip INT_X29Y20 WR2BEG0 -> CTRL0 , 
  pip INT_X29Y20 WR2BEG0 -> CTRL1 , 
  ;
net "gpio_B<0>" , cfg " _BELSIG:PAD,PAD,gpio_B<0>:gpio_B<0>",
  ;
net "gpio_B<1>" , cfg " _BELSIG:PAD,PAD,gpio_B<1>:gpio_B<1>",
  ;
net "gpio_B<2>" , cfg " _BELSIG:PAD,PAD,gpio_B<2>:gpio_B<2>",
  ;
net "gpio_B<3>" , cfg " _BELSIG:PAD,PAD,gpio_B<3>:gpio_B<3>",
  ;
net "gpio_B<4>" , cfg " _BELSIG:PAD,PAD,gpio_B<4>:gpio_B<4>",
  ;
net "gpio_B<5>" , cfg " _BELSIG:PAD,PAD,gpio_B<5>:gpio_B<5>",
  ;
net "gpio_B<6>" , cfg " _BELSIG:PAD,PAD,gpio_B<6>:gpio_B<6>",
  ;
net "gpio_B<7>" , cfg " _BELSIG:PAD,PAD,gpio_B<7>:gpio_B<7>",
  ;
net "gpio_B_dir<0>" , 
  outpin "gpio_B_dir<3>" AQ ,
  inpin "N397" D4 ,
  inpin "gpio_B_dir<0>_inv" T1 ,
  pip CLBLL_X25Y26 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y40 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X20Y26 WR5END0 -> NR5BEG_N2 , 
  pip INT_X20Y30 NR5END2 -> NW5BEG2 , 
  pip INT_X20Y33 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X20Y36 NL2END0 -> NE2BEG0 , 
  pip INT_X20Y40 NW2END1 -> IMUX_B46 , 
  pip INT_X21Y37 NE2END0 -> NL2BEG1 , 
  pip INT_X21Y39 NL2END1 -> NW2BEG1 , 
  pip INT_X25Y25 SE2MID0 -> LV18 , 
  pip INT_X25Y26 LOGIC_OUTS0 -> SE2BEG0 , 
  pip INT_X25Y26 LOGIC_OUTS0 -> WR5BEG0 , 
  pip INT_X25Y7 LV0 -> EL5BEG2 , 
  pip INT_X30Y7 EL5END2 -> EN2BEG2 , 
  pip INT_X31Y7 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y7 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y7 EN2MID2 -> BYP2 , 
  pip IOI_X31Y7 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_B_dir<0>_inv" , 
  outpin "gpio_B_dir<0>_inv" TQ ,
  inpin "gpio_B<0>" T ,
  pip IOI_X31Y7 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_B_dir<1>" , 
  outpin "gpio_B_dir<3>" BQ ,
  inpin "N395" D3 ,
  inpin "gpio_B_dir<1>_inv" T1 ,
  pip CLBLL_X25Y26 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X20Y39 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X20Y36 NW5END0 -> NR2BEG0 , 
  pip INT_X20Y38 NR2END0 -> NE2BEG0 , 
  pip INT_X20Y39 NE2MID0 -> IMUX_B44 , 
  pip INT_X22Y28 WN5END1 -> NR5BEG0 , 
  pip INT_X22Y33 NR5END0 -> NW5BEG0 , 
  pip INT_X25Y21 SR5END0 -> SE5BEG0 , 
  pip INT_X25Y26 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X25Y26 LOGIC_OUTS1 -> WN5BEG1 , 
  pip INT_X27Y18 SE5END0 -> SE5BEG0 , 
  pip INT_X29Y15 SE5END0 -> EL2BEG0 , 
  pip INT_X30Y15 EL2MID0 -> ES2BEG0 , 
  pip INT_X31Y14 ES2END0 -> IMUX_B30 , 
  pip IOI_X31Y14 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_B_dir<1>_inv" , 
  outpin "gpio_B_dir<1>_inv" TQ ,
  inpin "gpio_B<1>" T ,
  pip IOI_X31Y14 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_B_dir<2>" , 
  outpin "gpio_B_dir<3>" CQ ,
  inpin "N290" D2 ,
  inpin "gpio_B_dir<2>_inv" T1 ,
  pip CLBLL_X25Y26 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X20Y39 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X20Y37 WL5END1 -> NR2BEG0 , 
  pip INT_X20Y39 NR2END0 -> IMUX_B19 , 
  pip INT_X25Y25 SW2MID2 -> LV0 , 
  pip INT_X25Y26 LOGIC_OUTS2 -> ES5BEG1 , 
  pip INT_X25Y26 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X25Y37 LV12 -> WL5BEG1 , 
  pip INT_X28Y24 ES5END1 -> ES5BEG1 , 
  pip INT_X31Y18 SL2MID0 -> IMUX_B30 , 
  pip INT_X31Y19 SE5MID1 -> SL2BEG0 , 
  pip INT_X31Y22 ES5END1 -> SE5BEG1 , 
  pip IOI_X31Y18 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_B_dir<2>_inv" , 
  outpin "gpio_B_dir<2>_inv" TQ ,
  inpin "gpio_B<2>" T ,
  pip IOI_X31Y18 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_B_dir<3>" , 
  outpin "gpio_B_dir<3>" DQ ,
  inpin "N427" A3 ,
  inpin "gpio_B_dir<3>_inv" T1 ,
  pip CLBLL_X25Y26 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y43 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X13Y26 LH12 -> LV0 , 
  pip INT_X13Y38 LV12 -> NE5BEG0 , 
  pip INT_X15Y41 NE5END0 -> NL2BEG1 , 
  pip INT_X15Y43 NL2END1 -> IMUX_B3 , 
  pip INT_X25Y26 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X25Y26 LOGIC_OUTS3 -> SE5BEG2 , 
  pip INT_X25Y26 NL2BEG_S0 -> LH0 , 
  pip INT_X27Y23 SE5END2 -> EL5BEG2 , 
  pip INT_X30Y13 SL2END1 -> SE2BEG1 , 
  pip INT_X30Y15 SE5MID2 -> SL2BEG1 , 
  pip INT_X30Y18 SR5END2 -> SE5BEG2 , 
  pip INT_X30Y23 EL5MID2 -> SR5BEG2 , 
  pip INT_X31Y12 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X31Y12 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y12 SE2END1 -> CTRL2 , 
  pip IOI_X31Y12 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_B_dir<3>_inv" , 
  outpin "gpio_B_dir<3>_inv" TQ ,
  inpin "gpio_B<3>" T ,
  pip IOI_X31Y12 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_B_dir<4>" , 
  outpin "gpio_B_dir<7>" AQ ,
  inpin "N433" B6 ,
  inpin "gpio_B_dir<4>_inv" T1 ,
  pip CLBLL_X16Y41 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X24Y26 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_WL5B_B1 -> INT_BUFS_WL5B1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_WL5B1 -> INT_BUFS_WL5B_B1 , 
  pip INT_X16Y41 SL2END0 -> IMUX_B12 , 
  pip INT_X16Y43 WL5MID1 -> SL2BEG0 , 
  pip INT_X19Y25 NR2BEG2 -> LV0 , 
  pip INT_X19Y26 WR5END0 -> NR2BEG_N2 , 
  pip INT_X19Y43 LV18 -> WL5BEG1 , 
  pip INT_X23Y25 WS2END0 -> LV18 , 
  pip INT_X23Y7 LV0 -> EL5BEG2 , 
  pip INT_X24Y26 LOGIC_OUTS0 -> WR5BEG0 , 
  pip INT_X24Y26 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X28Y7 EL5END2 -> ES2BEG2 , 
  pip INT_X29Y7 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X30Y8 ER2MID0 -> ES2BEG0 , 
  pip INT_X31Y7 ES2END0 -> IMUX_B30 , 
  pip IOI_X31Y7 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_B_dir<4>_inv" , 
  outpin "gpio_B_dir<4>_inv" TQ ,
  inpin "gpio_B<4>" T ,
  pip IOI_X31Y7 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_B_dir<5>" , 
  outpin "gpio_B_dir<7>" BQ ,
  inpin "N430" D5 ,
  inpin "gpio_B_dir<5>_inv" T1 ,
  pip CLBLM_X18Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y26 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X18Y43 WN2END1 -> NW2BEG0 , 
  pip INT_X18Y44 NW2MID0 -> NL2BEG1 , 
  pip INT_X18Y45 NL2MID1 -> IMUX_B21 , 
  pip INT_X19Y26 WR5END1 -> NR5BEG0 , 
  pip INT_X19Y31 NR5END0 -> NW5BEG0 , 
  pip INT_X19Y34 NW5MID0 -> NL5BEG0 , 
  pip INT_X19Y39 NL5END0 -> NE5BEG0 , 
  pip INT_X19Y42 NE5MID0 -> WN2BEG1 , 
  pip INT_X24Y21 SR5END0 -> EL5BEG0 , 
  pip INT_X24Y26 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X24Y26 LOGIC_OUTS1 -> WR5BEG1 , 
  pip INT_X29Y16 SR5END0 -> EL2BEG0 , 
  pip INT_X29Y21 EL5END0 -> SR5BEG0 , 
  pip INT_X31Y14 SR2END0 -> IMUX_B24 , 
  pip INT_X31Y16 EL2END0 -> SR2BEG0 , 
  pip IOI_X31Y14 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_B_dir<5>_inv" , 
  outpin "gpio_B_dir<5>_inv" TQ ,
  inpin "gpio_B<5>" T ,
  pip IOI_X31Y14 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_B_dir<6>" , 
  outpin "gpio_B_dir<7>" CQ ,
  inpin "N427" B3 ,
  inpin "gpio_B_dir<6>_inv" T1 ,
  pip CLBLM_X15Y43 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X24Y26 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X12Y46 LH12 -> SE5BEG1 , 
  pip INT_X14Y43 SE5END1 -> ES2BEG1 , 
  pip INT_X15Y43 ES2MID1 -> IMUX_B39 , 
  pip INT_X24Y23 SR5MID1 -> SE5BEG1 , 
  pip INT_X24Y26 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X24Y26 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X24Y28 NL2END2 -> LV0 , 
  pip INT_X24Y46 LV18 =- LH0 , 
  pip INT_X26Y20 SE5END1 -> EL5BEG1 , 
  pip INT_X31Y18 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X31Y18 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y18 SR2END1 -> FAN2 , 
  pip INT_X31Y20 EL5END1 -> SR2BEG1 , 
  pip IOI_X31Y18 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_B_dir<6>_inv" , 
  outpin "gpio_B_dir<6>_inv" TQ ,
  inpin "gpio_B<6>" T ,
  pip IOI_X31Y18 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_B_dir<7>" , 
  outpin "gpio_B_dir<7>" DQ ,
  inpin "N439" A6 ,
  inpin "gpio_B_dir<7>_inv" T1 ,
  pip CLBLM_X20Y40 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y26 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X20Y40 WL2END0 -> IMUX_B24 , 
  pip INT_X22Y35 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X22Y39 NR5END2 -> WL2BEG_S0 , 
  pip INT_X24Y21 SR5END2 -> SE5BEG2 , 
  pip INT_X24Y26 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X24Y26 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X24Y31 NL5END2 -> NW5BEG2 , 
  pip INT_X26Y18 SE5END2 -> EL5BEG2 , 
  pip INT_X31Y16 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y16 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y16 SR2END2 -> BYP2 , 
  pip INT_X31Y18 EL5END2 -> SR2BEG2 , 
  pip IOI_X31Y16 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_B_dir<7>_inv" , 
  outpin "gpio_B_dir<7>_inv" TQ ,
  inpin "gpio_B<7>" T ,
  pip IOI_X31Y16 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_B_dir_not0001" , 
  outpin "gpio_B_dir_not0001" D ,
  inpin "gpio_B_dir<3>" CE ,
  inpin "gpio_B_dir<7>" CE ,
  pip CLBLL_X25Y26 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y26 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "gpio_B_dir_not0001" D -> DMUX
  pip CLBLM_X24Y26 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y26 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y26 SITE_CTRL_B0 -> L_CE , 
  pip INT_X24Y26 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y26 LOGIC_OUTS15 -> ES2BEG2 , 
  pip INT_X24Y26 LOGIC_OUTS23 -> WL2BEG1 , 
  pip INT_X24Y26 WL2BEG1 -> CTRL0 , 
  pip INT_X25Y26 CTRL0 -> CTRL_B0 , 
  pip INT_X25Y26 ES2MID2 -> FAN6 , 
  pip INT_X25Y26 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y26 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X25Y26 GFAN1 -> CTRL0 , 
  ;
net "gpio_B_out<0>" , 
  outpin "gpio_B_out<3>" AQ ,
  inpin "gpio_B<0>" O ,
  pip CLBLL_X28Y22 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X28Y22 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X29Y22 EN2MID0 -> LV18 , 
  pip INT_X29Y4 LV0 -> NR5BEG1 , 
  pip INT_X29Y7 NR5MID1 -> ER2BEG2 , 
  pip INT_X31Y7 ER2END2 -> IMUX_B41 , 
  pip IOI_X31Y7 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y7 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<0>_inv" D1 -> OQ
  pip IOI_X31Y7 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_B_out<1>" , 
  outpin "gpio_B_out<3>" BQ ,
  inpin "gpio_B<1>" O ,
  pip CLBLL_X28Y22 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X28Y22 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X30Y15 SL2END2 -> SE2BEG2 , 
  pip INT_X30Y18 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X30Y19 SE5END0 -> SE2BEG0 , 
  pip INT_X31Y14 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y14 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y14 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<1>_inv" D1 -> OQ
  pip IOI_X31Y14 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_B_out<2>" , 
  outpin "gpio_B_out<3>" CQ ,
  inpin "gpio_B<2>" O ,
  pip CLBLL_X28Y22 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X28Y22 LOGIC_OUTS6 -> SE5BEG2 , 
  pip INT_X30Y19 SE5END2 -> SE2BEG2 , 
  pip INT_X31Y18 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y18 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y18 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<2>_inv" D1 -> OQ
  pip IOI_X31Y18 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_B_out<3>" , 
  outpin "gpio_B_out<3>" DQ ,
  inpin "gpio_B<3>" O ,
  pip CLBLL_X28Y22 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X28Y17 SL5END2 -> SE5BEG2 , 
  pip INT_X28Y22 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X30Y12 SR2END2 -> EL2BEG2 , 
  pip INT_X30Y14 SE5END2 -> SR2BEG2 , 
  pip INT_X31Y12 EL2MID2 -> IMUX_B41 , 
  pip IOI_X31Y12 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y12 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<3>_inv" D1 -> OQ
  pip IOI_X31Y12 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_B_out<4>" , 
  outpin "gpio_B_out<7>" AQ ,
  inpin "gpio_B<4>" O ,
  pip CLBLM_X27Y22 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X27Y10 LV6 -> SE5BEG2 , 
  pip INT_X27Y22 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X27Y22 SR2BEG0 -> LV18 , 
  pip INT_X29Y7 SE5END2 -> EL2BEG2 , 
  pip INT_X31Y7 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y7 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y7 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<4>_inv" D1 -> OQ
  pip IOI_X31Y7 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_B_out<5>" , 
  outpin "gpio_B_out<7>" BQ ,
  inpin "gpio_B<5>" O ,
  pip CLBLM_X27Y22 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X27Y22 LOGIC_OUTS5 -> ES5BEG0 , 
  pip INT_X30Y15 SR5END0 -> SE2BEG0 , 
  pip INT_X30Y20 ES5END0 -> SR5BEG0 , 
  pip INT_X31Y14 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X31Y14 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X31Y14 SE2END0 -> BYP5 , 
  pip IOI_X31Y14 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y14 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<5>_inv" D1 -> OQ
  pip IOI_X31Y14 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_B_out<6>" , 
  outpin "gpio_B_out<7>" CQ ,
  inpin "gpio_B<6>" O ,
  pip CLBLM_X27Y22 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X27Y22 LOGIC_OUTS6 -> ES5BEG2 , 
  pip INT_X30Y18 SR2END2 -> EL2BEG2 , 
  pip INT_X30Y20 ES5END2 -> SR2BEG2 , 
  pip INT_X31Y18 EL2MID2 -> IMUX_B41 , 
  pip IOI_X31Y18 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y18 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<6>_inv" D1 -> OQ
  pip IOI_X31Y18 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_B_out<7>" , 
  outpin "gpio_B_out<7>" DQ ,
  inpin "gpio_B<7>" O ,
  pip CLBLM_X27Y22 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X27Y22 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X29Y19 SE5END2 -> SE5BEG2 , 
  pip INT_X31Y16 EL2BEG2 -> IMUX_B41 , 
  pip INT_X31Y16 SE5END2 -> EL2BEG2 , 
  pip IOI_X31Y16 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y16 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_B_dir<7>_inv" D1 -> OQ
  pip IOI_X31Y16 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_B_out_not0001" , 
  outpin "gpio_B_out_not0001" A ,
  inpin "gpio_B_out<3>" CE ,
  inpin "gpio_B_out<7>" CE ,
  pip CLBLL_X28Y22 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y22 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y23 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "gpio_B_out_not0001" A -> AMUX
  pip CLBLM_X27Y23 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X27Y22 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y22 SR2MID1 -> CTRL1 , 
  pip INT_X27Y23 LOGIC_OUTS16 -> ES2BEG1 , 
  pip INT_X27Y23 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X28Y22 CTRL1 -> CTRL_B1 , 
  pip INT_X28Y22 ES2END1 -> CTRL1 , 
  ;
net "gpio_C<0>" , cfg " _BELSIG:PAD,PAD,gpio_C<0>:gpio_C<0>",
  ;
net "gpio_C<1>" , cfg " _BELSIG:PAD,PAD,gpio_C<1>:gpio_C<1>",
  ;
net "gpio_C<2>" , cfg " _BELSIG:PAD,PAD,gpio_C<2>:gpio_C<2>",
  ;
net "gpio_C<3>" , cfg " _BELSIG:PAD,PAD,gpio_C<3>:gpio_C<3>",
  ;
net "gpio_C<4>" , cfg " _BELSIG:PAD,PAD,gpio_C<4>:gpio_C<4>",
  ;
net "gpio_C<5>" , cfg " _BELSIG:PAD,PAD,gpio_C<5>:gpio_C<5>",
  ;
net "gpio_C<6>" , cfg " _BELSIG:PAD,PAD,gpio_C<6>:gpio_C<6>",
  ;
net "gpio_C<7>" , cfg " _BELSIG:PAD,PAD,gpio_C<7>:gpio_C<7>",
  ;
net "gpio_C_dir<0>" , 
  outpin "gpio_C_dir<3>" AQ ,
  inpin "N422" A2 ,
  inpin "gpio_C_dir<0>_inv" T1 ,
  pip CLBLL_X21Y42 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y45 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X21Y11 LV6 -> EL5BEG2 , 
  pip INT_X21Y23 LV0 =- LV18 , 
  pip INT_X21Y41 SE2MID0 -> LV18 , 
  pip INT_X21Y42 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X21Y42 LOGIC_OUTS0 -> SE2BEG0 , 
  pip INT_X21Y44 NL2END1 -> NE2BEG1 , 
  pip INT_X21Y45 NE2MID1 -> IMUX_B4 , 
  pip INT_X26Y11 EL5END2 -> ES5BEG2 , 
  pip INT_X29Y11 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X30Y12 ER2MID0 -> ES2BEG0 , 
  pip INT_X31Y11 ES2END0 -> IMUX_B30 , 
  pip IOI_X31Y11 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<0>_inv" , 
  outpin "gpio_C_dir<0>_inv" TQ ,
  inpin "gpio_C<0>" T ,
  pip IOI_X31Y11 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir<1>" , 
  outpin "gpio_C_dir<3>" BQ ,
  inpin "N419" A5 ,
  inpin "gpio_C_dir<1>_inv" T1 ,
  pip CLBLL_X21Y42 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X20Y47 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X20Y47 WL2MID1 -> IMUX_B26 , 
  pip INT_X21Y22 LV0 =- LV18 , 
  pip INT_X21Y4 LV0 =- LH18 , 
  pip INT_X21Y40 SR2END0 -> LV18 , 
  pip INT_X21Y42 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X21Y42 LOGIC_OUTS1 -> SR2BEG0 , 
  pip INT_X21Y47 NR5END0 -> WL2BEG1 , 
  pip INT_X27Y4 LH12 -> EL5BEG1 , 
  pip INT_X30Y4 EL5MID1 -> EN2BEG1 , 
  pip INT_X31Y4 EN2MID1 -> FAN2 , 
  pip INT_X31Y4 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X31Y4 FAN_BOUNCE2 -> IMUX_B24 , 
  pip IOI_X31Y4 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_C_dir<1>_inv" , 
  outpin "gpio_C_dir<1>_inv" TQ ,
  inpin "gpio_C<1>" T ,
  pip IOI_X31Y4 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_C_dir<2>" , 
  outpin "gpio_C_dir<3>" CQ ,
  inpin "gpio_C_dir<2>_inv" T1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C4 ,
  pip CLBLL_X21Y42 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X18Y47 WL2BEG2 -> IMUX_B34 , 
  pip INT_X18Y47 WN5END2 -> WL2BEG2 , 
  pip INT_X21Y42 LOGIC_OUTS2 -> NE5BEG1 , 
  pip INT_X21Y42 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X21Y45 NE5MID1 -> WN5BEG2 , 
  pip INT_X23Y39 SE5END2 -> SE5BEG2 , 
  pip INT_X25Y36 SE5END2 -> EL5BEG2 , 
  pip INT_X30Y12 SW5MID2 -> SE5BEG2 , 
  pip INT_X30Y15 SL5END2 -> SW5BEG2 , 
  pip INT_X30Y20 SE5MID2 -> SL5BEG2 , 
  pip INT_X30Y23 SR5END2 -> SE5BEG2 , 
  pip INT_X30Y28 SW5MID2 -> SR5BEG2 , 
  pip INT_X30Y31 SR5END2 -> SW5BEG2 , 
  pip INT_X30Y36 EL5END2 -> SR5BEG2 , 
  pip INT_X30Y7 SL2END1 -> SE2BEG1 , 
  pip INT_X30Y9 SE5MID2 -> SL2BEG1 , 
  pip INT_X31Y6 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X31Y6 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y6 SE2END1 -> CTRL2 , 
  pip IOI_X31Y6 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_C_dir<2>_inv" , 
  outpin "gpio_C_dir<2>_inv" TQ ,
  inpin "gpio_C<2>" T ,
  pip IOI_X31Y6 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_C_dir<3>" , 
  outpin "gpio_C_dir<3>" DQ ,
  inpin "gpio_C_dir<3>_inv" T1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B2 ,
  pip CLBLL_X21Y42 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y45 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_WN2MID_B2 -> INT_BUFS_WN2MID2 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_WN2MID2 -> INT_BUFS_WN2MID_B2 , 
  pip INT_X15Y45 WL2END2 -> IMUX_B16 , 
  pip INT_X17Y45 WN2END2 -> WL2BEG2 , 
  pip INT_X18Y44 WN5END2 -> WN2BEG2 , 
  pip INT_X19Y22 LV0 =- LH18 , 
  pip INT_X19Y40 WR2END0 -> LV18 , 
  pip INT_X21Y40 SL2END1 -> WR2BEG0 , 
  pip INT_X21Y42 LOGIC_OUTS3 -> SL2BEG1 , 
  pip INT_X21Y42 LOGIC_OUTS3 -> WN5BEG2 , 
  pip INT_X31Y10 LV6 -> SE5BEG2 , 
  pip INT_X31Y22 LH6 -> LV18 , 
  pip INT_X31Y5 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X31Y5 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y5 SL2END1 -> FAN2 , 
  pip INT_X31Y7 SE5MID2 -> SL2BEG1 , 
  pip IOI_X31Y5 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<3>_inv" , 
  outpin "gpio_C_dir<3>_inv" TQ ,
  inpin "gpio_C<3>" T ,
  pip IOI_X31Y5 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir<4>" , 
  outpin "gpio_C_dir<7>" AQ ,
  inpin "N286" C1 ,
  inpin "gpio_C_dir<4>_inv" T1 ,
  pip CLBLM_X18Y37 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X22Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X18Y37 WN2MID0 -> IMUX_B6 , 
  pip INT_X19Y37 WS5MID0 -> WN2BEG0 , 
  pip INT_X22Y11 LV12 -> ES5BEG0 , 
  pip INT_X22Y17 LV0 =- LV18 , 
  pip INT_X22Y35 SR2END0 -> LV18 , 
  pip INT_X22Y37 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X22Y37 LOGIC_OUTS0 -> WS5BEG0 , 
  pip INT_X25Y9 ES5END0 -> EL5BEG0 , 
  pip INT_X30Y9 EL5END0 -> ES2BEG0 , 
  pip INT_X31Y8 ES2END0 -> IMUX_B30 , 
  pip IOI_X31Y8 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<4>_inv" , 
  outpin "gpio_C_dir<4>_inv" TQ ,
  inpin "gpio_C<4>" T ,
  pip IOI_X31Y8 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir<5>" , 
  outpin "gpio_C_dir<7>" BQ ,
  inpin "N286" D1 ,
  inpin "gpio_C_dir<5>_inv" T1 ,
  pip CLBLM_X18Y37 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X22Y37 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X18Y37 WR2MID0 -> IMUX_B42 , 
  pip INT_X19Y37 WN5MID1 -> WR2BEG0 , 
  pip INT_X22Y37 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X22Y37 LOGIC_OUTS1 -> WN5BEG1 , 
  pip INT_X23Y18 LV0 -> EL5BEG2 , 
  pip INT_X23Y36 ES2END0 -> LV18 , 
  pip INT_X28Y13 SR5END2 -> EL2BEG2 , 
  pip INT_X28Y18 EL5END2 -> SR5BEG2 , 
  pip INT_X30Y13 EL2END2 -> ES2BEG2 , 
  pip INT_X31Y12 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y12 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y12 ES2END2 -> BYP2 , 
  pip IOI_X31Y12 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<5>_inv" , 
  outpin "gpio_C_dir<5>_inv" TQ ,
  inpin "gpio_C<5>" T ,
  pip IOI_X31Y12 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir<6>" , 
  outpin "gpio_C_dir<7>" CQ ,
  inpin "gpio_C_dir<6>_inv" T1 ,
  inpin "uart1_status_port<6>" A6 ,
  pip CLBLM_X18Y37 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y37 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X18Y37 WR2END0 -> IMUX_B24 , 
  pip INT_X20Y37 WN2MID1 -> WR2BEG0 , 
  pip INT_X21Y37 WR2MID1 -> WN2BEG1 , 
  pip INT_X22Y37 LOGIC_OUTS2 -> ER5BEG1 , 
  pip INT_X22Y37 LOGIC_OUTS2 -> WR2BEG1 , 
  pip INT_X27Y37 ER5END1 -> ES5BEG1 , 
  pip INT_X30Y11 SE5MID1 -> SL5BEG1 , 
  pip INT_X30Y14 SL5END1 -> SE5BEG1 , 
  pip INT_X30Y19 SE5MID1 -> SL5BEG1 , 
  pip INT_X30Y22 SR5END1 -> SE5BEG1 , 
  pip INT_X30Y27 SW5MID1 -> SR5BEG1 , 
  pip INT_X30Y30 SR5END1 -> SW5BEG1 , 
  pip INT_X30Y35 ES5END1 -> SR5BEG1 , 
  pip INT_X30Y5 SW2MID1 -> SE2BEG1 , 
  pip INT_X30Y6 SL5END1 -> SW2BEG1 , 
  pip INT_X31Y4 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X31Y4 CTRL_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y4 SE2END1 -> CTRL2 , 
  pip IOI_X31Y4 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<6>_inv" , 
  outpin "gpio_C_dir<6>_inv" TQ ,
  inpin "gpio_C<6>" T ,
  pip IOI_X31Y4 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir<7>" , 
  outpin "gpio_C_dir<7>" DQ ,
  inpin "gpio_C_dir<7>_inv" T1 ,
  inpin "i2c_prer<15>" D2 ,
  pip CLBLL_X16Y37 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X22Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_BUFS_L_X17Y37 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y37 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X16Y37 WS2MID1 -> IMUX_B43 , 
  pip INT_X17Y37 WR2END1 -> WS2BEG1 , 
  pip INT_X19Y37 WN5MID2 -> WR2BEG1 , 
  pip INT_X22Y37 LOGIC_OUTS3 -> SE5BEG2 , 
  pip INT_X22Y37 LOGIC_OUTS3 -> WN5BEG2 , 
  pip INT_X24Y34 SE5END2 -> SE5BEG2 , 
  pip INT_X26Y31 SE5END2 -> SE5BEG2 , 
  pip INT_X28Y28 SE5END2 -> SE5BEG2 , 
  pip INT_X30Y20 SR5END2 -> SE2BEG2 , 
  pip INT_X30Y25 SE5END2 -> SR5BEG2 , 
  pip INT_X31Y16 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X31Y16 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y16 SL2END1 -> FAN2 , 
  pip INT_X31Y18 SE2MID2 -> SL2BEG1 , 
  pip INT_X31Y19 SE2END2 -> SE2BEG2 , 
  pip IOI_X31Y16 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_C_dir<7>_inv" , 
  outpin "gpio_C_dir<7>_inv" TQ ,
  inpin "gpio_C<7>" T ,
  pip IOI_X31Y16 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_C_dir_not0001" , 
  outpin "gpio_C_dir_not0001" C ,
  inpin "gpio_C_dir<3>" CE ,
  inpin "gpio_C_dir<7>" CE ,
  pip CLBLL_X21Y42 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y38 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X22Y37 SITE_CTRL_B0 -> L_CE , 
  pip INT_X20Y38 LOGIC_OUTS14 -> EL2BEG1 , 
  pip INT_X20Y38 LOGIC_OUTS14 -> NW5BEG1 , 
  pip INT_X20Y41 NW5MID1 -> NE2BEG1 , 
  pip INT_X21Y38 EL2MID1 -> ES2BEG1 , 
  pip INT_X21Y42 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y42 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X21Y42 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X21Y42 NE2END1 -> FAN4 , 
  pip INT_X22Y37 CTRL0 -> CTRL_B0 , 
  pip INT_X22Y37 ES2END1 -> CTRL0 , 
  ;
net "gpio_C_out<0>" , 
  outpin "gpio_C_out<3>" AQ ,
  inpin "gpio_C<0>" O ,
  pip CLBLL_X30Y11 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X30Y11 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X31Y11 ER2MID1 -> FAN5 , 
  pip INT_X31Y11 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y11 FAN_BOUNCE5 -> IMUX_B47 , 
  pip IOI_X31Y11 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y11 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<0>_inv" D1 -> OQ
  pip IOI_X31Y11 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out<1>" , 
  outpin "gpio_C_out<3>" BQ ,
  inpin "gpio_C<1>" O ,
  pip CLBLL_X30Y11 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X30Y11 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X30Y6 SR5END0 -> SE2BEG0 , 
  pip INT_X31Y4 BYP_BOUNCE_S4 -> IMUX_B41 , 
  pip INT_X31Y5 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X31Y5 SE2END0 -> BYP4 , 
  pip IOI_X31Y4 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y4 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<1>_inv" D1 -> OQ
  pip IOI_X31Y4 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_C_out<2>" , 
  outpin "gpio_C_out<3>" CQ ,
  inpin "gpio_C<2>" O ,
  pip CLBLL_X30Y11 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X30Y11 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X30Y6 SR5END2 -> EL2BEG2 , 
  pip INT_X31Y6 EL2MID2 -> IMUX_B41 , 
  pip IOI_X31Y6 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y6 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<2>_inv" D1 -> OQ
  pip IOI_X31Y6 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_C_out<3>" , 
  outpin "gpio_C_out<3>" DQ ,
  inpin "gpio_C<3>" O ,
  pip CLBLL_X30Y11 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X30Y11 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X30Y6 SL5END2 -> SE2BEG2 , 
  pip INT_X31Y5 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y5 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y5 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<3>_inv" D1 -> OQ
  pip IOI_X31Y5 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out<4>" , 
  outpin "gpio_C_out<7>" AQ ,
  inpin "gpio_C<4>" O ,
  pip CLBLM_X29Y12 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y12 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X31Y8 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X31Y8 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X31Y8 SR2MID1 -> CTRL1 , 
  pip INT_X31Y9 SE5END1 -> SR2BEG1 , 
  pip IOI_X31Y8 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y8 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<4>_inv" D1 -> OQ
  pip IOI_X31Y8 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out<5>" , 
  outpin "gpio_C_out<7>" BQ ,
  inpin "gpio_C<5>" O ,
  pip CLBLM_X29Y12 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X29Y12 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X31Y12 ER2END1 -> FAN5 , 
  pip INT_X31Y12 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y12 FAN_BOUNCE5 -> IMUX_B47 , 
  pip IOI_X31Y12 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y12 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<5>_inv" D1 -> OQ
  pip IOI_X31Y12 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out<6>" , 
  outpin "gpio_C_out<7>" CQ ,
  inpin "gpio_C<6>" O ,
  pip CLBLM_X29Y12 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X29Y12 LOGIC_OUTS6 -> SW5BEG2 , 
  pip INT_X29Y4 SR5END2 -> EL2BEG2 , 
  pip INT_X29Y9 SW5MID2 -> SR5BEG2 , 
  pip INT_X31Y4 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y4 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y4 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<6>_inv" D1 -> OQ
  pip IOI_X31Y4 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out<7>" , 
  outpin "gpio_C_out<7>" DQ ,
  inpin "gpio_C<7>" O ,
  pip CLBLM_X29Y12 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X29Y12 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X31Y15 NE5END1 -> NL2BEG2 , 
  pip INT_X31Y16 NL2MID2 -> IMUX_B47 , 
  pip IOI_X31Y16 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y16 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_C_dir<7>_inv" D1 -> OQ
  pip IOI_X31Y16 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_C_out_not0001" , 
  outpin "gpio_C_out_not0001" A ,
  inpin "gpio_C_out<3>" CE ,
  inpin "gpio_C_out<7>" CE ,
  pip CLBLL_X30Y11 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y12 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y14 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "gpio_C_out_not0001" A -> AMUX
  pip CLBLM_X29Y14 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X29Y12 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y12 SR2END1 -> CTRL1 , 
  pip INT_X29Y12 SR2END1 -> SE2BEG1 , 
  pip INT_X29Y14 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X30Y11 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y11 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y11 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X30Y11 SE2END1 -> FAN4 , 
  ;
net "gpio_D<0>" , cfg " _BELSIG:PAD,PAD,gpio_D<0>:gpio_D<0>",
  ;
net "gpio_D<1>" , cfg " _BELSIG:PAD,PAD,gpio_D<1>:gpio_D<1>",
  ;
net "gpio_D<2>" , cfg " _BELSIG:PAD,PAD,gpio_D<2>:gpio_D<2>",
  ;
net "gpio_D<3>" , cfg " _BELSIG:PAD,PAD,gpio_D<3>:gpio_D<3>",
  ;
net "gpio_D<4>" , cfg " _BELSIG:PAD,PAD,gpio_D<4>:gpio_D<4>",
  ;
net "gpio_D<5>" , cfg " _BELSIG:PAD,PAD,gpio_D<5>:gpio_D<5>",
  ;
net "gpio_D<6>" , cfg " _BELSIG:PAD,PAD,gpio_D<6>:gpio_D<6>",
  ;
net "gpio_D<7>" , cfg " _BELSIG:PAD,PAD,gpio_D<7>:gpio_D<7>",
  ;
net "gpio_D_dir<0>" , 
  outpin "gpio_D_dir<3>" AQ ,
  inpin "gpio_D_dir<0>_inv" T1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A4 ,
  pip CLBLM_X20Y52 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y33 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X20Y51 WL5MID1 -> NR2BEG0 , 
  pip INT_X20Y52 NR2MID0 -> IMUX_B25 , 
  pip INT_X23Y33 WN2END_S0 -> LV0 , 
  pip INT_X23Y51 LV18 -> WL5BEG1 , 
  pip INT_X24Y33 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X24Y33 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X29Y33 ER5END0 -> ES2BEG0 , 
  pip INT_X30Y33 ES2MID0 -> EN2BEG0 , 
  pip INT_X31Y33 EN2MID0 -> IMUX_B24 , 
  pip IOI_X31Y33 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_D_dir<0>_inv" , 
  outpin "gpio_D_dir<0>_inv" TQ ,
  inpin "gpio_D<0>" T ,
  pip IOI_X31Y33 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_D_dir<1>" , 
  outpin "gpio_D_dir<3>" BQ ,
  inpin "gpio_D_dir<1>_inv" T1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A3 ,
  pip CLBLL_X19Y51 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y33 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y33 WR5END1 -> NR5BEG0 , 
  pip INT_X19Y38 NR5END0 -> NE5BEG0 , 
  pip INT_X19Y51 WN2END2 -> IMUX_B27 , 
  pip INT_X20Y50 NW2END1 -> WN2BEG2 , 
  pip INT_X21Y41 NE5END0 -> NL5BEG0 , 
  pip INT_X21Y46 NL5END0 -> NW2BEG0 , 
  pip INT_X21Y47 NW2MID0 -> NL2BEG1 , 
  pip INT_X21Y49 NL2END1 -> NW2BEG1 , 
  pip INT_X24Y33 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X24Y33 LOGIC_OUTS1 -> WR5BEG1 , 
  pip INT_X25Y15 LV0 -> EL5BEG2 , 
  pip INT_X25Y33 EN2MID0 -> LV18 , 
  pip INT_X30Y15 EL5END2 -> EN2BEG2 , 
  pip INT_X31Y16 EN2END2 -> FAN7 , 
  pip INT_X31Y16 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X31Y17 FAN_BOUNCE_N7 -> IMUX_B30 , 
  pip IOI_X31Y17 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_D_dir<1>_inv" , 
  outpin "gpio_D_dir<1>_inv" TQ ,
  inpin "gpio_D<1>" T ,
  pip IOI_X31Y17 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_D_dir<2>" , 
  outpin "gpio_D_dir<3>" CQ ,
  inpin "N280" A2 ,
  inpin "gpio_D_dir<2>_inv" T1 ,
  pip CLBLM_X18Y42 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y33 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X18Y42 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y42 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X18Y42 WN2END2 -> FAN5 , 
  pip INT_X19Y41 WR5END2 -> WN2BEG2 , 
  pip INT_X24Y17 LV0 -> EL5BEG2 , 
  pip INT_X24Y33 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X24Y34 NL2MID2 -> WL2BEG_S0 , 
  pip INT_X24Y35 NL2END2 -> LV0 , 
  pip INT_X24Y35 WL2BEG0 -> LV18 , 
  pip INT_X24Y41 LV6 -> WR5BEG2 , 
  pip INT_X29Y17 EL5END2 -> ES2BEG2 , 
  pip INT_X30Y16 ES2END2 -> ES2BEG2 , 
  pip INT_X31Y15 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y15 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y15 ES2END2 -> BYP2 , 
  pip IOI_X31Y15 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_D_dir<2>_inv" , 
  outpin "gpio_D_dir<2>_inv" TQ ,
  inpin "gpio_D<2>" T ,
  pip IOI_X31Y15 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_D_dir<3>" , 
  outpin "gpio_D_dir<3>" DQ ,
  inpin "ext_int_slope<3>" D4 ,
  inpin "gpio_D_dir<3>_inv" T1 ,
  pip CLBLM_X20Y41 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X24Y33 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X20Y41 NW2END1 -> IMUX_B46 , 
  pip INT_X21Y35 WN5END2 -> NR5BEG1 , 
  pip INT_X21Y40 NR5END1 -> NW2BEG1 , 
  pip INT_X24Y16 LV0 -> SE5BEG2 , 
  pip INT_X24Y33 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X24Y33 LOGIC_OUTS3 -> WN5BEG2 , 
  pip INT_X24Y34 WL2BEG0 -> LV18 , 
  pip INT_X26Y13 SE5END2 -> EL5BEG2 , 
  pip INT_X31Y11 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y11 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y11 SR2END2 -> BYP2 , 
  pip INT_X31Y13 EL5END2 -> SR2BEG2 , 
  pip IOI_X31Y11 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_D_dir<3>_inv" , 
  outpin "gpio_D_dir<3>_inv" TQ ,
  inpin "gpio_D<3>" T ,
  pip IOI_X31Y11 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_D_dir<4>" , 
  outpin "gpio_D_dir<7>" AQ ,
  inpin "N430" A3 ,
  inpin "gpio_D_dir<4>_inv" T1 ,
  pip CLBLM_X18Y45 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y37 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X18Y43 NW2END0 -> NR2BEG0 , 
  pip INT_X18Y45 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X18Y45 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X18Y45 NR2END0 -> BYP1 , 
  pip INT_X19Y37 WR5END1 -> NR5BEG0 , 
  pip INT_X19Y42 NR5END0 -> NW2BEG0 , 
  pip INT_X24Y37 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X24Y37 LOGIC_OUTS4 -> WR5BEG1 , 
  pip INT_X25Y19 LV0 -> EL5BEG2 , 
  pip INT_X25Y37 EN2MID0 -> LV18 , 
  pip INT_X30Y19 EL5END2 -> EN2BEG2 , 
  pip INT_X31Y19 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y19 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X31Y19 EN2MID2 -> BYP2 , 
  pip IOI_X31Y19 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_D_dir<4>_inv" , 
  outpin "gpio_D_dir<4>_inv" TQ ,
  inpin "gpio_D<4>" T ,
  pip IOI_X31Y19 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_D_dir<5>" , 
  outpin "gpio_D_dir<7>" BQ ,
  inpin "gpio_D_dir<5>_inv" T1 ,
  inpin "leds_1<7>" A5 ,
  pip CLBLL_X16Y43 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y37 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_X16Y43 WL2MID1 -> IMUX_B2 , 
  pip INT_X17Y39 SE2MID0 -> IMUX_B24 , 
  pip INT_X17Y40 SL2END0 -> SE2BEG0 , 
  pip INT_X17Y42 WL2END1 -> NR2BEG0 , 
  pip INT_X17Y42 WL2END1 -> SL2BEG0 , 
  pip INT_X17Y43 NR2MID0 -> WL2BEG1 , 
  pip INT_X19Y42 WN5END1 -> WL2BEG1 , 
  pip INT_X22Y40 NW5END0 -> WN5BEG1 , 
  pip INT_X24Y37 LOGIC_OUTS5 -> NW5BEG0 , 
  pip IOI_X17Y39 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_D_dir<5>_inv" , 
  outpin "gpio_D_dir<5>_inv" TQ ,
  inpin "gpio_D<5>" T ,
  pip IOI_X17Y39 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_D_dir<6>" , 
  outpin "gpio_D_dir<7>" CQ ,
  inpin "gpio_D_dir<6>_inv" T1 ,
  inpin "i2c_top/rxack" D1 ,
  pip CLBLL_X16Y39 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X24Y37 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_BUFS_L_X17Y39 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y39 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X16Y39 WL2END0 -> IMUX_B18 , 
  pip INT_X17Y37 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X17Y37 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X17Y37 SL2MID2 -> BYP2 , 
  pip INT_X17Y39 WL2MID0 -> SL2BEG_N2 , 
  pip INT_X18Y38 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X19Y38 WL5END0 -> WN2BEG0 , 
  pip INT_X24Y37 LOGIC_OUTS6 -> WL5BEG_S0 , 
  pip IOI_X17Y37 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_D_dir<6>_inv" , 
  outpin "gpio_D_dir<6>_inv" TQ ,
  inpin "gpio_D<6>" T ,
  pip IOI_X17Y37 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_D_dir<7>" , 
  outpin "gpio_D_dir<7>" DQ ,
  inpin "N498" A3 ,
  inpin "gpio_D_dir<7>_inv" T1 ,
  pip CLBLM_X15Y45 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X24Y37 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X14Y42 LH12 -> NR5BEG0 , 
  pip INT_X14Y45 NR5MID0 -> ER2BEG1 , 
  pip INT_X15Y45 ER2MID1 -> IMUX_B3 , 
  pip INT_X24Y37 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X26Y24 LV0 =- LV18 , 
  pip INT_X26Y40 NE5END1 -> NL2BEG2 , 
  pip INT_X26Y42 LV18 =- LH0 , 
  pip INT_X26Y42 NL2END2 -> LH0 , 
  pip INT_X26Y6 LV0 -> EL5BEG2 , 
  pip INT_X31Y6 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X31Y6 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y6 EL5END2 -> SR2BEG2 , 
  pip INT_X31Y6 SR2BEG2 -> BYP2 , 
  pip IOI_X31Y6 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_D_dir<7>_inv" , 
  outpin "gpio_D_dir<7>_inv" TQ ,
  inpin "gpio_D<7>" T ,
  pip IOI_X31Y6 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_D_dir_not0001" , 
  outpin "gpio_D_dir<7>" D ,
  inpin "gpio_D_dir<3>" CE ,
  inpin "gpio_D_dir<7>" CE ,
  pip CLBLM_X24Y33 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y37 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "gpio_D_dir<7>" D -> DMUX
  pip CLBLM_X24Y37 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y37 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y37 SITE_CTRL_B1 -> M_CE , 
  pip INT_X24Y33 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y33 SL2MID1 -> CTRL0 , 
  pip INT_X24Y34 SE2MID2 -> SL2BEG1 , 
  pip INT_X24Y35 SR2END2 -> SE2BEG2 , 
  pip INT_X24Y37 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y37 LOGIC_OUTS15 -> SR2BEG2 , 
  pip INT_X24Y37 LOGIC_OUTS23 -> WR2BEG0 , 
  pip INT_X24Y37 WR2BEG0 -> CTRL1 , 
  ;
net "gpio_D_out<0>" , 
  outpin "gpio_D_out<3>" AQ ,
  inpin "gpio_D<0>" O ,
  pip CLBLM_X29Y22 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y22 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X29Y27 NR5END0 -> NE5BEG0 , 
  pip INT_X31Y30 NE5END0 -> NL2BEG1 , 
  pip INT_X31Y32 NL2END1 -> NW2BEG1 , 
  pip INT_X31Y33 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y33 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X31Y33 NW2MID1 -> FAN5 , 
  pip IOI_X31Y33 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y33 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<0>_inv" D1 -> OQ
  pip IOI_X31Y33 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_D_out<1>" , 
  outpin "gpio_D_out<3>" BQ ,
  inpin "gpio_D<1>" O ,
  pip CLBLM_X29Y22 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X29Y17 SR5END0 -> EL2BEG0 , 
  pip INT_X29Y22 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X31Y17 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X31Y17 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X31Y17 EL2END0 -> BYP5 , 
  pip IOI_X31Y17 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y17 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<1>_inv" D1 -> OQ
  pip IOI_X31Y17 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_D_out<2>" , 
  outpin "gpio_D_out<3>" CQ ,
  inpin "gpio_D<2>" O ,
  pip CLBLM_X29Y22 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X29Y17 SR5END2 -> SE2BEG2 , 
  pip INT_X29Y22 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X30Y16 SE2END2 -> SE2BEG2 , 
  pip INT_X31Y15 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y15 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y15 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<2>_inv" D1 -> OQ
  pip IOI_X31Y15 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_D_out<3>" , 
  outpin "gpio_D_out<3>" DQ ,
  inpin "gpio_D<3>" O ,
  pip CLBLM_X29Y22 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X29Y17 SL5END2 -> SE5BEG2 , 
  pip INT_X29Y22 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X31Y11 SW2MID2 -> IMUX_B41 , 
  pip INT_X31Y12 SR2END2 -> SW2BEG2 , 
  pip INT_X31Y14 SE5END2 -> SR2BEG2 , 
  pip IOI_X31Y11 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y11 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<3>_inv" D1 -> OQ
  pip IOI_X31Y11 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_D_out<4>" , 
  outpin "gpio_D_out<7>" AQ ,
  inpin "gpio_D<4>" O ,
  pip CLBLM_X29Y24 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y19 SL5END1 -> EL2BEG1 , 
  pip INT_X29Y24 LOGIC_OUTS4 -> SL5BEG1 , 
  pip INT_X31Y19 EL2END1 -> FAN5 , 
  pip INT_X31Y19 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y19 FAN_BOUNCE5 -> IMUX_B41 , 
  pip IOI_X31Y19 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y19 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<4>_inv" D1 -> OQ
  pip IOI_X31Y19 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_D_out<5>" , 
  outpin "gpio_D_out<7>" BQ ,
  inpin "gpio_D<5>" O ,
  pip CLBLM_X29Y24 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X16Y39 SW5MID1 -> ES2BEG1 , 
  pip INT_X16Y42 LH12 -> SW5BEG1 , 
  pip INT_X17Y39 ES2MID1 -> FAN5 , 
  pip INT_X17Y39 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X17Y39 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X28Y24 WN2END_S0 -> LV0 , 
  pip INT_X28Y42 LV18 =- LH0 , 
  pip INT_X29Y24 LOGIC_OUTS5 -> WN2BEG0 , 
  pip IOI_X17Y39 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X17Y39 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<5>_inv" D1 -> OQ
  pip IOI_X17Y39 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_D_out<6>" , 
  outpin "gpio_D_out<7>" CQ ,
  inpin "gpio_D<6>" O ,
  pip CLBLM_X29Y24 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X17Y37 EL2BEG1 -> FAN5 , 
  pip INT_X17Y37 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X17Y37 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X17Y37 SL5END1 -> EL2BEG1 , 
  pip INT_X17Y42 LH12 -> SL5BEG1 , 
  pip INT_X29Y24 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X29Y24 NL2BEG_S0 -> LV0 , 
  pip INT_X29Y42 LV18 =- LH0 , 
  pip IOI_X17Y37 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X17Y37 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<6>_inv" D1 -> OQ
  pip IOI_X17Y37 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_D_out<7>" , 
  outpin "gpio_D_out<7>" DQ ,
  inpin "gpio_D<7>" O ,
  pip CLBLM_X29Y24 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X28Y10 LV6 -> SE5BEG2 , 
  pip INT_X28Y22 SL2END0 -> LV18 , 
  pip INT_X28Y24 WR2MID1 -> SL2BEG0 , 
  pip INT_X29Y24 LOGIC_OUTS7 -> WR2BEG1 , 
  pip INT_X30Y7 SE5END2 -> SE2BEG2 , 
  pip INT_X31Y6 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y6 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y6 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_D_dir<7>_inv" D1 -> OQ
  pip IOI_X31Y6 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_D_out_not0001" , 
  outpin "i2c_top/byte_controller/bit_controller/dSCL" D ,
  inpin "gpio_D_out<3>" CE ,
  inpin "gpio_D_out<7>" CE ,
  pip CLBLM_X27Y29 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "i2c_top/byte_controller/bit_controller/dSCL" D -> DMUX
  pip CLBLM_X27Y29 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X29Y22 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y24 SITE_CTRL_B1 -> M_CE , 
  pip INT_X27Y24 SL5END1 -> EL2BEG1 , 
  pip INT_X27Y24 SL5END1 -> SE2BEG1 , 
  pip INT_X27Y29 LOGIC_OUTS23 -> SL5BEG1 , 
  pip INT_X28Y23 SE2END1 -> ES2BEG1 , 
  pip INT_X29Y22 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y22 ES2END1 -> CTRL1 , 
  pip INT_X29Y24 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y24 EL2END1 -> FAN4 , 
  pip INT_X29Y24 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X29Y24 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "gpio_E<0>" , cfg " _BELSIG:PAD,PAD,gpio_E<0>:gpio_E<0>",
  ;
net "gpio_E<1>" , cfg " _BELSIG:PAD,PAD,gpio_E<1>:gpio_E<1>",
  ;
net "gpio_E<2>" , cfg " _BELSIG:PAD,PAD,gpio_E<2>:gpio_E<2>",
  ;
net "gpio_E<3>" , cfg " _BELSIG:PAD,PAD,gpio_E<3>:gpio_E<3>",
  ;
net "gpio_E<4>" , cfg " _BELSIG:PAD,PAD,gpio_E<4>:gpio_E<4>",
  ;
net "gpio_E<5>" , cfg " _BELSIG:PAD,PAD,gpio_E<5>:gpio_E<5>",
  ;
net "gpio_E<6>" , cfg " _BELSIG:PAD,PAD,gpio_E<6>:gpio_E<6>",
  ;
net "gpio_E<7>" , cfg " _BELSIG:PAD,PAD,gpio_E<7>:gpio_E<7>",
  ;
net "gpio_E_dir<0>" , 
  outpin "gpio_E_dir<3>" AQ ,
  inpin "N483" D2 ,
  inpin "gpio_E_dir<0>_inv" T1 ,
  pip CLBLM_X18Y61 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_BUFS_L_X17Y61 INT_BUFS_ES2BEG0 -> INT_BUFS_ES2BEG_B0 , 
  pip INT_BUFS_R_X18Y61 INT_BUFS_ES2BEG_B0 -> INT_BUFS_ES2BEG0 , 
  pip INT_X0Y79 SL2MID0 -> IMUX_B30 , 
  pip INT_X0Y80 WL5END1 -> SL2BEG0 , 
  pip INT_X12Y63 ER5END0 -> ES5BEG0 , 
  pip INT_X15Y61 ES5END0 -> EL2BEG0 , 
  pip INT_X17Y61 EL2END0 -> ES2BEG0 , 
  pip INT_X18Y61 ES2MID0 -> IMUX_B19 , 
  pip INT_X5Y62 NR2BEG2 -> LV0 , 
  pip INT_X5Y63 WR2END0 -> NR2BEG_N2 , 
  pip INT_X5Y80 LV18 -> WL5BEG1 , 
  pip INT_X7Y63 LOGIC_OUTS4 -> ER5BEG0 , 
  pip INT_X7Y63 LOGIC_OUTS4 -> WR2BEG0 , 
  pip IOI_X0Y79 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<0>_inv" , 
  outpin "gpio_E_dir<0>_inv" TQ ,
  inpin "gpio_E<0>" T ,
  pip IOI_X0Y79 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<1>" , 
  outpin "gpio_E_dir<3>" BQ ,
  inpin "gpio_E_dir<1>_inv" T1 ,
  inpin "int_mask<7>" B2 ,
  pip CLBLL_X16Y54 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X7Y63 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X0Y77 WL2MID0 -> IMUX_B30 , 
  pip INT_X11Y57 SE5END0 -> EL5BEG0 , 
  pip INT_X16Y54 WR2MID2 -> IMUX_B40 , 
  pip INT_X16Y57 EL5END0 -> ES2BEG0 , 
  pip INT_X17Y55 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X17Y56 ES2END0 -> SR2BEG0 , 
  pip INT_X1Y76 NW5END2 -> WL2BEG_S0 , 
  pip INT_X3Y73 NW5END2 -> NW5BEG2 , 
  pip INT_X5Y70 NW5END2 -> NW5BEG2 , 
  pip INT_X7Y63 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X7Y63 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X7Y67 NR5END2 -> NW5BEG2 , 
  pip INT_X9Y60 SE5END0 -> SE5BEG0 , 
  pip IOI_X0Y77 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<1>_inv" , 
  outpin "gpio_E_dir<1>_inv" TQ ,
  inpin "gpio_E<1>" T ,
  pip IOI_X0Y77 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<2>" , 
  outpin "gpio_E_dir<3>" CQ ,
  inpin "N495" C5 ,
  inpin "gpio_E_dir<2>_inv" T1 ,
  pip CLBLM_X15Y51 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X7Y63 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y76 WL5END1 -> NR2BEG0 , 
  pip INT_X0Y78 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X0Y78 BYP_BOUNCE4 -> IMUX_B30 , 
  pip INT_X0Y78 NR2END0 -> BYP4 , 
  pip INT_X11Y57 SE5END2 -> EL5BEG2 , 
  pip INT_X14Y52 SR5END2 -> SE2BEG2 , 
  pip INT_X14Y57 EL5MID2 -> SR5BEG2 , 
  pip INT_X15Y51 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y51 FAN_BOUNCE6 -> IMUX_B9 , 
  pip INT_X15Y51 SE2END2 -> FAN6 , 
  pip INT_X5Y64 WN2END_S0 -> LV0 , 
  pip INT_X5Y76 LV12 -> WL5BEG1 , 
  pip INT_X6Y64 WL2MID0 -> WN2BEG0 , 
  pip INT_X7Y63 LOGIC_OUTS6 -> SE5BEG2 , 
  pip INT_X7Y63 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X9Y60 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y78 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<2>_inv" , 
  outpin "gpio_E_dir<2>_inv" TQ ,
  inpin "gpio_E<2>" T ,
  pip IOI_X0Y78 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<3>" , 
  outpin "gpio_E_dir<3>" DQ ,
  inpin "N272" D5 ,
  inpin "gpio_E_dir<3>_inv" T1 ,
  pip CLBLL_X12Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y63 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X0Y71 NW5END1 -> NR2BEG1 , 
  pip INT_X0Y73 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X0Y73 CTRL_BOUNCE2 -> IMUX_B30 , 
  pip INT_X0Y73 NR2END1 -> CTRL2 , 
  pip INT_X12Y52 SW2MID1 -> IMUX_B21 , 
  pip INT_X12Y53 SR5END1 -> SW2BEG1 , 
  pip INT_X12Y58 EL5END1 -> SR5BEG1 , 
  pip INT_X2Y68 NW5END1 -> NW5BEG1 , 
  pip INT_X4Y65 WN5END2 -> NW5BEG1 , 
  pip INT_X7Y58 SR5END1 -> EL5BEG1 , 
  pip INT_X7Y63 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X7Y63 LOGIC_OUTS7 -> WN5BEG2 , 
  pip IOI_X0Y73 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<3>_inv" , 
  outpin "gpio_E_dir<3>_inv" TQ ,
  inpin "gpio_E<3>" T ,
  pip IOI_X0Y73 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<4>" , 
  outpin "gpio_E_dir<7>" AQ ,
  inpin "ext_int_mask<15>" A5 ,
  inpin "gpio_E_dir<4>_inv" T1 ,
  pip CLBLL_X14Y53 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X7Y62 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y76 WL2MID0 -> IMUX_B30 , 
  pip INT_X11Y56 SE5END0 -> ES5BEG0 , 
  pip INT_X14Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X14Y53 FAN_BOUNCE1 -> IMUX_B2 , 
  pip INT_X14Y53 SR2MID0 -> FAN1 , 
  pip INT_X14Y54 ES5END0 -> SR2BEG0 , 
  pip INT_X1Y75 NW5END2 -> WL2BEG_S0 , 
  pip INT_X3Y72 NW5END2 -> NW5BEG2 , 
  pip INT_X5Y69 NW5END2 -> NW5BEG2 , 
  pip INT_X7Y62 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X7Y62 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X7Y66 NR5END2 -> NW5BEG2 , 
  pip INT_X9Y59 SE5END0 -> SE5BEG0 , 
  pip IOI_X0Y76 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<4>_inv" , 
  outpin "gpio_E_dir<4>_inv" TQ ,
  inpin "gpio_E<4>" T ,
  pip IOI_X0Y76 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<5>" , 
  outpin "gpio_E_dir<7>" BQ ,
  inpin "N489" D5 ,
  inpin "gpio_E_dir<5>_inv" T1 ,
  pip CLBLL_X16Y57 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X7Y62 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y75 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y75 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X0Y75 WL2END1 -> FAN2 , 
  pip INT_X14Y59 EL5END1 -> ES2BEG1 , 
  pip INT_X15Y58 ES2END1 -> SE2BEG1 , 
  pip INT_X16Y57 SE2END1 -> IMUX_B45 , 
  pip INT_X2Y70 NW5END0 -> NR5BEG0 , 
  pip INT_X2Y75 NR5END0 -> WL2BEG1 , 
  pip INT_X4Y62 WS5MID1 -> NR5BEG0 , 
  pip INT_X4Y67 NR5END0 -> NW5BEG0 , 
  pip INT_X7Y62 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X7Y62 LOGIC_OUTS1 -> WS5BEG1 , 
  pip INT_X9Y59 SE5END1 -> EL5BEG1 , 
  pip IOI_X0Y75 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<5>_inv" , 
  outpin "gpio_E_dir<5>_inv" TQ ,
  inpin "gpio_E<5>" T ,
  pip IOI_X0Y75 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<6>" , 
  outpin "gpio_E_dir<7>" CQ ,
  inpin "N486" A6 ,
  inpin "gpio_E_dir<6>_inv" T1 ,
  pip CLBLL_X12Y51 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X7Y62 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y74 WL2MID0 -> IMUX_B30 , 
  pip INT_X12Y51 SE2MID0 -> IMUX_B24 , 
  pip INT_X12Y52 SL2END0 -> SE2BEG0 , 
  pip INT_X12Y54 SE5MID1 -> SL2BEG0 , 
  pip INT_X12Y57 SR5END1 -> SE5BEG1 , 
  pip INT_X12Y62 ER5END1 -> SR5BEG1 , 
  pip INT_X1Y66 WN5END2 -> WN5BEG2 , 
  pip INT_X1Y68 EN5END2 -> NL5BEG2 , 
  pip INT_X1Y73 NL5END2 -> WL2BEG_S0 , 
  pip INT_X4Y64 WN5END2 -> WN5BEG2 , 
  pip INT_X7Y62 LOGIC_OUTS2 -> ER5BEG1 , 
  pip INT_X7Y62 LOGIC_OUTS2 -> WN5BEG2 , 
  pip IOI_X0Y74 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<6>_inv" , 
  outpin "gpio_E_dir<6>_inv" TQ ,
  inpin "gpio_E<6>" T ,
  pip IOI_X0Y74 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir<7>" , 
  outpin "gpio_E_dir<7>" DQ ,
  inpin "gpio_E_dir<7>_inv" T1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D2 ,
  pip CLBLM_X13Y45 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y62 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y71 WL2END0 -> IMUX_B30 , 
  pip INT_X12Y54 SW5MID2 -> SE5BEG2 , 
  pip INT_X12Y57 SR5END2 -> SW5BEG2 , 
  pip INT_X12Y62 ER5END2 -> SR5BEG2 , 
  pip INT_X13Y45 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X13Y45 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X13Y45 SW2END2 -> BYP2 , 
  pip INT_X14Y46 SR5END2 -> SW2BEG2 , 
  pip INT_X14Y51 SE5END2 -> SR5BEG2 , 
  pip INT_X2Y63 WL5END0 -> NR5BEG_N2 , 
  pip INT_X2Y67 NR5END2 -> NE5BEG2 , 
  pip INT_X2Y70 NE5MID2 -> WL2BEG_S0 , 
  pip INT_X7Y62 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X7Y62 LOGIC_OUTS3 -> WL5BEG_S0 , 
  pip IOI_X0Y71 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_E_dir<7>_inv" , 
  outpin "gpio_E_dir<7>_inv" TQ ,
  inpin "gpio_E<7>" T ,
  pip IOI_X0Y71 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_E_dir_not0001" , 
  outpin "gpio_E_dir<7>" A ,
  inpin "gpio_E_dir<3>" CE ,
  inpin "gpio_E_dir<7>" CE ,
  pip CLBLM_X7Y62 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X7Y62 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y63 SITE_CTRL_B1 -> M_CE , 
  pip INT_X7Y62 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y62 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X7Y62 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X7Y62 WL2BEG1 -> CTRL0 , 
  pip INT_X7Y63 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y63 NE2MID0 -> CTRL1 , 
  ;
net "gpio_E_out<0>" , 
  outpin "gpio_E_out<3>" AQ ,
  inpin "gpio_E<0>" O ,
  pip CLBLM_X7Y64 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y79 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X0Y79 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X0Y79 WN2END1 -> BYP5 , 
  pip INT_X1Y78 WL5END1 -> WN2BEG1 , 
  pip INT_X6Y65 WN2END0 -> NR2BEG_N2 , 
  pip INT_X6Y66 NR2END2 -> LV0 , 
  pip INT_X6Y78 LV12 -> WL5BEG1 , 
  pip INT_X7Y64 LOGIC_OUTS0 -> WN2BEG0 , 
  pip IOI_X0Y79 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y79 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<0>_inv" D1 -> OQ
  pip IOI_X0Y79 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<1>" , 
  outpin "gpio_E_out<3>" BQ ,
  inpin "gpio_E<1>" O ,
  pip CLBLM_X7Y64 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y77 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y77 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X0Y77 SL2BEG0 -> CTRL1 , 
  pip INT_X0Y77 WL5END1 -> SL2BEG0 , 
  pip INT_X5Y64 WR2END0 -> NR2BEG_N2 , 
  pip INT_X5Y65 NR2END2 -> LV0 , 
  pip INT_X5Y77 LV12 -> WL5BEG1 , 
  pip INT_X7Y64 LOGIC_OUTS1 -> WR2BEG0 , 
  pip IOI_X0Y77 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y77 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<1>_inv" D1 -> OQ
  pip IOI_X0Y77 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<2>" , 
  outpin "gpio_E_out<3>" CQ ,
  inpin "gpio_E<2>" O ,
  pip CLBLM_X7Y64 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y72 WL5END2 -> NR5BEG1 , 
  pip INT_X0Y77 NR5END1 -> NW2BEG1 , 
  pip INT_X0Y78 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X0Y78 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X0Y78 NW2MID1 -> FAN5 , 
  pip INT_X5Y67 NW5END1 -> NR5BEG1 , 
  pip INT_X5Y72 NR5END1 -> WL5BEG2 , 
  pip INT_X7Y64 LOGIC_OUTS2 -> NW5BEG1 , 
  pip IOI_X0Y78 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y78 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<2>_inv" D1 -> OQ
  pip IOI_X0Y78 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<3>" , 
  outpin "gpio_E_out<3>" DQ ,
  inpin "gpio_E<3>" O ,
  pip CLBLM_X7Y64 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y72 NW5END2 -> NW2BEG2 , 
  pip INT_X0Y73 NW2MID2 -> IMUX_B47 , 
  pip INT_X2Y65 WL5END0 -> NR5BEG_N2 , 
  pip INT_X2Y69 NR5END2 -> NW5BEG2 , 
  pip INT_X7Y64 LOGIC_OUTS3 -> WL5BEG_S0 , 
  pip IOI_X0Y73 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y73 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<3>_inv" D1 -> OQ
  pip IOI_X0Y73 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<4>" , 
  outpin "gpio_E_out<7>" AQ ,
  inpin "gpio_E<4>" O ,
  pip CLBLM_X7Y63 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y76 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X0Y76 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X0Y76 WN2END1 -> BYP5 , 
  pip INT_X1Y75 WL5END1 -> WN2BEG1 , 
  pip INT_X6Y63 WN2END_S0 -> LV0 , 
  pip INT_X6Y75 LV12 -> WL5BEG1 , 
  pip INT_X7Y63 LOGIC_OUTS0 -> WN2BEG0 , 
  pip IOI_X0Y76 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y76 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<4>_inv" D1 -> OQ
  pip IOI_X0Y76 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<5>" , 
  outpin "gpio_E_out<7>" BQ ,
  inpin "gpio_E<5>" O ,
  pip CLBLM_X7Y63 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y73 EN5END1 -> NL2BEG2 , 
  pip INT_X0Y75 NL2END2 -> IMUX_B47 , 
  pip INT_X2Y71 NW5END0 -> WN5BEG1 , 
  pip INT_X4Y63 WS5MID1 -> NR5BEG0 , 
  pip INT_X4Y68 NR5END0 -> NW5BEG0 , 
  pip INT_X7Y63 LOGIC_OUTS1 -> WS5BEG1 , 
  pip IOI_X0Y75 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y75 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<5>_inv" D1 -> OQ
  pip IOI_X0Y75 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<6>" , 
  outpin "gpio_E_out<7>" CQ ,
  inpin "gpio_E<6>" O ,
  pip CLBLM_X7Y63 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y71 WN5END2 -> NW2BEG1 , 
  pip INT_X0Y72 NW2MID1 -> NL2BEG2 , 
  pip INT_X0Y74 NL2END2 -> IMUX_B47 , 
  pip INT_X3Y69 NW5END1 -> WN5BEG2 , 
  pip INT_X5Y66 NW5END1 -> NW5BEG1 , 
  pip INT_X7Y63 LOGIC_OUTS2 -> NW5BEG1 , 
  pip IOI_X0Y74 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y74 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<6>_inv" D1 -> OQ
  pip IOI_X0Y74 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out<7>" , 
  outpin "gpio_E_out<7>" DQ ,
  inpin "gpio_E<7>" O ,
  pip CLBLM_X7Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y65 EN5END2 -> NL5BEG2 , 
  pip INT_X0Y70 NL5END2 -> NW2BEG2 , 
  pip INT_X0Y71 NW2MID2 -> IMUX_B47 , 
  pip INT_X2Y63 WR5END2 -> WN5BEG2 , 
  pip INT_X7Y63 LOGIC_OUTS3 -> WR5BEG2 , 
  pip IOI_X0Y71 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y71 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_E_dir<7>_inv" D1 -> OQ
  pip IOI_X0Y71 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_E_out_not0001" , 
  outpin "timer_1_register_input<3>" A ,
  inpin "gpio_E_out<3>" CE ,
  inpin "gpio_E_out<7>" CE ,
  pip CLBLL_X10Y63 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1_register_input<3>" A -> AMUX
  pip CLBLL_X10Y63 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X7Y63 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y64 SITE_CTRL_B0 -> L_CE , 
  pip INT_X10Y63 LOGIC_OUTS20 -> WR2BEG1 , 
  pip INT_X7Y63 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y63 WN2MID1 -> CTRL0 , 
  pip INT_X7Y64 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y64 WL2BEG1 -> CTRL0 , 
  pip INT_X7Y64 WN2END1 -> WL2BEG1 , 
  pip INT_X8Y63 WR2END1 -> WN2BEG1 , 
  ;
net "gpio_F<0>" , cfg " _BELSIG:PAD,PAD,gpio_F<0>:gpio_F<0>",
  ;
net "gpio_F<1>" , cfg " _BELSIG:PAD,PAD,gpio_F<1>:gpio_F<1>",
  ;
net "gpio_F<2>" , cfg " _BELSIG:PAD,PAD,gpio_F<2>:gpio_F<2>",
  ;
net "gpio_F<3>" , cfg " _BELSIG:PAD,PAD,gpio_F<3>:gpio_F<3>",
  ;
net "gpio_F<4>" , cfg " _BELSIG:PAD,PAD,gpio_F<4>:gpio_F<4>",
  ;
net "gpio_F<5>" , cfg " _BELSIG:PAD,PAD,gpio_F<5>:gpio_F<5>",
  ;
net "gpio_F<6>" , cfg " _BELSIG:PAD,PAD,gpio_F<6>:gpio_F<6>",
  ;
net "gpio_F<7>" , cfg " _BELSIG:PAD,PAD,gpio_F<7>:gpio_F<7>",
  ;
net "gpio_F_dir<0>" , 
  outpin "gpio_F_dir<3>" AQ ,
  inpin "gpio_F_dir<0>_inv" T1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C3 ,
  pip CLBLM_X20Y51 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X7Y59 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X0Y72 SL2END0 -> IMUX_B30 , 
  pip INT_X0Y74 WS5END1 -> SL2BEG0 , 
  pip INT_X20Y51 SR2MID1 -> IMUX_B32 , 
  pip INT_X20Y52 SW2MID1 -> SR2BEG1 , 
  pip INT_X20Y53 SR5END1 -> SW2BEG1 , 
  pip INT_X20Y58 LH6 -> SR5BEG1 , 
  pip INT_X3Y76 WL5END1 -> WS5BEG1 , 
  pip INT_X7Y59 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X8Y58 ES2END0 -> LH18 , 
  pip INT_X8Y58 LV0 =- LH18 , 
  pip INT_X8Y76 LV18 -> WL5BEG1 , 
  pip IOI_X0Y72 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<0>_inv" , 
  outpin "gpio_F_dir<0>_inv" TQ ,
  inpin "gpio_F<0>" T ,
  pip IOI_X0Y72 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<1>" , 
  outpin "gpio_F_dir<3>" BQ ,
  inpin "gpio_F_dir<1>_inv" T1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C5 ,
  pip CLBLL_X19Y50 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X7Y59 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X0Y68 WL2MID0 -> IMUX_B30 , 
  pip INT_X11Y53 SE5END0 -> ES2BEG0 , 
  pip INT_X12Y52 ES2END0 -> LH18 , 
  pip INT_X19Y50 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y50 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X19Y50 SL2END1 -> FAN3 , 
  pip INT_X19Y52 WL5END2 -> SL2BEG1 , 
  pip INT_X1Y63 WN5END0 -> NR5BEG_N2 , 
  pip INT_X1Y67 NR5END2 -> WL2BEG_S0 , 
  pip INT_X24Y52 LH6 -> WL5BEG2 , 
  pip INT_X4Y61 WN5END0 -> WN5BEG0 , 
  pip INT_X7Y59 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X7Y59 LOGIC_OUTS5 -> WN5BEG0 , 
  pip INT_X9Y56 SE5END0 -> SE5BEG0 , 
  pip IOI_X0Y68 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<1>_inv" , 
  outpin "gpio_F_dir<1>_inv" TQ ,
  inpin "gpio_F<1>" T ,
  pip IOI_X0Y68 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<2>" , 
  outpin "gpio_F_dir<3>" CQ ,
  inpin "gpio_F_dir<2>_inv" T1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B2 ,
  pip CLBLM_X18Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X7Y59 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y70 NW2END_N2 -> IMUX_B30 , 
  pip INT_X18Y46 NW2END1 -> IMUX_B16 , 
  pip INT_X19Y42 LH6 -> NL5BEG1 , 
  pip INT_X19Y45 NL5MID1 -> NW2BEG1 , 
  pip INT_X1Y68 NW5END2 -> NW2BEG2 , 
  pip INT_X3Y65 NW5END2 -> NW5BEG2 , 
  pip INT_X5Y62 NW5END2 -> NW5BEG2 , 
  pip INT_X7Y42 LV0 =- LH18 , 
  pip INT_X7Y59 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X7Y59 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X7Y60 WL2BEG0 -> LV18 , 
  pip IOI_X0Y70 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<2>_inv" , 
  outpin "gpio_F_dir<2>_inv" TQ ,
  inpin "gpio_F<2>" T ,
  pip IOI_X0Y70 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<3>" , 
  outpin "gpio_F_dir<3>" DQ ,
  inpin "gpio_F_dir<3>_inv" T1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A5 ,
  pip CLBLM_X15Y45 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X7Y59 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X0Y67 NW5END1 -> NR2BEG1 , 
  pip INT_X0Y69 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X0Y69 CTRL_BOUNCE2 -> IMUX_B30 , 
  pip INT_X0Y69 NR2END1 -> CTRL2 , 
  pip INT_X14Y46 EL5END1 -> ES2BEG1 , 
  pip INT_X15Y45 ES2END1 -> IMUX_B26 , 
  pip INT_X2Y59 WR5END2 -> NR5BEG1 , 
  pip INT_X2Y64 NR5END1 -> NW5BEG1 , 
  pip INT_X7Y54 SR5END1 -> SE5BEG1 , 
  pip INT_X7Y59 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X7Y59 LOGIC_OUTS7 -> WR5BEG2 , 
  pip INT_X9Y46 SR5END1 -> EL5BEG1 , 
  pip INT_X9Y51 SE5END1 -> SR5BEG1 , 
  pip IOI_X0Y69 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<3>_inv" , 
  outpin "gpio_F_dir<3>_inv" TQ ,
  inpin "gpio_F<3>" T ,
  pip IOI_X0Y69 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<4>" , 
  outpin "gpio_F_dir<7>" AQ ,
  inpin "gpio_F_dir<4>_inv" T1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B4 ,
  pip CLBLL_X16Y49 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X7Y60 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y66 WL2MID0 -> IMUX_B30 , 
  pip INT_X12Y52 SR5END0 -> SE5BEG0 , 
  pip INT_X12Y57 EL5END0 -> SR5BEG0 , 
  pip INT_X14Y49 SE5END0 -> EL2BEG0 , 
  pip INT_X16Y49 EL2END0 -> IMUX_B37 , 
  pip INT_X1Y65 NW2END2 -> WL2BEG_S0 , 
  pip INT_X2Y64 NW5END2 -> NW2BEG2 , 
  pip INT_X4Y61 WN5END_S0 -> NW5BEG2 , 
  pip INT_X7Y57 SW5MID0 -> EL5BEG0 , 
  pip INT_X7Y60 LOGIC_OUTS0 -> SW5BEG0 , 
  pip INT_X7Y60 LOGIC_OUTS0 -> WN5BEG0 , 
  pip IOI_X0Y66 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<4>_inv" , 
  outpin "gpio_F_dir<4>_inv" TQ ,
  inpin "gpio_F<4>" T ,
  pip IOI_X0Y66 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<5>" , 
  outpin "gpio_F_dir<7>" BQ ,
  inpin "gpio_F_dir<5>_inv" T1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B4 ,
  pip CLBLL_X16Y50 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X7Y60 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y67 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y67 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X0Y67 NW2END0 -> FAN2 , 
  pip INT_X10Y58 ES5END0 -> ES5BEG0 , 
  pip INT_X13Y51 SR5END0 -> SE2BEG0 , 
  pip INT_X13Y56 ES5END0 -> SR5BEG0 , 
  pip INT_X14Y50 SE2END0 -> EL2BEG0 , 
  pip INT_X16Y50 EL2END0 -> IMUX_B13 , 
  pip INT_X1Y66 NW2END0 -> NW2BEG0 , 
  pip INT_X2Y60 WR5END1 -> NR5BEG0 , 
  pip INT_X2Y65 NR5END0 -> NW2BEG0 , 
  pip INT_X7Y60 LOGIC_OUTS1 -> ES5BEG0 , 
  pip INT_X7Y60 LOGIC_OUTS1 -> WR5BEG1 , 
  pip IOI_X0Y67 IOI_IMUX_B30 -> IOI_T10 , 
  ;
net "gpio_F_dir<5>_inv" , 
  outpin "gpio_F_dir<5>_inv" TQ ,
  inpin "gpio_F<5>" T ,
  pip IOI_X0Y67 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "gpio_F_dir<6>" , 
  outpin "gpio_F_dir<7>" CQ ,
  inpin "gpio_F_dir<6>_inv" T1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B1 ,
  pip CLBLL_X14Y46 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y60 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y79 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y79 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X0Y79 WL2MID1 -> FAN2 , 
  pip INT_X11Y54 SE5END2 -> SE5BEG2 , 
  pip INT_X13Y46 SR5END2 -> EL2BEG2 , 
  pip INT_X13Y51 SE5END2 -> SR5BEG2 , 
  pip INT_X14Y46 EL2MID2 -> IMUX_B17 , 
  pip INT_X1Y79 WN2END1 -> WL2BEG1 , 
  pip INT_X2Y78 WL5END1 -> WN2BEG1 , 
  pip INT_X7Y60 EL2BEG2 -> LV0 , 
  pip INT_X7Y60 LOGIC_OUTS2 -> EL2BEG2 , 
  pip INT_X7Y60 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X7Y78 LV18 -> WL5BEG1 , 
  pip INT_X9Y57 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y79 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_F_dir<6>_inv" , 
  outpin "gpio_F_dir<6>_inv" TQ ,
  inpin "gpio_F<6>" T ,
  pip IOI_X0Y79 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_F_dir<7>" , 
  outpin "gpio_F_dir<7>" DQ ,
  inpin "gpio_F_dir<7>_inv" T1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" A3 ,
  pip CLBLM_X13Y45 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y60 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y77 SL2MID0 -> IMUX_B24 , 
  pip INT_X0Y78 WL5END1 -> SL2BEG0 , 
  pip INT_X12Y43 EL5END2 -> NL2BEG_S0 , 
  pip INT_X12Y45 NL2MID0 -> ER2BEG1 , 
  pip INT_X13Y45 ER2MID1 -> IMUX_B27 , 
  pip INT_X5Y60 NR2BEG2 -> LV0 , 
  pip INT_X5Y61 WL2END0 -> NR2BEG_N2 , 
  pip INT_X5Y78 LV18 -> WL5BEG1 , 
  pip INT_X7Y43 LV0 -> EL5BEG2 , 
  pip INT_X7Y60 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X7Y61 WL2BEG0 -> LV18 , 
  pip IOI_X0Y77 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_F_dir<7>_inv" , 
  outpin "gpio_F_dir<7>_inv" TQ ,
  inpin "gpio_F<7>" T ,
  pip IOI_X0Y77 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_F_dir_not0001" , 
  outpin "gpio_F_dir_not0001" A ,
  inpin "gpio_F_dir<3>" CE ,
  inpin "gpio_F_dir<7>" CE ,
  pip CLBLM_X7Y59 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y60 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "gpio_F_dir_not0001" A -> AMUX
  pip CLBLM_X7Y60 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X7Y60 SITE_CTRL_B0 -> L_CE , 
  pip INT_X7Y59 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y59 SR2MID1 -> CTRL1 , 
  pip INT_X7Y60 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y60 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X7Y60 SR2BEG1 -> CTRL0 , 
  ;
net "gpio_F_out<0>" , 
  outpin "gpio_F_out<3>" AQ ,
  inpin "gpio_F<0>" O ,
  pip CLBLM_X6Y62 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X0Y70 EN5END1 -> NL2BEG2 , 
  pip INT_X0Y72 NL2END2 -> IMUX_B47 , 
  pip INT_X2Y68 NW5END0 -> WN5BEG1 , 
  pip INT_X4Y65 NW5END0 -> NW5BEG0 , 
  pip INT_X6Y62 LOGIC_OUTS4 -> NW5BEG0 , 
  pip IOI_X0Y72 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y72 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<0>_inv" D1 -> OQ
  pip IOI_X0Y72 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<1>" , 
  outpin "gpio_F_out<3>" BQ ,
  inpin "gpio_F<1>" O ,
  pip CLBLM_X6Y62 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X0Y68 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y68 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X0Y68 NW2END0 -> CTRL1 , 
  pip INT_X1Y62 WL5END1 -> NR5BEG0 , 
  pip INT_X1Y67 NR5END0 -> NW2BEG0 , 
  pip INT_X6Y62 LOGIC_OUTS5 -> WL5BEG1 , 
  pip IOI_X0Y68 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y68 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<1>_inv" D1 -> OQ
  pip IOI_X0Y68 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<2>" , 
  outpin "gpio_F_out<3>" CQ ,
  inpin "gpio_F<2>" O ,
  pip CLBLM_X6Y62 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y70 WN2END_S0 -> IMUX_B47 , 
  pip INT_X1Y70 NW2END_N2 -> WN2BEG0 , 
  pip INT_X2Y68 NW5END2 -> NW2BEG2 , 
  pip INT_X4Y65 NW5END2 -> NW5BEG2 , 
  pip INT_X6Y62 LOGIC_OUTS6 -> NW5BEG2 , 
  pip IOI_X0Y70 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y70 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<2>_inv" D1 -> OQ
  pip IOI_X0Y70 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<3>" , 
  outpin "gpio_F_out<3>" DQ ,
  inpin "gpio_F<3>" O ,
  pip CLBLM_X6Y62 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X0Y66 WN5END2 -> NW2BEG1 , 
  pip INT_X0Y67 NW2MID1 -> NL2BEG2 , 
  pip INT_X0Y69 NL2END2 -> IMUX_B47 , 
  pip INT_X3Y64 WN5END2 -> WN5BEG2 , 
  pip INT_X6Y62 LOGIC_OUTS7 -> WN5BEG2 , 
  pip IOI_X0Y69 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y69 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<3>_inv" D1 -> OQ
  pip IOI_X0Y69 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<4>" , 
  outpin "gpio_F_out<7>" AQ ,
  inpin "gpio_F<4>" O ,
  pip CLBLM_X6Y62 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y65 WN5END_S0 -> NW2BEG2 , 
  pip INT_X0Y66 NW2MID2 -> IMUX_B47 , 
  pip INT_X3Y64 WN5END0 -> WN5BEG0 , 
  pip INT_X6Y62 LOGIC_OUTS0 -> WN5BEG0 , 
  pip IOI_X0Y66 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y66 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<4>_inv" D1 -> OQ
  pip IOI_X0Y66 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<5>" , 
  outpin "gpio_F_out<7>" BQ ,
  inpin "gpio_F<5>" O ,
  pip CLBLM_X6Y62 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y67 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y67 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X0Y67 WN2MID1 -> CTRL1 , 
  pip INT_X1Y67 NW5END0 -> WN2BEG1 , 
  pip INT_X3Y64 WN5END1 -> NW5BEG0 , 
  pip INT_X6Y62 LOGIC_OUTS1 -> WN5BEG1 , 
  pip IOI_X0Y67 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X0Y67 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<5>_inv" D1 -> OQ
  pip IOI_X0Y67 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "gpio_F_out<6>" , 
  outpin "gpio_F_out<7>" CQ ,
  inpin "gpio_F<6>" O ,
  pip CLBLM_X6Y62 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y79 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y79 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y79 WN2MID1 -> CTRL1 , 
  pip INT_X1Y79 WL5END1 -> WN2BEG1 , 
  pip INT_X6Y61 SW2MID2 -> LV0 , 
  pip INT_X6Y62 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X6Y79 LV18 -> WL5BEG1 , 
  pip IOI_X0Y79 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y79 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<6>_inv" D1 -> OQ
  pip IOI_X0Y79 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_F_out<7>" , 
  outpin "gpio_F_out<7>" DQ ,
  inpin "gpio_F<7>" O ,
  pip CLBLM_X6Y62 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y76 ER5END1 -> NL2BEG2 , 
  pip INT_X0Y77 NL2MID2 -> IMUX_B41 , 
  pip INT_X4Y63 WL2END0 -> NR2BEG_N2 , 
  pip INT_X4Y64 NR2END2 -> LV0 , 
  pip INT_X4Y76 LV12 -> WL5BEG1 , 
  pip INT_X6Y62 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip IOI_X0Y77 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y77 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_F_dir<7>_inv" D1 -> OQ
  pip IOI_X0Y77 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_F_out_not0001" , 
  outpin "gpio_F_out_not0001" A ,
  inpin "gpio_F_out<3>" CE ,
  inpin "gpio_F_out<7>" CE ,
  pip CLBLM_X6Y62 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y62 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y61 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X6Y62 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y62 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y62 NW2END0 -> CTRL0 , 
  pip INT_X6Y62 NW2END0 -> CTRL1 , 
  pip INT_X7Y61 LOGIC_OUTS8 -> NW2BEG0 , 
  ;
net "gpio_G<0>" , cfg " _BELSIG:PAD,PAD,gpio_G<0>:gpio_G<0>",
  ;
net "gpio_G<1>" , cfg " _BELSIG:PAD,PAD,gpio_G<1>:gpio_G<1>",
  ;
net "gpio_G<2>" , cfg " _BELSIG:PAD,PAD,gpio_G<2>:gpio_G<2>",
  ;
net "gpio_G<3>" , cfg " _BELSIG:PAD,PAD,gpio_G<3>:gpio_G<3>",
  ;
net "gpio_G<4>" , cfg " _BELSIG:PAD,PAD,gpio_G<4>:gpio_G<4>",
  ;
net "gpio_G<5>" , cfg " _BELSIG:PAD,PAD,gpio_G<5>:gpio_G<5>",
  ;
net "gpio_G<6>" , cfg " _BELSIG:PAD,PAD,gpio_G<6>:gpio_G<6>",
  ;
net "gpio_G<7>" , cfg " _BELSIG:PAD,PAD,gpio_G<7>:gpio_G<7>",
  ;
net "gpio_G_dir<0>" , 
  outpin "gpio_G_dir<3>" AQ ,
  inpin "gpio_G_dir<0>_inv" T1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B2 ,
  pip CLBLM_X20Y51 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X9Y61 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X0Y78 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y78 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X0Y78 NW2END0 -> FAN2 , 
  pip INT_X1Y77 WS5MID1 -> NW2BEG0 , 
  pip INT_X20Y51 SL2END2 -> IMUX_B16 , 
  pip INT_X20Y54 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X21Y54 SR5END1 -> WR2BEG0 , 
  pip INT_X21Y59 LH6 -> SR5BEG1 , 
  pip INT_X4Y77 WL5END1 -> WS5BEG1 , 
  pip INT_X9Y59 LV0 =- LH18 , 
  pip INT_X9Y59 SR2END0 -> LH18 , 
  pip INT_X9Y61 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X9Y77 LV18 -> WL5BEG1 , 
  pip IOI_X0Y78 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<0>_inv" , 
  outpin "gpio_G_dir<0>_inv" TQ ,
  inpin "gpio_G<0>" T ,
  pip IOI_X0Y78 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<1>" , 
  outpin "gpio_G_dir<3>" BQ ,
  inpin "gpio_G_dir<1>_inv" T1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B4 ,
  pip CLBLL_X19Y50 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X9Y61 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X0Y73 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y73 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X0Y73 WL2END1 -> FAN2 , 
  pip INT_X18Y50 SL2END0 -> EL2BEG0 , 
  pip INT_X18Y52 SW5END1 -> SL2BEG0 , 
  pip INT_X19Y50 EL2MID0 -> IMUX_B13 , 
  pip INT_X20Y55 SR5END1 -> SW5BEG1 , 
  pip INT_X20Y60 LH6 -> SR5BEG1 , 
  pip INT_X2Y73 WN2END1 -> WL2BEG1 , 
  pip INT_X3Y72 WL5END1 -> WN2BEG1 , 
  pip INT_X8Y60 LV0 =- LH18 , 
  pip INT_X8Y60 WS2END0 -> LH18 , 
  pip INT_X8Y72 LV12 -> WL5BEG1 , 
  pip INT_X9Y61 LOGIC_OUTS5 -> WS2BEG0 , 
  pip IOI_X0Y73 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<1>_inv" , 
  outpin "gpio_G_dir<1>_inv" TQ ,
  inpin "gpio_G<1>" T ,
  pip IOI_X0Y73 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<2>" , 
  outpin "gpio_G_dir<3>" CQ ,
  inpin "gpio_G_dir<2>_inv" T1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" A2 ,
  pip CLBLM_X18Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X9Y61 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y76 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X0Y76 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X0Y76 WL2END1 -> FAN2 , 
  pip INT_X18Y46 SW2END2 -> IMUX_B28 , 
  pip INT_X19Y47 SL5MID2 -> SW2BEG2 , 
  pip INT_X19Y50 LV6 -> SL5BEG2 , 
  pip INT_X19Y62 LH6 -> LV18 , 
  pip INT_X2Y74 WL5END1 -> NR2BEG0 , 
  pip INT_X2Y76 NR2END0 -> WL2BEG1 , 
  pip INT_X7Y62 LV0 =- LH18 , 
  pip INT_X7Y62 WL2END0 -> LH18 , 
  pip INT_X7Y74 LV12 -> WL5BEG1 , 
  pip INT_X9Y61 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip IOI_X0Y76 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<2>_inv" , 
  outpin "gpio_G_dir<2>_inv" TQ ,
  inpin "gpio_G<2>" T ,
  pip IOI_X0Y76 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<3>" , 
  outpin "gpio_G_dir<3>" DQ ,
  inpin "gpio_G_dir<3>_inv" T1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" A1 ,
  pip CLBLM_X15Y45 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X9Y61 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X0Y75 WR2MID0 -> IMUX_B24 , 
  pip INT_X14Y45 EL5END2 -> ES2BEG2 , 
  pip INT_X15Y45 ES2MID2 -> IMUX_B29 , 
  pip INT_X1Y75 WN5MID1 -> WR2BEG0 , 
  pip INT_X4Y75 WL5END1 -> WN5BEG1 , 
  pip INT_X9Y45 LV0 -> EL5BEG2 , 
  pip INT_X9Y61 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X9Y62 NL2MID2 -> WL2BEG_S0 , 
  pip INT_X9Y63 NL2END2 -> LV0 , 
  pip INT_X9Y63 WL2BEG0 -> LV18 , 
  pip INT_X9Y75 LV12 -> WL5BEG1 , 
  pip IOI_X0Y75 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<3>_inv" , 
  outpin "gpio_G_dir<3>_inv" TQ ,
  inpin "gpio_G<3>" T ,
  pip IOI_X0Y75 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<4>" , 
  outpin "gpio_G_dir<7>" AQ ,
  inpin "gpio_G_dir<4>_inv" T1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B1 ,
  pip CLBLL_X16Y49 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X9Y61 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y74 NW2END_N2 -> IMUX_B24 , 
  pip INT_X10Y49 LV6 -> EL5BEG2 , 
  pip INT_X10Y61 EN2MID0 -> LV18 , 
  pip INT_X15Y49 EL5END2 -> ES2BEG2 , 
  pip INT_X16Y49 ES2MID2 -> IMUX_B41 , 
  pip INT_X1Y68 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X1Y72 NR5END2 -> NW2BEG2 , 
  pip INT_X3Y64 WN5END_S0 -> NW5BEG2 , 
  pip INT_X6Y63 WN5END0 -> WN5BEG0 , 
  pip INT_X9Y61 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X9Y61 LOGIC_OUTS0 -> WN5BEG0 , 
  pip IOI_X0Y74 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<4>_inv" , 
  outpin "gpio_G_dir<4>_inv" TQ ,
  inpin "gpio_G<4>" T ,
  pip IOI_X0Y74 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<5>" , 
  outpin "gpio_G_dir<7>" BQ ,
  inpin "gpio_G_dir<5>_inv" T1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B5 ,
  pip CLBLL_X16Y50 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X9Y61 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y71 WR2MID0 -> IMUX_B24 , 
  pip INT_X11Y58 SE5END1 -> SE5BEG1 , 
  pip INT_X13Y55 SE5END1 -> ES5BEG1 , 
  pip INT_X16Y50 SW2END1 -> IMUX_B14 , 
  pip INT_X16Y53 ES5END1 -> SE2BEG1 , 
  pip INT_X17Y51 SR2MID1 -> SW2BEG1 , 
  pip INT_X17Y52 SE2END1 -> SR2BEG1 , 
  pip INT_X1Y71 WN5MID1 -> WR2BEG0 , 
  pip INT_X4Y71 NW5END0 -> WN5BEG1 , 
  pip INT_X6Y63 WN5END1 -> NR5BEG0 , 
  pip INT_X6Y68 NR5END0 -> NW5BEG0 , 
  pip INT_X9Y61 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X9Y61 LOGIC_OUTS1 -> WN5BEG1 , 
  pip IOI_X0Y71 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<5>_inv" , 
  outpin "gpio_G_dir<5>_inv" TQ ,
  inpin "gpio_G<5>" T ,
  pip IOI_X0Y71 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<6>" , 
  outpin "gpio_G_dir<7>" CQ ,
  inpin "gpio_G_dir<6>_inv" T1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B3 ,
  pip CLBLL_X14Y46 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X9Y61 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y72 NW2END_N2 -> IMUX_B24 , 
  pip INT_X11Y58 SE5END2 -> SE5BEG2 , 
  pip INT_X13Y55 SE5END2 -> SE5BEG2 , 
  pip INT_X14Y46 WS2MID2 -> IMUX_B15 , 
  pip INT_X15Y46 SE2MID2 -> WS2BEG2 , 
  pip INT_X15Y47 SR5END2 -> SE2BEG2 , 
  pip INT_X15Y52 SE5END2 -> SR5BEG2 , 
  pip INT_X1Y63 WN5END2 -> WN5BEG2 , 
  pip INT_X1Y65 EN5END2 -> NL5BEG2 , 
  pip INT_X1Y70 NL5END2 -> NW2BEG2 , 
  pip INT_X4Y61 WR5END2 -> WN5BEG2 , 
  pip INT_X9Y61 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X9Y61 LOGIC_OUTS2 -> WR5BEG2 , 
  pip IOI_X0Y72 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<6>_inv" , 
  outpin "gpio_G_dir<6>_inv" TQ ,
  inpin "gpio_G<6>" T ,
  pip IOI_X0Y72 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir<7>" , 
  outpin "gpio_G_dir<7>" DQ ,
  inpin "N498" A2 ,
  inpin "gpio_G_dir<7>_inv" T1 ,
  pip CLBLM_X15Y45 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X9Y61 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y68 NW2END_N2 -> IMUX_B24 , 
  pip INT_X14Y58 SR5MID2 -> SE5BEG2 , 
  pip INT_X14Y61 ER5END2 -> SR5BEG2 , 
  pip INT_X15Y45 SW2END2 -> IMUX_B4 , 
  pip INT_X16Y46 SR2MID2 -> SW2BEG2 , 
  pip INT_X16Y47 SW5MID2 -> SR2BEG2 , 
  pip INT_X16Y50 SR5END2 -> SW5BEG2 , 
  pip INT_X16Y55 SE5END2 -> SR5BEG2 , 
  pip INT_X1Y62 WS5MID0 -> NR5BEG_N2 , 
  pip INT_X1Y66 NR5END2 -> NW2BEG2 , 
  pip INT_X4Y62 WL5END0 -> WS5BEG0 , 
  pip INT_X9Y61 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X9Y61 LOGIC_OUTS3 -> WL5BEG_S0 , 
  pip IOI_X0Y68 IOI_IMUX_B24 -> IOI_T11 , 
  ;
net "gpio_G_dir<7>_inv" , 
  outpin "gpio_G_dir<7>_inv" TQ ,
  inpin "gpio_G<7>" T ,
  pip IOI_X0Y68 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "gpio_G_dir_not0001" , 
  outpin "gpio_G_dir<7>" D ,
  inpin "gpio_G_dir<3>" CE ,
  inpin "gpio_G_dir<7>" CE ,
  pip CLBLM_X9Y61 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "gpio_G_dir<7>" D -> DMUX
  pip CLBLM_X9Y61 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X9Y61 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X9Y61 SITE_CTRL_B1 -> M_CE , 
  pip INT_X9Y61 CTRL0 -> CTRL_B0 , 
  pip INT_X9Y61 CTRL1 -> CTRL_B1 , 
  pip INT_X9Y61 LOGIC_OUTS19 -> WR2BEG0 , 
  pip INT_X9Y61 WR2BEG0 -> CTRL0 , 
  pip INT_X9Y61 WR2BEG0 -> CTRL1 , 
  ;
net "gpio_G_out<0>" , 
  outpin "gpio_G_out<3>" AQ ,
  inpin "gpio_G<0>" O ,
  pip CLBLM_X6Y63 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X0Y78 FAN_BOUNCE_S0 -> IMUX_B41 , 
  pip INT_X0Y79 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X0Y79 SL2END0 -> FAN0 , 
  pip INT_X0Y81 WL5END1 -> SL2BEG0 , 
  pip INT_X5Y63 WN2END_S0 -> LV0 , 
  pip INT_X5Y81 LV18 -> WL5BEG1 , 
  pip INT_X6Y63 LOGIC_OUTS0 -> WN2BEG0 , 
  pip IOI_X0Y78 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y78 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<0>_inv" D1 -> OQ
  pip IOI_X0Y78 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<1>" , 
  outpin "gpio_G_out<3>" BQ ,
  inpin "gpio_G<1>" O ,
  pip CLBLM_X6Y63 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X0Y71 ER5END1 -> NL2BEG2 , 
  pip INT_X0Y73 NL2END2 -> IMUX_B41 , 
  pip INT_X4Y66 NW5END0 -> NR5BEG0 , 
  pip INT_X4Y71 NR5END0 -> WL5BEG1 , 
  pip INT_X6Y63 LOGIC_OUTS1 -> NW5BEG0 , 
  pip IOI_X0Y73 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y73 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<1>_inv" D1 -> OQ
  pip IOI_X0Y73 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<2>" , 
  outpin "gpio_G_out<3>" CQ ,
  inpin "gpio_G<2>" O ,
  pip CLBLM_X6Y63 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X0Y74 NE5END1 -> NL2BEG2 , 
  pip INT_X0Y76 NL2END2 -> IMUX_B41 , 
  pip INT_X1Y66 NW5END1 -> NR5BEG1 , 
  pip INT_X1Y71 NR5END1 -> NW5BEG1 , 
  pip INT_X3Y63 WS5MID2 -> NW5BEG1 , 
  pip INT_X6Y63 LOGIC_OUTS2 -> WS5BEG2 , 
  pip IOI_X0Y76 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y76 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<2>_inv" D1 -> OQ
  pip IOI_X0Y76 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<3>" , 
  outpin "gpio_G_out<3>" DQ ,
  inpin "gpio_G<3>" O ,
  pip CLBLM_X6Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X0Y74 WN2END_S0 -> NW2BEG2 , 
  pip INT_X0Y75 NW2MID2 -> IMUX_B41 , 
  pip INT_X1Y74 WN5END0 -> WN2BEG0 , 
  pip INT_X4Y72 NW5END_N2 -> WN5BEG0 , 
  pip INT_X6Y63 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X6Y68 NL5END2 -> NW5BEG2 , 
  pip IOI_X0Y75 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y75 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<3>_inv" D1 -> OQ
  pip IOI_X0Y75 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<4>" , 
  outpin "gpio_G_out<7>" AQ ,
  inpin "gpio_G<4>" O ,
  pip CLBLM_X6Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X0Y74 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y74 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y74 NW2END0 -> CTRL1 , 
  pip INT_X1Y68 NW5END0 -> NR5BEG0 , 
  pip INT_X1Y73 NR5END0 -> NW2BEG0 , 
  pip INT_X3Y65 WN5END1 -> NW5BEG0 , 
  pip INT_X6Y63 LOGIC_OUTS4 -> WN5BEG1 , 
  pip IOI_X0Y74 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y74 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<4>_inv" D1 -> OQ
  pip IOI_X0Y74 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<5>" , 
  outpin "gpio_G_out<7>" BQ ,
  inpin "gpio_G<5>" O ,
  pip CLBLM_X6Y63 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X0Y71 WN2END_S0 -> IMUX_B41 , 
  pip INT_X1Y71 NW5END_N2 -> WN2BEG0 , 
  pip INT_X3Y63 WS5MID0 -> NR5BEG_N2 , 
  pip INT_X3Y67 NR5END2 -> NW5BEG2 , 
  pip INT_X6Y63 LOGIC_OUTS5 -> WS5BEG0 , 
  pip IOI_X0Y71 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y71 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<5>_inv" D1 -> OQ
  pip IOI_X0Y71 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<6>" , 
  outpin "gpio_G_out<7>" CQ ,
  inpin "gpio_G<6>" O ,
  pip CLBLM_X6Y63 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y72 WN2END_S0 -> IMUX_B41 , 
  pip INT_X1Y72 NW5END_N2 -> WN2BEG0 , 
  pip INT_X3Y64 WL5MID0 -> NR5BEG_N2 , 
  pip INT_X3Y68 NR5END2 -> NW5BEG2 , 
  pip INT_X6Y63 LOGIC_OUTS6 -> WL5BEG_S0 , 
  pip IOI_X0Y72 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y72 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<6>_inv" D1 -> OQ
  pip IOI_X0Y72 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out<7>" , 
  outpin "gpio_G_out<7>" DQ ,
  inpin "gpio_G<7>" O ,
  pip CLBLM_X6Y63 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X0Y67 WN5END2 -> NW2BEG1 , 
  pip INT_X0Y68 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X0Y68 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X0Y68 NW2MID1 -> FAN5 , 
  pip INT_X3Y65 WN5END2 -> WN5BEG2 , 
  pip INT_X6Y63 LOGIC_OUTS7 -> WN5BEG2 , 
  pip IOI_X0Y68 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y68 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "gpio_G_dir<7>_inv" D1 -> OQ
  pip IOI_X0Y68 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "gpio_G_out_not0001" , 
  outpin "gpio_E_dir<3>" A ,
  inpin "gpio_G_out<3>" CE ,
  inpin "gpio_G_out<7>" CE ,
  pip CLBLM_X6Y63 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y63 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y63 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "gpio_E_dir<3>" A -> AMUX
  pip CLBLM_X7Y63 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X6Y63 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y63 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y63 WR2MID1 -> CTRL0 , 
  pip INT_X6Y63 WR2MID1 -> CTRL1 , 
  pip INT_X7Y63 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "i2c_cr<0>" , 
  outpin "i2c_cr<5>" AQ ,
  inpin "i2c_top/cr<0>" A4 ,
  pip CLBLL_X23Y47 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X25Y40 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X23Y45 WL2END1 -> NR2BEG0 , 
  pip INT_X23Y47 NR2END0 -> IMUX_B1 , 
  pip INT_X25Y40 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X25Y45 NL5END0 -> WL2BEG1 , 
  ;
net "i2c_cr<3>" , 
  outpin "i2c_cr<5>" BQ ,
  inpin "i2c_top/cr<3>" DX ,
  pip CLBLL_X25Y40 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X25Y40 SITE_BYP_B6 -> M_DX , 
  pip INT_X25Y40 BYP6 -> BYP_B6 , 
  pip INT_X25Y40 EL2BEG1 -> FAN5 , 
  pip INT_X25Y40 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X25Y40 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X25Y40 LOGIC_OUTS1 -> EL2BEG1 , 
  ;
net "i2c_cr<4>" , 
  outpin "i2c_cr<5>" CQ ,
  inpin "i2c_top/cr<7>" A2 ,
  pip CLBLL_X25Y40 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X28Y40 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X25Y40 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X27Y40 ER2END2 -> EN2BEG2 , 
  pip INT_X28Y40 EN2MID2 -> IMUX_B4 , 
  ;
net "i2c_cr<5>" , 
  outpin "i2c_cr<5>" DQ ,
  inpin "i2c_top/cr<7>" B1 ,
  pip CLBLL_X25Y40 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X28Y40 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X25Y40 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X27Y40 EL2END2 -> ES2BEG2 , 
  pip INT_X28Y40 ES2MID2 -> IMUX_B41 , 
  ;
net "i2c_cr<6>" , 
  outpin "i2c_cr<7>" AQ ,
  inpin "i2c_top/cr<7>" C6 ,
  pip CLBLL_X28Y40 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X28Y40 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X28Y40 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X28Y40 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X28Y40 LOGIC_OUTS4 -> BYP5 , 
  ;
net "i2c_cr<7>" , 
  outpin "i2c_cr<7>" BQ ,
  inpin "i2c_top/cr<7>" D3 ,
  pip CLBLL_X28Y40 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X28Y40 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X28Y40 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X28Y40 WL2BEG1 -> IMUX_B44 , 
  ;
net "i2c_cr_not0001" , 
  outpin "i2c_update_cr" B ,
  inpin "i2c_cr<5>" CE ,
  inpin "i2c_cr<7>" CE ,
  pip CLBLL_X25Y40 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X28Y40 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y48 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X20Y43 SL5END1 -> EL5BEG1 , 
  pip INT_X20Y48 LOGIC_OUTS9 -> SL5BEG1 , 
  pip INT_X25Y40 CTRL0 -> CTRL_B0 , 
  pip INT_X25Y40 SE2MID1 -> CTRL0 , 
  pip INT_X25Y41 SR2END1 -> SE2BEG1 , 
  pip INT_X25Y43 EL5END1 -> ES5BEG1 , 
  pip INT_X25Y43 EL5END1 -> SR2BEG1 , 
  pip INT_X28Y40 CTRL1 -> CTRL_B1 , 
  pip INT_X28Y40 SR2MID1 -> CTRL1 , 
  pip INT_X28Y41 ES5END1 -> SR2BEG1 , 
  ;
net "i2c_ctr<0>" , 
  outpin "i2c_ctr<3>" AQ ,
  inpin "N392" C2 ,
  pip CLBLM_X18Y50 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y52 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X18Y50 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X18Y52 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y52 FAN_BOUNCE4 -> IMUX_B7 , 
  pip INT_X18Y52 NL2END1 -> FAN4 , 
  ;
net "i2c_ctr<1>" , 
  outpin "i2c_ctr<3>" BQ ,
  inpin "N392" A4 ,
  pip CLBLM_X18Y50 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y52 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X18Y50 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X18Y52 NR2END0 -> IMUX_B1 , 
  ;
net "i2c_ctr<2>" , 
  outpin "i2c_ctr<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C3 ,
  pip CLBLM_X18Y48 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y50 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X18Y48 SR2END1 -> IMUX_B32 , 
  pip INT_X18Y50 LOGIC_OUTS2 -> SR2BEG1 , 
  ;
net "i2c_ctr<3>" , 
  outpin "i2c_ctr<3>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B2 ,
  pip CLBLM_X15Y47 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y50 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WR2MID_B1 -> INT_BUFS_WR2MID1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WR2MID1 -> INT_BUFS_WR2MID_B1 , 
  pip INT_X15Y47 WR2END2 -> IMUX_B16 , 
  pip INT_X17Y48 SL2END0 -> WR2BEG_N2 , 
  pip INT_X17Y50 WR2MID1 -> SL2BEG0 , 
  pip INT_X18Y50 LOGIC_OUTS3 -> WR2BEG1 , 
  ;
net "i2c_ctr<4>" , 
  outpin "i2c_ctr<7>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C4 ,
  pip CLBLL_X16Y46 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X16Y46 LOGIC_OUTS4 -> NW2BEG0 , 
  pip INT_X16Y47 NW2MID0 -> EN2BEG0 , 
  pip INT_X16Y51 NW2END1 -> IMUX_B10 , 
  pip INT_X17Y48 EN2END0 -> NL2BEG1 , 
  pip INT_X17Y50 NL2END1 -> NW2BEG1 , 
  ;
net "i2c_ctr<5>" , 
  outpin "i2c_ctr<7>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C1 ,
  pip CLBLL_X16Y46 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X16Y46 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X16Y50 NR5END2 -> NW2BEG2 , 
  pip INT_X16Y51 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y51 NW2MID2 -> FAN7 , 
  pip INT_X16Y52 FAN_BOUNCE_N7 -> IMUX_B30 , 
  ;
net "i2c_ctr<6>" , 
  outpin "i2c_ctr<7>" CQ ,
  inpin "i2c_top/i2c_int_req" D2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C5 ,
  pip CLBLL_X14Y48 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y46 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X20Y54 SITE_IMUX_B43 -> L_D2 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_NE2MID2 -> INT_BUFS_NE2MID_B2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_NE2MID_B2 -> INT_BUFS_NE2MID2 , 
  pip INT_X14Y48 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X14Y48 FAN_BOUNCE1 -> IMUX_B33 , 
  pip INT_X14Y48 WL2MID0 -> FAN1 , 
  pip INT_X15Y47 NW2END2 -> WL2BEG_S0 , 
  pip INT_X16Y46 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X16Y46 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X16Y51 NL5END2 -> NE2BEG2 , 
  pip INT_X17Y52 NE2END2 -> NE2BEG2 , 
  pip INT_X18Y53 NE2END2 -> ER2BEG_S0 , 
  pip INT_X20Y54 ER2END0 -> IMUX_B43 , 
  ;
net "i2c_ctr<7>" , 
  outpin "i2c_ctr<7>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" D6 ,
  inpin "i2c_top/cr_0_not0001" A2 ,
  inpin "i2c_top/cr_3_not0001" A1 ,
  inpin "i2c_top/cr_7_not0001" D4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B2 ,
  pip CLBLL_X14Y31 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y31 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y31 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X14Y31 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X14Y33 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y33 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y33 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y46 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X23Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y47 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y31 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y31 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y31 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y32 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y32 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y32 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y32 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X24Y40 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X27Y40 SITE_IMUX_B46 -> L_D4 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EL5A2 -> INT_BUFS_EL5A_B2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EL5A_B2 -> INT_BUFS_EL5A2 , 
  pip INT_X12Y31 SL2END0 -> LH18 , 
  pip INT_X12Y33 WR2END1 -> SL2BEG0 , 
  pip INT_X13Y47 WL2MID2 -> IMUX_B16 , 
  pip INT_X14Y31 SR2MID2 -> IMUX_B10 , 
  pip INT_X14Y31 SR2MID2 -> IMUX_B4 , 
  pip INT_X14Y31 SR2MID2 -> IMUX_B40 , 
  pip INT_X14Y31 SR2MID2 -> IMUX_B46 , 
  pip INT_X14Y32 SW2MID2 -> SE2BEG2 , 
  pip INT_X14Y32 SW2MID2 -> SR2BEG2 , 
  pip INT_X14Y33 SL5END2 -> SE2BEG2 , 
  pip INT_X14Y33 SL5END2 -> SW2BEG2 , 
  pip INT_X14Y33 SL5END2 -> WR2BEG1 , 
  pip INT_X14Y33 WR2BEG1 -> IMUX_B10 , 
  pip INT_X14Y33 WR2BEG1 -> IMUX_B4 , 
  pip INT_X14Y33 WR2BEG1 -> IMUX_B40 , 
  pip INT_X14Y38 SW5END2 -> SL5BEG2 , 
  pip INT_X14Y47 WN2END2 -> WL2BEG2 , 
  pip INT_X15Y31 SE2END2 -> IMUX_B17 , 
  pip INT_X15Y31 SE2END2 -> IMUX_B23 , 
  pip INT_X15Y31 SE2END2 -> IMUX_B35 , 
  pip INT_X15Y32 SE2END2 -> IMUX_B17 , 
  pip INT_X15Y32 SE2END2 -> IMUX_B23 , 
  pip INT_X15Y32 SE2END2 -> IMUX_B29 , 
  pip INT_X15Y32 SE2END2 -> IMUX_B35 , 
  pip INT_X15Y46 WL2MID2 -> WN2BEG2 , 
  pip INT_X16Y41 SL5END2 -> SW5BEG2 , 
  pip INT_X16Y46 LOGIC_OUTS7 -> EL5BEG2 , 
  pip INT_X16Y46 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X16Y46 LOGIC_OUTS7 -> WL2BEG2 , 
  pip INT_X21Y41 SR5END2 -> EL5BEG2 , 
  pip INT_X21Y41 SR5END2 -> SE2BEG2 , 
  pip INT_X21Y46 EL5END2 -> EN2BEG2 , 
  pip INT_X21Y46 EL5END2 -> SR5BEG2 , 
  pip INT_X22Y40 SE2END2 -> EL2BEG2 , 
  pip INT_X22Y47 EN2END2 -> EN2BEG2 , 
  pip INT_X23Y47 EN2MID2 -> IMUX_B28 , 
  pip INT_X24Y40 EL2END2 -> IMUX_B29 , 
  pip INT_X26Y41 EL5END2 -> ES2BEG2 , 
  pip INT_X27Y29 SL2END2 -> IMUX_B4 , 
  pip INT_X27Y32 WL5MID0 -> SL2BEG_N2 , 
  pip INT_X27Y40 ES2END2 -> IMUX_B46 , 
  pip INT_X30Y31 LH0 -> WL5BEG_S0 , 
  ;
net "i2c_ctr_not0001" , 
  outpin "N72" B ,
  inpin "i2c_ctr<3>" CE ,
  inpin "i2c_ctr<7>" CE ,
  pip CLBLL_X16Y46 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X16Y47 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "N72" B -> BMUX
  pip CLBLL_X16Y47 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X16Y47 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X18Y50 SITE_CTRL_B0 -> L_CE , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_X16Y46 CTRL1 -> CTRL_B1 , 
  pip INT_X16Y46 SR2MID1 -> CTRL1 , 
  pip INT_X16Y47 LOGIC_OUTS13 -> SR2BEG1 , 
  pip INT_X16Y47 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X18Y48 ER2END0 -> NL2BEG1 , 
  pip INT_X18Y50 CTRL0 -> CTRL_B0 , 
  pip INT_X18Y50 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y50 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X18Y50 NL2END1 -> FAN4 , 
  ;
net "i2c_prer<0>" , 
  outpin "i2c_prer<3>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" A4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A3 ,
  pip CLBLM_X20Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y34 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X19Y37 WN2END_S0 -> LV0 , 
  pip INT_X19Y49 LV12 -> NL5BEG0 , 
  pip INT_X19Y54 NL5END0 -> ER2BEG1 , 
  pip INT_X20Y37 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X20Y37 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X20Y54 ER2MID1 -> IMUX_B27 , 
  pip INT_X22Y34 SE5END0 -> EL2BEG0 , 
  pip INT_X24Y34 EL2END0 -> IMUX_B1 , 
  ;
net "i2c_prer<10>" , 
  outpin "i2c_prer<11>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" B2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D4 ,
  pip CLBLL_X19Y35 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y32 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y36 SITE_IMUX_B11 -> L_C6 , 
  pip INT_BUFS_L_X17Y35 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y35 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X15Y32 WR2END2 -> IMUX_B16 , 
  pip INT_X17Y33 SL2END0 -> WR2BEG_N2 , 
  pip INT_X17Y35 WR2END1 -> SL2BEG0 , 
  pip INT_X18Y48 WR2MID2 -> IMUX_B22 , 
  pip INT_X19Y34 SW2MID2 -> LV0 , 
  pip INT_X19Y35 LOGIC_OUTS2 -> ER5BEG1 , 
  pip INT_X19Y35 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X19Y35 LOGIC_OUTS2 -> WR2BEG1 , 
  pip INT_X19Y49 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X19Y52 LV18 -> SR5BEG0 , 
  pip INT_X24Y35 ER5END1 -> NL2BEG2 , 
  pip INT_X24Y36 NL2MID2 -> IMUX_B11 , 
  ;
net "i2c_prer<11>" , 
  outpin "i2c_prer<11>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" D5 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" C3 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B4 ,
  pip CLBLL_X19Y35 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y32 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y36 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X13Y36 SR5END1 -> SE5BEG1 , 
  pip INT_X13Y41 LH6 -> NL5BEG1 , 
  pip INT_X13Y41 LH6 -> SR5BEG1 , 
  pip INT_X13Y46 NL5END1 -> ER2BEG2 , 
  pip INT_X15Y32 SR2MID1 -> IMUX_B32 , 
  pip INT_X15Y33 SE5END1 -> SR2BEG1 , 
  pip INT_X15Y46 ER2END2 -> FAN7 , 
  pip INT_X15Y46 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X15Y47 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X19Y35 LOGIC_OUTS3 -> ER2BEG_S0 , 
  pip INT_X19Y35 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X19Y40 NL5END2 -> NW2BEG2 , 
  pip INT_X19Y41 NW2MID2 -> LH0 , 
  pip INT_X21Y36 ER2END0 -> ES2BEG0 , 
  pip INT_X22Y36 ES2MID0 -> ER2BEG1 , 
  pip INT_X24Y36 ER2END1 -> IMUX_B45 , 
  ;
net "i2c_prer<12>" , 
  outpin "i2c_prer<15>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" D4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D1 ,
  pip CLBLL_X16Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y51 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y32 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y37 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X15Y32 WS2END2 -> IMUX_B22 , 
  pip INT_X16Y33 SE2MID2 -> WS2BEG2 , 
  pip INT_X16Y34 SL2END2 -> SE2BEG2 , 
  pip INT_X16Y36 LV0 =- LH18 , 
  pip INT_X16Y36 NR2BEG2 -> LV0 , 
  pip INT_X16Y37 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X16Y37 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X16Y48 LV12 -> NL5BEG0 , 
  pip INT_X16Y51 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y51 FAN_BOUNCE2 -> IMUX_B42 , 
  pip INT_X16Y51 NL5MID0 -> WL2BEG1 , 
  pip INT_X16Y51 WL2BEG1 -> FAN2 , 
  pip INT_X24Y37 WN2END2 -> IMUX_B3 , 
  pip INT_X25Y36 WL5MID2 -> WN2BEG2 , 
  pip INT_X28Y36 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<13>" , 
  outpin "i2c_prer<15>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" A3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D4 ,
  pip CLBLL_X14Y33 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y37 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y37 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y33 SW2MID1 -> IMUX_B3 , 
  pip INT_X14Y34 SW5END1 -> SW2BEG1 , 
  pip INT_X16Y37 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X16Y37 LOGIC_OUTS1 -> NL5BEG0 , 
  pip INT_X16Y37 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X16Y42 NL5END0 -> NE5BEG0 , 
  pip INT_X16Y45 NE5MID0 -> NR5BEG0 , 
  pip INT_X16Y50 NR5END0 -> NW2BEG0 , 
  pip INT_X16Y51 NW2MID0 -> NL2BEG1 , 
  pip INT_X16Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y52 FAN_BOUNCE5 -> IMUX_B22 , 
  pip INT_X16Y52 NL2MID1 -> FAN5 , 
  pip INT_X17Y36 ES2END0 -> LH18 , 
  pip INT_X24Y36 WL5END2 -> NR2BEG1 , 
  pip INT_X24Y37 NR2MID1 -> IMUX_B39 , 
  pip INT_X29Y36 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<14>" , 
  outpin "i2c_prer<15>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" B1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D1 ,
  pip CLBLL_X14Y33 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X14Y48 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X16Y37 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y37 SITE_IMUX_B11 -> L_C6 , 
  pip INT_BUFS_L_X17Y37 INT_BUFS_ER5A1 -> INT_BUFS_ER5A_B1 , 
  pip INT_BUFS_R_X18Y37 INT_BUFS_ER5A_B1 -> INT_BUFS_ER5A1 , 
  pip INT_X14Y33 SW2MID2 -> IMUX_B41 , 
  pip INT_X14Y34 SW5END2 -> SW2BEG2 , 
  pip INT_X14Y45 NW5END1 -> NW2BEG1 , 
  pip INT_X14Y46 NW2MID1 -> NL2BEG2 , 
  pip INT_X14Y47 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X14Y47 NL2MID2 -> FAN7 , 
  pip INT_X14Y48 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X16Y37 LOGIC_OUTS2 -> ER5BEG1 , 
  pip INT_X16Y37 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X16Y37 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X16Y42 NR5END1 -> NW5BEG1 , 
  pip INT_X21Y37 ER5END1 -> ES2BEG1 , 
  pip INT_X22Y37 ES2MID1 -> ER2BEG2 , 
  pip INT_X24Y37 ER2END2 -> IMUX_B11 , 
  ;
net "i2c_prer<15>" , 
  outpin "i2c_prer<15>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" C3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D3 ,
  pip CLBLL_X14Y33 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X16Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y46 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y37 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X13Y46 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y46 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X13Y46 WL2MID0 -> FAN1 , 
  pip INT_X14Y33 SL2END1 -> IMUX_B8 , 
  pip INT_X14Y35 WS2END2 -> SL2BEG1 , 
  pip INT_X14Y41 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X14Y45 NR5END2 -> WL2BEG_S0 , 
  pip INT_X15Y36 WS2END2 -> WS2BEG2 , 
  pip INT_X15Y39 NW2END_N2 -> LH18 , 
  pip INT_X16Y37 LOGIC_OUTS3 -> NW2BEG2 , 
  pip INT_X16Y37 LOGIC_OUTS3 -> NW5BEG2 , 
  pip INT_X16Y37 LOGIC_OUTS3 -> WS2BEG2 , 
  pip INT_X24Y37 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X24Y37 FAN_BOUNCE3 -> IMUX_B46 , 
  pip INT_X24Y37 SL2END1 -> FAN3 , 
  pip INT_X24Y39 WL5MID2 -> SL2BEG1 , 
  pip INT_X27Y39 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<1>" , 
  outpin "i2c_prer<3>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A3 ,
  pip CLBLL_X19Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y37 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y34 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X19Y53 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y53 FAN_BOUNCE3 -> IMUX_B27 , 
  pip INT_X19Y53 WL2MID1 -> FAN3 , 
  pip INT_X20Y37 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X20Y37 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X20Y42 NR5END0 -> NW5BEG0 , 
  pip INT_X20Y45 NW5MID0 -> NE5BEG0 , 
  pip INT_X20Y48 NE5MID0 -> NR5BEG0 , 
  pip INT_X20Y53 NR5END0 -> WL2BEG1 , 
  pip INT_X22Y34 SE5END1 -> EL2BEG1 , 
  pip INT_X24Y34 EL2END1 -> IMUX_B39 , 
  ;
net "i2c_prer<2>" , 
  outpin "i2c_prer<3>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" A5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C2 ,
  pip CLBLL_X14Y31 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y48 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y37 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y34 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X14Y31 SR5END1 -> WR2BEG0 , 
  pip INT_X14Y31 WR2BEG0 -> IMUX_B2 , 
  pip INT_X14Y36 LH6 -> SR5BEG1 , 
  pip INT_X18Y40 NW5END1 -> NR5BEG1 , 
  pip INT_X18Y45 NR5END1 -> NE2BEG1 , 
  pip INT_X18Y46 NE2MID1 -> NR2BEG1 , 
  pip INT_X18Y48 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y48 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X18Y48 NR2END1 -> FAN4 , 
  pip INT_X20Y36 SW2MID2 -> LH0 , 
  pip INT_X20Y37 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X20Y37 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X20Y37 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X22Y34 SE5END2 -> EL2BEG2 , 
  pip INT_X24Y34 EL2END2 -> IMUX_B11 , 
  ;
net "i2c_prer<3>" , 
  outpin "i2c_prer<3>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" B5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D2 ,
  pip CLBLL_X14Y31 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y34 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X14Y31 SR2MID1 -> IMUX_B38 , 
  pip INT_X14Y32 SW2MID1 -> SR2BEG1 , 
  pip INT_X14Y33 SR5END1 -> SW2BEG1 , 
  pip INT_X14Y38 LH6 -> NL5BEG1 , 
  pip INT_X14Y38 LH6 -> SR5BEG1 , 
  pip INT_X14Y43 NL5END1 -> NW2BEG1 , 
  pip INT_X14Y44 NW2MID1 -> NL2BEG2 , 
  pip INT_X14Y45 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X15Y46 ER2MID0 -> IMUX_B19 , 
  pip INT_X20Y37 LOGIC_OUTS3 -> ES5BEG2 , 
  pip INT_X20Y37 LOGIC_OUTS3 -> NW2BEG2 , 
  pip INT_X20Y38 NW2MID2 -> LH0 , 
  pip INT_X23Y35 ES5END2 -> SE2BEG2 , 
  pip INT_X24Y34 SE2END2 -> IMUX_B47 , 
  ;
net "i2c_prer<4>" , 
  outpin "i2c_prer<7>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" C5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C3 ,
  pip CLBLL_X14Y31 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y35 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X14Y31 SW2MID1 -> IMUX_B9 , 
  pip INT_X14Y32 SW5END1 -> SW2BEG1 , 
  pip INT_X14Y43 NW5END0 -> NW5BEG0 , 
  pip INT_X14Y46 NW5MID0 -> EN5BEG0 , 
  pip INT_X16Y35 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X16Y35 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X16Y35 LOGIC_OUTS4 -> SW5BEG1 , 
  pip INT_X16Y40 NR5END0 -> NW5BEG0 , 
  pip INT_X16Y51 WN2MID1 -> IMUX_B8 , 
  pip INT_X17Y35 EN2MID0 -> LH18 , 
  pip INT_X17Y48 EN5END0 -> NE5BEG0 , 
  pip INT_X17Y51 NE5MID0 -> WN2BEG1 , 
  pip INT_X24Y35 NR2BEG1 -> IMUX_B3 , 
  pip INT_X24Y35 WL5END2 -> NR2BEG1 , 
  pip INT_X29Y35 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<5>" , 
  outpin "i2c_prer<7>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" D2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C3 ,
  pip CLBLL_X14Y31 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X16Y35 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X14Y31 SW2MID0 -> IMUX_B43 , 
  pip INT_X14Y32 SW5END0 -> SW2BEG0 , 
  pip INT_X15Y35 LV0 =- LH18 , 
  pip INT_X15Y35 WN2END_S0 -> LV0 , 
  pip INT_X15Y47 LV12 -> NL5BEG0 , 
  pip INT_X15Y52 NL5END0 -> ER2BEG1 , 
  pip INT_X16Y35 LOGIC_OUTS5 -> SW5BEG0 , 
  pip INT_X16Y35 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X16Y52 ER2MID1 -> FAN4 , 
  pip INT_X16Y52 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y52 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X24Y35 SL2BEG1 -> IMUX_B40 , 
  pip INT_X24Y35 WL5MID2 -> SL2BEG1 , 
  pip INT_X27Y35 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<6>" , 
  outpin "i2c_prer<7>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" B2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C2 ,
  pip CLBLL_X14Y48 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y35 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y31 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y35 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X14Y39 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X14Y43 NR5END2 -> NW5BEG2 , 
  pip INT_X14Y46 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X14Y48 NL2MID0 -> IMUX_B31 , 
  pip INT_X15Y31 SW2END2 -> IMUX_B16 , 
  pip INT_X15Y37 NW2END_N2 -> LH18 , 
  pip INT_X16Y32 SR5MID2 -> SW2BEG2 , 
  pip INT_X16Y35 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X16Y35 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X16Y35 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X24Y35 SL2END1 -> IMUX_B8 , 
  pip INT_X24Y37 WL5MID2 -> SL2BEG1 , 
  pip INT_X27Y37 LH6 -> WL5BEG2 , 
  ;
net "i2c_prer<7>" , 
  outpin "i2c_prer<7>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" C3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A1 ,
  pip CLBLL_X16Y35 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y31 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y35 INT_BUFS_ER5A1 -> INT_BUFS_ER5A_B1 , 
  pip INT_BUFS_R_X18Y35 INT_BUFS_ER5A_B1 -> INT_BUFS_ER5A1 , 
  pip INT_X13Y37 WN5END2 -> NR5BEG1 , 
  pip INT_X13Y42 NR5END1 -> NW5BEG1 , 
  pip INT_X13Y45 NW5MID1 -> NL2BEG2 , 
  pip INT_X13Y47 NL2END2 -> IMUX_B29 , 
  pip INT_X15Y31 SE2MID1 -> IMUX_B32 , 
  pip INT_X15Y32 SL2END1 -> SE2BEG1 , 
  pip INT_X15Y34 WS2END2 -> SL2BEG1 , 
  pip INT_X16Y35 LOGIC_OUTS7 -> ER5BEG1 , 
  pip INT_X16Y35 LOGIC_OUTS7 -> WN5BEG2 , 
  pip INT_X16Y35 LOGIC_OUTS7 -> WS2BEG2 , 
  pip INT_X21Y35 ER5END1 -> ES2BEG1 , 
  pip INT_X22Y35 ES2MID1 -> ER2BEG2 , 
  pip INT_X24Y35 ER2END2 -> IMUX_B47 , 
  ;
net "i2c_prer<8>" , 
  outpin "i2c_prer<11>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" D5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A6 ,
  pip CLBLL_X19Y35 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y31 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y36 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X13Y31 SR5MID1 -> EL2BEG1 , 
  pip INT_X13Y34 LH6 -> SR5BEG1 , 
  pip INT_X15Y31 EL2END1 -> IMUX_B21 , 
  pip INT_X19Y34 NR2BEG2 -> LH0 , 
  pip INT_X19Y35 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X19Y35 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X19Y36 NR2END2 -> LV0 , 
  pip INT_X19Y54 LV18 -> NW5BEG0 , 
  pip INT_X19Y57 NW5MID0 -> EN2BEG0 , 
  pip INT_X20Y54 SE2MID0 -> IMUX_B24 , 
  pip INT_X20Y55 SR2END0 -> SE2BEG0 , 
  pip INT_X20Y57 EN2MID0 -> SR2BEG0 , 
  pip INT_X22Y35 ER5MID0 -> EN2BEG0 , 
  pip INT_X23Y36 EN2END0 -> ER2BEG1 , 
  pip INT_X24Y36 ER2MID1 -> IMUX_B3 , 
  ;
net "i2c_prer<9>" , 
  outpin "i2c_prer<11>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" A5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A2 ,
  pip CLBLL_X19Y35 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y32 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y36 SITE_IMUX_B41 -> L_B1 , 
  pip INT_BUFS_L_X17Y35 INT_BUFS_WR2END_B0 -> INT_BUFS_WR2END0 , 
  pip INT_BUFS_R_X18Y35 INT_BUFS_WR2END0 -> INT_BUFS_WR2END_B0 , 
  pip INT_X15Y32 WR2END1 -> IMUX_B26 , 
  pip INT_X17Y32 SL2END2 -> WR2BEG1 , 
  pip INT_X17Y35 WR2END0 -> SL2BEG_N2 , 
  pip INT_X19Y35 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X19Y35 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X19Y35 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X19Y40 NR5END0 -> NE5BEG0 , 
  pip INT_X19Y53 WL2END2 -> IMUX_B28 , 
  pip INT_X21Y35 ER2END1 -> EN2BEG1 , 
  pip INT_X21Y43 NE5END0 -> NL5BEG0 , 
  pip INT_X21Y48 NL5END0 -> NW5BEG0 , 
  pip INT_X21Y51 NW5MID0 -> NL2BEG1 , 
  pip INT_X21Y53 NL2END1 -> WL2BEG2 , 
  pip INT_X22Y36 EN2END1 -> ER2BEG2 , 
  pip INT_X24Y36 ER2END2 -> IMUX_B41 , 
  ;
net "i2c_prer_15_not0001" , 
  outpin "N331" B ,
  inpin "i2c_prer<11>" CE ,
  inpin "i2c_prer<15>" CE ,
  pip CLBLL_X16Y37 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X16Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X19Y35 SITE_CTRL_B0 -> L_CE , 
  pip INT_BUFS_L_X17Y36 INT_BUFS_EL2MID1 -> INT_BUFS_EL2MID_B1 , 
  pip INT_BUFS_R_X18Y36 INT_BUFS_EL2MID_B1 -> INT_BUFS_EL2MID1 , 
  pip INT_X16Y36 SR5END1 -> EL2BEG1 , 
  pip INT_X16Y37 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y37 SE2MID1 -> CTRL0 , 
  pip INT_X16Y38 SR5MID1 -> SE2BEG1 , 
  pip INT_X16Y41 SW5MID1 -> SR5BEG1 , 
  pip INT_X16Y44 SR5END1 -> SW5BEG1 , 
  pip INT_X16Y49 LOGIC_OUTS13 -> SR5BEG1 , 
  pip INT_X18Y36 EL2END1 -> ES2BEG1 , 
  pip INT_X19Y35 CTRL0 -> CTRL_B0 , 
  pip INT_X19Y35 ES2END1 -> CTRL0 , 
  ;
net "i2c_prer_7_not0001" , 
  outpin "processor/processor/memory_write" B ,
  inpin "i2c_prer<3>" CE ,
  inpin "i2c_prer<7>" CE ,
  pip CLBLL_X16Y35 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X20Y37 SITE_CTRL_B0 -> L_CE , 
  pip INT_BUFS_L_X17Y38 INT_BUFS_SE5MID1 -> INT_BUFS_SE5MID_B1 , 
  pip INT_BUFS_R_X18Y38 INT_BUFS_SE5MID_B1 -> INT_BUFS_SE5MID1 , 
  pip INT_X15Y44 SR5END1 -> SE5BEG1 , 
  pip INT_X15Y49 LOGIC_OUTS13 -> SR5BEG1 , 
  pip INT_X16Y35 CTRL1 -> CTRL_B1 , 
  pip INT_X16Y35 SW2END1 -> CTRL1 , 
  pip INT_X17Y36 SR5END1 -> SW2BEG1 , 
  pip INT_X17Y41 SE5END1 -> SE5BEG1 , 
  pip INT_X17Y41 SE5END1 -> SR5BEG1 , 
  pip INT_X19Y38 SE5END1 -> ES2BEG1 , 
  pip INT_X20Y37 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y37 ES2END1 -> CTRL0 , 
  ;
net "i2c_scl" , cfg " _BELSIG:PAD,PAD,i2c_scl:i2c_scl",
  ;
net "i2c_sda" , cfg " _BELSIG:PAD,PAD,i2c_sda:i2c_sda",
  ;
net "i2c_top/al" , 
  outpin "i2c_top/al" CQ ,
  inpin "i2c_top/al" C4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A2 ,
  pip CLBLL_X16Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y52 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X19Y52 SITE_IMUX_B10 -> L_C4 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WL2MID_B2 -> INT_BUFS_WL2MID2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WL2MID2 -> INT_BUFS_WL2MID_B2 , 
  pip INT_X16Y53 WL2END2 -> IMUX_B28 , 
  pip INT_X18Y53 WN2END2 -> WL2BEG2 , 
  pip INT_X19Y52 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X19Y52 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "i2c_top/byte_controller/N01" , 
  outpin "i2c_top/byte_controller/go" A ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C4 ,
  pip CLBLL_X30Y32 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X30Y35 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X30Y32 SR2END2 -> IMUX_B28 , 
  pip INT_X30Y32 SR2END2 -> IMUX_B34 , 
  pip INT_X30Y34 LOGIC_OUTS_S12 -> SR2BEG2 , 
  ;
net "i2c_top/byte_controller/N28" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd2" A ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A6 ,
  pip CLBLL_X30Y32 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X30Y32 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X30Y32 LOGIC_OUTS8 -> IMUX_B24 , 
  ;
net "i2c_top/byte_controller/N6" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd2" B ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" D6 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C6 ,
  pip CLBLL_X30Y32 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "i2c_top/byte_controller/c_state_FSM_FFd2" B -> BMUX
  pip CLBLL_X30Y32 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y32 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X30Y32 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X30Y32 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X30Y32 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X30Y32 LOGIC_OUTS17 -> IMUX_B35 , 
  pip INT_X30Y32 LOGIC_OUTS17 -> IMUX_B47 , 
  pip INT_X30Y32 LOGIC_OUTS9 -> IMUX_B8 , 
  ;
net "i2c_top/byte_controller/N7" , 
  outpin "i2c_top/byte_controller/N7" C ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A3 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" B1 ,
  pip CLBLL_X30Y32 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y33 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X30Y34 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X30Y32 SW2MID2 -> IMUX_B17 , 
  pip INT_X30Y33 LOGIC_OUTS10 -> NW2BEG1 , 
  pip INT_X30Y33 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X30Y34 NW2MID1 -> IMUX_B3 , 
  ;
net "i2c_top/byte_controller/ack_out" , 
  outpin "i2c_top/byte_controller/ack_out" DQ ,
  inpin "i2c_top/rxack" DX ,
  pip CLBLL_X16Y39 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X21Y34 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_BUFS_L_X17Y39 INT_BUFS_WL2MID_B2 -> INT_BUFS_WL2MID2 , 
  pip INT_BUFS_R_X18Y39 INT_BUFS_WL2MID2 -> INT_BUFS_WL2MID_B2 , 
  pip INT_X16Y39 BYP6 -> BYP_B6 , 
  pip INT_X16Y39 WL2END2 -> BYP6 , 
  pip INT_X18Y39 WN5END2 -> WL2BEG2 , 
  pip INT_X21Y34 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X21Y37 NE5MID1 -> WN5BEG2 , 
  ;
net "i2c_top/byte_controller/ack_out_not0001" , 
  outpin "gpio_A_dir<7>" A ,
  inpin "i2c_top/byte_controller/ack_out" CE ,
  pip CLBLL_X21Y34 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X25Y36 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X21Y34 CTRL1 -> CTRL_B1 , 
  pip INT_X21Y34 WR2MID1 -> CTRL1 , 
  pip INT_X22Y34 WS2END2 -> WR2BEG1 , 
  pip INT_X23Y35 WR2END2 -> WS2BEG2 , 
  pip INT_X25Y36 LOGIC_OUTS8 -> WR2BEG_N2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" COUT
  ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" CIN ,
  pip CLBLL_X25Y36 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" COUT
  ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" CIN ,
  pip CLBLL_X25Y34 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" COUT
  ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" CIN ,
  pip CLBLL_X25Y35 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
, 
  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  COUT ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  CIN ,
  pip CLBLL_X14Y32 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
, 
  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  COUT ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  CIN ,
  pip CLBLL_X14Y30 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
, 
  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  COUT ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  CIN ,
  pip CLBLL_X14Y31 LL_COUT -> M_COUT_N , 
  ;
net "i2c_top/byte_controller/bit_controller/N2" , 
  outpin "i2c_top/byte_controller/bit_controller/dscl_oen" A ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B3 ,
  pip CLBLL_X30Y26 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X30Y27 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y27 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X30Y26 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X30Y27 NL2MID1 -> IMUX_B27 , 
  pip INT_X30Y27 NL2MID1 -> IMUX_B39 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" AMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" A3 ,
  pip CLBLL_X25Y34 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X24Y34 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X24Y34 WS2MID2 -> IMUX_B3 , 
  pip INT_X25Y34 LOGIC_OUTS20 -> WS2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<10>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" CMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" C1 ,
  pip CLBLL_X25Y36 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X24Y36 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X24Y36 WN2MID0 -> IMUX_B6 , 
  pip INT_X25Y36 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<11>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" DMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" D3 ,
  pip CLBLL_X25Y36 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y36 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X24Y36 WN2MID1 -> IMUX_B44 , 
  pip INT_X25Y36 LOGIC_OUTS23 -> WN2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<12>" , 
  outpin "i2c_top/byte_controller/bit_controller/Result<15>" AMUX ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" A2 ,
  pip CLBLL_X25Y37 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X24Y37 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X24Y37 WL2MID2 -> IMUX_B4 , 
  pip INT_X25Y37 LOGIC_OUTS20 -> WL2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<13>" , 
  outpin "i2c_top/byte_controller/bit_controller/Result<15>" BMUX ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" B2 ,
  pip CLBLL_X25Y37 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X24Y37 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X24Y37 WN2MID2 -> IMUX_B40 , 
  pip INT_X25Y37 LOGIC_OUTS21 -> WN2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<14>" , 
  outpin "i2c_top/byte_controller/bit_controller/Result<15>" CMUX ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" C1 ,
  pip CLBLL_X25Y37 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X24Y37 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X24Y37 WN2MID0 -> IMUX_B6 , 
  pip INT_X25Y37 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<15>" , 
  outpin "i2c_top/byte_controller/bit_controller/Result<15>" DMUX ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" D2 ,
  pip CLBLL_X25Y37 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y37 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X24Y37 WS2MID1 -> IMUX_B43 , 
  pip INT_X25Y37 LOGIC_OUTS23 -> WS2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" BMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" B2 ,
  pip CLBLL_X25Y34 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X24Y34 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X24Y34 WN2MID2 -> IMUX_B40 , 
  pip INT_X25Y34 LOGIC_OUTS21 -> WN2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<2>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" CMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" C1 ,
  pip CLBLL_X25Y34 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X24Y34 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X24Y34 WN2MID0 -> IMUX_B6 , 
  pip INT_X25Y34 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<3>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" DMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" D2 ,
  pip CLBLL_X25Y34 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y34 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X24Y34 WS2MID1 -> IMUX_B43 , 
  pip INT_X25Y34 LOGIC_OUTS23 -> WS2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<4>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" AMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" A2 ,
  pip CLBLL_X25Y35 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X24Y35 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X24Y35 WN2MID2 -> IMUX_B4 , 
  pip INT_X25Y35 LOGIC_OUTS20 -> WN2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<5>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" BMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" B5 ,
  pip CLBLL_X25Y35 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X24Y35 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X24Y35 WR2MID1 -> IMUX_B38 , 
  pip INT_X25Y35 LOGIC_OUTS21 -> WR2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<6>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" CMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" C1 ,
  pip CLBLL_X25Y35 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X24Y35 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X24Y35 WN2MID0 -> IMUX_B6 , 
  pip INT_X25Y35 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<7>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" DMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" D3 ,
  pip CLBLL_X25Y35 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y35 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X24Y35 WN2MID1 -> IMUX_B44 , 
  pip INT_X25Y35 LOGIC_OUTS23 -> WN2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<8>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" AMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" A5 ,
  pip CLBLL_X25Y36 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X24Y36 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X24Y36 WR2MID1 -> IMUX_B2 , 
  pip INT_X25Y36 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/Result<9>" , 
  outpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" BMUX
  ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" B3 ,
  pip CLBLL_X25Y36 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X24Y36 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X24Y36 WS2MID2 -> IMUX_B39 , 
  pip INT_X25Y36 LOGIC_OUTS21 -> WS2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/al" , 
  outpin "i2c_top/byte_controller/bit_controller/slave_wait" AQ ,
  inpin "gpio_A_dir<7>" A2 ,
  inpin "i2c_top/al" C2 ,
  inpin "i2c_top/byte_controller/N7" C1 ,
  inpin "i2c_top/byte_controller/ack_out" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" D1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_chk" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" D1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" D1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" A6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B6 ,
  inpin "i2c_top/byte_controller/cmd_ack" D5 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" A1 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D6 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A1 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C2 ,
  inpin "i2c_top/byte_controller/core_txd" A3 ,
  inpin "i2c_top/byte_controller/core_txd" B3 ,
  inpin "i2c_top/byte_controller/ld" D6 ,
  inpin "i2c_top/byte_controller/shift" A3 ,
  inpin "i2c_top/cr_7_not0001" D3 ,
  inpin "i2c_top/irq_flag" D2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A1 ,
  pip CLBLL_X16Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X21Y34 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X25Y36 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X25Y37 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X25Y37 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X30Y25 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y25 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X30Y25 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X30Y25 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X30Y26 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y26 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X30Y26 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y26 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y27 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y27 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X30Y27 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y28 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y28 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X30Y29 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y31 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X30Y31 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y32 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X30Y32 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y32 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X30Y33 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y34 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X30Y34 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y36 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y40 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X29Y27 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X29Y28 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X29Y28 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X29Y28 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X29Y28 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X29Y37 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X29Y37 SITE_IMUX_B45 -> L_D5 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_NE2MID0 -> INT_BUFS_NE2MID_B0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_NE2MID_B0 -> INT_BUFS_NE2MID0 , 
  pip INT_X16Y52 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X16Y52 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X16Y52 NW2END0 -> CTRL1 , 
  pip INT_X17Y45 LH12 -> NR5BEG0 , 
  pip INT_X17Y50 NR5END0 -> NE2BEG0 , 
  pip INT_X17Y51 NE2MID0 -> NW2BEG0 , 
  pip INT_X18Y51 NE2END0 -> EN2BEG0 , 
  pip INT_X19Y52 EN2END0 -> IMUX_B7 , 
  pip INT_X21Y34 WL2END2 -> IMUX_B22 , 
  pip INT_X22Y47 WN2END1 -> IMUX_B19 , 
  pip INT_X23Y34 WN2END2 -> WL2BEG2 , 
  pip INT_X23Y46 WN2END1 -> WN2BEG1 , 
  pip INT_X24Y33 WR5END2 -> WN2BEG2 , 
  pip INT_X24Y45 WL5END1 -> WN2BEG1 , 
  pip INT_X25Y36 NW2END1 -> IMUX_B4 , 
  pip INT_X25Y36 NW2END1 -> NW2BEG1 , 
  pip INT_X25Y37 NW2MID1 -> IMUX_B3 , 
  pip INT_X25Y37 NW2MID1 -> IMUX_B39 , 
  pip INT_X26Y33 WR5MID2 -> NR2BEG1 , 
  pip INT_X26Y35 NR2END1 -> NW2BEG1 , 
  pip INT_X26Y36 NW2MID1 -> ER2BEG2 , 
  pip INT_X27Y36 ER2MID2 -> IMUX_B23 , 
  pip INT_X27Y40 WR2END1 -> IMUX_B44 , 
  pip INT_X29Y27 WN2END_S0 -> LV0 , 
  pip INT_X29Y27 WN2MID0 -> IMUX_B24 , 
  pip INT_X29Y28 NW2END0 -> IMUX_B14 , 
  pip INT_X29Y28 NW2END0 -> IMUX_B20 , 
  pip INT_X29Y28 NW2END0 -> IMUX_B26 , 
  pip INT_X29Y28 NW2END0 -> IMUX_B32 , 
  pip INT_X29Y33 LV6 -> NR5BEG1 , 
  pip INT_X29Y33 LV6 -> WR5BEG2 , 
  pip INT_X29Y36 NR5MID1 -> NW2BEG1 , 
  pip INT_X29Y37 NW2MID1 -> IMUX_B27 , 
  pip INT_X29Y37 NW2MID1 -> IMUX_B45 , 
  pip INT_X29Y40 SR5END2 -> WR2BEG1 , 
  pip INT_X29Y45 LH0 -> SR5BEG2 , 
  pip INT_X29Y45 LV18 -> WL5BEG1 , 
  pip INT_X29Y45 LV18 =- LH0 , 
  pip INT_X30Y25 SR2END0 -> IMUX_B0 , 
  pip INT_X30Y25 SR2END0 -> IMUX_B36 , 
  pip INT_X30Y25 SR2END0 -> IMUX_B42 , 
  pip INT_X30Y25 SR2END0 -> IMUX_B6 , 
  pip INT_X30Y26 SW2MID0 -> IMUX_B13 , 
  pip INT_X30Y26 SW2MID0 -> IMUX_B19 , 
  pip INT_X30Y26 SW2MID0 -> IMUX_B25 , 
  pip INT_X30Y26 SW2MID0 -> IMUX_B31 , 
  pip INT_X30Y27 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X30Y27 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X30Y27 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X30Y27 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X30Y27 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X30Y27 SR2BEG0 -> IMUX_B24 , 
  pip INT_X30Y27 SR2BEG0 -> IMUX_B42 , 
  pip INT_X30Y28 NL2MID1 -> IMUX_B39 , 
  pip INT_X30Y28 NL2MID1 -> IMUX_B45 , 
  pip INT_X30Y28 NW2MID0 -> IMUX_B13 , 
  pip INT_X30Y28 NW2MID0 -> IMUX_B19 , 
  pip INT_X30Y28 NW2MID0 -> IMUX_B25 , 
  pip INT_X30Y28 NW2MID0 -> IMUX_B31 , 
  pip INT_X30Y29 NL2END1 -> IMUX_B27 , 
  pip INT_X30Y29 NL2END1 -> NW2BEG1 , 
  pip INT_X30Y30 NW2MID1 -> NL2BEG2 , 
  pip INT_X30Y31 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X30Y31 NL2MID2 -> FAN7 , 
  pip INT_X30Y31 NL2MID2 -> IMUX_B23 , 
  pip INT_X30Y31 NL2MID2 -> IMUX_B29 , 
  pip INT_X30Y32 FAN_BOUNCE_N7 -> IMUX_B31 , 
  pip INT_X30Y32 FAN_BOUNCE_N7 -> IMUX_B42 , 
  pip INT_X30Y32 NL2END2 -> IMUX_B11 , 
  pip INT_X30Y32 NL2END2 -> IMUX_B29 , 
  pip INT_X30Y32 NL2END2 -> NE2BEG2 , 
  pip INT_X30Y32 NL2END2 -> WL2BEG_S0 , 
  pip INT_X30Y33 NE2MID2 -> WL2BEG_S0 , 
  pip INT_X30Y33 WL2BEG0 -> IMUX_B6 , 
  pip INT_X30Y34 WL2BEG0 -> IMUX_B0 , 
  pip INT_X30Y34 WL2BEG0 -> IMUX_B12 , 
  pip INT_X30Y34 WL2BEG0 -> IMUX_B24 , 
  ;
net "i2c_top/byte_controller/bit_controller/busy" , 
  outpin "i2c_top/byte_controller/bit_controller/busy" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/busy" A4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A3 ,
  pip CLBLL_X14Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X23Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y27 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X14Y47 NW5END1 -> NR2BEG1 , 
  pip INT_X14Y49 NR2END1 -> IMUX_B27 , 
  pip INT_X16Y44 LH6 -> NW5BEG1 , 
  pip INT_X22Y26 NR2BEG2 -> LV0 , 
  pip INT_X22Y27 WR2MID0 -> NR2BEG_N2 , 
  pip INT_X22Y44 LV18 =- LH0 , 
  pip INT_X23Y27 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X23Y27 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/cSCL<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/cSCL<1>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cSCL<1>" BX ,
  pip CLBLL_X28Y20 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X28Y20 SITE_BYP_B4 -> M_BX , 
  pip INT_X28Y20 BYP4 -> BYP_B4 , 
  pip INT_X28Y20 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X28Y20 NR2BEG0 -> BYP4 , 
  ;
net "i2c_top/byte_controller/bit_controller/cSCL<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/cSCL<1>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" AX ,
  pip CLBLL_X25Y25 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X28Y20 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X25Y24 WN2END1 -> NW2BEG0 , 
  pip INT_X25Y25 BYP0 -> BYP_B0 , 
  pip INT_X25Y25 NW2MID0 -> BYP0 , 
  pip INT_X26Y23 NW5END0 -> WN2BEG1 , 
  pip INT_X28Y20 LOGIC_OUTS5 -> NW5BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/cSDA<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/cSDA<1>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cSDA<1>" BX ,
  pip CLBLL_X25Y13 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X25Y13 SITE_BYP_B5 -> L_BX , 
  pip INT_X25Y13 BYP5 -> BYP_B5 , 
  pip INT_X25Y13 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X25Y13 NL2BEG1 -> BYP5 , 
  ;
net "i2c_top/byte_controller/bit_controller/cSDA<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/cSDA<1>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" AX ,
  pip CLBLL_X25Y13 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X25Y21 SITE_BYP_B1 -> M_AX , 
  pip INT_X25Y13 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X25Y18 NR5END0 -> NE2BEG0 , 
  pip INT_X25Y19 NE2MID0 -> NR2BEG0 , 
  pip INT_X25Y21 BYP1 -> BYP_B1 , 
  pip INT_X25Y21 NR2END0 -> BYP1 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_Acst_FSM_inv" ,

  outpin "nreset" I ,
  inpin "N95" B1 ,
  inpin "RAM_page<2>" SR ,
  inpin "brfilter[0].int_filter/int_out" SR ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[1].int_filter/int_out" SR ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[3].int_filter/int_out" SR ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[4].int_filter/int_out" SR ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[5].int_filter/int_out" SR ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" SR ,
  inpin "brfilter[6].int_filter/int_out" SR ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" SR ,
  inpin "buttons_int_mask<3>" SR ,
  inpin "buttons_int_mask<7>" SR ,
  inpin "edges_detected<11>" SR ,
  inpin "edges_detected<15>" SR ,
  inpin "edges_detected<19>" SR ,
  inpin "edges_detected<23>" SR ,
  inpin "edges_detected<27>" SR ,
  inpin "edges_detected<31>" SR ,
  inpin "edges_detected<3>" SR ,
  inpin "edges_detected<7>" SR ,
  inpin "ext_int_mask<11>" SR ,
  inpin "ext_int_mask<15>" SR ,
  inpin "ext_int_mask<3>" SR ,
  inpin "ext_int_mask<7>" SR ,
  inpin "ext_int_slope<11>" SR ,
  inpin "ext_int_slope<15>" SR ,
  inpin "ext_int_slope<3>" SR ,
  inpin "ext_int_slope<7>" SR ,
  inpin "ext_int_status<11>" SR ,
  inpin "ext_int_status<15>" SR ,
  inpin "ext_int_status<3>" SR ,
  inpin "ext_int_status<6>" SR ,
  inpin "ext_int_status<8>" SR ,
  inpin "gpio_A_dir<3>" SR ,
  inpin "gpio_A_dir<7>" SR ,
  inpin "gpio_A_out<3>" SR ,
  inpin "gpio_A_out<7>" SR ,
  inpin "gpio_B_dir<3>" SR ,
  inpin "gpio_B_dir<7>" SR ,
  inpin "gpio_B_out<3>" SR ,
  inpin "gpio_B_out<7>" SR ,
  inpin "gpio_C_dir<3>" SR ,
  inpin "gpio_C_dir<7>" SR ,
  inpin "gpio_C_out<3>" SR ,
  inpin "gpio_C_out<7>" SR ,
  inpin "gpio_D_dir<3>" SR ,
  inpin "gpio_D_dir<7>" SR ,
  inpin "gpio_D_out<3>" SR ,
  inpin "gpio_D_out<7>" SR ,
  inpin "gpio_E_dir<3>" SR ,
  inpin "gpio_E_dir<7>" SR ,
  inpin "gpio_E_out<3>" SR ,
  inpin "gpio_E_out<7>" SR ,
  inpin "gpio_F_dir<3>" SR ,
  inpin "gpio_F_dir<7>" SR ,
  inpin "gpio_F_out<3>" SR ,
  inpin "gpio_F_out<7>" SR ,
  inpin "gpio_G_dir<3>" SR ,
  inpin "gpio_G_dir<7>" SR ,
  inpin "gpio_G_out<3>" SR ,
  inpin "gpio_G_out<7>" SR ,
  inpin "i2c_cr<5>" SR ,
  inpin "i2c_cr<7>" SR ,
  inpin "i2c_ctr<3>" SR ,
  inpin "i2c_ctr<7>" SR ,
  inpin "i2c_prer<11>" SR ,
  inpin "i2c_prer<15>" SR ,
  inpin "i2c_prer<3>" SR ,
  inpin "i2c_prer<7>" SR ,
  inpin "i2c_top/al" SR ,
  inpin "i2c_top/byte_controller/ack_out" SR ,
  inpin "i2c_top/byte_controller/bit_controller/busy" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cSCL<1>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cSDA<1>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" SR ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" SR ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" SR ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" SR ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" SR ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" SR ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" SR ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" SR ,
  inpin "i2c_top/byte_controller/bit_controller/sSCL" SR ,
  inpin "i2c_top/byte_controller/bit_controller/sSDA" SR ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" SR ,
  inpin "i2c_top/byte_controller/bit_controller/sda_chk" SR ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" SR ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" SR ,
  inpin "i2c_top/byte_controller/bit_controller/sto_condition" SR ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" SR ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" SR ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" SR ,
  inpin "i2c_top/byte_controller/cmd_ack" SR ,
  inpin "i2c_top/byte_controller/core_cmd<0>" SR ,
  inpin "i2c_top/byte_controller/core_cmd<3>" SR ,
  inpin "i2c_top/byte_controller/core_txd" SR ,
  inpin "i2c_top/byte_controller/dcnt<2>" SR ,
  inpin "i2c_top/byte_controller/ld" SR ,
  inpin "i2c_top/byte_controller/shift" SR ,
  inpin "i2c_top/byte_controller/sr<3>" SR ,
  inpin "i2c_top/byte_controller/sr<7>" SR ,
  inpin "i2c_top/cr<0>" SR ,
  inpin "i2c_top/cr<3>" SR ,
  inpin "i2c_top/cr<7>" SR ,
  inpin "i2c_top/i2c_int_req" SR ,
  inpin "i2c_top/irq_flag" SR ,
  inpin "i2c_top/rxack" SR ,
  inpin "i2c_top/tip" SR ,
  inpin "i2c_txr<3>" SR ,
  inpin "i2c_txr<7>" SR ,
  inpin "i2c_update_cr" SR ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" SR ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" SR ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" SR ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" SR ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" SR ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" SR ,
  inpin "inst_wbs_uart/rx_buffer_data_present" SR ,
  inpin "inst_wbs_uart/rx_buffer_half_full" SR ,
  inpin "inst_wbs_uart/tx_buffer_half_full" SR ,
  inpin "inst_wbs_uart/wbs_ack_o" SR ,
  inpin "int_ext_ready<11>" SR ,
  inpin "int_ext_ready<15>" SR ,
  inpin "int_ext_ready<3>" SR ,
  inpin "int_ext_ready<7>" SR ,
  inpin "int_from_i2c" SR ,
  inpin "int_from_i2c_fired" SR ,
  inpin "int_mask<3>" SR ,
  inpin "int_mask<7>" SR ,
  inpin "int_status<0>" SR ,
  inpin "int_status<3>" SR ,
  inpin "int_status<4>" SR ,
  inpin "int_status<6>" SR ,
  inpin "lcd_control<2>" SR ,
  inpin "lcd_value<3>" SR ,
  inpin "lcd_value<7>" SR ,
  inpin "led_pwm_mask<1>" SR ,
  inpin "led_switch_mask<3>" SR ,
  inpin "led_switch_mask<7>" SR ,
  inpin "leds_0<3>" SR ,
  inpin "leds_0<7>" SR ,
  inpin "leds_1<3>" SR ,
  inpin "leds_1<7>" SR ,
  inpin "processor/processor/reset_delay" SR ,
  inpin "processor/stack_ptr<3>" SR ,
  inpin "processor/stack_ptr<7>" SR ,
  inpin "ps2_int_edge<1>" SR ,
  inpin "ps2_int_mask<1>" SR ,
  inpin "ps2_int_value<1>" SR ,
  inpin "ps2_out<1>" SR ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" SR ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" SR ,
  inpin "timer_0/TR<11>" SR ,
  inpin "timer_0/TR<15>" SR ,
  inpin "timer_0/TR<3>" SR ,
  inpin "timer_0/TR<7>" SR ,
  inpin "timer_0/TSR<0>" SR ,
  inpin "timer_0/TSR<1>" SR ,
  inpin "timer_0/TSR<2>" SR ,
  inpin "timer_0/bTSR<0>" SR ,
  inpin "timer_0/bTSR<1>" SR ,
  inpin "timer_0/bTSR<2>" SR ,
  inpin "timer_0/i_timer_pwm" SR ,
  inpin "timer_0/prescaler_clk" SR ,
  inpin "timer_0/prescaler_cnt<11>" SR ,
  inpin "timer_0/prescaler_cnt<15>" SR ,
  inpin "timer_0/prescaler_cnt<19>" SR ,
  inpin "timer_0/prescaler_cnt<23>" SR ,
  inpin "timer_0/prescaler_cnt<3>" SR ,
  inpin "timer_0/prescaler_cnt<7>" SR ,
  inpin "timer_0/prescaler_ovf<13>" SR ,
  inpin "timer_0/prescaler_ovf<15>" SR ,
  inpin "timer_0/prescaler_ovf<3>" SR ,
  inpin "timer_0/prescaler_ovf<7>" SR ,
  inpin "timer_0/sTSR<0>" SR ,
  inpin "timer_0/sTSR<1>" SR ,
  inpin "timer_0/sTSR<2>" SR ,
  inpin "timer_0/s_update_TR" SR ,
  inpin "timer_0_config<3>" SR ,
  inpin "timer_0_config<7>" SR ,
  inpin "timer_0_interrupt_compare<11>" SR ,
  inpin "timer_0_interrupt_compare<15>" SR ,
  inpin "timer_0_interrupt_compare<3>" SR ,
  inpin "timer_0_interrupt_compare<7>" SR ,
  inpin "timer_0_overflow_compare<11>" SR ,
  inpin "timer_0_overflow_compare<15>" SR ,
  inpin "timer_0_overflow_compare<3>" SR ,
  inpin "timer_0_overflow_compare<7>" A6 ,
  inpin "timer_0_overflow_compare<7>" SR ,
  inpin "timer_0_register_input<11>" SR ,
  inpin "timer_0_register_input<15>" SR ,
  inpin "timer_0_register_input<3>" SR ,
  inpin "timer_0_register_input<7>" SR ,
  inpin "timer_1/TR<11>" SR ,
  inpin "timer_1/TR<15>" SR ,
  inpin "timer_1/TR<3>" SR ,
  inpin "timer_1/TR<7>" SR ,
  inpin "timer_1/TSR<0>" SR ,
  inpin "timer_1/TSR<1>" SR ,
  inpin "timer_1/TSR<2>" SR ,
  inpin "timer_1/a_update_TR" A6 ,
  inpin "timer_1/bTSR<0>" SR ,
  inpin "timer_1/bTSR<1>" SR ,
  inpin "timer_1/bTSR<2>" SR ,
  inpin "timer_1/i_timer_pwm" SR ,
  inpin "timer_1/prescaler_clk" SR ,
  inpin "timer_1/prescaler_cnt<11>" SR ,
  inpin "timer_1/prescaler_cnt<15>" SR ,
  inpin "timer_1/prescaler_cnt<19>" SR ,
  inpin "timer_1/prescaler_cnt<23>" SR ,
  inpin "timer_1/prescaler_cnt<3>" SR ,
  inpin "timer_1/prescaler_cnt<7>" SR ,
  inpin "timer_1/prescaler_ovf<13>" SR ,
  inpin "timer_1/prescaler_ovf<15>" SR ,
  inpin "timer_1/prescaler_ovf<3>" SR ,
  inpin "timer_1/prescaler_ovf<7>" SR ,
  inpin "timer_1/sTSR<0>" SR ,
  inpin "timer_1/sTSR<1>" SR ,
  inpin "timer_1/sTSR<2>" SR ,
  inpin "timer_1/s_update_TR" SR ,
  inpin "timer_1_config<3>" SR ,
  inpin "timer_1_config<7>" SR ,
  inpin "timer_1_interrupt_compare<11>" SR ,
  inpin "timer_1_interrupt_compare<15>" SR ,
  inpin "timer_1_interrupt_compare<3>" SR ,
  inpin "timer_1_interrupt_compare<7>" SR ,
  inpin "timer_1_overflow_compare<11>" SR ,
  inpin "timer_1_overflow_compare<15>" SR ,
  inpin "timer_1_overflow_compare<3>" SR ,
  inpin "timer_1_overflow_compare<7>" SR ,
  inpin "timer_1_register_input<11>" SR ,
  inpin "timer_1_register_input<15>" SR ,
  inpin "timer_1_register_input<3>" SR ,
  inpin "timer_1_register_input<7>" SR ,
  inpin "timers_int_mask<3>" SR ,
  inpin "timers_int_mask<5>" SR ,
  inpin "timers_int_status<3>" SR ,
  inpin "timers_int_status<4>" SR ,
  inpin "timers_tmp_rd<7>" C1 ,
  inpin "timers_tmp_wr<3>" SR ,
  inpin "timers_tmp_wr<7>" SR ,
  inpin "timers_update_register<0>" SR ,
  inpin "uart0_int_mask<3>" SR ,
  inpin "uart0_int_mask<7>" SR ,
  inpin "uart0_status_port<1>" SR ,
  inpin "uart0_status_port<4>" SR ,
  inpin "uart0_status_port<5>" SR ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" SR ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" SR ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<15>" SR ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" SR ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" SR ,
  inpin "uart1_int_mask<3>" SR ,
  inpin "uart1_int_mask<7>" SR ,
  inpin "uart1_status_port<1>" SR ,
  inpin "uart1_status_port<4>" SR ,
  inpin "uart1_status_port<5>" SR ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" SR ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" SR ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" SR ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" SR ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" SR ,
  pip CLBLL_X10Y25 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y26 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y27 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X10Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y39 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y61 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y62 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y64 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y64 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y65 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y67 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y68 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y68 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y72 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y73 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y86 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X10Y87 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y88 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y89 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y90 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y91 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X10Y92 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y18 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X12Y18 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y45 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y61 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y62 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y64 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y67 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X12Y67 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y68 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X12Y68 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X12Y87 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X14Y17 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X14Y18 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X14Y31 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X14Y33 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X14Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X14Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y29 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y30 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y30 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y33 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y33 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y35 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y39 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y39 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y42 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y43 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y46 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y47 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y48 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y48 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y60 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X16Y60 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y35 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y36 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y47 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y47 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y48 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y48 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y73 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y73 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y74 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y74 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X21Y34 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X21Y39 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y42 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y43 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y48 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y50 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y50 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X21Y51 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X21Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y29 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y32 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y32 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y35 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y4 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y47 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y5 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y6 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y7 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X23Y72 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y72 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y13 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y16 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y21 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y21 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y25 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y25 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y26 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y27 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y36 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y40 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y40 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X25Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X28Y20 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X28Y22 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X28Y40 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X28Y40 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y25 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y26 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y29 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X2Y30 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y11 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y25 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X30Y26 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y27 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X30Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y28 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X30Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y29 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y30 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y31 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y32 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X30Y32 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y33 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X30Y34 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X30Y34 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X4Y29 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y29 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X4Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X4Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y55 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y57 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X4Y60 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X11Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y61 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y62 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y67 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y68 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y69 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X11Y69 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y87 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X11Y87 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y17 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y18 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X13Y54 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y54 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X13Y55 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y57 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y58 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X13Y60 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X13Y62 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X13Y65 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y31 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X15Y32 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X15Y40 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X15Y40 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X15Y50 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X15Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X15Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X15Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X15Y54 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y36 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y47 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y48 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y49 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y50 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y51 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y51 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y58 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y74 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y74 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y76 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X18Y76 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X1Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X1Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y41 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y41 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y42 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y43 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y48 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y56 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y56 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y57 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y58 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X22Y41 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X22Y43 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X22Y43 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y47 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y48 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y7 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y24 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y24 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y26 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y27 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y33 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y34 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y34 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y35 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y35 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y36 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X24Y37 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X27Y22 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y29 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X27Y29 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y36 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y41 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X27Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y12 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y20 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X29Y20 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y22 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y24 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y27 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X29Y37 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X29Y37 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y28 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X3Y28 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y45 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y46 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X3Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y55 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X3Y55 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X3Y56 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X3Y56 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X6Y51 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X6Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X6Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X6Y54 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X6Y54 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X6Y56 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X6Y62 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X6Y62 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X6Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X6Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y49 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y50 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y52 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y54 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y56 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y56 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y58 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y59 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y59 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y60 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y62 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y63 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X7Y63 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X7Y64 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X9Y57 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X9Y61 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X9Y61 SITE_CTRL_B3 -> M_SR , 
  pip INT_INTERFACE_X31Y60 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X10Y25 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y25 EL2END1 -> CTRL3 , 
  pip INT_X10Y26 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y26 EL2END1 -> CTRL3 , 
  pip INT_X10Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y27 ES2MID2 -> FAN6 , 
  pip INT_X10Y27 ES2MID2 -> IMUX_B41 , 
  pip INT_X10Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y27 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X10Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y28 EL2END2 -> FAN6 , 
  pip INT_X10Y28 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y28 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X10Y39 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y39 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y39 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X10Y39 SE2END2 -> FAN6 , 
  pip INT_X10Y57 SL2END1 -> EL2BEG1 , 
  pip INT_X10Y57 WS5END0 -> WR2BEG_N2 , 
  pip INT_X10Y57 WS5END0 -> WS5BEG0 , 
  pip INT_X10Y59 WR5MID2 -> SL2BEG1 , 
  pip INT_X10Y59 WR5MID2 -> WN2BEG2 , 
  pip INT_X10Y61 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y61 NR2BEG1 -> CTRL2 , 
  pip INT_X10Y61 SL2END1 -> EL2BEG1 , 
  pip INT_X10Y61 WN5END2 -> NR2BEG1 , 
  pip INT_X10Y62 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y62 NE2END1 -> CTRL3 , 
  pip INT_X10Y62 SL2MID1 -> SE2BEG1 , 
  pip INT_X10Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y63 NR2END1 -> CTRL2 , 
  pip INT_X10Y63 NR2END1 -> CTRL3 , 
  pip INT_X10Y63 NR2END1 -> NW2BEG1 , 
  pip INT_X10Y63 WS5END2 -> SL2BEG1 , 
  pip INT_X10Y64 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y64 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y64 NW2MID1 -> CTRL2 , 
  pip INT_X10Y64 NW2MID1 -> CTRL3 , 
  pip INT_X10Y65 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y65 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y65 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X10Y65 WN2END_S0 -> FAN6 , 
  pip INT_X10Y65 WS5MID2 -> NR2BEG1 , 
  pip INT_X10Y66 NR2MID1 -> NE2BEG1 , 
  pip INT_X10Y67 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y67 NR2END1 -> CTRL3 , 
  pip INT_X10Y67 NR2END1 -> NE2BEG1 , 
  pip INT_X10Y67 NR2END1 -> NW2BEG1 , 
  pip INT_X10Y68 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y68 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y68 NW2MID1 -> CTRL2 , 
  pip INT_X10Y68 NW2MID1 -> CTRL3 , 
  pip INT_X10Y68 NW2MID1 -> NE2BEG1 , 
  pip INT_X10Y72 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y72 ER2END1 -> CTRL2 , 
  pip INT_X10Y73 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y73 ER2END1 -> CTRL3 , 
  pip INT_X10Y85 WN5END2 -> NR2BEG1 , 
  pip INT_X10Y86 CTRL2 -> CTRL_B2 , 
  pip INT_X10Y86 NR2MID1 -> CTRL2 , 
  pip INT_X10Y86 NR2MID1 -> NE2BEG1 , 
  pip INT_X10Y87 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y87 NR2END1 -> CTRL3 , 
  pip INT_X10Y87 NR2END1 -> ER2BEG2 , 
  pip INT_X10Y87 NR2END1 -> NE2BEG1 , 
  pip INT_X10Y87 NR2END1 -> NW2BEG1 , 
  pip INT_X10Y88 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y88 NE2MID1 -> NR2BEG1 , 
  pip INT_X10Y88 NE2MID1 -> NW2BEG1 , 
  pip INT_X10Y88 NW2MID1 -> CTRL3 , 
  pip INT_X10Y89 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y89 NW2MID1 -> CTRL3 , 
  pip INT_X10Y90 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y90 NR2END1 -> CTRL3 , 
  pip INT_X10Y90 NR2END1 -> NW2BEG1 , 
  pip INT_X10Y91 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y91 NW2MID1 -> CTRL3 , 
  pip INT_X10Y92 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y92 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y92 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X10Y92 WN2MID1 -> FAN3 , 
  pip INT_X11Y18 EL5END0 -> EN2BEG0 , 
  pip INT_X11Y18 EL5END0 -> ES2BEG0 , 
  pip INT_X11Y30 ER5END0 -> ES5BEG0 , 
  pip INT_X11Y42 EL5END2 -> ES5BEG2 , 
  pip INT_X11Y42 EL5END2 -> NL2BEG_S0 , 
  pip INT_X11Y45 NL2END0 -> ER2BEG1 , 
  pip INT_X11Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y52 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X11Y52 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X11Y52 SW2MID2 -> FAN6 , 
  pip INT_X11Y53 SL2END2 -> SW2BEG2 , 
  pip INT_X11Y56 SW5END0 -> SL2BEG_N2 , 
  pip INT_X11Y61 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y61 SE2END1 -> CTRL3 , 
  pip INT_X11Y62 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y62 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X11Y62 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X11Y62 GFAN0 -> CTRL3 , 
  pip INT_X11Y62 WL2END0 -> FAN1 , 
  pip INT_X11Y65 WL2END0 -> WN2BEG0 , 
  pip INT_X11Y67 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y67 NE2END1 -> CTRL3 , 
  pip INT_X11Y67 NE2END1 -> EN2BEG1 , 
  pip INT_X11Y67 NE2END1 -> NE2BEG1 , 
  pip INT_X11Y68 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y68 NE2END1 -> CTRL3 , 
  pip INT_X11Y69 CTRL2 -> CTRL_B2 , 
  pip INT_X11Y69 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y69 NE2END1 -> CTRL2 , 
  pip INT_X11Y69 NE2END1 -> CTRL3 , 
  pip INT_X11Y87 CTRL2 -> CTRL_B2 , 
  pip INT_X11Y87 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y87 NE2END1 -> CTRL2 , 
  pip INT_X11Y87 NE2END1 -> CTRL3 , 
  pip INT_X11Y92 NW5END0 -> WN2BEG1 , 
  pip INT_X12Y17 ES2END0 -> EL2BEG0 , 
  pip INT_X12Y17 ES2END0 -> ES2BEG0 , 
  pip INT_X12Y18 CTRL2 -> CTRL_B2 , 
  pip INT_X12Y18 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y18 EN2MID0 -> FAN1 , 
  pip INT_X12Y18 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X12Y18 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X12Y18 GFAN0 -> CTRL2 , 
  pip INT_X12Y18 GFAN0 -> CTRL3 , 
  pip INT_X12Y45 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y45 ER2MID1 -> CTRL3 , 
  pip INT_X12Y56 SR2MID1 -> SE2BEG1 , 
  pip INT_X12Y57 EL2END1 -> EN2BEG1 , 
  pip INT_X12Y57 EL2END1 -> ES2BEG1 , 
  pip INT_X12Y57 EL2END1 -> SR2BEG1 , 
  pip INT_X12Y61 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y61 EL2END1 -> CTRL3 , 
  pip INT_X12Y61 EL2END1 -> ES2BEG1 , 
  pip INT_X12Y62 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y62 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X12Y62 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X12Y62 GFAN0 -> CTRL3 , 
  pip INT_X12Y62 WL2MID0 -> FAN1 , 
  pip INT_X12Y64 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y64 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X12Y64 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X12Y64 GFAN0 -> CTRL3 , 
  pip INT_X12Y64 WL2MID0 -> FAN1 , 
  pip INT_X12Y67 CTRL2 -> CTRL_B2 , 
  pip INT_X12Y67 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y67 EN2MID1 -> FAN3 , 
  pip INT_X12Y67 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X12Y67 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X12Y67 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X12Y68 CTRL2 -> CTRL_B2 , 
  pip INT_X12Y68 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y68 NE2END1 -> CTRL2 , 
  pip INT_X12Y68 NE2END1 -> CTRL3 , 
  pip INT_X12Y87 CTRL3 -> CTRL_B3 , 
  pip INT_X12Y87 ER2END2 -> FAN6 , 
  pip INT_X12Y87 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X12Y87 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X13Y17 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y17 EL2MID0 -> NL2BEG1 , 
  pip INT_X13Y17 EL2MID0 -> SR2BEG0 , 
  pip INT_X13Y17 ES2MID0 -> ER2BEG1 , 
  pip INT_X13Y17 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y17 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X13Y17 GFAN0 -> CTRL3 , 
  pip INT_X13Y17 SR2BEG0 -> FAN1 , 
  pip INT_X13Y18 CTRL2 -> CTRL_B2 , 
  pip INT_X13Y18 NL2MID1 -> CTRL2 , 
  pip INT_X13Y45 ER2END1 -> EN2BEG1 , 
  pip INT_X13Y52 SL2END2 -> SE2BEG2 , 
  pip INT_X13Y53 SL2MID2 -> EL2BEG2 , 
  pip INT_X13Y54 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y54 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X13Y54 GFAN0 -> CTRL3 , 
  pip INT_X13Y54 SR2END0 -> FAN1 , 
  pip INT_X13Y54 SR2END0 -> IMUX_B6 , 
  pip INT_X13Y55 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y55 SE2END1 -> CTRL3 , 
  pip INT_X13Y55 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X13Y56 SW5MID0 -> SE2BEG0 , 
  pip INT_X13Y56 SW5MID0 -> SR2BEG0 , 
  pip INT_X13Y57 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y57 ES2MID1 -> CTRL3 , 
  pip INT_X13Y58 CTRL2 -> CTRL_B2 , 
  pip INT_X13Y58 EN2END1 -> CTRL2 , 
  pip INT_X13Y59 LH18 -> EL5BEG0 , 
  pip INT_X13Y59 LH18 -> NR5BEG_N2 , 
  pip INT_X13Y59 LH18 -> SW5BEG0 , 
  pip INT_X13Y59 LH18 -> WS5BEG0 , 
  pip INT_X13Y59 LV0 -> WN5BEG2 , 
  pip INT_X13Y59 LV0 -> WR5BEG2 , 
  pip INT_X13Y59 LV0 =- LH18 , 
  pip INT_X13Y60 CTRL2 -> CTRL_B2 , 
  pip INT_X13Y60 ES2END1 -> FAN3 , 
  pip INT_X13Y60 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y60 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X13Y61 NR5MID2 -> NW2BEG2 , 
  pip INT_X13Y61 NR5MID2 -> WL2BEG_S0 , 
  pip INT_X13Y62 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y62 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y62 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X13Y62 NW2MID2 -> FAN6 , 
  pip INT_X13Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y63 ER2BEG_S0 -> FAN6 , 
  pip INT_X13Y63 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y63 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X13Y63 NR5END2 -> ER2BEG_S0 , 
  pip INT_X13Y63 NR5END2 -> NE2BEG2 , 
  pip INT_X13Y63 NR5END2 -> WL2BEG_S0 , 
  pip INT_X13Y64 NE2MID2 -> WL2BEG_S0 , 
  pip INT_X13Y65 LV6 -> WS5BEG2 , 
  pip INT_X13Y65 WL2BEG0 -> IMUX_B24 , 
  pip INT_X13Y71 LV12 -> WL5BEG1 , 
  pip INT_X13Y77 LV0 =- LV18 , 
  pip INT_X13Y83 LV6 -> WN5BEG2 , 
  pip INT_X13Y89 LV12 -> NW5BEG0 , 
  pip INT_X14Y17 CTRL3 -> CTRL_B3 , 
  pip INT_X14Y17 EL2END0 -> NL2BEG1 , 
  pip INT_X14Y17 ER2MID1 -> CTRL3 , 
  pip INT_X14Y18 CTRL2 -> CTRL_B2 , 
  pip INT_X14Y18 NL2MID1 -> CTRL2 , 
  pip INT_X14Y28 ES5END0 -> ES2BEG0 , 
  pip INT_X14Y30 ES5MID0 -> NE2BEG0 , 
  pip INT_X14Y30 ES5MID0 -> NL5BEG0 , 
  pip INT_X14Y31 CTRL2 -> CTRL_B2 , 
  pip INT_X14Y31 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y31 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X14Y31 NE2MID0 -> FAN3 , 
  pip INT_X14Y33 CTRL2 -> CTRL_B2 , 
  pip INT_X14Y33 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y33 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X14Y33 NL5MID0 -> ER2BEG1 , 
  pip INT_X14Y33 NL5MID0 -> WL2BEG1 , 
  pip INT_X14Y33 WL2BEG1 -> FAN3 , 
  pip INT_X14Y35 NL5END0 -> ER2BEG1 , 
  pip INT_X14Y40 ES5END2 -> ES2BEG2 , 
  pip INT_X14Y46 EN2END1 -> EN2BEG1 , 
  pip INT_X14Y46 EN2END1 -> ER2BEG2 , 
  pip INT_X14Y51 SE2END2 -> SE2BEG2 , 
  pip INT_X14Y52 WR2MID2 -> NR2BEG1 , 
  pip INT_X14Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X14Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X14Y53 NR2MID1 -> CTRL2 , 
  pip INT_X14Y53 NR2MID1 -> CTRL3 , 
  pip INT_X14Y55 SE2END0 -> ES2BEG0 , 
  pip INT_X15Y28 ES2MID0 -> ER2BEG1 , 
  pip INT_X15Y31 CTRL3 -> CTRL_B3 , 
  pip INT_X15Y31 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y31 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X15Y31 GFAN0 -> CTRL3 , 
  pip INT_X15Y31 NE2END0 -> NE2BEG0 , 
  pip INT_X15Y31 WR2MID0 -> FAN1 , 
  pip INT_X15Y32 CTRL3 -> CTRL_B3 , 
  pip INT_X15Y32 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y32 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X15Y32 NE2MID0 -> FAN3 , 
  pip INT_X15Y40 CTRL2 -> CTRL_B2 , 
  pip INT_X15Y40 CTRL3 -> CTRL_B3 , 
  pip INT_X15Y40 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X15Y40 ES2MID2 -> FAN6 , 
  pip INT_X15Y40 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y40 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X15Y40 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X15Y47 EN2END1 -> EN2BEG1 , 
  pip INT_X15Y50 CTRL2 -> CTRL_B2 , 
  pip INT_X15Y50 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y50 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X15Y50 SE2END2 -> FAN6 , 
  pip INT_X15Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X15Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X15Y52 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y52 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X15Y52 GFAN0 -> CTRL2 , 
  pip INT_X15Y52 GFAN0 -> CTRL3 , 
  pip INT_X15Y52 SR2END0 -> FAN1 , 
  pip INT_X15Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X15Y53 EL2END2 -> FAN6 , 
  pip INT_X15Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y53 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X15Y53 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X15Y54 CTRL3 -> CTRL_B3 , 
  pip INT_X15Y54 ES2END0 -> FAN1 , 
  pip INT_X15Y54 ES2END0 -> SR2BEG0 , 
  pip INT_X15Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y54 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X15Y54 GFAN0 -> CTRL3 , 
  pip INT_X15Y55 ES2MID0 -> ER2BEG1 , 
  pip INT_X16Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y28 ER2MID1 -> CTRL3 , 
  pip INT_X16Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y29 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y29 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X16Y29 SR2MID1 -> FAN3 , 
  pip INT_X16Y30 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y30 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y30 SW2MID1 -> CTRL2 , 
  pip INT_X16Y30 SW2MID1 -> CTRL3 , 
  pip INT_X16Y30 SW2MID1 -> SR2BEG1 , 
  pip INT_X16Y31 SR2END1 -> SW2BEG1 , 
  pip INT_X16Y31 SR2END1 -> WR2BEG0 , 
  pip INT_X16Y33 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y33 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y33 ER2END1 -> CTRL2 , 
  pip INT_X16Y33 ER2END1 -> CTRL3 , 
  pip INT_X16Y33 ER2END1 -> SR2BEG1 , 
  pip INT_X16Y35 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y35 ER2END1 -> CTRL3 , 
  pip INT_X16Y35 ER2END1 -> NL2BEG2 , 
  pip INT_X16Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y37 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y37 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X16Y37 NL2END2 -> FAN6 , 
  pip INT_X16Y38 WR2MID2 -> NR2BEG1 , 
  pip INT_X16Y39 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y39 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y39 NR2MID1 -> CTRL2 , 
  pip INT_X16Y39 NR2MID1 -> CTRL3 , 
  pip INT_X16Y41 ER2MID0 -> NL2BEG1 , 
  pip INT_X16Y42 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y42 NL2MID1 -> CTRL2 , 
  pip INT_X16Y43 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y43 NL2END1 -> CTRL2 , 
  pip INT_X16Y46 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y46 ER2END2 -> FAN6 , 
  pip INT_X16Y46 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y46 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X16Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y47 EN2MID1 -> FAN3 , 
  pip INT_X16Y47 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y47 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X16Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y48 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y48 EN2END1 -> CTRL2 , 
  pip INT_X16Y48 EN2END1 -> CTRL3 , 
  pip INT_X16Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y54 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X16Y54 SR2MID1 -> FAN3 , 
  pip INT_X16Y55 ER2MID1 -> SR2BEG1 , 
  pip INT_X16Y59 EL5MID0 -> NL2BEG1 , 
  pip INT_X16Y60 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y60 CTRL3 -> CTRL_B3 , 
  pip INT_X16Y60 NL2MID1 -> CTRL2 , 
  pip INT_X16Y60 NL2MID1 -> CTRL3 , 
  pip INT_X17Y39 SR2END0 -> WR2BEG_N2 , 
  pip INT_X17Y41 ER2END0 -> SR2BEG0 , 
  pip INT_X18Y36 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y36 WS2MID2 -> CTRL2 , 
  pip INT_X18Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y47 WN2END2 -> CTRL2 , 
  pip INT_X18Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y48 WN2END2 -> CTRL2 , 
  pip INT_X18Y48 WN2END2 -> NR2BEG1 , 
  pip INT_X18Y48 WN2END2 -> NW2BEG1 , 
  pip INT_X18Y49 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y49 NW2MID1 -> CTRL2 , 
  pip INT_X18Y50 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y50 NR2END1 -> CTRL2 , 
  pip INT_X18Y51 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y51 CTRL3 -> CTRL_B3 , 
  pip INT_X18Y51 SW2MID1 -> CTRL2 , 
  pip INT_X18Y51 SW2MID1 -> CTRL3 , 
  pip INT_X18Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X18Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y52 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X18Y52 WS2END1 -> FAN3 , 
  pip INT_X18Y52 WS2END1 -> SW2BEG1 , 
  pip INT_X18Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X18Y53 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y53 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X18Y53 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X18Y53 SW2END1 -> FAN3 , 
  pip INT_X18Y58 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y58 WS2MID2 -> CTRL2 , 
  pip INT_X18Y73 SW2MID1 -> ES2BEG1 , 
  pip INT_X18Y74 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y74 CTRL3 -> CTRL_B3 , 
  pip INT_X18Y74 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y74 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X18Y74 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X18Y74 WN2MID1 -> FAN3 , 
  pip INT_X18Y74 WN2MID1 -> SW2BEG1 , 
  pip INT_X18Y76 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y76 CTRL3 -> CTRL_B3 , 
  pip INT_X18Y76 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y76 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X18Y76 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X18Y76 WL2MID1 -> FAN3 , 
  pip INT_X19Y35 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y35 WS2MID2 -> CTRL2 , 
  pip INT_X19Y36 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y36 WN2MID2 -> WS2BEG2 , 
  pip INT_X19Y36 WS2MID2 -> CTRL2 , 
  pip INT_X19Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y37 WN2END2 -> CTRL2 , 
  pip INT_X19Y46 WL5MID2 -> WN2BEG2 , 
  pip INT_X19Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y47 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y47 WS2MID2 -> CTRL2 , 
  pip INT_X19Y47 WS2MID2 -> CTRL3 , 
  pip INT_X19Y47 WS2MID2 -> WN2BEG2 , 
  pip INT_X19Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y48 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y48 WN2END2 -> CTRL2 , 
  pip INT_X19Y48 WN2END2 -> CTRL3 , 
  pip INT_X19Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y52 SW2MID1 -> CTRL2 , 
  pip INT_X19Y53 SE2MID1 -> SW2BEG1 , 
  pip INT_X19Y53 SE2MID1 -> WS2BEG1 , 
  pip INT_X19Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y54 EL2BEG1 -> CTRL2 , 
  pip INT_X19Y54 SL5END1 -> EL2BEG1 , 
  pip INT_X19Y54 SL5END1 -> SE2BEG1 , 
  pip INT_X19Y54 SL5END1 -> SW2BEG1 , 
  pip INT_X19Y56 SL5MID1 -> EL2BEG1 , 
  pip INT_X19Y58 WS2END2 -> WS2BEG2 , 
  pip INT_X19Y59 LH12 -> LV0 , 
  pip INT_X19Y59 LH12 -> SL5BEG1 , 
  pip INT_X19Y71 LV12 -> NE5BEG0 , 
  pip INT_X19Y73 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y73 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y73 ES2MID1 -> CTRL2 , 
  pip INT_X19Y73 ES2MID1 -> CTRL3 , 
  pip INT_X19Y73 ES2MID1 -> NL2BEG2 , 
  pip INT_X19Y74 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y74 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y74 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X19Y74 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X19Y74 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X19Y74 NE5MID0 -> NR2BEG0 , 
  pip INT_X19Y74 NE5MID0 -> WN2BEG1 , 
  pip INT_X19Y74 NL2MID2 -> FAN6 , 
  pip INT_X19Y76 NR2END0 -> WL2BEG1 , 
  pip INT_X1Y26 NW2END1 -> NR2BEG1 , 
  pip INT_X1Y28 NR2END1 -> NE2BEG1 , 
  pip INT_X1Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X1Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X1Y53 NR2BEG1 -> CTRL2 , 
  pip INT_X1Y53 NR2BEG1 -> CTRL3 , 
  pip INT_X1Y53 WR2END2 -> NR2BEG1 , 
  pip INT_X20Y35 SL2MID1 -> SE2BEG1 , 
  pip INT_X20Y35 WS2END2 -> WS2BEG2 , 
  pip INT_X20Y36 WR5END2 -> SL2BEG1 , 
  pip INT_X20Y36 WR5END2 -> WN2BEG2 , 
  pip INT_X20Y36 WR5END2 -> WS2BEG2 , 
  pip INT_X20Y36 WS2MID2 -> NW2BEG1 , 
  pip INT_X20Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y37 NW2MID1 -> CTRL2 , 
  pip INT_X20Y41 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y41 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y41 NR2BEG1 -> CTRL2 , 
  pip INT_X20Y41 NR2BEG1 -> CTRL3 , 
  pip INT_X20Y41 WR5END2 -> NR2BEG1 , 
  pip INT_X20Y42 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y42 NR2MID1 -> CTRL3 , 
  pip INT_X20Y43 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y43 NR2END1 -> CTRL2 , 
  pip INT_X20Y47 WR5END2 -> NR2BEG1 , 
  pip INT_X20Y47 WR5END2 -> WN2BEG2 , 
  pip INT_X20Y47 WR5END2 -> WS2BEG2 , 
  pip INT_X20Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y48 NR2MID1 -> CTRL2 , 
  pip INT_X20Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y53 SE2END1 -> CTRL2 , 
  pip INT_X20Y53 SE2END1 -> ES2BEG1 , 
  pip INT_X20Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y54 EL2MID1 -> CTRL2 , 
  pip INT_X20Y56 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y56 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y56 EL2MID1 -> CTRL2 , 
  pip INT_X20Y56 EL2MID1 -> CTRL3 , 
  pip INT_X20Y57 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y57 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y57 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X20Y57 SL2END1 -> FAN3 , 
  pip INT_X20Y58 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y58 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y58 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X20Y58 SL2MID1 -> FAN3 , 
  pip INT_X20Y59 WL5END2 -> SL2BEG1 , 
  pip INT_X20Y59 WL5END2 -> WS2BEG2 , 
  pip INT_X21Y34 CTRL3 -> CTRL_B3 , 
  pip INT_X21Y34 SE2END1 -> CTRL3 , 
  pip INT_X21Y36 WN2MID2 -> WS2BEG2 , 
  pip INT_X21Y37 WN2END2 -> NR2BEG1 , 
  pip INT_X21Y39 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y39 NR2END1 -> CTRL2 , 
  pip INT_X21Y42 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y42 WN2END2 -> CTRL2 , 
  pip INT_X21Y42 WN2END2 -> NW2BEG1 , 
  pip INT_X21Y43 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y43 NW2MID1 -> CTRL2 , 
  pip INT_X21Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y48 WN2END2 -> CTRL2 , 
  pip INT_X21Y50 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y50 CTRL3 -> CTRL_B3 , 
  pip INT_X21Y50 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X21Y50 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X21Y50 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X21Y50 SR2END1 -> FAN3 , 
  pip INT_X21Y51 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y51 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X21Y51 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X21Y51 SR2MID1 -> FAN3 , 
  pip INT_X21Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X21Y52 ES2END1 -> ES2BEG1 , 
  pip INT_X21Y52 ES2END1 -> FAN3 , 
  pip INT_X21Y52 ES2END1 -> SR2BEG1 , 
  pip INT_X21Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X21Y52 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X21Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X21Y53 ES2MID1 -> CTRL3 , 
  pip INT_X21Y74 NE5END0 -> ER2BEG1 , 
  pip INT_X22Y10 SW5END2 -> SL2BEG1 , 
  pip INT_X22Y10 SW5END2 -> SL5BEG2 , 
  pip INT_X22Y35 SL2MID1 -> EL2BEG1 , 
  pip INT_X22Y36 WR5MID2 -> NR2BEG1 , 
  pip INT_X22Y36 WR5MID2 -> SL2BEG1 , 
  pip INT_X22Y36 WR5MID2 -> WN2BEG2 , 
  pip INT_X22Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X22Y37 NR2MID1 -> CTRL2 , 
  pip INT_X22Y41 CTRL2 -> CTRL_B2 , 
  pip INT_X22Y41 NR2BEG1 -> CTRL2 , 
  pip INT_X22Y41 WR5MID2 -> NR2BEG1 , 
  pip INT_X22Y41 WR5MID2 -> NR5BEG1 , 
  pip INT_X22Y41 WR5MID2 -> WN2BEG2 , 
  pip INT_X22Y43 CTRL2 -> CTRL_B2 , 
  pip INT_X22Y43 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y43 NR2END1 -> CTRL2 , 
  pip INT_X22Y43 NR2END1 -> CTRL3 , 
  pip INT_X22Y46 NR5END1 -> NE2BEG1 , 
  pip INT_X22Y46 NR5END1 -> WL5BEG2 , 
  pip INT_X22Y47 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y47 NR2BEG1 -> CTRL3 , 
  pip INT_X22Y47 WR5MID2 -> NR2BEG1 , 
  pip INT_X22Y47 WR5MID2 -> WN2BEG2 , 
  pip INT_X22Y48 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y48 NR2MID1 -> CTRL3 , 
  pip INT_X22Y5 SL5END2 -> EL2BEG2 , 
  pip INT_X22Y5 SL5END2 -> SE2BEG2 , 
  pip INT_X22Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y52 ES2MID1 -> CTRL3 , 
  pip INT_X22Y7 CTRL_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X22Y7 SL5MID2 -> SE2BEG2 , 
  pip INT_X22Y8 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X22Y8 SL2END1 -> CTRL0 , 
  pip INT_X22Y8 SL2END1 -> SE2BEG1 , 
  pip INT_X23Y25 SR2END2 -> SE2BEG2 , 
  pip INT_X23Y26 SL2MID1 -> EL2BEG1 , 
  pip INT_X23Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y27 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X23Y27 SE2MID2 -> SL2BEG1 , 
  pip INT_X23Y27 SW2MID2 -> EL2BEG2 , 
  pip INT_X23Y27 SW2MID2 -> ES2BEG2 , 
  pip INT_X23Y27 SW2MID2 -> FAN6 , 
  pip INT_X23Y27 SW2MID2 -> SE2BEG2 , 
  pip INT_X23Y27 SW2MID2 -> SR2BEG2 , 
  pip INT_X23Y28 SL5END2 -> SE2BEG2 , 
  pip INT_X23Y28 SL5END2 -> SW2BEG2 , 
  pip INT_X23Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X23Y29 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y29 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X23Y29 SW2MID2 -> FAN6 , 
  pip INT_X23Y30 SL5MID2 -> SW2BEG2 , 
  pip INT_X23Y32 CTRL2 -> CTRL_B2 , 
  pip INT_X23Y32 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y32 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y32 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X23Y32 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X23Y32 SW2MID2 -> FAN6 , 
  pip INT_X23Y33 SW5END2 -> SL5BEG2 , 
  pip INT_X23Y33 SW5END2 -> SW2BEG2 , 
  pip INT_X23Y35 CTRL2 -> CTRL_B2 , 
  pip INT_X23Y35 EL2MID1 -> EN2BEG1 , 
  pip INT_X23Y35 WS2MID2 -> CTRL2 , 
  pip INT_X23Y35 WS2MID2 -> NW2BEG1 , 
  pip INT_X23Y36 NW2MID1 -> NE2BEG1 , 
  pip INT_X23Y4 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y4 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y4 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X23Y4 SE2END2 -> FAN6 , 
  pip INT_X23Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X23Y47 NE2END1 -> CTRL2 , 
  pip INT_X23Y5 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y5 EL2MID2 -> FAN6 , 
  pip INT_X23Y5 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y5 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X23Y6 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y6 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y6 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X23Y6 SE2END2 -> FAN6 , 
  pip INT_X23Y7 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y7 SE2END1 -> CTRL3 , 
  pip INT_X23Y72 CTRL2 -> CTRL_B2 , 
  pip INT_X23Y72 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y72 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X23Y72 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X23Y72 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X23Y72 SR2END1 -> FAN3 , 
  pip INT_X23Y74 ER2END1 -> SR2BEG1 , 
  pip INT_X24Y13 SR5END2 -> EL2BEG2 , 
  pip INT_X24Y13 SR5END2 -> SW5BEG2 , 
  pip INT_X24Y18 LH0 -> ES5BEG2 , 
  pip INT_X24Y18 LH0 -> NE5BEG2 , 
  pip INT_X24Y18 LH0 -> SR5BEG2 , 
  pip INT_X24Y24 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y24 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y24 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y24 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X24Y24 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X24Y24 SE2END2 -> FAN6 , 
  pip INT_X24Y26 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y26 ES2END2 -> SE2BEG2 , 
  pip INT_X24Y26 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y26 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X24Y26 SE2END2 -> FAN6 , 
  pip INT_X24Y27 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y27 ES2MID2 -> FAN6 , 
  pip INT_X24Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y27 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X24Y27 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X24Y33 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y33 WS2MID2 -> CTRL2 , 
  pip INT_X24Y34 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y34 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y34 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y34 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X24Y34 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X24Y34 SW2MID2 -> FAN6 , 
  pip INT_X24Y35 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y35 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y35 EL2END1 -> CTRL2 , 
  pip INT_X24Y35 EL2END1 -> CTRL3 , 
  pip INT_X24Y35 SW2END2 -> SW2BEG2 , 
  pip INT_X24Y35 SW2END2 -> WS2BEG2 , 
  pip INT_X24Y36 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y36 EN2END1 -> CTRL2 , 
  pip INT_X24Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y37 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y37 NE2END1 -> CTRL2 , 
  pip INT_X24Y37 NE2END1 -> CTRL3 , 
  pip INT_X24Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X24Y63 WN2END2 -> CTRL2 , 
  pip INT_X25Y13 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y13 EL2MID2 -> FAN6 , 
  pip INT_X25Y13 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y13 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X25Y16 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y16 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X25Y16 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X25Y16 WL2MID1 -> FAN3 , 
  pip INT_X25Y21 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y21 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y21 WS2MID2 -> CTRL2 , 
  pip INT_X25Y21 WS2MID2 -> CTRL3 , 
  pip INT_X25Y25 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y25 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y25 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y25 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X25Y25 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X25Y25 SE2END2 -> FAN6 , 
  pip INT_X25Y26 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y26 EL2END1 -> CTRL2 , 
  pip INT_X25Y27 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y27 EL2END2 -> FAN6 , 
  pip INT_X25Y27 EL2END2 -> NL2BEG_S0 , 
  pip INT_X25Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y27 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X25Y29 NL2MID0 -> ER2BEG1 , 
  pip INT_X25Y33 SE5MID2 -> WS2BEG2 , 
  pip INT_X25Y33 SW5MID2 -> ES5BEG2 , 
  pip INT_X25Y36 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y36 EL2BEG2 -> FAN6 , 
  pip INT_X25Y36 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y36 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X25Y36 SL5END2 -> EL2BEG2 , 
  pip INT_X25Y36 SL5END2 -> SE5BEG2 , 
  pip INT_X25Y36 SL5END2 -> SW2BEG2 , 
  pip INT_X25Y36 SL5END2 -> SW5BEG2 , 
  pip INT_X25Y36 SL5END2 -> WR5BEG2 , 
  pip INT_X25Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y37 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y37 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X25Y37 SW2MID2 -> FAN6 , 
  pip INT_X25Y38 SL5MID2 -> EL2BEG2 , 
  pip INT_X25Y38 SL5MID2 -> SW2BEG2 , 
  pip INT_X25Y40 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y40 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y40 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X25Y40 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X25Y40 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X25Y40 WL2MID1 -> FAN3 , 
  pip INT_X25Y41 LV0 -> SL5BEG2 , 
  pip INT_X25Y41 LV0 -> WR5BEG2 , 
  pip INT_X25Y47 LV6 -> WR5BEG2 , 
  pip INT_X25Y59 LH6 -> LV18 , 
  pip INT_X25Y59 LH6 -> NE5BEG1 , 
  pip INT_X25Y59 LH6 -> WL5BEG2 , 
  pip INT_X25Y62 NE5MID1 -> NW2BEG1 , 
  pip INT_X25Y62 NE5MID1 -> WN2BEG2 , 
  pip INT_X25Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X25Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y63 NW2MID1 -> CTRL2 , 
  pip INT_X25Y63 NW2MID1 -> CTRL3 , 
  pip INT_X26Y13 EL2END2 -> NL2BEG_S0 , 
  pip INT_X26Y15 NL2MID0 -> ER2BEG1 , 
  pip INT_X26Y16 NL2END0 -> WL2BEG1 , 
  pip INT_X26Y21 NE5END2 -> NE2BEG2 , 
  pip INT_X26Y21 WL2END2 -> WS2BEG2 , 
  pip INT_X26Y38 EL2MID2 -> NL2BEG_S0 , 
  pip INT_X26Y40 NL2MID0 -> ER2BEG1 , 
  pip INT_X26Y40 NL2MID0 -> WL2BEG1 , 
  pip INT_X26Y41 NL2END0 -> ER2BEG1 , 
  pip INT_X27Y18 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X27Y22 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y22 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y22 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X27Y22 NE2END2 -> ER2BEG_S0 , 
  pip INT_X27Y22 NE2END2 -> FAN6 , 
  pip INT_X27Y27 SR2END1 -> EL2BEG1 , 
  pip INT_X27Y28 SR2MID1 -> EL2BEG1 , 
  pip INT_X27Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X27Y29 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y29 ER2END1 -> CTRL2 , 
  pip INT_X27Y29 ER2END1 -> CTRL3 , 
  pip INT_X27Y29 ER2END1 -> SR2BEG1 , 
  pip INT_X27Y36 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y36 EL2END2 -> FAN6 , 
  pip INT_X27Y36 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y36 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X27Y38 EL2END2 -> EN2BEG2 , 
  pip INT_X27Y41 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y41 ER2MID1 -> CTRL3 , 
  pip INT_X27Y62 NE5END1 -> NL2BEG2 , 
  pip INT_X27Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X27Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y63 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y63 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X27Y63 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X27Y63 NL2MID2 -> FAN6 , 
  pip INT_X28Y13 SR2END1 -> SE2BEG1 , 
  pip INT_X28Y15 ER2END1 -> SR2BEG1 , 
  pip INT_X28Y19 ER2MID0 -> NL2BEG1 , 
  pip INT_X28Y20 CTRL3 -> CTRL_B3 , 
  pip INT_X28Y20 NL2MID1 -> CTRL3 , 
  pip INT_X28Y21 NL2END1 -> NW2BEG1 , 
  pip INT_X28Y21 NL2END1 -> WL2BEG2 , 
  pip INT_X28Y22 CTRL3 -> CTRL_B3 , 
  pip INT_X28Y22 NW2MID1 -> CTRL3 , 
  pip INT_X28Y31 ES5END2 -> EL2BEG2 , 
  pip INT_X28Y31 ES5END2 -> SE2BEG2 , 
  pip INT_X28Y38 EN2MID2 -> SE2BEG2 , 
  pip INT_X28Y40 CTRL2 -> CTRL_B2 , 
  pip INT_X28Y40 CTRL3 -> CTRL_B3 , 
  pip INT_X28Y40 ER2END1 -> CTRL2 , 
  pip INT_X28Y40 ER2END1 -> CTRL3 , 
  pip INT_X29Y12 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y12 SE2END1 -> CTRL3 , 
  pip INT_X29Y12 SE2END1 -> ES2BEG1 , 
  pip INT_X29Y19 ER2END0 -> NL2BEG1 , 
  pip INT_X29Y20 CTRL2 -> CTRL_B2 , 
  pip INT_X29Y20 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y20 NL2MID1 -> CTRL2 , 
  pip INT_X29Y20 NL2MID1 -> CTRL3 , 
  pip INT_X29Y21 NL2END1 -> NW2BEG1 , 
  pip INT_X29Y22 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y22 NW2MID1 -> CTRL3 , 
  pip INT_X29Y23 ER2END0 -> NL2BEG1 , 
  pip INT_X29Y24 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y24 NL2MID1 -> CTRL3 , 
  pip INT_X29Y24 NL2MID1 -> NE2BEG1 , 
  pip INT_X29Y25 NL2END1 -> NE2BEG1 , 
  pip INT_X29Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y27 EL2END1 -> CTRL3 , 
  pip INT_X29Y27 EL2END1 -> EN2BEG1 , 
  pip INT_X29Y27 EL2END1 -> ES2BEG1 , 
  pip INT_X29Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y28 EL2END1 -> CTRL3 , 
  pip INT_X29Y28 EL2END1 -> EN2BEG1 , 
  pip INT_X29Y30 SE2END2 -> ES2BEG2 , 
  pip INT_X29Y31 EL2MID2 -> EN2BEG2 , 
  pip INT_X29Y31 EL2MID2 -> NL2BEG_S0 , 
  pip INT_X29Y33 NL2MID0 -> ER2BEG1 , 
  pip INT_X29Y34 NL2END0 -> ER2BEG1 , 
  pip INT_X29Y37 CTRL2 -> CTRL_B2 , 
  pip INT_X29Y37 CTRL3 -> CTRL_B3 , 
  pip INT_X29Y37 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X29Y37 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X29Y37 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X29Y37 SE2END2 -> FAN6 , 
  pip INT_X2Y25 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y25 WN2END2 -> CTRL3 , 
  pip INT_X2Y25 WN2END2 -> NW2BEG1 , 
  pip INT_X2Y26 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y26 NW2MID1 -> CTRL3 , 
  pip INT_X2Y26 NW2MID1 -> NL2BEG2 , 
  pip INT_X2Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X2Y27 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X2Y27 NL2MID2 -> FAN6 , 
  pip INT_X2Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y28 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X2Y28 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X2Y28 NL2END2 -> FAN6 , 
  pip INT_X2Y29 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y29 NE2END1 -> CTRL3 , 
  pip INT_X2Y30 CTRL3 -> CTRL_B3 , 
  pip INT_X2Y30 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X2Y30 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X2Y30 WN2MID1 -> FAN3 , 
  pip INT_X2Y52 SL2END2 -> EL2BEG2 , 
  pip INT_X2Y53 SL2MID2 -> EL2BEG2 , 
  pip INT_X2Y53 SL2MID2 -> SE2BEG2 , 
  pip INT_X2Y55 WR5END0 -> SL2BEG_N2 , 
  pip INT_X30Y11 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y11 ES2END1 -> FAN3 , 
  pip INT_X30Y11 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X30Y11 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X30Y25 CTRL2 -> CTRL_B2 , 
  pip INT_X30Y25 NE2END1 -> CTRL2 , 
  pip INT_X30Y26 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y26 NE2END1 -> CTRL3 , 
  pip INT_X30Y27 CTRL2 -> CTRL_B2 , 
  pip INT_X30Y27 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y27 ES2MID1 -> CTRL2 , 
  pip INT_X30Y27 ES2MID1 -> CTRL3 , 
  pip INT_X30Y28 CTRL2 -> CTRL_B2 , 
  pip INT_X30Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y28 EN2END1 -> CTRL2 , 
  pip INT_X30Y28 EN2END1 -> CTRL3 , 
  pip INT_X30Y29 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y29 EN2END1 -> CTRL3 , 
  pip INT_X30Y30 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y30 ES2MID2 -> FAN6 , 
  pip INT_X30Y30 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X30Y30 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X30Y31 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y31 EL2END2 -> FAN6 , 
  pip INT_X30Y31 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X30Y31 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X30Y32 CTRL2 -> CTRL_B2 , 
  pip INT_X30Y32 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y32 EN2END2 -> FAN6 , 
  pip INT_X30Y32 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X30Y32 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X30Y32 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X30Y33 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y33 ER2MID1 -> CTRL3 , 
  pip INT_X30Y34 CTRL2 -> CTRL_B2 , 
  pip INT_X30Y34 CTRL3 -> CTRL_B3 , 
  pip INT_X30Y34 ER2MID1 -> CTRL2 , 
  pip INT_X30Y34 ER2MID1 -> CTRL3 , 
  pip INT_X31Y59 SW2MID2 -> LH0 , 
  pip INT_X31Y60 LOGIC_OUTS21 -> SW2BEG2 , 
  pip INT_X3Y24 WS5MID2 -> WN2BEG2 , 
  pip INT_X3Y28 CTRL2 -> CTRL_B2 , 
  pip INT_X3Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y28 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X3Y28 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X3Y28 GFAN0 -> CTRL2 , 
  pip INT_X3Y28 GFAN0 -> CTRL3 , 
  pip INT_X3Y28 SL2END0 -> EL2BEG0 , 
  pip INT_X3Y28 SL2END0 -> FAN1 , 
  pip INT_X3Y30 WL5MID1 -> SL2BEG0 , 
  pip INT_X3Y30 WL5MID1 -> WN2BEG1 , 
  pip INT_X3Y44 WN5END2 -> NR2BEG1 , 
  pip INT_X3Y44 WN5END2 -> NW2BEG1 , 
  pip INT_X3Y45 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y45 NW2MID1 -> CTRL3 , 
  pip INT_X3Y46 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y46 NR2END1 -> CTRL3 , 
  pip INT_X3Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y52 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X3Y52 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X3Y52 SE2END2 -> FAN6 , 
  pip INT_X3Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X3Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y53 EL2MID2 -> FAN6 , 
  pip INT_X3Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X3Y53 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X3Y53 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X3Y54 WS2END0 -> WR2BEG_N2 , 
  pip INT_X3Y55 CTRL2 -> CTRL_B2 , 
  pip INT_X3Y55 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y55 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X3Y55 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X3Y55 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X3Y55 NR2MID2 -> FAN6 , 
  pip INT_X3Y55 WS2MID0 -> NR2BEG_N2 , 
  pip INT_X3Y56 CTRL2 -> CTRL_B2 , 
  pip INT_X3Y56 CTRL3 -> CTRL_B3 , 
  pip INT_X3Y56 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X3Y56 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X3Y56 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X3Y56 NR2END2 -> FAN6 , 
  pip INT_X4Y28 EL2MID0 -> NL2BEG1 , 
  pip INT_X4Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y29 CTRL3 -> CTRL_B3 , 
  pip INT_X4Y29 NL2MID1 -> CTRL2 , 
  pip INT_X4Y29 NL2MID1 -> CTRL3 , 
  pip INT_X4Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X4Y52 EL2END2 -> FAN6 , 
  pip INT_X4Y52 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y52 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y52 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X4Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y53 EL2END2 -> FAN6 , 
  pip INT_X4Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y53 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y54 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y54 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y54 NR2BEG2 -> FAN6 , 
  pip INT_X4Y55 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y55 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y55 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y55 NR2MID2 -> FAN6 , 
  pip INT_X4Y55 WR5MID0 -> NR2BEG_N2 , 
  pip INT_X4Y55 WR5MID0 -> NR5BEG_N2 , 
  pip INT_X4Y55 WR5MID0 -> WS2BEG0 , 
  pip INT_X4Y56 NR2END2 -> NW2BEG2 , 
  pip INT_X4Y57 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y57 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y57 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y57 NW2MID2 -> FAN6 , 
  pip INT_X4Y59 NR5END2 -> NW2BEG2 , 
  pip INT_X4Y60 CTRL2 -> CTRL_B2 , 
  pip INT_X4Y60 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X4Y60 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X4Y60 NW2MID2 -> ER2BEG_S0 , 
  pip INT_X4Y60 NW2MID2 -> FAN6 , 
  pip INT_X6Y18 LH18 -> EL5BEG0 , 
  pip INT_X6Y18 LV0 =- LH18 , 
  pip INT_X6Y24 LV6 -> WS5BEG2 , 
  pip INT_X6Y30 LV12 -> ER5BEG0 , 
  pip INT_X6Y30 LV12 -> WL5BEG1 , 
  pip INT_X6Y31 SL5END2 -> SE5BEG2 , 
  pip INT_X6Y36 LV0 -> SL5BEG2 , 
  pip INT_X6Y36 LV0 =- LV18 , 
  pip INT_X6Y42 LV6 -> EL5BEG2 , 
  pip INT_X6Y42 LV6 -> WN5BEG2 , 
  pip INT_X6Y50 SR2MID1 -> EL2BEG1 , 
  pip INT_X6Y50 SR2MID1 -> SE2BEG1 , 
  pip INT_X6Y51 CTRL2 -> CTRL_B2 , 
  pip INT_X6Y51 SW2MID1 -> CTRL2 , 
  pip INT_X6Y51 SW2MID1 -> SR2BEG1 , 
  pip INT_X6Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X6Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X6Y52 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X6Y52 SL2END1 -> FAN3 , 
  pip INT_X6Y52 SL2END1 -> SW2BEG1 , 
  pip INT_X6Y53 SL2MID1 -> EL2BEG1 , 
  pip INT_X6Y53 SL2MID1 -> SE2BEG1 , 
  pip INT_X6Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X6Y54 CTRL3 -> CTRL_B3 , 
  pip INT_X6Y54 NR2BEG1 -> CTRL2 , 
  pip INT_X6Y54 NR2BEG1 -> CTRL3 , 
  pip INT_X6Y54 WR2MID2 -> NR2BEG1 , 
  pip INT_X6Y54 WR2MID2 -> SL2BEG1 , 
  pip INT_X6Y54 WS2END0 -> IMUX_B0 , 
  pip INT_X6Y54 WS2END0 -> LV18 , 
  pip INT_X6Y55 NR2MID1 -> NE2BEG1 , 
  pip INT_X6Y56 CTRL3 -> CTRL_B3 , 
  pip INT_X6Y56 NR2END1 -> CTRL3 , 
  pip INT_X6Y61 ER2END0 -> NL2BEG1 , 
  pip INT_X6Y62 CTRL2 -> CTRL_B2 , 
  pip INT_X6Y62 CTRL3 -> CTRL_B3 , 
  pip INT_X6Y62 NL2MID1 -> CTRL2 , 
  pip INT_X6Y62 NL2MID1 -> CTRL3 , 
  pip INT_X6Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X6Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X6Y63 NL2END1 -> CTRL2 , 
  pip INT_X6Y63 NL2END1 -> CTRL3 , 
  pip INT_X7Y49 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y49 SE2END1 -> CTRL3 , 
  pip INT_X7Y50 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y50 EL2MID1 -> CTRL2 , 
  pip INT_X7Y52 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y52 SE2END1 -> CTRL2 , 
  pip INT_X7Y52 SE2END1 -> CTRL3 , 
  pip INT_X7Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y53 EL2MID1 -> CTRL3 , 
  pip INT_X7Y53 EL2MID1 -> NL2BEG2 , 
  pip INT_X7Y54 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y54 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y54 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X7Y54 NL2MID2 -> FAN6 , 
  pip INT_X7Y55 WS5END0 -> WR2BEG_N2 , 
  pip INT_X7Y55 WS5END0 -> WR5BEG0 , 
  pip INT_X7Y55 WS5END0 -> WS2BEG0 , 
  pip INT_X7Y56 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y56 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y56 NE2END1 -> CTRL2 , 
  pip INT_X7Y56 NE2END1 -> CTRL3 , 
  pip INT_X7Y57 WS5MID0 -> NR2BEG_N2 , 
  pip INT_X7Y58 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y58 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y58 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X7Y58 NR2END2 -> FAN6 , 
  pip INT_X7Y58 NR2END2 -> NW2BEG2 , 
  pip INT_X7Y59 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y59 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y59 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y59 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X7Y59 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X7Y59 NW2MID2 -> FAN6 , 
  pip INT_X7Y60 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y60 WN2END2 -> CTRL2 , 
  pip INT_X7Y60 WN2END2 -> NR2BEG1 , 
  pip INT_X7Y62 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y62 NR2END1 -> CTRL2 , 
  pip INT_X7Y62 NR2END1 -> NE2BEG1 , 
  pip INT_X7Y62 NR2END1 -> NW2BEG1 , 
  pip INT_X7Y63 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y63 CTRL3 -> CTRL_B3 , 
  pip INT_X7Y63 NE2MID1 -> NW2BEG1 , 
  pip INT_X7Y63 NW2MID1 -> CTRL2 , 
  pip INT_X7Y63 NW2MID1 -> CTRL3 , 
  pip INT_X7Y64 CTRL2 -> CTRL_B2 , 
  pip INT_X7Y64 NW2MID1 -> CTRL2 , 
  pip INT_X8Y25 SL2END1 -> EL2BEG1 , 
  pip INT_X8Y26 SL2MID1 -> EL2BEG1 , 
  pip INT_X8Y27 SE2MID2 -> SL2BEG1 , 
  pip INT_X8Y28 SE5END2 -> EL2BEG2 , 
  pip INT_X8Y28 SE5END2 -> SE2BEG2 , 
  pip INT_X8Y59 WR5END2 -> WN2BEG2 , 
  pip INT_X8Y71 WL5END1 -> NR2BEG0 , 
  pip INT_X8Y72 NR2MID0 -> ER2BEG1 , 
  pip INT_X8Y73 NR2END0 -> ER2BEG1 , 
  pip INT_X9Y27 SE2END2 -> ES2BEG2 , 
  pip INT_X9Y40 SR2END2 -> SE2BEG2 , 
  pip INT_X9Y42 EL5MID2 -> SR2BEG2 , 
  pip INT_X9Y56 WR2MID2 -> NR2BEG1 , 
  pip INT_X9Y57 CTRL2 -> CTRL_B2 , 
  pip INT_X9Y57 NR2MID1 -> CTRL2 , 
  pip INT_X9Y60 WN2END2 -> NW2BEG1 , 
  pip INT_X9Y61 CTRL2 -> CTRL_B2 , 
  pip INT_X9Y61 CTRL3 -> CTRL_B3 , 
  pip INT_X9Y61 NW2MID1 -> CTRL2 , 
  pip INT_X9Y61 NW2MID1 -> CTRL3 , 
  pip INT_X9Y61 NW2MID1 -> NE2BEG1 , 
  pip IOI_X31Y60 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y60_ILOGIC_X2Y120" D -> O
  pip IOI_X31Y60 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y60 IOI_IBUF1 -> IOI_D1 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd10" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B5 ,
  pip CLBLL_X30Y25 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y27 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X30Y29 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X30Y25 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X30Y25 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X30Y27 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y27 FAN_BOUNCE4 -> IMUX_B38 , 
  pip INT_X30Y27 NL2END1 -> FAN4 , 
  pip INT_X30Y27 NL2END1 -> NE2BEG1 , 
  pip INT_X30Y28 NE2MID1 -> IMUX_B46 , 
  pip INT_X30Y29 NW2END1 -> IMUX_B28 , 
  pip INT_X31Y26 NE2END0 -> NL2BEG1 , 
  pip INT_X31Y28 NL2END1 -> NW2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd11" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" B4 ,
  pip CLBLL_X30Y25 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X30Y25 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X30Y26 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X30Y25 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y25 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X30Y25 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X30Y25 LOGIC_OUTS1 -> NW2BEG0 , 
  pip INT_X30Y26 NW2MID0 -> IMUX_B37 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd12" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" B1 ,
  pip CLBLL_X30Y25 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X30Y25 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X30Y26 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X30Y25 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X30Y25 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X30Y25 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X30Y25 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X30Y26 NL2MID2 -> IMUX_B41 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A6 ,
  pip CLBLL_X30Y25 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X30Y25 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X30Y26 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X30Y25 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X30Y25 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X30Y25 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X30Y25 WR2BEG1 -> IMUX_B10 , 
  pip INT_X30Y26 WL2BEG0 -> IMUX_B0 , 
  pip INT_X30Y27 NR2END1 -> NW2BEG1 , 
  pip INT_X30Y28 NW2MID1 -> IMUX_B3 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd14" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A6 ,
  pip CLBLL_X30Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X30Y27 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y28 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X30Y26 SR2END0 -> IMUX_B24 , 
  pip INT_X30Y27 SR2MID0 -> IMUX_B0 , 
  pip INT_X30Y28 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y28 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X30Y28 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X30Y28 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd15" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B2 ,
  pip CLBLL_X30Y27 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X30Y28 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X30Y29 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X29Y28 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X29Y28 WN2MID0 -> IMUX_B12 , 
  pip INT_X30Y27 BYP_BOUNCE_S0 -> IMUX_B40 , 
  pip INT_X30Y28 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X30Y28 LOGIC_OUTS5 -> BYP0 , 
  pip INT_X30Y28 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X30Y28 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X30Y29 NE2MID0 -> IMUX_B2 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd16" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B4 ,
  pip CLBLL_X30Y26 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X30Y27 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X30Y28 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X30Y26 SR2END2 -> IMUX_B22 , 
  pip INT_X30Y27 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X30Y27 BYP_BOUNCE2 -> IMUX_B37 , 
  pip INT_X30Y27 SR2MID2 -> BYP2 , 
  pip INT_X30Y28 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B1 ,
  pip CLBLL_X30Y25 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X30Y27 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y27 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X30Y28 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X30Y28 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X30Y25 SR2END2 -> IMUX_B46 , 
  pip INT_X30Y27 SW2MID2 -> IMUX_B29 , 
  pip INT_X30Y27 SW2MID2 -> IMUX_B41 , 
  pip INT_X30Y27 SW2MID2 -> SR2BEG2 , 
  pip INT_X30Y28 LOGIC_OUTS7 -> IMUX_B4 , 
  pip INT_X30Y28 LOGIC_OUTS7 -> SW2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" A5 ,
  pip CLBLL_X30Y27 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X30Y28 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X30Y27 SR2MID1 -> IMUX_B26 , 
  pip INT_X30Y28 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X30Y28 BYP_BOUNCE2 -> IMUX_B0 , 
  pip INT_X30Y28 BYP_BOUNCE2 -> IMUX_B7 , 
  pip INT_X30Y28 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X30Y28 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X30Y28 SR2BEG1 -> IMUX_B14 , 
  pip INT_X30Y28 SR2BEG1 -> IMUX_B20 , 
  pip INT_X30Y28 SR2BEG1 -> IMUX_B26 , 
  pip INT_X30Y28 SR2BEG1 -> IMUX_B32 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd2" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_chk" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A4 ,
  pip CLBLL_X30Y26 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X30Y29 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X29Y27 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X29Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y27 SW2MID1 -> IMUX_B27 , 
  pip INT_X29Y27 SW2MID1 -> SE2BEG1 , 
  pip INT_X29Y28 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X29Y28 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X30Y26 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X30Y26 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X30Y26 SE2END1 -> FAN5 , 
  pip INT_X30Y29 NE2END0 -> IMUX_B1 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd3" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A2 ,
  pip CLBLL_X30Y26 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X29Y28 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X29Y28 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X29Y26 SR2END0 -> EL2BEG0 , 
  pip INT_X29Y28 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X29Y28 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X29Y28 SR2BEG0 -> IMUX_B24 , 
  pip INT_X30Y26 EL2MID0 -> IMUX_B1 , 
  pip INT_X30Y29 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y29 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X30Y29 EN2END0 -> BYP5 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd4" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A2 ,
  pip CLBLL_X30Y27 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X30Y29 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X29Y28 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X29Y28 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X30Y27 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X30Y27 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X30Y27 ES2END2 -> BYP3 , 
  pip INT_X30Y27 ES2END2 -> BYP7 , 
  pip INT_X30Y27 ES2END2 -> IMUX_B4 , 
  pip INT_X30Y28 BYP_BOUNCE_N3 -> IMUX_B36 , 
  pip INT_X30Y28 BYP_BOUNCE_N7 -> IMUX_B44 , 
  pip INT_X30Y28 ES2MID2 -> FAN7 , 
  pip INT_X30Y28 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X30Y29 FAN_BOUNCE_N7 -> IMUX_B24 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A3 ,
  pip CLBLL_X30Y26 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X29Y28 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X29Y28 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X29Y26 SR2END1 -> EL2BEG1 , 
  pip INT_X29Y28 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X29Y28 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X29Y28 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X29Y28 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X29Y28 LOGIC_OUTS7 -> SR2BEG1 , 
  pip INT_X30Y26 EL2MID1 -> IMUX_B3 , 
  pip INT_X30Y28 ER2MID2 -> IMUX_B41 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd6" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" A1 ,
  pip CLBLL_X30Y26 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y26 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X29Y28 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X29Y27 WN2END1 -> NW2BEG0 , 
  pip INT_X29Y28 NW2MID0 -> IMUX_B19 , 
  pip INT_X30Y26 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y26 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X30Y26 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X30Y26 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X30Y26 LOGIC_OUTS4 -> WN2BEG1 , 
  pip INT_X30Y28 NR2END0 -> IMUX_B37 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd7" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" B5 ,
  pip CLBLL_X30Y26 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X30Y26 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X30Y29 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X30Y26 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X30Y26 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X30Y26 WL2BEG1 -> IMUX_B38 , 
  pip INT_X30Y27 NE2MID0 -> NR2BEG0 , 
  pip INT_X30Y28 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X30Y28 BYP_BOUNCE1 -> IMUX_B38 , 
  pip INT_X30Y28 NR2MID0 -> BYP1 , 
  pip INT_X30Y28 NR2MID0 -> IMUX_B43 , 
  pip INT_X30Y29 NR2END0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd8" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" B2 ,
  pip CLBLL_X30Y26 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X30Y26 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y26 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X30Y26 LOGIC_OUTS6 -> IMUX_B40 , 
  pip INT_X30Y26 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X30Y26 WR2BEG1 -> IMUX_B16 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" B3 ,
  pip CLBLL_X30Y26 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X30Y26 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X30Y26 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X30Y26 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X30Y26 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X30Y26 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X30Y26 LOGIC_OUTS7 -> BYP6 , 
  ;
net "i2c_top/byte_controller/bit_controller/c_state_not0001" , 
  outpin "i2c_top/byte_controller/bit_controller/slave_wait" D ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd13" CE ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" CE ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" CE ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd5" CE ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd9" CE ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" CE ,
  inpin "i2c_top/byte_controller/bit_controller/sda_chk" CE ,
  pip CLBLL_X30Y25 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X30Y26 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X30Y27 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "i2c_top/byte_controller/bit_controller/slave_wait" D -> DMUX
  pip CLBLL_X30Y27 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X30Y27 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLL_X30Y27 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X30Y28 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X30Y28 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y27 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y28 SITE_CTRL_B1 -> M_CE , 
  pip INT_X29Y27 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y27 WR2MID1 -> CTRL1 , 
  pip INT_X29Y28 CTRL1 -> CTRL_B1 , 
  pip INT_X29Y28 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X29Y28 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X29Y28 WN2END2 -> FAN4 , 
  pip INT_X30Y25 CTRL0 -> CTRL_B0 , 
  pip INT_X30Y25 SL2END1 -> CTRL0 , 
  pip INT_X30Y26 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y26 SL2MID1 -> CTRL1 , 
  pip INT_X30Y27 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y27 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X30Y27 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X30Y27 LOGIC_OUTS11 -> WN2BEG2 , 
  pip INT_X30Y27 LOGIC_OUTS11 -> WR2BEG1 , 
  pip INT_X30Y27 LOGIC_OUTS19 -> WR2BEG0 , 
  pip INT_X30Y27 WR2BEG0 -> CTRL1 , 
  pip INT_X30Y28 CTRL0 -> CTRL_B0 , 
  pip INT_X30Y28 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y28 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y28 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X30Y28 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X30Y28 NR2MID1 -> FAN4 , 
  ;
net "i2c_top/byte_controller/bit_controller/clk_en" , 
  outpin "i2c_top/byte_controller/bit_controller/clk_en" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" CE ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" D3 ,
  pip CLBLL_X30Y27 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X30Y29 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X30Y30 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y29 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X27Y29 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X29Y29 ER2END1 -> EN2BEG1 , 
  pip INT_X30Y27 SR2END1 -> IMUX_B44 , 
  pip INT_X30Y29 EN2MID1 -> IMUX_B26 , 
  pip INT_X30Y29 EN2MID1 -> SR2BEG1 , 
  pip INT_X30Y30 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y30 EN2END1 -> FAN4 , 
  pip INT_X30Y30 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y30 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "i2c_top/byte_controller/bit_controller/cmd_ack" , 
  outpin "i2c_top/byte_controller/bit_controller/cmd_ack" AQ ,
  inpin "gpio_A_dir<7>" A4 ,
  inpin "i2c_top/byte_controller/N7" A3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" C5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" A4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" B4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" D2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" A3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C4 ,
  inpin "i2c_top/byte_controller/cmd_ack" D6 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B4 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" D2 ,
  inpin "i2c_top/byte_controller/core_txd" A5 ,
  inpin "i2c_top/byte_controller/core_txd" B5 ,
  inpin "i2c_top/byte_controller/go" A3 ,
  inpin "i2c_top/byte_controller/ld" D5 ,
  inpin "i2c_top/byte_controller/shift" A1 ,
  pip CLBLL_X25Y36 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X25Y37 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X25Y37 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y29 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y31 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y31 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X30Y33 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y34 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X30Y34 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X30Y35 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y36 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X29Y37 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X29Y37 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X25Y34 NW5END0 -> NR2BEG0 , 
  pip INT_X25Y36 NR2END0 -> IMUX_B1 , 
  pip INT_X25Y36 NR2END0 -> NE2BEG0 , 
  pip INT_X25Y37 NE2MID0 -> IMUX_B2 , 
  pip INT_X25Y37 NE2MID0 -> IMUX_B38 , 
  pip INT_X27Y31 WN5END1 -> NW5BEG0 , 
  pip INT_X27Y34 NW5MID0 -> NL2BEG1 , 
  pip INT_X27Y36 NL2END1 -> ER2BEG2 , 
  pip INT_X27Y36 NL2END1 -> IMUX_B21 , 
  pip INT_X28Y36 ER2MID2 -> EN2BEG2 , 
  pip INT_X29Y37 EN2END2 -> IMUX_B29 , 
  pip INT_X29Y37 EN2END2 -> IMUX_B47 , 
  pip INT_X30Y29 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X30Y29 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X30Y31 NR2END0 -> IMUX_B13 , 
  pip INT_X30Y31 NR2END0 -> IMUX_B31 , 
  pip INT_X30Y31 NR2END0 -> NW2BEG0 , 
  pip INT_X30Y32 NW2MID0 -> IMUX_B1 , 
  pip INT_X30Y32 NW2MID0 -> IMUX_B19 , 
  pip INT_X30Y32 NW2MID0 -> IMUX_B37 , 
  pip INT_X30Y32 NW2MID0 -> IMUX_B43 , 
  pip INT_X30Y32 NW2MID0 -> IMUX_B7 , 
  pip INT_X30Y32 NW2MID0 -> NL2BEG1 , 
  pip INT_X30Y33 NL2MID1 -> IMUX_B3 , 
  pip INT_X30Y33 NL2MID1 -> NE2BEG1 , 
  pip INT_X30Y34 NE2MID1 -> IMUX_B16 , 
  pip INT_X30Y34 NE2MID1 -> IMUX_B34 , 
  pip INT_X30Y34 NL2END1 -> IMUX_B27 , 
  pip INT_X30Y34 NL2END1 -> IMUX_B39 , 
  pip INT_X30Y34 NL2END1 -> IMUX_B9 , 
  pip INT_X30Y34 NL2END1 -> NW2BEG1 , 
  pip INT_X30Y35 NW2MID1 -> IMUX_B27 , 
  ;
net "i2c_top/byte_controller/bit_controller/cmd_stop" , 
  outpin "i2c_top/byte_controller/bit_controller/cmd_stop" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A4 ,
  pip CLBLL_X30Y27 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y30 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X30Y27 SW2MID0 -> IMUX_B1 , 
  pip INT_X30Y28 SR2END0 -> SW2BEG0 , 
  pip INT_X30Y30 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<3>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A6 ,
  pip CLBLL_X25Y34 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y34 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y36 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X24Y34 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X24Y34 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X24Y35 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X24Y35 NR2END2 -> FAN7 , 
  pip INT_X24Y36 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X25Y34 ER2MID1 -> IMUX_B27 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<10>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<11>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D4 ,
  pip CLBLL_X25Y36 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y36 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y36 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X24Y36 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X24Y36 LOGIC_OUTS2 -> IMUX_B22 , 
  pip INT_X25Y36 ES2MID1 -> IMUX_B33 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<11>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<11>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D6 ,
  pip CLBLL_X25Y36 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y36 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y36 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X24Y36 EL2BEG2 -> IMUX_B23 , 
  pip INT_X24Y36 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X24Y36 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X25Y36 EN2MID2 -> IMUX_B22 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<12>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<15>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A4 ,
  pip CLBLL_X25Y37 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X27Y29 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X24Y32 SR5END0 -> SE5BEG0 , 
  pip INT_X24Y37 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X24Y37 LOGIC_OUTS0 -> SR5BEG0 , 
  pip INT_X25Y37 ES2MID0 -> IMUX_B25 , 
  pip INT_X26Y29 SE5END0 -> ES2BEG0 , 
  pip INT_X27Y29 ES2MID0 -> IMUX_B1 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<13>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<15>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C1 ,
  pip CLBLL_X25Y37 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y36 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y37 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X24Y36 SL2MID0 -> IMUX_B30 , 
  pip INT_X24Y37 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X24Y37 LOGIC_OUTS1 -> SL2BEG0 , 
  pip INT_X25Y37 ER2MID1 -> IMUX_B15 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<14>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<15>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C3 ,
  pip CLBLL_X25Y37 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y36 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y37 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X24Y36 SR2MID1 -> IMUX_B32 , 
  pip INT_X24Y37 LOGIC_OUTS2 -> EN2BEG1 , 
  pip INT_X24Y37 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X25Y37 EN2MID1 -> IMUX_B32 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<15>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<15>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/Result<15>" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C4 ,
  pip CLBLL_X25Y37 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X24Y36 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X24Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X24Y36 SE2MID2 -> IMUX_B34 , 
  pip INT_X24Y37 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X24Y37 LOGIC_OUTS3 -> SE2BEG2 , 
  pip INT_X25Y37 EL2MID2 -> IMUX_B23 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<3>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A1 ,
  pip CLBLL_X25Y34 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y34 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y36 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X24Y34 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X24Y34 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X24Y36 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X24Y36 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X24Y36 NR2END0 -> BYP5 , 
  pip INT_X25Y34 ES2MID0 -> IMUX_B13 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<2>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<3>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A2 ,
  pip CLBLL_X25Y34 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y34 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y36 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X24Y34 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X24Y34 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X24Y36 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y36 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X24Y36 NR2END1 -> FAN5 , 
  pip INT_X25Y34 ES2MID1 -> IMUX_B33 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<3>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<3>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<3>" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A4 ,
  pip CLBLL_X25Y34 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y34 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y36 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X24Y34 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X24Y34 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X24Y36 NL2MID0 -> IMUX_B25 , 
  pip INT_X25Y34 EN2MID2 -> IMUX_B22 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<4>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<7>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A5 ,
  pip CLBLL_X25Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y35 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y36 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X24Y35 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X24Y35 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X24Y36 NE2MID0 -> IMUX_B26 , 
  pip INT_X25Y35 ES2MID0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<5>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<7>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A3 ,
  pip CLBLL_X25Y35 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y35 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y36 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X24Y35 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X24Y35 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X24Y36 NL2MID1 -> IMUX_B27 , 
  pip INT_X25Y35 ER2MID1 -> IMUX_B15 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<6>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<7>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D5 ,
  pip CLBLL_X25Y35 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y35 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X24Y36 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X24Y35 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X24Y35 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X24Y36 NW2MID1 -> IMUX_B21 , 
  pip INT_X25Y35 ES2MID1 -> IMUX_B33 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<7>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<7>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<7>" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D1 ,
  pip CLBLL_X25Y35 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y35 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X24Y36 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X24Y35 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X24Y35 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X24Y36 WL2BEG0 -> IMUX_B18 , 
  pip INT_X25Y35 EN2MID2 -> IMUX_B22 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<8>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<11>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D3 ,
  pip CLBLL_X25Y36 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y36 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y36 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X24Y36 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X24Y36 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X24Y36 WL2BEG1 -> IMUX_B20 , 
  pip INT_X25Y36 ES2MID0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt<9>" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt<11>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/Mcount_cnt_cy<11>" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D2 ,
  pip CLBLL_X25Y36 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y36 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y36 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X24Y36 ER2BEG1 -> IMUX_B19 , 
  pip INT_X24Y36 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X25Y36 ER2MID1 -> IMUX_B15 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt_not0001" , 
  outpin "i2c_top/byte_controller/bit_controller/clk_en" B ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" CE ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" CE ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" CE ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" CE ,
  pip CLBLM_X24Y34 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y35 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y36 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y37 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X27Y29 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X24Y34 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y34 NW2END0 -> CTRL0 , 
  pip INT_X24Y35 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y35 NW2END0 -> CTRL0 , 
  pip INT_X24Y35 NW2END0 -> NR2BEG0 , 
  pip INT_X24Y36 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y36 NW2END0 -> CTRL0 , 
  pip INT_X24Y37 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y37 NR2END0 -> WL2BEG1 , 
  pip INT_X24Y37 WL2BEG1 -> CTRL0 , 
  pip INT_X25Y32 NW5END0 -> NR2BEG0 , 
  pip INT_X25Y33 NR2MID0 -> NW2BEG0 , 
  pip INT_X25Y34 NR2END0 -> NE2BEG0 , 
  pip INT_X25Y34 NR2END0 -> NW2BEG0 , 
  pip INT_X25Y35 NE2MID0 -> NW2BEG0 , 
  pip INT_X27Y29 LOGIC_OUTS9 -> NW5BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt_or0000" , 
  outpin "i2c_top/byte_controller/bit_controller/clk_en" A ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<11>" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<15>" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<3>" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/cnt<7>" D2 ,
  pip CLBLM_X24Y34 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y34 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X24Y34 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X24Y34 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y35 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X24Y35 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y35 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X24Y36 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y36 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X24Y36 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y36 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X24Y37 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y37 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X24Y37 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X24Y37 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X27Y29 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X27Y29 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X24Y34 WN2MID1 -> IMUX_B2 , 
  pip INT_X24Y34 WN2MID1 -> IMUX_B38 , 
  pip INT_X24Y34 WN2MID1 -> IMUX_B44 , 
  pip INT_X24Y34 WN2MID1 -> IMUX_B8 , 
  pip INT_X24Y35 WN2END1 -> IMUX_B1 , 
  pip INT_X24Y35 WN2END1 -> IMUX_B37 , 
  pip INT_X24Y35 WN2END1 -> IMUX_B43 , 
  pip INT_X24Y35 WN2END1 -> IMUX_B7 , 
  pip INT_X24Y35 WN2END1 -> NW2BEG0 , 
  pip INT_X24Y36 NW2MID0 -> IMUX_B1 , 
  pip INT_X24Y36 NW2MID0 -> IMUX_B37 , 
  pip INT_X24Y36 NW2MID0 -> IMUX_B43 , 
  pip INT_X24Y36 NW2MID0 -> IMUX_B7 , 
  pip INT_X24Y36 NW2MID0 -> NE2BEG0 , 
  pip INT_X24Y37 NE2MID0 -> IMUX_B2 , 
  pip INT_X24Y37 NE2MID0 -> IMUX_B38 , 
  pip INT_X24Y37 NE2MID0 -> IMUX_B44 , 
  pip INT_X24Y37 NE2MID0 -> IMUX_B8 , 
  pip INT_X25Y34 WL2END1 -> WN2BEG1 , 
  pip INT_X27Y29 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X27Y29 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X27Y34 NL5END0 -> WL2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt_or0000115" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt_or000046" A ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C5 ,
  pip CLBLM_X24Y36 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "i2c_top/byte_controller/bit_controller/cnt_or000046" A -> AMUX
  pip CLBLM_X24Y36 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X24Y36 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X24Y36 LOGIC_OUTS20 -> IMUX_B33 , 
  ;
net "i2c_top/byte_controller/bit_controller/cnt_or000046" , 
  outpin "i2c_top/byte_controller/bit_controller/cnt_or000046" D ,
  inpin "i2c_top/byte_controller/bit_controller/cnt_or000046" C6 ,
  pip CLBLM_X24Y36 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y36 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X24Y36 LOGIC_OUTS15 -> IMUX_B35 , 
  ;
net "i2c_top/byte_controller/bit_controller/dSCL" , 
  outpin "i2c_top/byte_controller/bit_controller/dSCL" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/dout_and0000" C1 ,
  pip CLBLL_X25Y29 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X27Y29 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X27Y29 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X25Y29 WR2END0 -> IMUX_B30 , 
  pip INT_X27Y29 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X27Y29 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X27Y29 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X27Y29 WR2BEG0 -> FAN2 , 
  ;
net "i2c_top/byte_controller/bit_controller/dSDA" , 
  outpin "i2c_top/byte_controller/bit_controller/dSDA" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/sto_condition" A4 ,
  pip CLBLL_X25Y27 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X24Y27 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X24Y27 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X24Y27 LOGIC_OUTS4 -> IMUX_B43 , 
  pip INT_X25Y27 ES2MID0 -> IMUX_B1 , 
  ;
net "i2c_top/byte_controller/bit_controller/dout" , 
  outpin "i2c_top/byte_controller/bit_controller/dout" DQ ,
  inpin "i2c_top/byte_controller/ack_out" D1 ,
  inpin "i2c_top/byte_controller/sr<3>" A5 ,
  pip CLBLL_X21Y34 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X21Y48 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y29 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X21Y34 NW2END_N2 -> IMUX_B18 , 
  pip INT_X21Y48 WL2MID1 -> IMUX_B2 , 
  pip INT_X22Y32 NW5END2 -> NW2BEG2 , 
  pip INT_X22Y33 NW2MID2 -> LV0 , 
  pip INT_X22Y45 LV12 -> NL5BEG0 , 
  pip INT_X22Y48 NL5MID0 -> WL2BEG1 , 
  pip INT_X24Y29 LOGIC_OUTS3 -> NW5BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/dout_and0000" , 
  outpin "i2c_top/byte_controller/bit_controller/dout_and0000" C ,
  inpin "i2c_top/byte_controller/bit_controller/dout" CE ,
  pip CLBLL_X25Y29 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X24Y29 SITE_CTRL_B0 -> L_CE , 
  pip INT_X24Y29 CTRL0 -> CTRL_B0 , 
  pip INT_X24Y29 WN2MID1 -> CTRL0 , 
  pip INT_X25Y29 LOGIC_OUTS14 -> WN2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/dscl_oen" , 
  outpin "i2c_top/byte_controller/bit_controller/dscl_oen" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" C2 ,
  pip CLBLL_X30Y26 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y27 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X30Y26 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X30Y27 NW2MID0 -> IMUX_B7 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSCL<2>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" BX ,
  inpin "i2c_top/byte_controller/bit_controller/sSCL" D2 ,
  pip CLBLL_X25Y25 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X25Y25 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X25Y25 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X25Y25 BYP5 -> BYP_B5 , 
  pip INT_X25Y25 LOGIC_OUTS0 -> IMUX_B19 , 
  pip INT_X25Y25 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X25Y25 NL2BEG1 -> BYP5 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSCL<2>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" CX ,
  inpin "i2c_top/byte_controller/bit_controller/sSCL" D5 ,
  pip CLBLL_X25Y25 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X25Y25 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X25Y25 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X25Y25 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X25Y25 BYP2 -> BYP_B2 , 
  pip INT_X25Y25 BYP_BOUNCE1 -> IMUX_B21 , 
  pip INT_X25Y25 EL2BEG1 -> FAN5 , 
  pip INT_X25Y25 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X25Y25 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X25Y25 LOGIC_OUTS1 -> BYP1 , 
  pip INT_X25Y25 LOGIC_OUTS1 -> EL2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL<2>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSCL<2>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/sSCL" D4 ,
  pip CLBLL_X25Y25 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X25Y25 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X25Y25 LOGIC_OUTS2 -> IMUX_B22 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL_or0000" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" D5 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" D1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" D2 ,
  pip CLBLL_X14Y31 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y31 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X14Y31 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X14Y31 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X14Y33 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y33 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X14Y33 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y31 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A -> AMUX
  pip CLBLM_X15Y31 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y31 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y31 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y31 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y31 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y32 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y32 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y32 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y32 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X14Y31 WL2MID0 -> IMUX_B0 , 
  pip INT_X14Y31 WL2MID0 -> IMUX_B36 , 
  pip INT_X14Y31 WL2MID0 -> IMUX_B42 , 
  pip INT_X14Y31 WL2MID0 -> IMUX_B6 , 
  pip INT_X14Y33 NW2END_N2 -> IMUX_B0 , 
  pip INT_X14Y33 NW2END_N2 -> IMUX_B36 , 
  pip INT_X14Y33 NW2END_N2 -> IMUX_B6 , 
  pip INT_X15Y30 LOGIC_OUTS_S12 -> NE2BEG2 , 
  pip INT_X15Y30 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X15Y31 EL2BEG0 -> IMUX_B19 , 
  pip INT_X15Y31 LOGIC_OUTS12 -> EL2BEG0 , 
  pip INT_X15Y31 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X15Y31 LOGIC_OUTS20 -> IMUX_B33 , 
  pip INT_X15Y31 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X15Y31 NE2MID2 -> NW2BEG2 , 
  pip INT_X15Y32 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y32 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X15Y32 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X15Y32 NE2MID_N2 -> IMUX_B12 , 
  pip INT_X15Y32 NE2MID_N2 -> IMUX_B24 , 
  pip INT_X15Y32 NW2MID2 -> FAN6 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL_or000017" , 
  outpin "i2c_top/byte_controller/bit_controller/fSCL_or000017" A ,
  inpin "N514" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A6 ,
  pip CLBLL_X16Y31 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y31 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y31 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X15Y31 WL2MID0 -> IMUX_B24 , 
  pip INT_X15Y31 WL2MID0 -> IMUX_B36 , 
  pip INT_X16Y30 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSCL_or0000_inv" , 
  outpin "N514" B ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL<2>" CE ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" CE ,
  pip CLBLL_X25Y21 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X25Y25 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X15Y31 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X13Y26 SL2END0 -> LH18 , 
  pip INT_X13Y28 SW5END1 -> SL2BEG0 , 
  pip INT_X15Y31 LOGIC_OUTS9 -> SW5BEG1 , 
  pip INT_X19Y26 LH12 -> EL5BEG1 , 
  pip INT_X24Y26 EL5END1 -> ES2BEG1 , 
  pip INT_X25Y21 CTRL1 -> CTRL_B1 , 
  pip INT_X25Y21 SR5END1 -> WR2BEG0 , 
  pip INT_X25Y21 WR2BEG0 -> CTRL1 , 
  pip INT_X25Y25 CTRL0 -> CTRL_B0 , 
  pip INT_X25Y25 ES2END1 -> CTRL0 , 
  pip INT_X25Y26 LH6 -> SR5BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSDA<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSDA<2>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" BX ,
  inpin "i2c_top/byte_controller/bit_controller/sSDA" A1 ,
  pip CLBLL_X25Y21 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X25Y21 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X25Y21 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X25Y21 BYP4 -> BYP_B4 , 
  pip INT_X25Y21 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X25Y21 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X25Y21 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X25Y21 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X25Y21 NR2BEG0 -> BYP4 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSDA<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSDA<2>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/fSDA<2>" CX ,
  inpin "i2c_top/byte_controller/bit_controller/sSDA" A4 ,
  pip CLBLL_X25Y21 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X25Y21 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X25Y21 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X25Y21 BYP3 -> BYP_B3 , 
  pip INT_X25Y21 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X25Y21 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y21 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X25Y21 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X25Y21 GFAN1 -> FAN5 , 
  pip INT_X25Y21 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X25Y21 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X25Y21 NR2MID2 -> FAN6 , 
  ;
net "i2c_top/byte_controller/bit_controller/fSDA<2>" , 
  outpin "i2c_top/byte_controller/bit_controller/fSDA<2>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/sSDA" A2 ,
  pip CLBLL_X25Y21 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X25Y21 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X25Y21 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X25Y21 WR2BEG1 -> IMUX_B4 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<0>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" AQ ,
  inpin "N514" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  A4 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A1 ,
  pip CLBLL_X14Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y31 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y31 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y31 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X14Y30 SW2MID0 -> IMUX_B25 , 
  pip INT_X14Y31 LOGIC_OUTS0 -> EL2BEG0 , 
  pip INT_X14Y31 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X15Y31 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y31 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X15Y31 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X15Y31 EL2MID0 -> BYP5 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<10>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" DQ ,
  inpin "N514" B5 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  C3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A5 ,
  pip CLBLL_X14Y32 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y31 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y31 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X15Y32 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X14Y32 WR2MID1 -> IMUX_B32 , 
  pip INT_X15Y31 SL2MID1 -> IMUX_B26 , 
  pip INT_X15Y31 SL2MID1 -> IMUX_B38 , 
  pip INT_X15Y32 LOGIC_OUTS7 -> SL2BEG1 , 
  pip INT_X15Y32 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<11>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" AQ ,
  inpin "N514" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  D2 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A4 ,
  pip CLBLL_X14Y32 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X14Y33 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y31 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y31 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X14Y32 SW2MID0 -> IMUX_B19 , 
  pip INT_X14Y32 SW2MID0 -> SE2BEG0 , 
  pip INT_X14Y33 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X15Y31 SE2END0 -> IMUX_B25 , 
  pip INT_X15Y31 SE2END0 -> IMUX_B37 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<12>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" BQ ,
  inpin "N514" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  A4 ,
  pip CLBLL_X14Y33 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X14Y33 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y31 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X14Y33 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X14Y33 LOGIC_OUTS1 -> IMUX_B25 , 
  pip INT_X15Y31 SR2MID0 -> IMUX_B6 , 
  pip INT_X15Y32 ES2END0 -> SR2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<13>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" CQ ,
  inpin "N514" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  B2 ,
  pip CLBLL_X14Y33 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X14Y33 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y31 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X14Y33 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X14Y33 LOGIC_OUTS2 -> IMUX_B16 , 
  pip INT_X15Y31 SR2MID1 -> IMUX_B8 , 
  pip INT_X15Y32 ES2END1 -> SR2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<1>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" BQ ,
  inpin "N514" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  B3 ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" A2 ,
  pip CLBLL_X14Y30 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X14Y31 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X15Y31 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y31 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X14Y30 SW2MID1 -> IMUX_B15 , 
  pip INT_X14Y31 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X14Y31 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X15Y31 ER2MID1 -> FAN5 , 
  pip INT_X15Y31 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y31 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y31 FAN_BOUNCE5 -> IMUX_B40 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<2>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  C3 ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL_or000017" A2 ,
  pip CLBLL_X14Y30 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X14Y31 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y31 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X14Y30 SR2MID1 -> IMUX_B32 , 
  pip INT_X14Y31 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X14Y31 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X15Y31 ER2MID2 -> EN2BEG2 , 
  pip INT_X16Y31 EN2MID2 -> IMUX_B28 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<3>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  D4 ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL_or000017" A3 ,
  pip CLBLL_X14Y30 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X14Y31 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X16Y31 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X14Y30 SR2MID2 -> IMUX_B22 , 
  pip INT_X14Y31 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X14Y31 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X16Y31 EL2END2 -> FAN6 , 
  pip INT_X16Y31 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y31 FAN_BOUNCE6 -> IMUX_B27 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<4>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  A1 ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL_or000017" A4 ,
  pip CLBLL_X14Y31 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y31 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y31 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X14Y31 WN2END_S0 -> IMUX_B29 , 
  pip INT_X15Y31 LOGIC_OUTS5 -> ES2BEG0 , 
  pip INT_X15Y31 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X16Y31 ES2MID0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<5>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  B3 ,
  inpin "i2c_top/byte_controller/bit_controller/fSCL_or000017" A1 ,
  pip CLBLL_X14Y31 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y31 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y31 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X14Y31 WS2MID2 -> IMUX_B15 , 
  pip INT_X15Y31 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X15Y31 LOGIC_OUTS6 -> WS2BEG2 , 
  pip INT_X16Y31 ES2MID2 -> IMUX_B29 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<6>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" DQ ,
  inpin "N514" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  C3 ,
  pip CLBLL_X14Y31 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y31 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y31 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X14Y31 WR2MID1 -> IMUX_B32 , 
  pip INT_X15Y31 LOGIC_OUTS7 -> IMUX_B10 , 
  pip INT_X15Y31 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<7>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" AQ ,
  inpin "N514" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  D3 ,
  pip CLBLL_X14Y31 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y31 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y32 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X14Y31 WS2END1 -> IMUX_B20 , 
  pip INT_X15Y31 SW2MID1 -> IMUX_B9 , 
  pip INT_X15Y32 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X15Y32 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<8>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" BQ ,
  inpin "N514" C2 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  A1 ,
  pip CLBLL_X14Y32 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y31 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y32 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X14Y32 WN2END_S0 -> IMUX_B29 , 
  pip INT_X15Y31 SW2MID0 -> IMUX_B7 , 
  pip INT_X15Y32 LOGIC_OUTS5 -> SW2BEG0 , 
  pip INT_X15Y32 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt<9>" , 
  outpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" CQ ,
  inpin "N514" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  B3 ,
  pip CLBLL_X14Y32 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y31 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X15Y32 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X14Y32 WS2MID2 -> IMUX_B15 , 
  pip INT_X15Y31 SW2MID2 -> IMUX_B11 , 
  pip INT_X15Y32 LOGIC_OUTS6 -> SW2BEG2 , 
  pip INT_X15Y32 LOGIC_OUTS6 -> WS2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<0>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  AMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" A3 ,
  pip CLBLL_X14Y30 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X14Y31 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X14Y30 LOGIC_OUTS20 -> NW2BEG1 , 
  pip INT_X14Y31 NW2MID1 -> IMUX_B3 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<10>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  CMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" D2 ,
  pip CLBLL_X14Y32 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X15Y32 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X14Y32 LOGIC_OUTS22 -> ES2BEG0 , 
  pip INT_X15Y32 ES2MID0 -> IMUX_B19 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<11>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  DMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" A4 ,
  pip CLBLL_X14Y32 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X14Y33 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X14Y32 LOGIC_OUTS23 -> NW2BEG0 , 
  pip INT_X14Y33 NW2MID0 -> IMUX_B1 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<12>" ,

  outpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  AMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" B3 ,
  pip CLBLL_X14Y33 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X14Y33 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y33 LOGIC_OUTS20 -> IMUX_B39 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>" ,

  outpin "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<13>"
  BMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<13>" C6 ,
  pip CLBLL_X14Y33 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X14Y33 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X14Y33 LOGIC_OUTS21 -> IMUX_B11 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<1>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  BMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" B3 ,
  pip CLBLL_X14Y30 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X14Y31 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y30 LOGIC_OUTS21 -> NR2BEG1 , 
  pip INT_X14Y31 NR2MID1 -> IMUX_B39 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<2>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  CMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" C6 ,
  pip CLBLL_X14Y30 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLL_X14Y31 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X14Y30 LOGIC_OUTS22 -> NR2BEG_N2 , 
  pip INT_X14Y31 NR2END2 -> IMUX_B11 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<3>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<3>"
  DMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<3>" D5 ,
  pip CLBLL_X14Y30 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X14Y31 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X14Y30 LOGIC_OUTS23 -> NL2BEG1 , 
  pip INT_X14Y31 NL2MID1 -> IMUX_B45 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<4>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  AMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" B3 ,
  pip CLBLL_X14Y31 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y31 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X14Y31 LOGIC_OUTS20 -> ES2BEG1 , 
  pip INT_X15Y31 ES2MID1 -> IMUX_B15 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<5>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  BMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" C4 ,
  pip CLBLL_X14Y31 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X15Y31 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X14Y31 LOGIC_OUTS21 -> EN2BEG2 , 
  pip INT_X15Y31 EN2MID2 -> IMUX_B34 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<6>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  CMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<6>" D1 ,
  pip CLBLL_X14Y31 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X15Y31 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X14Y31 LOGIC_OUTS22 -> EN2BEG0 , 
  pip INT_X15Y31 EN2MID0 -> IMUX_B18 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<7>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<7>"
  DMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" A4 ,
  pip CLBLL_X14Y31 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X15Y32 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X14Y31 LOGIC_OUTS23 -> NE2BEG0 , 
  pip INT_X15Y32 NE2END0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<8>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  AMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" B3 ,
  pip CLBLL_X14Y32 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y32 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X14Y32 LOGIC_OUTS20 -> ES2BEG1 , 
  pip INT_X15Y32 ES2MID1 -> IMUX_B15 , 
  ;
net "i2c_top/byte_controller/bit_controller/filter_cnt_addsub0000<9>" ,

  outpin "i2c_top/byte_controller/bit_controller/Msub_filter_cnt_addsub0000_cy<11>"
  BMUX ,
  inpin "i2c_top/byte_controller/bit_controller/filter_cnt<10>" C4 ,
  pip CLBLL_X14Y32 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X15Y32 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X14Y32 LOGIC_OUTS21 -> EN2BEG2 , 
  pip INT_X15Y32 EN2MID2 -> IMUX_B34 , 
  ;
net "i2c_top/byte_controller/bit_controller/sSCL" , 
  outpin "i2c_top/byte_controller/bit_controller/sSCL" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" AX ,
  inpin "i2c_top/byte_controller/bit_controller/dout_and0000" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" D5 ,
  inpin "i2c_top/byte_controller/bit_controller/sto_condition" A3 ,
  pip CLBLL_X25Y25 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X25Y27 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X25Y29 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X30Y27 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X24Y27 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X27Y29 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X27Y29 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X24Y26 WN2END2 -> NR2BEG1 , 
  pip INT_X24Y26 WN2END2 -> NW2BEG1 , 
  pip INT_X24Y27 NW2MID1 -> IMUX_B45 , 
  pip INT_X24Y28 NR2END1 -> NE2BEG1 , 
  pip INT_X25Y25 LOGIC_OUTS7 -> EN5BEG1 , 
  pip INT_X25Y25 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X25Y25 LOGIC_OUTS7 -> WN2BEG2 , 
  pip INT_X25Y26 NR2MID1 -> ER2BEG2 , 
  pip INT_X25Y27 NR2END1 -> IMUX_B3 , 
  pip INT_X25Y29 NE2END1 -> ER2BEG2 , 
  pip INT_X25Y29 NE2END1 -> IMUX_B33 , 
  pip INT_X27Y26 ER2END2 -> NL2BEG_S0 , 
  pip INT_X27Y29 BYP1 -> BYP_B1 , 
  pip INT_X27Y29 ER2END2 -> IMUX_B5 , 
  pip INT_X27Y29 NL2END0 -> BYP1 , 
  pip INT_X28Y27 EN5END1 -> ER2BEG2 , 
  pip INT_X30Y27 ER2END2 -> IMUX_B11 , 
  ;
net "i2c_top/byte_controller/bit_controller/sSDA" , 
  outpin "i2c_top/byte_controller/bit_controller/sSDA" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" AX ,
  inpin "i2c_top/byte_controller/bit_controller/dout" DX ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" B4 ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" D1 ,
  inpin "i2c_top/byte_controller/bit_controller/sto_condition" A6 ,
  pip CLBLL_X25Y21 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X25Y27 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y27 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y27 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X24Y27 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X24Y29 SITE_BYP_B7 -> L_DX , 
  pip INT_X23Y28 NW5END2 -> NW2BEG2 , 
  pip INT_X23Y29 NW2MID2 -> EN2BEG2 , 
  pip INT_X24Y27 BYP1 -> BYP_B1 , 
  pip INT_X24Y27 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X24Y27 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X24Y27 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X24Y27 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X24Y27 GFAN0 -> FAN2 , 
  pip INT_X24Y27 NW2END_N2 -> FAN1 , 
  pip INT_X24Y27 NW2END_N2 -> IMUX_B42 , 
  pip INT_X24Y29 BYP7 -> BYP_B7 , 
  pip INT_X24Y29 EN2MID2 -> BYP7 , 
  pip INT_X25Y21 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X25Y25 NR5END2 -> ER5BEG2 , 
  pip INT_X25Y25 NR5END2 -> NW2BEG2 , 
  pip INT_X25Y25 NR5END2 -> NW5BEG2 , 
  pip INT_X25Y26 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X25Y26 NW2MID2 -> FAN7 , 
  pip INT_X25Y27 FAN_BOUNCE_N7 -> IMUX_B0 , 
  pip INT_X30Y25 ER5END2 -> NL2BEG_S0 , 
  pip INT_X30Y27 NL2MID0 -> IMUX_B13 , 
  ;
net "i2c_top/byte_controller/bit_controller/scl_oen" , 
  outpin "i2c_top/byte_controller/bit_controller/scl_oen" AQ ,
  inpin "i2c_scl" T ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/dscl_oen" AX ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" A4 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" C5 ,
  pip CLBLL_X30Y26 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X30Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y27 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y27 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X27Y29 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X27Y29 WL2BEG1 -> IMUX_B2 , 
  pip INT_X27Y29 WN5END1 -> WL2BEG1 , 
  pip INT_X30Y19 SW5MID0 -> ES2BEG0 , 
  pip INT_X30Y22 SR5END0 -> SW5BEG0 , 
  pip INT_X30Y26 BYP0 -> BYP_B0 , 
  pip INT_X30Y26 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X30Y26 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X30Y26 SE2MID1 -> FAN2 , 
  pip INT_X30Y27 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X30Y27 BYP_BOUNCE1 -> IMUX_B9 , 
  pip INT_X30Y27 LOGIC_OUTS4 -> BYP1 , 
  pip INT_X30Y27 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X30Y27 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X30Y27 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X30Y27 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X31Y17 SR2MID0 -> IMUX_B24 , 
  pip INT_X31Y18 ES2END0 -> SR2BEG0 , 
  pip IOI_X31Y17 IOI_IMUX_B24 -> IOI_T11 , 
  pip IOI_X31Y17 IOI_T11 -> IOI_T_PINWIRE1 ,  #  _ROUTETHROUGH:T1:TQ "XDL_DUMMY_IOI_X31Y17_OLOGIC_X2Y34" T1 -> TQ
  pip IOI_X31Y17 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "i2c_top/byte_controller/bit_controller/sda_chk" , 
  outpin "i2c_top/byte_controller/bit_controller/sda_chk" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_ack" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" B6 ,
  pip CLBLL_X30Y27 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y27 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X30Y29 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y29 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X29Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X29Y27 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X29Y27 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X30Y27 EN2MID0 -> IMUX_B36 , 
  pip INT_X30Y27 ER2MID1 -> IMUX_B15 , 
  pip INT_X30Y27 ER2MID1 -> NL2BEG2 , 
  pip INT_X30Y28 NL2MID2 -> IMUX_B47 , 
  pip INT_X30Y29 NL2END2 -> IMUX_B29 , 
  pip INT_X30Y29 NL2END2 -> IMUX_B5 , 
  ;
net "i2c_top/byte_controller/bit_controller/sda_oen" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" AQ ,
  inpin "i2c_sda" T ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/scl_oen" B6 ,
  pip CLBLL_X30Y27 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X30Y28 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y28 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X30Y12 NR5MID1 -> NE2BEG1 , 
  pip INT_X30Y27 SE2MID0 -> IMUX_B12 , 
  pip INT_X30Y27 SE2MID0 -> LV18 , 
  pip INT_X30Y28 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X30Y28 LOGIC_OUTS0 -> SE2BEG0 , 
  pip INT_X30Y28 NR2MID2 -> IMUX_B5 , 
  pip INT_X30Y9 LV0 -> NR5BEG1 , 
  pip INT_X31Y13 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X31Y13 CTRL_BOUNCE2 -> IMUX_B30 , 
  pip INT_X31Y13 NE2END1 -> CTRL2 , 
  pip IOI_X31Y13 IOI_IMUX_B30 -> IOI_T10 , 
  pip IOI_X31Y13 IOI_T10 -> IOI_T_PINWIRE0 ,  #  _ROUTETHROUGH:T1:TQ "XDL_DUMMY_IOI_X31Y13_OLOGIC_X2Y27" T1 -> TQ
  pip IOI_X31Y13 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "i2c_top/byte_controller/bit_controller/sda_oen_mux000010" , 
  outpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" B ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A5 ,
  pip CLBLL_X30Y28 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y28 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X30Y28 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" , 
  outpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" A4 ,
  pip CLBLL_X30Y28 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y29 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X30Y28 SW2MID0 -> IMUX_B1 , 
  pip INT_X30Y29 LOGIC_OUTS8 -> SW2BEG0 , 
  ;
net "i2c_top/byte_controller/bit_controller/slave_wait" , 
  outpin "i2c_top/byte_controller/bit_controller/slave_wait" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/clk_en" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" C4 ,
  pip CLBLL_X30Y27 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X30Y27 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X27Y29 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X27Y27 WS5MID2 -> NR2BEG1 , 
  pip INT_X27Y29 NR2END1 -> IMUX_B39 , 
  pip INT_X30Y27 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X30Y27 LOGIC_OUTS2 -> WS5BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/sta_condition" , 
  outpin "i2c_top/byte_controller/bit_controller/sta_condition" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/busy" A3 ,
  pip CLBLL_X23Y27 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y27 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X23Y27 WS2MID2 -> IMUX_B27 , 
  pip INT_X24Y27 LOGIC_OUTS3 -> WS2BEG2 , 
  ;
net "i2c_top/byte_controller/bit_controller/sto_condition" , 
  outpin "i2c_top/byte_controller/bit_controller/sto_condition" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/busy" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/slave_wait" A3 ,
  pip CLBLL_X23Y27 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X25Y27 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y27 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X23Y27 WL2END1 -> IMUX_B26 , 
  pip INT_X25Y27 LOGIC_OUTS0 -> ES5BEG0 , 
  pip INT_X25Y27 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X28Y27 ES5MID0 -> ER2BEG1 , 
  pip INT_X30Y27 ER2END1 -> IMUX_B3 , 
  ;
net "i2c_top/byte_controller/c_state_FSM_FFd1" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd1" AQ ,
  inpin "gpio_A_dir<7>" A6 ,
  inpin "i2c_top/byte_controller/N7" A4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" C2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" D4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" A5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C3 ,
  inpin "i2c_top/byte_controller/cmd_ack" D2 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B2 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C4 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" D1 ,
  inpin "i2c_top/byte_controller/core_txd" A6 ,
  inpin "i2c_top/byte_controller/core_txd" B6 ,
  inpin "i2c_top/byte_controller/go" A4 ,
  inpin "i2c_top/byte_controller/shift" A4 ,
  pip CLBLL_X25Y36 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X25Y37 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X25Y37 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X30Y31 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y31 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X30Y32 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X30Y33 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y34 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y34 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X30Y34 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X30Y34 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X30Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X29Y37 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X29Y37 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X25Y36 WL2END0 -> IMUX_B0 , 
  pip INT_X25Y37 WL2MID0 -> IMUX_B0 , 
  pip INT_X25Y37 WL2MID0 -> IMUX_B36 , 
  pip INT_X26Y36 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X27Y35 WN5END_S0 -> WL2BEG_S0 , 
  pip INT_X27Y36 WN5END0 -> WN2BEG0 , 
  pip INT_X29Y35 NW2END0 -> NR2BEG0 , 
  pip INT_X29Y37 NR2END0 -> IMUX_B25 , 
  pip INT_X29Y37 NR2END0 -> IMUX_B43 , 
  pip INT_X30Y31 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X30Y31 SL2END2 -> BYP3 , 
  pip INT_X30Y31 SL2END2 -> IMUX_B16 , 
  pip INT_X30Y31 SL2END2 -> IMUX_B34 , 
  pip INT_X30Y32 BYP_BOUNCE_N3 -> IMUX_B18 , 
  pip INT_X30Y32 BYP_BOUNCE_N3 -> IMUX_B6 , 
  pip INT_X30Y32 SL2MID2 -> IMUX_B46 , 
  pip INT_X30Y33 SW2MID0 -> IMUX_B1 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> IMUX_B7 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X30Y34 LOGIC_OUTS0 -> WN5BEG0 , 
  pip INT_X30Y34 SL2BEG_N2 -> IMUX_B36 , 
  pip INT_X30Y34 WL2BEG1 -> IMUX_B26 , 
  pip INT_X30Y34 WL2BEG1 -> IMUX_B32 , 
  pip INT_X30Y35 NW2MID0 -> IMUX_B25 , 
  ;
net "i2c_top/byte_controller/c_state_FSM_FFd1-In43" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd1" B ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A5 ,
  pip CLBLL_X30Y34 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y34 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X30Y34 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "i2c_top/byte_controller/c_state_FSM_FFd2" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd2" CQ ,
  inpin "gpio_A_dir<7>" A3 ,
  inpin "i2c_top/byte_controller/N7" A1 ,
  inpin "i2c_top/byte_controller/N7" C6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D6 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" A2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" D5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" AX ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C6 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B5 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C6 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D3 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" D4 ,
  inpin "i2c_top/byte_controller/core_txd" A4 ,
  inpin "i2c_top/byte_controller/core_txd" B4 ,
  inpin "i2c_top/byte_controller/go" A6 ,
  inpin "i2c_top/byte_controller/ld" D2 ,
  inpin "i2c_top/byte_controller/shift" A6 ,
  pip CLBLL_X25Y36 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X25Y37 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X25Y37 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X30Y31 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X30Y31 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X30Y31 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X30Y32 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X30Y33 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X30Y33 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X30Y34 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X30Y34 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X30Y34 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X30Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X27Y36 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X29Y37 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X25Y36 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X25Y36 WN2END2 -> CTRL3 , 
  pip INT_X25Y36 WN2END2 -> IMUX_B3 , 
  pip INT_X25Y37 CTRL_BOUNCE_N3 -> IMUX_B1 , 
  pip INT_X25Y37 CTRL_BOUNCE_N3 -> IMUX_B37 , 
  pip INT_X26Y35 WN2END2 -> WN2BEG2 , 
  pip INT_X27Y34 WN5END2 -> NR2BEG1 , 
  pip INT_X27Y34 WN5END2 -> WN2BEG2 , 
  pip INT_X27Y36 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y36 FAN_BOUNCE4 -> IMUX_B19 , 
  pip INT_X27Y36 NR2END1 -> FAN4 , 
  pip INT_X29Y37 NW2END_N2 -> IMUX_B24 , 
  pip INT_X30Y31 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X30Y31 CTRL_BOUNCE1 -> IMUX_B35 , 
  pip INT_X30Y31 SL2MID1 -> CTRL1 , 
  pip INT_X30Y31 SL2MID1 -> IMUX_B14 , 
  pip INT_X30Y31 SL2MID1 -> IMUX_B20 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> IMUX_B22 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> IMUX_B4 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> SL2BEG1 , 
  pip INT_X30Y32 LOGIC_OUTS2 -> WN5BEG2 , 
  pip INT_X30Y32 NL2BEG2 -> IMUX_B45 , 
  pip INT_X30Y33 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X30Y33 NL2MID2 -> FAN7 , 
  pip INT_X30Y33 NL2MID2 -> IMUX_B11 , 
  pip INT_X30Y33 NL2MID2 -> IMUX_B5 , 
  pip INT_X30Y34 BYP1 -> BYP_B1 , 
  pip INT_X30Y34 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X30Y34 NL2END2 -> IMUX_B35 , 
  pip INT_X30Y34 NL2END2 -> IMUX_B41 , 
  pip INT_X30Y34 NL2END2 -> IMUX_B47 , 
  pip INT_X30Y34 NL2END2 -> NE2BEG2 , 
  pip INT_X30Y34 NL2END2 -> WL2BEG_S0 , 
  pip INT_X30Y35 NE2MID2 -> NW2BEG2 , 
  pip INT_X30Y35 WL2BEG0 -> IMUX_B24 , 
  ;
net "i2c_top/byte_controller/c_state_FSM_FFd3" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd3" AQ ,
  inpin "gpio_A_dir<7>" A5 ,
  inpin "i2c_top/byte_controller/N7" A6 ,
  inpin "i2c_top/byte_controller/N7" C5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" CX ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" A5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" B2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" C5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" A1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C1 ,
  inpin "i2c_top/byte_controller/cmd_ack" D4 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B3 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C1 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" D3 ,
  inpin "i2c_top/byte_controller/core_txd" A1 ,
  inpin "i2c_top/byte_controller/core_txd" B1 ,
  inpin "i2c_top/byte_controller/go" A1 ,
  inpin "i2c_top/byte_controller/ld" D4 ,
  inpin "i2c_top/byte_controller/shift" A2 ,
  pip CLBLL_X25Y36 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X25Y37 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X25Y37 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X30Y31 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y31 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X30Y31 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X30Y32 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X30Y32 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X30Y32 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X30Y33 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X30Y33 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X30Y34 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y34 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X30Y34 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y34 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X30Y35 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y36 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X29Y37 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X29Y37 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X25Y36 WL2END1 -> IMUX_B2 , 
  pip INT_X25Y37 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X25Y37 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X25Y37 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X25Y37 WN2END1 -> BYP5 , 
  pip INT_X26Y36 WL2MID1 -> WN2BEG1 , 
  pip INT_X27Y36 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X27Y36 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X27Y36 WL2BEG1 -> FAN3 , 
  pip INT_X27Y36 WN5END1 -> WL2BEG1 , 
  pip INT_X29Y37 NW2END1 -> IMUX_B28 , 
  pip INT_X29Y37 NW2END1 -> IMUX_B46 , 
  pip INT_X30Y31 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X30Y31 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X30Y31 FAN_BOUNCE2 -> IMUX_B19 , 
  pip INT_X30Y31 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X30Y31 FAN_BOUNCE3 -> IMUX_B15 , 
  pip INT_X30Y31 SR2END1 -> FAN2 , 
  pip INT_X30Y31 SR2END1 -> FAN3 , 
  pip INT_X30Y32 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X30Y32 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X30Y32 FAN_BOUNCE3 -> IMUX_B9 , 
  pip INT_X30Y32 SR2MID1 -> FAN3 , 
  pip INT_X30Y32 SR2MID1 -> IMUX_B2 , 
  pip INT_X30Y32 SR2MID1 -> IMUX_B20 , 
  pip INT_X30Y33 SR2MID0 -> IMUX_B0 , 
  pip INT_X30Y33 SW2MID1 -> IMUX_B9 , 
  pip INT_X30Y33 SW2MID1 -> SR2BEG1 , 
  pip INT_X30Y34 BYP2 -> BYP_B2 , 
  pip INT_X30Y34 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y34 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X30Y34 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X30Y34 EL2BEG1 -> FAN5 , 
  pip INT_X30Y34 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X30Y34 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> EL2BEG1 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X30Y34 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X30Y34 NL2BEG1 -> IMUX_B13 , 
  pip INT_X30Y34 SR2BEG0 -> IMUX_B30 , 
  pip INT_X30Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X30Y35 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X30Y35 NL2MID1 -> FAN5 , 
  pip INT_X30Y36 NL2END1 -> NW2BEG1 , 
  ;
net "i2c_top/byte_controller/cmd_ack" , 
  outpin "i2c_top/byte_controller/cmd_ack" DQ ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D4 ,
  inpin "i2c_top/byte_controller/core_cmd_mux0000<2>87" A2 ,
  inpin "i2c_top/byte_controller/go" B2 ,
  inpin "i2c_top/cr_7_not0001" D2 ,
  inpin "i2c_top/irq_flag" D5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C2 ,
  pip CLBLL_X30Y34 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X30Y35 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y35 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X22Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y40 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X29Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X15Y45 NW5END0 -> NR2BEG0 , 
  pip INT_X15Y47 NR2END0 -> IMUX_B31 , 
  pip INT_X17Y37 LH12 -> NR5BEG0 , 
  pip INT_X17Y42 NR5END0 -> NW5BEG0 , 
  pip INT_X21Y45 NW5END1 -> NR2BEG1 , 
  pip INT_X21Y46 NR2MID1 -> NE2BEG1 , 
  pip INT_X22Y47 NE2END1 -> IMUX_B21 , 
  pip INT_X23Y37 LH6 -> NL5BEG1 , 
  pip INT_X23Y42 NL5END1 -> NW5BEG1 , 
  pip INT_X27Y40 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X27Y40 FAN_BOUNCE2 -> IMUX_B43 , 
  pip INT_X27Y40 WL2END1 -> FAN2 , 
  pip INT_X29Y35 SR2END2 -> EL2BEG2 , 
  pip INT_X29Y37 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X29Y37 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X29Y37 NL2BEG_S0 -> LH0 , 
  pip INT_X29Y40 NL2END0 -> WL2BEG1 , 
  pip INT_X30Y34 SR2MID2 -> IMUX_B46 , 
  pip INT_X30Y35 EL2MID2 -> SR2BEG2 , 
  pip INT_X30Y35 SR2BEG2 -> IMUX_B16 , 
  pip INT_X30Y35 SR2BEG2 -> IMUX_B4 , 
  ;
net "i2c_top/byte_controller/cnt_done_or0000" , 
  outpin "i2c_top/byte_controller/N7" B ,
  inpin "i2c_top/byte_controller/N7" A5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" A4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" D5 ,
  inpin "i2c_top/byte_controller/shift" A5 ,
  pip CLBLL_X30Y32 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X30Y33 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "i2c_top/byte_controller/N7" B -> BMUX
  pip CLBLL_X30Y33 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X30Y33 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X30Y33 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X30Y34 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y34 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y34 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X29Y37 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X29Y37 NW2END0 -> IMUX_B26 , 
  pip INT_X30Y32 SW2MID1 -> IMUX_B21 , 
  pip INT_X30Y33 LOGIC_OUTS17 -> NL2BEG_S0 , 
  pip INT_X30Y33 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X30Y33 LOGIC_OUTS9 -> NW2BEG0 , 
  pip INT_X30Y33 LOGIC_OUTS9 -> SW2BEG1 , 
  pip INT_X30Y34 NW2MID0 -> IMUX_B25 , 
  pip INT_X30Y34 NW2MID0 -> IMUX_B31 , 
  pip INT_X30Y34 NW2MID0 -> IMUX_B37 , 
  pip INT_X30Y36 NL2END0 -> NW2BEG0 , 
  ;
net "i2c_top/byte_controller/core_cmd<0>" , 
  outpin "i2c_top/byte_controller/core_cmd<0>" DQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D5 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C5 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" A5 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C5 ,
  pip CLBLL_X30Y28 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y28 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X30Y28 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X30Y30 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X30Y31 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X30Y31 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X30Y28 SW2MID1 -> IMUX_B15 , 
  pip INT_X30Y28 SW2MID1 -> IMUX_B21 , 
  pip INT_X30Y28 SW2MID1 -> IMUX_B27 , 
  pip INT_X30Y28 SW2MID1 -> IMUX_B33 , 
  pip INT_X30Y28 SW2MID1 -> IMUX_B9 , 
  pip INT_X30Y29 SR2END1 -> SW2BEG1 , 
  pip INT_X30Y30 SR2MID1 -> IMUX_B26 , 
  pip INT_X30Y31 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X30Y31 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X30Y31 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X30Y31 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "i2c_top/byte_controller/core_cmd<1>" , 
  outpin "i2c_top/byte_controller/core_cmd<0>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C1 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" A6 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B6 ,
  pip CLBLL_X30Y28 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X30Y30 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X30Y31 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y31 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X30Y28 SE2MID0 -> IMUX_B12 , 
  pip INT_X30Y28 SE2MID0 -> IMUX_B18 , 
  pip INT_X30Y28 SE2MID0 -> IMUX_B24 , 
  pip INT_X30Y28 SE2MID0 -> IMUX_B30 , 
  pip INT_X30Y28 SE2MID0 -> IMUX_B6 , 
  pip INT_X30Y29 SR2END0 -> SE2BEG0 , 
  pip INT_X30Y30 SR2MID0 -> IMUX_B24 , 
  pip INT_X30Y31 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X30Y31 SR2BEG0 -> IMUX_B12 , 
  ;
net "i2c_top/byte_controller/core_cmd<2>" , 
  outpin "i2c_top/byte_controller/core_cmd<3>" BQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B1 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D6 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C3 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" A2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A5 ,
  pip CLBLL_X30Y28 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y28 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X30Y28 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X30Y30 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X30Y32 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X30Y32 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X30Y28 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X30Y28 FAN_BOUNCE6 -> IMUX_B8 , 
  pip INT_X30Y28 SW2MID2 -> FAN6 , 
  pip INT_X30Y28 SW2MID2 -> IMUX_B17 , 
  pip INT_X30Y28 SW2MID2 -> IMUX_B23 , 
  pip INT_X30Y28 SW2MID2 -> IMUX_B29 , 
  pip INT_X30Y28 SW2MID2 -> IMUX_B35 , 
  pip INT_X30Y29 SL2END2 -> SW2BEG2 , 
  pip INT_X30Y30 SL2MID2 -> IMUX_B28 , 
  pip INT_X30Y32 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X30Y32 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X30Y32 WL2BEG1 -> IMUX_B26 , 
  ;
net "i2c_top/byte_controller/core_cmd<3>" , 
  outpin "i2c_top/byte_controller/core_cmd<3>" CQ ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" A2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" B2 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd17" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/c_state_FSM_FFd18" C4 ,
  inpin "i2c_top/byte_controller/bit_controller/cmd_stop" A3 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" C5 ,
  pip CLBLL_X30Y28 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X30Y28 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X30Y28 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X30Y28 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X30Y30 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y32 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X30Y32 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X30Y28 SR2MID2 -> IMUX_B10 , 
  pip INT_X30Y28 SR2MID2 -> IMUX_B16 , 
  pip INT_X30Y28 SR2MID2 -> IMUX_B22 , 
  pip INT_X30Y28 SR2MID2 -> IMUX_B28 , 
  pip INT_X30Y28 SR2MID2 -> IMUX_B34 , 
  pip INT_X30Y29 SW5MID2 -> SR2BEG2 , 
  pip INT_X30Y30 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X30Y30 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X30Y30 SR2END2 -> BYP6 , 
  pip INT_X30Y32 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X30Y32 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X30Y32 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X30Y32 LOGIC_OUTS6 -> SW5BEG2 , 
  pip INT_X30Y32 SR2BEG2 -> BYP6 , 
  ;
net "i2c_top/byte_controller/core_cmd_mux0000<1>73" , 
  outpin "i2c_top/byte_controller/core_cmd<3>" A ,
  inpin "i2c_top/byte_controller/core_cmd<3>" B6 ,
  pip CLBLL_X30Y32 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X30Y32 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X30Y32 LOGIC_OUTS12 -> IMUX_B12 , 
  ;
net "i2c_top/byte_controller/core_cmd_mux0000<2>129" , 
  outpin "i2c_top/byte_controller/core_cmd<0>" B ,
  inpin "i2c_top/byte_controller/core_cmd<0>" A5 ,
  pip CLBLL_X30Y31 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X30Y31 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X30Y31 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "i2c_top/byte_controller/core_cmd_mux0000<2>59" , 
  outpin "i2c_top/byte_controller/c_state_FSM_FFd1" CMUX ,
  inpin "i2c_top/byte_controller/core_cmd<0>" A2 ,
  pip CLBLL_X30Y31 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X30Y34 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip INT_X30Y31 SR2END2 -> IMUX_B28 , 
  pip INT_X30Y33 LOGIC_OUTS_S18 -> SR2BEG2 , 
  ;
net "i2c_top/byte_controller/core_cmd_mux0000<2>87" , 
  outpin "i2c_top/byte_controller/core_cmd_mux0000<2>87" A ,
  inpin "i2c_top/byte_controller/core_cmd<0>" B1 ,
  pip CLBLL_X30Y31 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y35 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X30Y31 SW2MID2 -> IMUX_B17 , 
  pip INT_X30Y32 SL2END2 -> SW2BEG2 , 
  pip INT_X30Y35 LOGIC_OUTS8 -> SL2BEG_N2 , 
  ;
net "i2c_top/byte_controller/core_txd" , 
  outpin "i2c_top/byte_controller/core_txd" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/sda_oen_mux000020" A6 ,
  pip CLBLL_X25Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y29 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X25Y37 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X27Y34 SE5END0 -> SE5BEG0 , 
  pip INT_X29Y31 SE5END0 -> SE2BEG0 , 
  pip INT_X30Y29 SE2MID0 -> IMUX_B0 , 
  pip INT_X30Y30 SE2END0 -> SE2BEG0 , 
  ;
net "i2c_top/byte_controller/dcnt<0>" , 
  outpin "i2c_top/byte_controller/dcnt<2>" AQ ,
  inpin "i2c_top/byte_controller/N7" B4 ,
  inpin "i2c_top/byte_controller/dcnt<2>" A4 ,
  inpin "i2c_top/byte_controller/dcnt<2>" B2 ,
  inpin "i2c_top/byte_controller/dcnt<2>" C2 ,
  pip CLBLL_X30Y33 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X30Y33 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y33 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X30Y33 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y33 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X30Y33 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X30Y33 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X30Y33 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X30Y33 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X30Y33 LOGIC_OUTS4 -> IMUX_B31 , 
  pip INT_X30Y33 LOGIC_OUTS4 -> IMUX_B37 , 
  ;
net "i2c_top/byte_controller/dcnt<1>" , 
  outpin "i2c_top/byte_controller/dcnt<2>" BQ ,
  inpin "i2c_top/byte_controller/N7" B5 ,
  inpin "i2c_top/byte_controller/dcnt<2>" B4 ,
  inpin "i2c_top/byte_controller/dcnt<2>" C3 ,
  pip CLBLL_X30Y33 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X30Y33 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y33 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X30Y33 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X30Y33 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X30Y33 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X30Y33 WL2BEG1 -> IMUX_B32 , 
  pip INT_X30Y33 WL2BEG1 -> IMUX_B38 , 
  ;
net "i2c_top/byte_controller/dcnt<2>" , 
  outpin "i2c_top/byte_controller/dcnt<2>" CQ ,
  inpin "i2c_top/byte_controller/N7" B2 ,
  inpin "i2c_top/byte_controller/dcnt<2>" C4 ,
  pip CLBLL_X30Y33 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X30Y33 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X30Y33 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X30Y33 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X30Y33 LOGIC_OUTS6 -> IMUX_B40 , 
  ;
net "i2c_top/byte_controller/go" , 
  outpin "i2c_top/byte_controller/go" B ,
  inpin "i2c_top/byte_controller/N7" C3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" B5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B5 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" C3 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D1 ,
  inpin "i2c_top/byte_controller/go" A5 ,
  inpin "i2c_top/byte_controller/ld" D3 ,
  pip CLBLL_X30Y31 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X30Y31 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X30Y32 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y33 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X30Y35 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X30Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y36 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X27Y36 WL2END1 -> IMUX_B20 , 
  pip INT_X29Y36 WN2END1 -> WL2BEG1 , 
  pip INT_X30Y31 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X30Y31 CTRL_BOUNCE2 -> IMUX_B18 , 
  pip INT_X30Y31 EL2BEG1 -> CTRL2 , 
  pip INT_X30Y31 SR2MID1 -> EL2BEG1 , 
  pip INT_X30Y31 SR2MID1 -> IMUX_B32 , 
  pip INT_X30Y32 SR2BEG1 -> IMUX_B38 , 
  pip INT_X30Y32 SW5MID1 -> SR2BEG1 , 
  pip INT_X30Y33 SR2END1 -> IMUX_B8 , 
  pip INT_X30Y34 SR2MID1 -> IMUX_B14 , 
  pip INT_X30Y35 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X30Y35 LOGIC_OUTS13 -> SR2BEG1 , 
  pip INT_X30Y35 LOGIC_OUTS13 -> SW5BEG1 , 
  pip INT_X30Y35 LOGIC_OUTS13 -> WN2BEG1 , 
  ;
net "i2c_top/byte_controller/ld" , 
  outpin "i2c_top/byte_controller/ld" DQ ,
  inpin "i2c_top/byte_controller/dcnt<2>" A1 ,
  inpin "i2c_top/byte_controller/dcnt<2>" B1 ,
  inpin "i2c_top/byte_controller/dcnt<2>" C6 ,
  inpin "i2c_top/byte_controller/sr<3>" A3 ,
  inpin "i2c_top/byte_controller/sr<3>" B3 ,
  inpin "i2c_top/byte_controller/sr<3>" C5 ,
  inpin "i2c_top/byte_controller/sr<3>" D5 ,
  inpin "i2c_top/byte_controller/sr<7>" A4 ,
  inpin "i2c_top/byte_controller/sr<7>" B4 ,
  inpin "i2c_top/byte_controller/sr<7>" C2 ,
  inpin "i2c_top/byte_controller/sr<7>" D2 ,
  inpin "i2c_top/byte_controller/sr_not0001" D2 ,
  pip CLBLL_X21Y48 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X21Y48 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X21Y48 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X21Y48 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X21Y50 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X21Y50 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X21Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X21Y50 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X30Y33 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y33 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X30Y33 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X27Y36 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X29Y38 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X21Y48 SW2MID1 -> IMUX_B3 , 
  pip INT_X21Y48 SW2MID1 -> IMUX_B39 , 
  pip INT_X21Y48 SW2MID1 -> IMUX_B45 , 
  pip INT_X21Y48 SW2MID1 -> IMUX_B9 , 
  pip INT_X21Y49 WS2END1 -> SW2BEG1 , 
  pip INT_X21Y50 WS2MID1 -> IMUX_B13 , 
  pip INT_X21Y50 WS2MID1 -> IMUX_B19 , 
  pip INT_X21Y50 WS2MID1 -> IMUX_B25 , 
  pip INT_X21Y50 WS2MID1 -> IMUX_B31 , 
  pip INT_X22Y50 WL5END1 -> WS2BEG1 , 
  pip INT_X27Y36 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X27Y36 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X27Y37 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X27Y38 NL2END2 -> LV0 , 
  pip INT_X27Y50 LV12 -> WL5BEG1 , 
  pip INT_X29Y33 SE5END2 -> ES2BEG2 , 
  pip INT_X29Y38 ER2END0 -> IMUX_B19 , 
  pip INT_X30Y33 ES2MID2 -> IMUX_B17 , 
  pip INT_X30Y33 ES2MID2 -> IMUX_B29 , 
  pip INT_X30Y33 ES2MID2 -> IMUX_B35 , 
  ;
net "i2c_top/byte_controller/shift" , 
  outpin "i2c_top/byte_controller/shift" AQ ,
  inpin "i2c_top/byte_controller/sr_not0001" D3 ,
  pip CLBLM_X29Y37 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X29Y38 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X29Y37 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X29Y38 NE2MID0 -> IMUX_B20 , 
  ;
net "i2c_top/byte_controller/sr<0>" , 
  outpin "i2c_top/byte_controller/sr<3>" AQ ,
  inpin "i2c_top/byte_controller/sr<3>" B5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B5 ,
  pip CLBLL_X21Y48 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y48 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y54 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X20Y54 NW2END0 -> IMUX_B14 , 
  pip INT_X21Y48 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X21Y48 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X21Y48 WL2BEG1 -> IMUX_B38 , 
  pip INT_X21Y53 NL5END0 -> NW2BEG0 , 
  ;
net "i2c_top/byte_controller/sr<1>" , 
  outpin "i2c_top/byte_controller/sr<3>" BQ ,
  inpin "i2c_top/byte_controller/sr<3>" C6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B5 ,
  pip CLBLL_X19Y53 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X21Y48 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X21Y48 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X19Y53 WL2END1 -> IMUX_B14 , 
  pip INT_X21Y48 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X21Y48 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X21Y48 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X21Y48 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X21Y53 NR5END0 -> WL2BEG1 , 
  ;
net "i2c_top/byte_controller/sr<2>" , 
  outpin "i2c_top/byte_controller/sr<3>" CQ ,
  inpin "i2c_top/byte_controller/sr<3>" D3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D3 ,
  pip CLBLL_X21Y48 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X21Y48 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y48 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X18Y48 WL2MID1 -> IMUX_B20 , 
  pip INT_X19Y48 WS2MID1 -> WL2BEG1 , 
  pip INT_X20Y48 WR2MID1 -> WS2BEG1 , 
  pip INT_X21Y48 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X21Y48 BYP_BOUNCE6 -> IMUX_B44 , 
  pip INT_X21Y48 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X21Y48 LOGIC_OUTS2 -> WR2BEG1 , 
  ;
net "i2c_top/byte_controller/sr<3>" , 
  outpin "i2c_top/byte_controller/sr<3>" DQ ,
  inpin "i2c_top/byte_controller/sr<7>" A3 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A5 ,
  pip CLBLL_X21Y48 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X21Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B26 -> M_A5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WS2MID_B2 -> INT_BUFS_WS2MID2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WS2MID2 -> INT_BUFS_WS2MID_B2 , 
  pip INT_X15Y47 WR2END1 -> IMUX_B26 , 
  pip INT_X17Y47 WS2END2 -> WR2BEG1 , 
  pip INT_X18Y48 WR5MID2 -> WS2BEG2 , 
  pip INT_X21Y48 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X21Y48 LOGIC_OUTS3 -> WR5BEG2 , 
  pip INT_X21Y50 NR2END1 -> IMUX_B27 , 
  ;
net "i2c_top/byte_controller/sr<4>" , 
  outpin "i2c_top/byte_controller/sr<7>" AQ ,
  inpin "i2c_top/byte_controller/sr<7>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D3 ,
  pip CLBLL_X16Y51 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X21Y50 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X21Y50 SITE_IMUX_B14 -> M_B5 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WN2MID_B1 -> INT_BUFS_WN2MID1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WN2MID1 -> INT_BUFS_WN2MID_B1 , 
  pip INT_X16Y51 WS2END1 -> IMUX_B44 , 
  pip INT_X17Y52 WN2MID1 -> WS2BEG1 , 
  pip INT_X18Y52 WN5END1 -> WN2BEG1 , 
  pip INT_X21Y50 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X21Y50 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X21Y50 WR2BEG0 -> IMUX_B14 , 
  ;
net "i2c_top/byte_controller/sr<5>" , 
  outpin "i2c_top/byte_controller/sr<7>" BQ ,
  inpin "i2c_top/byte_controller/sr<7>" C1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D1 ,
  pip CLBLL_X16Y52 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X21Y50 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X21Y50 SITE_IMUX_B30 -> M_C1 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X16Y52 WL2END0 -> IMUX_B18 , 
  pip INT_X18Y51 WN5END_S0 -> WL2BEG_S0 , 
  pip INT_X21Y50 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X21Y50 LOGIC_OUTS5 -> WN5BEG0 , 
  pip INT_X21Y50 SR2BEG0 -> IMUX_B30 , 
  ;
net "i2c_top/byte_controller/sr<6>" , 
  outpin "i2c_top/byte_controller/sr<7>" CQ ,
  inpin "i2c_top/byte_controller/sr<7>" D5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D3 ,
  pip CLBLL_X14Y48 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X21Y50 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X21Y50 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X14Y48 SR2MID1 -> IMUX_B20 , 
  pip INT_X14Y49 EL5END1 -> SR2BEG1 , 
  pip INT_X21Y49 SW2MID2 -> LH0 , 
  pip INT_X21Y50 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X21Y50 LOGIC_OUTS6 -> SW2BEG2 , 
  pip INT_X21Y50 NR2BEG1 -> IMUX_B21 , 
  pip INT_X9Y49 LH12 -> EL5BEG1 , 
  ;
net "i2c_top/byte_controller/sr<7>" , 
  outpin "i2c_top/byte_controller/sr<7>" DQ ,
  inpin "i2c_top/byte_controller/core_txd" A2 ,
  inpin "i2c_top/byte_controller/core_txd" B2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C2 ,
  pip CLBLL_X21Y50 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X25Y37 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X25Y37 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X13Y47 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X13Y47 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y47 FAN_BOUNCE2 -> IMUX_B31 , 
  pip INT_X13Y47 SL2END1 -> FAN2 , 
  pip INT_X13Y49 WL5MID2 -> SL2BEG1 , 
  pip INT_X16Y49 LH6 -> WL5BEG2 , 
  pip INT_X21Y50 LOGIC_OUTS7 -> SE2BEG2 , 
  pip INT_X21Y50 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X22Y49 SE2END2 -> LH0 , 
  pip INT_X23Y47 SE5END2 -> SE5BEG2 , 
  pip INT_X25Y37 SE2MID2 -> IMUX_B4 , 
  pip INT_X25Y37 SE2MID2 -> IMUX_B40 , 
  pip INT_X25Y38 SW2MID2 -> SE2BEG2 , 
  pip INT_X25Y39 SR5END2 -> SW2BEG2 , 
  pip INT_X25Y44 SE5END2 -> SR5BEG2 , 
  ;
net "i2c_top/byte_controller/sr_not0001" , 
  outpin "i2c_top/byte_controller/sr_not0001" D ,
  inpin "i2c_top/byte_controller/dcnt<2>" CE ,
  inpin "i2c_top/byte_controller/sr<3>" CE ,
  inpin "i2c_top/byte_controller/sr<7>" CE ,
  pip CLBLL_X21Y48 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X21Y50 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X30Y33 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X29Y38 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "i2c_top/byte_controller/sr_not0001" D -> DMUX
  pip CLBLM_X29Y38 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X29Y38 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X21Y48 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y48 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X21Y48 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X21Y48 SL2END0 -> FAN1 , 
  pip INT_X21Y50 CTRL1 -> CTRL_B1 , 
  pip INT_X21Y50 WL2END1 -> CTRL1 , 
  pip INT_X21Y50 WL2END1 -> SL2BEG0 , 
  pip INT_X23Y50 WS2MID1 -> WL2BEG1 , 
  pip INT_X24Y50 WL5END1 -> WS2BEG1 , 
  pip INT_X29Y33 SL5END1 -> EL2BEG1 , 
  pip INT_X29Y38 LOGIC_OUTS23 -> SL5BEG1 , 
  pip INT_X29Y38 NR2BEG2 -> LV0 , 
  pip INT_X29Y39 LOGIC_OUTS_N15 -> NR2BEG_N2 , 
  pip INT_X29Y50 LV12 -> WL5BEG1 , 
  pip INT_X30Y33 CTRL1 -> CTRL_B1 , 
  pip INT_X30Y33 EL2MID1 -> FAN4 , 
  pip INT_X30Y33 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y33 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "i2c_top/cr<0>" , 
  outpin "i2c_top/cr<0>" AQ ,
  inpin "i2c_top/irq_flag" D1 ,
  pip CLBLL_X23Y47 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X22Y47 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X22Y47 WN2MID0 -> IMUX_B18 , 
  pip INT_X23Y47 LOGIC_OUTS0 -> WN2BEG0 , 
  ;
net "i2c_top/cr<3>" , 
  outpin "i2c_top/cr<3>" DQ ,
  inpin "i2c_top/byte_controller/core_txd" AX ,
  pip CLBLL_X25Y37 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X25Y40 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X25Y37 BYP0 -> BYP_B0 , 
  pip INT_X25Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X25Y37 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X25Y37 SL2END1 -> FAN2 , 
  pip INT_X25Y39 SE2MID2 -> SL2BEG1 , 
  pip INT_X25Y40 LOGIC_OUTS7 -> SE2BEG2 , 
  ;
net "i2c_top/cr<4>" , 
  outpin "i2c_top/cr<7>" AQ ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A2 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D2 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" B4 ,
  inpin "i2c_top/byte_controller/core_cmd_mux0000<2>87" A4 ,
  inpin "i2c_top/byte_controller/go" B4 ,
  inpin "i2c_top/tip" A5 ,
  pip CLBLL_X28Y40 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X30Y32 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X30Y34 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X30Y34 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X30Y35 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y35 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y41 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X27Y41 NW2END0 -> IMUX_B26 , 
  pip INT_X28Y32 SR5END0 -> EL2BEG0 , 
  pip INT_X28Y34 SR5MID0 -> EL2BEG0 , 
  pip INT_X28Y35 SR2END0 -> EL2BEG0 , 
  pip INT_X28Y37 SW5MID0 -> SR2BEG0 , 
  pip INT_X28Y37 SW5MID0 -> SR5BEG0 , 
  pip INT_X28Y40 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X28Y40 LOGIC_OUTS0 -> SW5BEG0 , 
  pip INT_X30Y32 EL2END0 -> IMUX_B13 , 
  pip INT_X30Y34 BYP_BOUNCE_S0 -> IMUX_B4 , 
  pip INT_X30Y34 EL2END0 -> IMUX_B43 , 
  pip INT_X30Y35 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X30Y35 EL2END0 -> BYP0 , 
  pip INT_X30Y35 EL2END0 -> IMUX_B1 , 
  pip INT_X30Y35 EL2END0 -> IMUX_B13 , 
  ;
net "i2c_top/cr<5>" , 
  outpin "i2c_top/cr<7>" BQ ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A4 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" C5 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" A3 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" B3 ,
  inpin "i2c_top/byte_controller/core_cmd_mux0000<2>87" A1 ,
  inpin "i2c_top/byte_controller/go" B1 ,
  inpin "i2c_top/tip" A4 ,
  pip CLBLL_X28Y40 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X30Y32 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y32 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X30Y34 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X30Y34 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X30Y35 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y35 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X27Y41 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X27Y41 WN2END1 -> IMUX_B25 , 
  pip INT_X28Y32 SR5END1 -> EL2BEG1 , 
  pip INT_X28Y34 SR5MID1 -> EL2BEG1 , 
  pip INT_X28Y37 SW5MID1 -> SR5BEG1 , 
  pip INT_X28Y40 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X28Y40 LOGIC_OUTS1 -> WN2BEG1 , 
  pip INT_X30Y32 EL2END1 -> IMUX_B15 , 
  pip INT_X30Y32 EL2END1 -> IMUX_B27 , 
  pip INT_X30Y34 EL2END1 -> FAN4 , 
  pip INT_X30Y34 EL2END1 -> IMUX_B15 , 
  pip INT_X30Y34 EL2END1 -> IMUX_B33 , 
  pip INT_X30Y34 EL2END1 -> IMUX_B45 , 
  pip INT_X30Y34 EL2END1 -> NL2BEG2 , 
  pip INT_X30Y34 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X30Y34 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X30Y35 NL2MID2 -> IMUX_B17 , 
  pip INT_X30Y35 NL2MID2 -> IMUX_B5 , 
  ;
net "i2c_top/cr<6>" , 
  outpin "i2c_top/cr<7>" CQ ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" B5 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" C3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D3 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" CX ,
  inpin "i2c_top/byte_controller/cmd_ack" D3 ,
  inpin "i2c_top/byte_controller/core_cmd_mux0000<2>87" A3 ,
  inpin "i2c_top/byte_controller/go" B3 ,
  pip CLBLL_X28Y40 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X30Y32 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X30Y34 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X30Y34 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X30Y34 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X30Y35 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X30Y35 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X29Y37 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X28Y35 SR5END1 -> EL2BEG1 , 
  pip INT_X28Y37 SR5MID1 -> EL2BEG1 , 
  pip INT_X28Y40 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X29Y33 SR2END1 -> SE2BEG1 , 
  pip INT_X29Y35 EL2MID1 -> ES2BEG1 , 
  pip INT_X29Y35 EL2MID1 -> SR2BEG1 , 
  pip INT_X29Y37 EL2MID1 -> FAN4 , 
  pip INT_X29Y37 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X29Y37 FAN_BOUNCE4 -> IMUX_B44 , 
  pip INT_X30Y32 BYP2 -> BYP_B2 , 
  pip INT_X30Y32 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X30Y32 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X30Y32 SE2END1 -> FAN5 , 
  pip INT_X30Y34 ES2END1 -> IMUX_B38 , 
  pip INT_X30Y34 ES2END1 -> IMUX_B44 , 
  pip INT_X30Y34 ES2END1 -> IMUX_B8 , 
  pip INT_X30Y35 EL2END1 -> IMUX_B15 , 
  pip INT_X30Y35 EL2END1 -> IMUX_B3 , 
  ;
net "i2c_top/cr<7>" , 
  outpin "i2c_top/cr<7>" DQ ,
  inpin "i2c_top/al" C1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" A1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd1" D1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd2" B1 ,
  inpin "i2c_top/byte_controller/c_state_FSM_FFd3" B1 ,
  inpin "i2c_top/byte_controller/core_cmd<0>" D4 ,
  inpin "i2c_top/byte_controller/core_cmd<3>" B2 ,
  pip CLBLL_X19Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X28Y40 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X30Y31 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X30Y32 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X30Y32 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X30Y34 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X19Y52 NW2END_N2 -> IMUX_B6 , 
  pip INT_X20Y42 WN5END_S0 -> NW5BEG2 , 
  pip INT_X20Y45 NW5MID2 -> NL5BEG2 , 
  pip INT_X20Y50 NL5END2 -> NW2BEG2 , 
  pip INT_X23Y41 WL5END0 -> WN5BEG0 , 
  pip INT_X28Y35 SR5END2 -> SE2BEG2 , 
  pip INT_X28Y35 SR5END2 -> SE5BEG2 , 
  pip INT_X28Y40 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X28Y40 LOGIC_OUTS3 -> WL5BEG_S0 , 
  pip INT_X29Y34 SE2END2 -> ES2BEG2 , 
  pip INT_X30Y31 SE2MID2 -> IMUX_B22 , 
  pip INT_X30Y32 EL2BEG2 -> IMUX_B41 , 
  pip INT_X30Y32 SE2MID2 -> IMUX_B16 , 
  pip INT_X30Y32 SE5END2 -> EL2BEG2 , 
  pip INT_X30Y32 SE5END2 -> SE2BEG2 , 
  pip INT_X30Y33 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X30Y33 ES2END2 -> BYP3 , 
  pip INT_X30Y33 ES2END2 -> SE2BEG2 , 
  pip INT_X30Y34 BYP_BOUNCE_N3 -> IMUX_B42 , 
  pip INT_X30Y34 ES2MID2 -> IMUX_B17 , 
  pip INT_X30Y34 ES2MID2 -> IMUX_B5 , 
  ;
net "i2c_top/cr_0_not0001" , 
  outpin "i2c_top/cr_0_not0001" A ,
  inpin "i2c_top/cr<0>" CE ,
  pip CLBLL_X23Y47 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "i2c_top/cr_0_not0001" A -> AMUX
  pip CLBLL_X23Y47 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X23Y47 SITE_CTRL_B0 -> L_CE , 
  pip INT_X23Y47 CTRL0 -> CTRL_B0 , 
  pip INT_X23Y47 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X23Y47 SR2BEG1 -> CTRL0 , 
  ;
net "i2c_top/cr_3_not0001" , 
  outpin "i2c_top/cr_3_not0001" A ,
  inpin "i2c_top/cr<3>" CE ,
  pip CLBLL_X25Y40 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X24Y40 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "i2c_top/cr_3_not0001" A -> AMUX
  pip CLBLM_X24Y40 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X24Y40 LOGIC_OUTS20 -> EN2BEG1 , 
  pip INT_X25Y40 CTRL1 -> CTRL_B1 , 
  pip INT_X25Y40 EN2MID1 -> CTRL1 , 
  ;
net "i2c_top/cr_7_not0001" , 
  outpin "i2c_top/cr_7_not0001" D ,
  inpin "i2c_top/cr<7>" CE ,
  pip CLBLL_X28Y40 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X27Y40 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "i2c_top/cr_7_not0001" D -> DMUX
  pip CLBLM_X27Y40 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip INT_X27Y40 LOGIC_OUTS19 -> EN2BEG1 , 
  pip INT_X28Y40 CTRL0 -> CTRL_B0 , 
  pip INT_X28Y40 EN2MID1 -> CTRL0 , 
  ;
net "i2c_top/i2c_int_req" , 
  outpin "i2c_top/i2c_int_req" DQ ,
  inpin "int_from_i2c" D5 ,
  inpin "int_from_i2c_fired" AX ,
  pip CLBLM_X20Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X20Y56 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y56 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X20Y54 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X20Y54 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X20Y56 BYP0 -> BYP_B0 , 
  pip INT_X20Y56 NL2MID0 -> BYP0 , 
  pip INT_X20Y56 NR2END1 -> IMUX_B21 , 
  ;
net "i2c_top/irq_flag" , 
  outpin "i2c_top/irq_flag" DQ ,
  inpin "i2c_top/i2c_int_req" D5 ,
  inpin "i2c_top/irq_flag" D4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B1 ,
  pip CLBLM_X20Y54 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X22Y47 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X22Y47 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X20Y52 WL2END2 -> NR2BEG1 , 
  pip INT_X20Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y54 FAN_BOUNCE5 -> IMUX_B17 , 
  pip INT_X20Y54 NR2END1 -> FAN5 , 
  pip INT_X20Y54 NR2END1 -> IMUX_B45 , 
  pip INT_X22Y47 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X22Y47 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X22Y52 NR5END1 -> WL2BEG2 , 
  ;
net "i2c_top/rxack" , 
  outpin "i2c_top/rxack" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B3 ,
  pip CLBLL_X16Y39 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y47 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X13Y45 WN2END2 -> NR2BEG1 , 
  pip INT_X13Y47 NR2END1 -> IMUX_B15 , 
  pip INT_X14Y44 WL2END2 -> WN2BEG2 , 
  pip INT_X16Y39 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X16Y44 NR5END1 -> WL2BEG2 , 
  ;
net "i2c_top/tip" , 
  outpin "i2c_top/tip" AQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B1 ,
  pip CLBLL_X19Y53 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X27Y41 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X19Y43 WN5END1 -> NR5BEG0 , 
  pip INT_X19Y48 NR5END0 -> NW5BEG0 , 
  pip INT_X19Y51 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y53 FAN_BOUNCE5 -> IMUX_B17 , 
  pip INT_X19Y53 NL2END1 -> FAN5 , 
  pip INT_X22Y41 WR5END1 -> WN5BEG1 , 
  pip INT_X27Y41 LOGIC_OUTS4 -> WR5BEG1 , 
  ;
net "i2c_txr<0>" , 
  outpin "i2c_txr<3>" AQ ,
  inpin "i2c_top/byte_controller/sr<3>" A4 ,
  pip CLBLL_X21Y48 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X22Y48 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X21Y48 WS2MID1 -> IMUX_B1 , 
  pip INT_X22Y48 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "i2c_txr<1>" , 
  outpin "i2c_txr<3>" BQ ,
  inpin "i2c_top/byte_controller/sr<3>" B6 ,
  pip CLBLL_X21Y48 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X22Y48 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X21Y48 WN2MID0 -> IMUX_B36 , 
  pip INT_X22Y48 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "i2c_txr<2>" , 
  outpin "i2c_txr<3>" CQ ,
  inpin "i2c_top/byte_controller/sr<3>" C3 ,
  pip CLBLL_X21Y48 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X22Y48 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X21Y48 WR2MID1 -> IMUX_B8 , 
  pip INT_X22Y48 LOGIC_OUTS6 -> WR2BEG1 , 
  ;
net "i2c_txr<3>" , 
  outpin "i2c_txr<3>" DQ ,
  inpin "i2c_top/byte_controller/sr<3>" D4 ,
  pip CLBLL_X21Y48 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X22Y48 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X21Y48 WN2MID2 -> IMUX_B46 , 
  pip INT_X22Y48 LOGIC_OUTS7 -> WN2BEG2 , 
  ;
net "i2c_txr<4>" , 
  outpin "i2c_txr<7>" AQ ,
  inpin "i2c_top/byte_controller/sr<7>" A5 ,
  pip CLBLL_X21Y50 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y50 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X21Y50 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X21Y50 WL2BEG1 -> IMUX_B26 , 
  ;
net "i2c_txr<5>" , 
  outpin "i2c_txr<7>" BQ ,
  inpin "i2c_top/byte_controller/sr<7>" B3 ,
  pip CLBLL_X21Y50 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X21Y50 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X21Y50 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X21Y50 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X21Y50 LOGIC_OUTS1 -> BYP1 , 
  ;
net "i2c_txr<6>" , 
  outpin "i2c_txr<7>" CQ ,
  inpin "i2c_top/byte_controller/sr<7>" C5 ,
  pip CLBLL_X21Y50 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X21Y50 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X21Y50 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X21Y50 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X21Y50 LOGIC_OUTS2 -> BYP6 , 
  ;
net "i2c_txr<7>" , 
  outpin "i2c_txr<7>" DQ ,
  inpin "i2c_top/byte_controller/sr<7>" D4 ,
  pip CLBLL_X21Y50 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X21Y50 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X21Y50 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X21Y50 WR2BEG1 -> IMUX_B22 , 
  ;
net "i2c_txr_not0001" , 
  outpin "processor/RAM_wr_enable_from_proc" B ,
  inpin "i2c_txr<3>" CE ,
  inpin "i2c_txr<7>" CE ,
  pip CLBLL_X21Y50 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X15Y50 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X22Y48 SITE_CTRL_B1 -> M_CE , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_ER5B1 -> INT_BUFS_ER5B_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_ER5B_B1 -> INT_BUFS_ER5B1 , 
  pip INT_X15Y50 LOGIC_OUTS13 -> ER5BEG1 , 
  pip INT_X20Y50 ER5END1 -> EN2BEG1 , 
  pip INT_X20Y50 ER5END1 -> ES2BEG1 , 
  pip INT_X21Y49 ES2END1 -> ES2BEG1 , 
  pip INT_X21Y50 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y50 EN2MID1 -> CTRL0 , 
  pip INT_X22Y48 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y48 ES2END1 -> CTRL1 , 
  ;
net "i2c_update_cr" , 
  outpin "i2c_update_cr" BQ ,
  inpin "i2c_top/cr<0>" A3 ,
  inpin "i2c_top/cr<7>" A3 ,
  inpin "i2c_top/cr<7>" B3 ,
  inpin "i2c_top/cr<7>" C5 ,
  inpin "i2c_top/cr<7>" D5 ,
  inpin "i2c_top/cr_0_not0001" A3 ,
  inpin "i2c_top/cr_3_not0001" A4 ,
  inpin "i2c_top/cr_7_not0001" D5 ,
  pip CLBLL_X23Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X23Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X28Y40 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X28Y40 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X28Y40 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X28Y40 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X20Y48 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X24Y40 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y40 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X20Y43 SR5END0 -> SE5BEG0 , 
  pip INT_X20Y48 LOGIC_OUTS1 -> SE2BEG1 , 
  pip INT_X20Y48 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X21Y47 SE2END1 -> EL2BEG1 , 
  pip INT_X22Y40 SE5END0 -> EL2BEG0 , 
  pip INT_X23Y47 EL2END1 -> IMUX_B27 , 
  pip INT_X23Y47 EL2END1 -> IMUX_B3 , 
  pip INT_X24Y40 EL2END0 -> ES2BEG0 , 
  pip INT_X24Y40 EL2END0 -> IMUX_B25 , 
  pip INT_X25Y40 ES2MID0 -> ER2BEG1 , 
  pip INT_X27Y40 ER2END1 -> ES2BEG1 , 
  pip INT_X27Y40 ER2END1 -> IMUX_B45 , 
  pip INT_X28Y40 ES2MID1 -> IMUX_B3 , 
  pip INT_X28Y40 ES2MID1 -> IMUX_B39 , 
  pip INT_X28Y40 ES2MID1 -> IMUX_B45 , 
  pip INT_X28Y40 ES2MID1 -> IMUX_B9 , 
  ;
net "in_port_reg<0>" , 
  outpin "in_port_reg<0>" DQ ,
  inpin "processor/processor/input_group<0>" B1 ,
  pip CLBLM_X20Y44 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y55 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X20Y44 SW2MID2 -> IMUX_B17 , 
  pip INT_X20Y45 SR2END2 -> SW2BEG2 , 
  pip INT_X20Y47 SW5MID2 -> SR2BEG2 , 
  pip INT_X20Y50 SL5END2 -> SW5BEG2 , 
  pip INT_X20Y55 LOGIC_OUTS7 -> SL5BEG2 , 
  ;
net "in_port_reg<1>" , 
  outpin "in_port_reg<1>" DQ ,
  inpin "processor/processor/input_group<5>" B6 ,
  pip CLBLL_X19Y45 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y54 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X19Y45 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y45 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X19Y45 SR2MID1 -> FAN2 , 
  pip INT_X19Y46 SW5MID1 -> SR2BEG1 , 
  pip INT_X19Y49 SR5END1 -> SW5BEG1 , 
  pip INT_X19Y54 LOGIC_OUTS7 -> SR5BEG1 , 
  ;
net "in_port_reg<2>" , 
  outpin "in_port_reg<2>" BQ ,
  inpin "N430" C1 ,
  pip CLBLM_X18Y45 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y50 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X18Y45 SR2END0 -> IMUX_B30 , 
  pip INT_X18Y47 SW5MID0 -> SR2BEG0 , 
  pip INT_X18Y50 LOGIC_OUTS5 -> SW5BEG0 , 
  ;
net "in_port_reg<3>" , 
  outpin "in_port_reg<3>" DQ ,
  inpin "ext_int_mask<7>" B1 ,
  pip CLBLM_X15Y48 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y47 SITE_IMUX_B41 -> L_B1 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EL2MID2 -> INT_BUFS_EL2MID_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EL2MID_B2 -> INT_BUFS_EL2MID2 , 
  pip INT_X15Y48 LOGIC_OUTS7 -> SE2BEG2 , 
  pip INT_X16Y47 SE2END2 -> EL2BEG2 , 
  pip INT_X18Y47 EL2END2 -> IMUX_B41 , 
  ;
net "in_port_reg<4>" , 
  outpin "in_port_reg<4>" BQ ,
  inpin "processor/processor/input_group<4>" C5 ,
  pip CLBLL_X16Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y46 SITE_IMUX_B9 -> L_C5 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X16Y48 SL5END1 -> SE2BEG1 , 
  pip INT_X16Y53 LOGIC_OUTS1 -> SL5BEG1 , 
  pip INT_X17Y46 SR2MID1 -> EL2BEG1 , 
  pip INT_X17Y47 SE2END1 -> SR2BEG1 , 
  pip INT_X19Y46 EL2END1 -> IMUX_B9 , 
  ;
net "in_port_reg<5>" , 
  outpin "in_port_reg<5>" BQ ,
  inpin "processor/processor/input_group<5>" D2 ,
  pip CLBLL_X16Y54 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B19 -> M_D2 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_EL2BEG0 -> INT_BUFS_EL2BEG_B0 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_EL2BEG_B0 -> INT_BUFS_EL2BEG0 , 
  pip INT_X16Y46 SW5MID0 -> SE2BEG0 , 
  pip INT_X16Y49 SR5END0 -> SW5BEG0 , 
  pip INT_X16Y54 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X17Y45 SE2END0 -> EL2BEG0 , 
  pip INT_X19Y45 EL2END0 -> IMUX_B19 , 
  ;
net "in_port_reg<6>" , 
  outpin "in_port_reg<6>" BQ ,
  inpin "processor/processor/input_group<6>" B4 ,
  pip CLBLL_X14Y50 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y46 SITE_IMUX_B37 -> L_B4 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_SE2MID0 -> INT_BUFS_SE2MID_B0 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_SE2MID_B0 -> INT_BUFS_SE2MID0 , 
  pip INT_X14Y50 LOGIC_OUTS5 -> ES5BEG0 , 
  pip INT_X17Y47 SR2MID0 -> SE2BEG0 , 
  pip INT_X17Y48 ES5END0 -> SR2BEG0 , 
  pip INT_X18Y46 SE2END0 -> IMUX_B37 , 
  ;
net "in_port_reg<7>" , 
  outpin "in_port_reg<7>" DQ ,
  inpin "ext_int_mask<7>" D5 ,
  pip CLBLM_X13Y48 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y47 SITE_IMUX_B45 -> L_D5 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_X13Y48 LOGIC_OUTS7 -> ES5BEG1 , 
  pip INT_X16Y46 ES5END1 -> ES2BEG1 , 
  pip INT_X17Y46 ES2MID1 -> EN2BEG1 , 
  pip INT_X18Y47 EN2END1 -> IMUX_B45 , 
  ;
net "in_port_reg_cmp_eq0000" , 
  outpin "leds_0_not0001" A ,
  inpin "in_port_reg<0>" D5 ,
  inpin "in_port_reg<1>" D5 ,
  inpin "in_port_reg<2>" B2 ,
  inpin "in_port_reg<3>" D2 ,
  inpin "in_port_reg<4>" B3 ,
  inpin "in_port_reg<5>" B4 ,
  inpin "in_port_reg<6>" B4 ,
  inpin "in_port_reg<7>" D6 ,
  inpin "leds_0_not0001" B6 ,
  pip CLBLL_X14Y50 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y53 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y44 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "leds_0_not0001" A -> AMUX
  pip CLBLL_X19Y44 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X19Y44 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X19Y44 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y48 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y50 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y55 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X13Y43 LH6 -> NW5BEG1 , 
  pip INT_X13Y46 NW5MID1 -> NL2BEG2 , 
  pip INT_X13Y47 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X13Y48 NL2END2 -> IMUX_B23 , 
  pip INT_X13Y48 NL2END2 -> NE2BEG2 , 
  pip INT_X14Y49 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X14Y49 NE2END2 -> FAN7 , 
  pip INT_X14Y49 NE2END2 -> NL2BEG_S0 , 
  pip INT_X14Y50 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X14Y52 NL2END0 -> NE2BEG0 , 
  pip INT_X15Y48 ER2END0 -> IMUX_B19 , 
  pip INT_X15Y53 NE2END0 -> ER2BEG1 , 
  pip INT_X15Y53 NE2END0 -> NE2BEG0 , 
  pip INT_X16Y53 ER2MID1 -> IMUX_B39 , 
  pip INT_X16Y54 NE2END0 -> IMUX_B13 , 
  pip INT_X18Y50 NW2END1 -> IMUX_B16 , 
  pip INT_X19Y43 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X19Y43 NL2BEG_S0 -> LH0 , 
  pip INT_X19Y44 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X19Y44 LOGIC_OUTS20 -> NL5BEG1 , 
  pip INT_X19Y49 NL5END1 -> NE5BEG1 , 
  pip INT_X19Y49 NL5END1 -> NW2BEG1 , 
  pip INT_X19Y52 NE5MID1 -> NR2BEG1 , 
  pip INT_X19Y54 NR2END1 -> IMUX_B21 , 
  pip INT_X19Y54 NR2END1 -> NE2BEG1 , 
  pip INT_X20Y55 NE2END1 -> IMUX_B21 , 
  ;
net "in_port_reg_cmp_eq0001" , 
  outpin "N410" A ,
  inpin "N410" B6 ,
  inpin "in_port_reg<0>" C2 ,
  inpin "in_port_reg<1>" C3 ,
  inpin "in_port_reg<2>" A5 ,
  inpin "in_port_reg<3>" C6 ,
  inpin "in_port_reg<4>" A3 ,
  inpin "in_port_reg<5>" A5 ,
  inpin "in_port_reg<6>" A4 ,
  inpin "in_port_reg<7>" D2 ,
  pip CLBLL_X14Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y53 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y43 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X19Y43 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y48 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y48 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X18Y50 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y55 SITE_IMUX_B31 -> M_C2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_X12Y43 LH6 -> NL5BEG1 , 
  pip INT_X12Y48 NL5END1 -> ER2BEG2 , 
  pip INT_X13Y48 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X13Y48 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X13Y48 ER2MID2 -> SR2BEG2 , 
  pip INT_X13Y48 SR2BEG2 -> BYP2 , 
  pip INT_X14Y48 ER2END2 -> ES2BEG2 , 
  pip INT_X14Y48 ER2END2 -> NL2BEG_S0 , 
  pip INT_X14Y50 NL2MID0 -> IMUX_B25 , 
  pip INT_X15Y48 ES2MID2 -> IMUX_B35 , 
  pip INT_X16Y53 SW2MID1 -> IMUX_B3 , 
  pip INT_X16Y54 WN2MID1 -> IMUX_B26 , 
  pip INT_X16Y54 WN2MID1 -> SW2BEG1 , 
  pip INT_X17Y54 WL2END1 -> WN2BEG1 , 
  pip INT_X18Y43 WN2END_S0 -> LH0 , 
  pip INT_X18Y50 NW2END0 -> IMUX_B26 , 
  pip INT_X19Y43 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X19Y43 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X19Y43 LOGIC_OUTS8 -> WN2BEG0 , 
  pip INT_X19Y46 NL5MID0 -> NE5BEG0 , 
  pip INT_X19Y49 NE5MID0 -> NR5BEG0 , 
  pip INT_X19Y49 NE5MID0 -> NW2BEG0 , 
  pip INT_X19Y54 NR5END0 -> NE2BEG0 , 
  pip INT_X19Y54 NR5END0 -> WL2BEG1 , 
  pip INT_X19Y54 WL2BEG1 -> IMUX_B32 , 
  pip INT_X20Y55 NE2END0 -> IMUX_B31 , 
  ;
net "in_port_reg_cmp_eq0002" , 
  outpin "led_switch_mask_not0001" A ,
  inpin "in_port_reg<0>" D6 ,
  inpin "in_port_reg<1>" D1 ,
  inpin "in_port_reg<2>" B6 ,
  inpin "in_port_reg<3>" C4 ,
  inpin "in_port_reg<4>" B4 ,
  inpin "in_port_reg<5>" B6 ,
  inpin "in_port_reg<6>" B2 ,
  inpin "in_port_reg<7>" C6 ,
  inpin "led_switch_mask_not0001" B6 ,
  pip CLBLL_X14Y50 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y54 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y48 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y50 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y56 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y56 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X20Y55 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_SW2END_B0 -> INT_BUFS_SW2END0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_SW2END0 -> INT_BUFS_SW2END_B0 , 
  pip INT_X13Y48 WN2END_S0 -> IMUX_B35 , 
  pip INT_X14Y48 WR2END0 -> WN2BEG0 , 
  pip INT_X14Y50 WL2MID2 -> IMUX_B16 , 
  pip INT_X15Y48 CTRL_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X15Y49 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X15Y49 WR2MID1 -> CTRL0 , 
  pip INT_X15Y50 WS2MID2 -> WL2BEG2 , 
  pip INT_X16Y48 SL2END1 -> WR2BEG0 , 
  pip INT_X16Y49 WS2END2 -> WR2BEG1 , 
  pip INT_X16Y50 WR2END2 -> SL2BEG1 , 
  pip INT_X16Y50 WR2END2 -> WS2BEG2 , 
  pip INT_X16Y53 SW2MID0 -> IMUX_B37 , 
  pip INT_X16Y54 WS2END0 -> IMUX_B12 , 
  pip INT_X16Y54 WS2END0 -> SW2BEG0 , 
  pip INT_X17Y50 WR2MID2 -> WS2BEG2 , 
  pip INT_X17Y55 SW2END0 -> WS2BEG0 , 
  pip INT_X18Y50 SE2MID0 -> IMUX_B12 , 
  pip INT_X18Y51 SR5END0 -> SE2BEG0 , 
  pip INT_X18Y51 SR5END0 -> WR2BEG_N2 , 
  pip INT_X18Y56 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X18Y56 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X18Y56 LOGIC_OUTS8 -> SR5BEG0 , 
  pip INT_X18Y56 LOGIC_OUTS8 -> SW2BEG0 , 
  pip INT_X19Y54 SR2END0 -> IMUX_B18 , 
  pip INT_X19Y56 EL2MID0 -> SR2BEG0 , 
  pip INT_X20Y55 BYP_BOUNCE_S4 -> IMUX_B23 , 
  pip INT_X20Y56 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X20Y56 EL2END0 -> BYP4 , 
  ;
net "in_port_reg_cmp_eq0003" , 
  outpin "i2c_top/al" A ,
  inpin "i2c_top/al" B6 ,
  inpin "in_port_reg<0>" C4 ,
  inpin "in_port_reg<1>" C6 ,
  pip CLBLL_X19Y52 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "i2c_top/al" A -> AMUX
  pip CLBLL_X19Y52 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X19Y52 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X19Y52 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y55 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X19Y52 LOGIC_OUTS16 -> NL2BEG2 , 
  pip INT_X19Y52 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X19Y54 NL2END2 -> ER2BEG_S0 , 
  pip INT_X19Y54 NL2END2 -> IMUX_B35 , 
  pip INT_X20Y55 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y55 BYP_BOUNCE5 -> IMUX_B34 , 
  pip INT_X20Y55 ER2MID0 -> BYP5 , 
  ;
net "in_port_reg_cmp_eq0004" , 
  outpin "in_port_reg_cmp_eq0004" A ,
  inpin "in_port_reg<0>" B1 ,
  inpin "in_port_reg<1>" B1 ,
  inpin "in_port_reg<2>" A4 ,
  inpin "in_port_reg<3>" B1 ,
  inpin "in_port_reg<4>" A1 ,
  inpin "in_port_reg<5>" A1 ,
  inpin "in_port_reg<6>" A6 ,
  inpin "in_port_reg<7>" B1 ,
  pip CLBLL_X14Y50 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y53 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y54 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y54 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y48 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y48 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y54 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y55 SITE_IMUX_B17 -> M_B1 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WR5A_B0 -> INT_BUFS_WR5A0 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WR5A0 -> INT_BUFS_WR5A_B0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X13Y48 NR2BEG2 -> IMUX_B17 , 
  pip INT_X13Y49 WR5END0 -> NR2BEG_N2 , 
  pip INT_X14Y50 WL2MID0 -> IMUX_B24 , 
  pip INT_X15Y48 NR2BEG2 -> IMUX_B17 , 
  pip INT_X15Y49 NR2MID2 -> WL2BEG_S0 , 
  pip INT_X15Y49 WR5MID0 -> NR2BEG_N2 , 
  pip INT_X16Y53 NR2BEG2 -> IMUX_B5 , 
  pip INT_X16Y54 NR2MID2 -> IMUX_B29 , 
  pip INT_X16Y54 WL2END0 -> NR2BEG_N2 , 
  pip INT_X18Y49 SL5END0 -> WR5BEG0 , 
  pip INT_X18Y50 SW2MID0 -> IMUX_B25 , 
  pip INT_X18Y51 SL5MID0 -> SW2BEG0 , 
  pip INT_X18Y53 LOGIC_OUTS_S12 -> NE2BEG2 , 
  pip INT_X18Y53 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X18Y54 LOGIC_OUTS12 -> SL5BEG0 , 
  pip INT_X19Y54 NE2END2 -> IMUX_B17 , 
  pip INT_X19Y54 NE2END2 -> NE2BEG2 , 
  pip INT_X20Y55 NE2END2 -> IMUX_B17 , 
  ;
net "in_port_reg_cmp_eq0005" , 
  outpin "N495" A ,
  inpin "in_port_reg<0>" A3 ,
  inpin "in_port_reg<1>" A6 ,
  inpin "in_port_reg<3>" D4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D2 ,
  pip CLBLL_X14Y49 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y53 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X19Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y51 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N495" A -> AMUX
  pip CLBLM_X15Y51 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y51 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X18Y49 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y55 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_EN2BEG2 -> INT_BUFS_EN2BEG_B2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_EN2BEG_B2 -> INT_BUFS_EN2BEG2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X14Y49 SW2MID0 -> IMUX_B19 , 
  pip INT_X14Y50 SW2END0 -> SW2BEG0 , 
  pip INT_X15Y48 SL2END2 -> IMUX_B22 , 
  pip INT_X15Y49 SL2MID2 -> EL2BEG2 , 
  pip INT_X15Y51 LOGIC_OUTS16 -> EN2BEG1 , 
  pip INT_X15Y51 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X15Y51 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X15Y51 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X15Y51 LOGIC_OUTS8 -> SW2BEG0 , 
  pip INT_X15Y52 NL2MID1 -> NE2BEG1 , 
  pip INT_X16Y52 EN2END1 -> IMUX_B45 , 
  pip INT_X16Y53 NE2END1 -> IMUX_B21 , 
  pip INT_X17Y49 EL2END2 -> EN2BEG2 , 
  pip INT_X17Y54 NE5END0 -> ER2BEG1 , 
  pip INT_X18Y49 EN2MID2 -> IMUX_B22 , 
  pip INT_X19Y54 ER2END1 -> EN2BEG1 , 
  pip INT_X19Y54 ER2END1 -> SR2BEG1 , 
  pip INT_X19Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y54 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X19Y54 SR2BEG1 -> FAN2 , 
  pip INT_X20Y55 EN2END1 -> IMUX_B27 , 
  ;
net "in_port_reg_cmp_eq0006" , 
  outpin "buttons_int_mask_not0001" A ,
  inpin "buttons_int_mask_not0001" B6 ,
  inpin "in_port_reg<7>" D4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C6 ,
  pip CLBLL_X14Y49 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X16Y53 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X19Y53 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X18Y56 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y54 SITE_IMUX_B18 -> M_D1 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_SW5C_B0 -> INT_BUFS_SW5C0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_SW5C0 -> INT_BUFS_SW5C_B0 , 
  pip INT_X13Y48 SL2END2 -> IMUX_B22 , 
  pip INT_X13Y49 SL2MID2 -> EL2BEG2 , 
  pip INT_X13Y51 WS5END0 -> SL2BEG_N2 , 
  pip INT_X14Y49 EL2MID2 -> IMUX_B35 , 
  pip INT_X15Y47 SW2END0 -> IMUX_B18 , 
  pip INT_X16Y48 SL5END0 -> SW2BEG0 , 
  pip INT_X16Y52 FAN_BOUNCE_S0 -> IMUX_B11 , 
  pip INT_X16Y53 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X16Y53 SW5END0 -> SL5BEG0 , 
  pip INT_X16Y53 SW5END0 -> WR2BEG_N2 , 
  pip INT_X16Y53 SW5END0 -> WS5BEG0 , 
  pip INT_X16Y53 WR2BEG_N2 -> FAN0 , 
  pip INT_X16Y53 WR2BEG_N2 -> IMUX_B30 , 
  pip INT_X18Y49 SW2MID0 -> IMUX_B31 , 
  pip INT_X18Y50 SE5MID0 -> SW2BEG0 , 
  pip INT_X18Y53 SW5MID0 -> SE5BEG0 , 
  pip INT_X18Y55 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X18Y56 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X18Y56 LOGIC_OUTS12 -> SW5BEG0 , 
  pip INT_X19Y53 WR2MID2 -> IMUX_B22 , 
  pip INT_X20Y54 SR2END0 -> IMUX_B18 , 
  pip INT_X20Y54 SR2END0 -> WR2BEG_N2 , 
  pip INT_X20Y56 ER2END0 -> SR2BEG0 , 
  ;
net "in_port_reg_cmp_eq0007" , 
  outpin "led_pwm_mask<1>" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D3 ,
  pip CLBLL_X14Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y52 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y48 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "led_pwm_mask<1>" D -> DMUX
  pip CLBLL_X19Y48 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X19Y48 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X19Y53 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X13Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR5B_B1 -> INT_BUFS_WR5B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR5B1 -> INT_BUFS_WR5B_B1 , 
  pip INT_X13Y47 WS2END1 -> IMUX_B20 , 
  pip INT_X14Y48 WR5END1 -> NR2BEG0 , 
  pip INT_X14Y48 WR5END1 -> WS2BEG1 , 
  pip INT_X14Y49 NR2MID0 -> IMUX_B25 , 
  pip INT_X14Y50 NR2END0 -> NE2BEG0 , 
  pip INT_X15Y47 WS2END1 -> IMUX_B32 , 
  pip INT_X15Y51 NE2END0 -> NE2BEG0 , 
  pip INT_X16Y48 WR5MID1 -> WS2BEG1 , 
  pip INT_X16Y52 NE2END0 -> IMUX_B1 , 
  pip INT_X16Y52 NE2END0 -> NL2BEG1 , 
  pip INT_X16Y53 NL2MID1 -> IMUX_B27 , 
  pip INT_X18Y49 WN2END_S0 -> IMUX_B29 , 
  pip INT_X19Y48 LOGIC_OUTS23 -> WR5BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS_N15 -> WN2BEG0 , 
  pip INT_X19Y49 LOGIC_OUTS_N1_15 -> NR5BEG_N2 , 
  pip INT_X19Y53 ER2BEG_S0 -> IMUX_B35 , 
  pip INT_X19Y53 NR5END2 -> ER2BEG_S0 , 
  pip INT_X19Y53 NR5END2 -> NE2BEG2 , 
  pip INT_X20Y54 NE2END2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0008" , 
  outpin "in_port_reg_cmp_eq0012" B ,
  inpin "in_port_reg<3>" A1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C1 ,
  pip CLBLL_X14Y48 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y51 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y53 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y48 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "in_port_reg_cmp_eq0012" B -> BMUX
  pip CLBLM_X15Y48 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X15Y48 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X15Y48 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y48 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y54 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X13Y47 WR2MID0 -> IMUX_B30 , 
  pip INT_X14Y47 WS2END1 -> WR2BEG0 , 
  pip INT_X14Y48 WS2MID1 -> IMUX_B19 , 
  pip INT_X15Y48 LOGIC_OUTS17 -> IMUX_B29 , 
  pip INT_X15Y48 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X15Y48 LOGIC_OUTS9 -> WS2BEG1 , 
  pip INT_X16Y48 EN2MID0 -> EL2BEG0 , 
  pip INT_X16Y49 EN2END0 -> NL2BEG1 , 
  pip INT_X16Y51 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X16Y51 NL2END1 -> CTRL3 , 
  pip INT_X16Y51 NL2END1 -> ER2BEG2 , 
  pip INT_X16Y51 NL2END1 -> IMUX_B45 , 
  pip INT_X16Y52 CTRL_BOUNCE_N3 -> IMUX_B19 , 
  pip INT_X18Y48 EL2END0 -> IMUX_B19 , 
  pip INT_X18Y51 ER2END2 -> NL2BEG_S0 , 
  pip INT_X18Y53 NL2MID0 -> ER2BEG1 , 
  pip INT_X18Y54 NL2END0 -> ER2BEG1 , 
  pip INT_X19Y53 ER2MID1 -> IMUX_B15 , 
  pip INT_X20Y54 ER2END1 -> IMUX_B15 , 
  ;
net "in_port_reg_cmp_eq0009" , 
  outpin "led_pwm_mask<1>" C ,
  inpin "in_port_reg<7>" A2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B3 ,
  pip CLBLL_X14Y49 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y52 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y53 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y48 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLL_X19Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y48 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y49 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y54 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WL5B_B2 -> INT_BUFS_WL5B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WL5B2 -> INT_BUFS_WL5B_B2 , 
  pip INT_X13Y48 WN2MID2 -> IMUX_B28 , 
  pip INT_X14Y48 WL5END2 -> NR2BEG1 , 
  pip INT_X14Y48 WL5END2 -> WN2BEG2 , 
  pip INT_X14Y49 NR2MID1 -> IMUX_B15 , 
  pip INT_X15Y47 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y47 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X15Y47 WS2END2 -> BYP2 , 
  pip INT_X16Y48 WL5MID2 -> NR5BEG1 , 
  pip INT_X16Y48 WL5MID2 -> WS2BEG2 , 
  pip INT_X16Y51 NR5MID1 -> NW2BEG1 , 
  pip INT_X16Y52 NW2MID1 -> IMUX_B39 , 
  pip INT_X16Y53 NR5END1 -> WL2BEG2 , 
  pip INT_X16Y53 WL2BEG2 -> IMUX_B16 , 
  pip INT_X18Y49 WN2END1 -> IMUX_B13 , 
  pip INT_X19Y48 LOGIC_OUTS14 -> NR5BEG0 , 
  pip INT_X19Y48 LOGIC_OUTS14 -> WL5BEG2 , 
  pip INT_X19Y48 LOGIC_OUTS14 -> WN2BEG1 , 
  pip INT_X19Y53 NR5END0 -> NE2BEG0 , 
  pip INT_X19Y53 NR5END0 -> WL2BEG1 , 
  pip INT_X19Y53 WL2BEG1 -> IMUX_B26 , 
  pip INT_X20Y54 NE2END0 -> IMUX_B25 , 
  ;
net "in_port_reg_cmp_eq0010" , 
  outpin "N71" B ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D5 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A6 ,
  pip CLBLM_X13Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y47 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X18Y48 SITE_IMUX_B33 -> M_C5 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_X13Y47 WR2END0 -> IMUX_B24 , 
  pip INT_X15Y46 SW2MID1 -> IMUX_B21 , 
  pip INT_X15Y47 LOGIC_OUTS9 -> ER2BEG1 , 
  pip INT_X15Y47 LOGIC_OUTS9 -> SW2BEG1 , 
  pip INT_X15Y47 LOGIC_OUTS9 -> WR2BEG0 , 
  pip INT_X17Y47 ER2END1 -> EN2BEG1 , 
  pip INT_X18Y48 EN2END1 -> IMUX_B33 , 
  ;
net "in_port_reg_cmp_eq0011" , 
  outpin "N443" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D1 ,
  pip CLBLL_X14Y48 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y51 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N443" A -> AMUX
  pip CLBLL_X14Y51 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X14Y51 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X16Y51 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y52 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X18Y48 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y53 SITE_IMUX_B31 -> M_C2 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_EN2BEG0 -> INT_BUFS_EN2BEG_B0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_EN2BEG_B0 -> INT_BUFS_EN2BEG0 , 
  pip INT_X13Y46 WR2MID0 -> IMUX_B18 , 
  pip INT_X14Y46 SL5END1 -> WR2BEG0 , 
  pip INT_X14Y48 SL2END2 -> IMUX_B28 , 
  pip INT_X14Y48 SL2END2 -> SE2BEG2 , 
  pip INT_X14Y51 LOGIC_OUTS16 -> SL5BEG1 , 
  pip INT_X14Y51 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X14Y51 LOGIC_OUTS8 -> EN5BEG0 , 
  pip INT_X14Y51 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X15Y47 SE2END2 -> IMUX_B17 , 
  pip INT_X15Y51 EL2MID0 -> EN2BEG0 , 
  pip INT_X16Y51 EL2END0 -> IMUX_B1 , 
  pip INT_X16Y52 EN2END0 -> IMUX_B25 , 
  pip INT_X17Y53 EN5END0 -> EN2BEG0 , 
  pip INT_X18Y48 SW2MID2 -> IMUX_B17 , 
  pip INT_X18Y49 SL2END2 -> SW2BEG2 , 
  pip INT_X18Y52 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X18Y53 EN2MID0 -> EL2BEG0 , 
  pip INT_X18Y53 EN2MID0 -> SE2BEG0 , 
  pip INT_X19Y52 SE2END0 -> IMUX_B31 , 
  pip INT_X20Y53 EL2END0 -> IMUX_B31 , 
  ;
net "in_port_reg_cmp_eq0012" , 
  outpin "in_port_reg_cmp_eq0012" C ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B5 ,
  pip CLBLL_X14Y48 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y48 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X18Y48 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X13Y47 SL2MID1 -> IMUX_B14 , 
  pip INT_X13Y48 WL2END2 -> SL2BEG1 , 
  pip INT_X14Y48 WL2MID2 -> IMUX_B34 , 
  pip INT_X15Y46 SR2END1 -> IMUX_B14 , 
  pip INT_X15Y48 LOGIC_OUTS10 -> ER2BEG2 , 
  pip INT_X15Y48 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X15Y48 LOGIC_OUTS10 -> WL2BEG2 , 
  pip INT_X16Y48 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X16Y51 NL2END0 -> IMUX_B7 , 
  pip INT_X16Y51 NL2END0 -> NW2BEG0 , 
  pip INT_X16Y52 NW2MID0 -> IMUX_B31 , 
  pip INT_X17Y48 ER2END2 -> ES2BEG2 , 
  pip INT_X18Y48 ES2MID2 -> IMUX_B29 , 
  ;
net "in_port_reg_cmp_eq0013" , 
  outpin "N77" C ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C6 ,
  pip CLBLL_X14Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y49 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X14Y47 SW2MID2 -> IMUX_B35 , 
  pip INT_X14Y48 WS2END2 -> SW2BEG2 , 
  pip INT_X15Y49 LOGIC_OUTS10 -> EN2BEG1 , 
  pip INT_X15Y49 LOGIC_OUTS10 -> WS2BEG2 , 
  pip INT_X16Y50 EN2END1 -> IMUX_B9 , 
  pip INT_X16Y50 EN2END1 -> NL2BEG2 , 
  pip INT_X16Y51 NL2MID2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0014" , 
  outpin "in_port_reg_cmp_eq0014" C ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A3 ,
  pip CLBLM_X13Y46 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X13Y46 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X13Y46 LOGIC_OUTS10 -> IMUX_B27 , 
  ;
net "in_port_reg_cmp_eq0016" , 
  outpin "processor/processor/shift_result<7>" B ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B5 ,
  pip CLBLM_X15Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y45 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "processor/processor/shift_result<7>" B -> BMUX
  pip CLBLM_X18Y45 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X18Y45 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X18Y47 SITE_IMUX_B30 -> M_C1 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_X15Y45 WN2MID1 -> IMUX_B14 , 
  pip INT_X16Y45 WL2END1 -> WN2BEG1 , 
  pip INT_X18Y45 LOGIC_OUTS17 -> NE2BEG2 , 
  pip INT_X18Y45 LOGIC_OUTS9 -> WL2BEG1 , 
  pip INT_X18Y46 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X18Y47 NE2MID_N2 -> IMUX_B30 , 
  ;
net "in_port_reg_cmp_eq0019" , 
  outpin "in_port_reg_cmp_eq0019" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B6 ,
  pip CLBLL_X14Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y46 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "in_port_reg_cmp_eq0019" C -> CMUX
  pip CLBLL_X16Y46 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X16Y46 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X16Y49 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y50 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y50 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X18Y46 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y51 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EL2MID2 -> INT_BUFS_EL2MID_B2 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_NE2MID1 -> INT_BUFS_NE2MID_B1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EL2MID_B2 -> INT_BUFS_EL2MID2 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_NE2MID_B1 -> INT_BUFS_NE2MID1 , 
  pip INT_X14Y46 WL2END0 -> IMUX_B12 , 
  pip INT_X16Y45 LOGIC_OUTS_S18 -> WL2BEG_S0 , 
  pip INT_X16Y46 LOGIC_OUTS10 -> EL2BEG2 , 
  pip INT_X16Y46 LOGIC_OUTS10 -> NR2BEG1 , 
  pip INT_X16Y48 NR2END1 -> NE2BEG1 , 
  pip INT_X16Y49 NE2MID1 -> IMUX_B40 , 
  pip INT_X16Y49 NE2MID1 -> NW2BEG1 , 
  pip INT_X16Y50 NW2MID1 -> IMUX_B15 , 
  pip INT_X17Y49 NE2END1 -> NE2BEG1 , 
  pip INT_X18Y46 EL2END2 -> IMUX_B17 , 
  pip INT_X18Y50 NE2END1 -> ER2BEG2 , 
  pip INT_X18Y50 NE2END1 -> NE2BEG1 , 
  pip INT_X19Y50 ER2MID2 -> IMUX_B35 , 
  pip INT_X19Y51 NE2END1 -> ER2BEG2 , 
  pip INT_X20Y51 ER2MID2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0020" , 
  outpin "N75" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B4 ,
  pip CLBLL_X14Y46 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y45 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X16Y49 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y50 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y51 SITE_IMUX_B17 -> M_B1 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X14Y45 WR2END1 -> NR2BEG0 , 
  pip INT_X14Y46 NR2MID0 -> IMUX_B13 , 
  pip INT_X16Y45 LOGIC_OUTS10 -> NR5BEG1 , 
  pip INT_X16Y45 LOGIC_OUTS10 -> WR2BEG1 , 
  pip INT_X16Y48 NR5MID1 -> NW2BEG1 , 
  pip INT_X16Y49 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X16Y49 CTRL_BOUNCE2 -> IMUX_B36 , 
  pip INT_X16Y49 NW2MID1 -> CTRL2 , 
  pip INT_X16Y50 NR5END1 -> NE2BEG1 , 
  pip INT_X16Y50 NR5END1 -> WL2BEG2 , 
  pip INT_X16Y50 WL2BEG2 -> IMUX_B16 , 
  pip INT_X17Y51 NE2END1 -> ER2BEG2 , 
  pip INT_X19Y50 SR2MID2 -> IMUX_B16 , 
  pip INT_X19Y51 ER2END2 -> ES2BEG2 , 
  pip INT_X19Y51 ER2END2 -> SR2BEG2 , 
  pip INT_X20Y51 ES2MID2 -> IMUX_B17 , 
  ;
net "in_port_reg_cmp_eq0021" , 
  outpin "in_port_reg_cmp_eq0033" B ,
  inpin "in_port_reg_cmp_eq0033" C3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B5 ,
  pip CLBLL_X14Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y49 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y50 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X15Y46 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_X14Y46 WN2MID1 -> IMUX_B14 , 
  pip INT_X15Y45 SW2MID1 -> IMUX_B15 , 
  pip INT_X15Y46 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X15Y46 LOGIC_OUTS9 -> IMUX_B8 , 
  pip INT_X15Y46 LOGIC_OUTS9 -> NL2BEG1 , 
  pip INT_X15Y46 LOGIC_OUTS9 -> SW2BEG1 , 
  pip INT_X15Y46 LOGIC_OUTS9 -> WN2BEG1 , 
  pip INT_X15Y48 NL2END1 -> NE2BEG1 , 
  pip INT_X16Y46 EN2MID0 -> EL2BEG0 , 
  pip INT_X16Y49 NE2END1 -> IMUX_B39 , 
  pip INT_X16Y49 NE2END1 -> NL2BEG2 , 
  pip INT_X16Y50 NL2MID2 -> IMUX_B17 , 
  pip INT_X18Y46 EL2END0 -> IMUX_B13 , 
  ;
net "in_port_reg_cmp_eq0022" , 
  outpin "processor/processor/logical_result<7>" C ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B6 ,
  inpin "processor/processor/logical_result<7>" D5 ,
  pip CLBLM_X18Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y46 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X20Y46 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X18Y46 WR2END0 -> IMUX_B12 , 
  pip INT_X20Y46 LOGIC_OUTS14 -> IMUX_B21 , 
  pip INT_X20Y46 LOGIC_OUTS14 -> WR2BEG0 , 
  ;
net "in_port_reg_cmp_eq0023" , 
  outpin "ps2_int_edge_not0001" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B6 ,
  inpin "ps2_int_edge_not0001" B6 ,
  pip CLBLL_X19Y50 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y51 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "ps2_int_edge_not0001" A -> AMUX
  pip CLBLM_X20Y51 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y51 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X20Y51 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X19Y50 SW2END0 -> IMUX_B12 , 
  pip INT_X20Y51 LOGIC_OUTS16 -> IMUX_B15 , 
  pip INT_X20Y51 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X20Y51 LOGIC_OUTS8 -> SW2BEG0 , 
  ;
net "in_port_reg_cmp_eq0024" , 
  outpin "ps2_int_edge_not0001" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B3 ,
  inpin "ps2_int_edge_not0001" D5 ,
  pip CLBLL_X19Y50 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y51 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "ps2_int_edge_not0001" C -> CMUX
  pip CLBLM_X20Y51 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X20Y51 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X20Y51 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y51 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X19Y50 WS2MID2 -> IMUX_B15 , 
  pip INT_X20Y50 SE2MID2 -> WS2BEG2 , 
  pip INT_X20Y51 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X20Y51 LOGIC_OUTS10 -> SE2BEG2 , 
  pip INT_X20Y51 LOGIC_OUTS18 -> IMUX_B12 , 
  ;
net "in_port_reg_cmp_eq0025" , 
  outpin "ps2_int_mask_not0001" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C2 ,
  inpin "ps2_int_mask_not0001" B6 ,
  pip CLBLL_X19Y50 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y51 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y52 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y52 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X19Y50 SW2MID0 -> IMUX_B31 , 
  pip INT_X19Y51 SW2END0 -> SW2BEG0 , 
  pip INT_X20Y51 SW2MID0 -> IMUX_B31 , 
  pip INT_X20Y52 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X20Y52 LOGIC_OUTS8 -> SW2BEG0 , 
  ;
net "in_port_reg_cmp_eq0026" , 
  outpin "ps2_int_mask_not0001" C ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C3 ,
  inpin "ps2_int_mask_not0001" D5 ,
  pip CLBLL_X19Y50 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y52 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "ps2_int_mask_not0001" C -> CMUX
  pip CLBLM_X20Y52 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X20Y52 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X20Y52 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X19Y50 SL2MID1 -> IMUX_B32 , 
  pip INT_X19Y51 SW2END2 -> SL2BEG1 , 
  pip INT_X20Y51 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y51 FAN_BOUNCE1 -> IMUX_B33 , 
  pip INT_X20Y51 SE2MID0 -> FAN1 , 
  pip INT_X20Y52 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X20Y52 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X20Y52 LOGIC_OUTS18 -> SE2BEG0 , 
  ;
net "in_port_reg_cmp_eq0028" , 
  outpin "N22" A ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B4 ,
  pip CLBLL_X19Y45 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y45 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_X15Y45 WS2MID1 -> IMUX_B13 , 
  pip INT_X16Y45 WN2MID1 -> WS2BEG1 , 
  pip INT_X17Y45 WL2END1 -> WN2BEG1 , 
  pip INT_X19Y45 LOGIC_OUTS8 -> WL2BEG1 , 
  ;
net "in_port_reg_cmp_eq0031" , 
  outpin "in_port_reg_cmp_eq0014" A ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A6 ,
  pip CLBLM_X13Y46 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y46 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X13Y46 LOGIC_OUTS8 -> IMUX_B24 , 
  ;
net "in_port_reg_cmp_eq0033" , 
  outpin "in_port_reg_cmp_eq0033" D ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B1 ,
  pip CLBLM_X15Y46 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X15Y46 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X15Y46 LOGIC_OUTS11 -> IMUX_B17 , 
  ;
net "in_port_reg_cmp_eq0034" , 
  outpin "N72" C ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C4 ,
  pip CLBLL_X14Y47 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y47 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLL_X16Y50 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X16Y51 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y47 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X14Y47 WL2END2 -> IMUX_B34 , 
  pip INT_X16Y47 LOGIC_OUTS14 -> ER2BEG2 , 
  pip INT_X16Y47 LOGIC_OUTS14 -> NL2BEG2 , 
  pip INT_X16Y47 LOGIC_OUTS14 -> WL2BEG2 , 
  pip INT_X16Y49 NL2END2 -> NE2BEG2 , 
  pip INT_X16Y49 NL2END2 -> WL2BEG_S0 , 
  pip INT_X16Y50 NE2MID2 -> WL2BEG_S0 , 
  pip INT_X16Y50 WL2BEG0 -> IMUX_B6 , 
  pip INT_X16Y51 WL2BEG0 -> IMUX_B30 , 
  pip INT_X18Y47 ER2END2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0035" , 
  outpin "edges_detected<11>" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A2 ,
  pip CLBLL_X14Y47 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y47 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y50 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B31 -> M_C2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_X13Y46 WN2MID2 -> IMUX_B28 , 
  pip INT_X14Y46 WR2END2 -> NR2BEG1 , 
  pip INT_X14Y46 WR2END2 -> WN2BEG2 , 
  pip INT_X14Y47 NR2MID1 -> IMUX_B33 , 
  pip INT_X16Y47 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X16Y47 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X16Y47 LOGIC_OUTS8 -> WR2BEG_N2 , 
  pip INT_X16Y49 NL2END1 -> NE2BEG1 , 
  pip INT_X16Y50 NE2MID1 -> IMUX_B10 , 
  pip INT_X16Y50 NE2MID1 -> NW2BEG1 , 
  pip INT_X16Y51 NW2MID1 -> IMUX_B33 , 
  pip INT_X18Y47 EL2END0 -> IMUX_B31 , 
  ;
net "in_port_reg_cmp_eq0037" , 
  outpin "in_port_reg_cmp_eq0012" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A3 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D4 ,
  pip CLBLL_X14Y48 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y51 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y52 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y46 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y48 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y48 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ES2BEG1 -> INT_BUFS_ES2BEG_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ES2BEG_B1 -> INT_BUFS_ES2BEG1 , 
  pip INT_X13Y46 WR2MID2 -> IMUX_B22 , 
  pip INT_X14Y47 WS2END0 -> WR2BEG_N2 , 
  pip INT_X14Y48 WN2END_S0 -> IMUX_B29 , 
  pip INT_X14Y49 WN2END0 -> NR2BEG_N2 , 
  pip INT_X14Y50 NR2END2 -> ER2BEG_S0 , 
  pip INT_X15Y46 SR2END0 -> IMUX_B12 , 
  pip INT_X15Y48 LOGIC_OUTS8 -> ER2BEG1 , 
  pip INT_X15Y48 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X15Y48 LOGIC_OUTS8 -> SR2BEG0 , 
  pip INT_X15Y48 LOGIC_OUTS8 -> WN2BEG0 , 
  pip INT_X15Y48 LOGIC_OUTS8 -> WS2BEG0 , 
  pip INT_X16Y51 ER2END0 -> SR2BEG0 , 
  pip INT_X16Y51 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y51 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X16Y51 SR2BEG0 -> FAN1 , 
  pip INT_X16Y52 WL2MID2 -> IMUX_B28 , 
  pip INT_X17Y48 ER2END1 -> ES2BEG1 , 
  pip INT_X17Y51 NE5END0 -> NL2BEG1 , 
  pip INT_X17Y52 NL2MID1 -> WL2BEG2 , 
  pip INT_X18Y48 ES2MID1 -> IMUX_B27 , 
  ;
net "in_port_reg_cmp_eq0038" , 
  outpin "N71" C ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D6 ,
  pip CLBLM_X15Y46 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y47 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X15Y46 SW2MID2 -> IMUX_B23 , 
  pip INT_X15Y47 LOGIC_OUTS10 -> SW2BEG2 , 
  ;
net "in_port_reg_cmp_eq0039" , 
  outpin "timers_update_register<0>" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A2 ,
  inpin "timers_update_register<0>" B6 ,
  pip CLBLL_X19Y52 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X13Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y54 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X13Y54 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y53 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_ES5B0 -> INT_BUFS_ES5B_B0 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_ES5B_B0 -> INT_BUFS_ES5B0 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_X13Y47 SE2MID2 -> IMUX_B28 , 
  pip INT_X13Y48 SR5END2 -> SE2BEG2 , 
  pip INT_X13Y53 LOGIC_OUTS_S1_12 -> EN5BEG2 , 
  pip INT_X13Y53 LOGIC_OUTS_S1_12 -> SR5BEG2 , 
  pip INT_X13Y54 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X13Y54 LOGIC_OUTS12 -> SE5BEG0 , 
  pip INT_X14Y47 SE2END2 -> EL2BEG2 , 
  pip INT_X15Y47 EL2MID2 -> IMUX_B29 , 
  pip INT_X15Y51 SE5END0 -> ES5BEG0 , 
  pip INT_X16Y53 EN5MID2 -> SE2BEG2 , 
  pip INT_X17Y52 SE2END2 -> EL2BEG2 , 
  pip INT_X18Y48 SE2MID0 -> IMUX_B12 , 
  pip INT_X18Y49 ES5END0 -> SE2BEG0 , 
  pip INT_X19Y52 EL2END2 -> EN2BEG2 , 
  pip INT_X19Y52 EL2END2 -> IMUX_B35 , 
  pip INT_X20Y53 EN2END2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0040" , 
  outpin "timers_int_status<4>" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B4 ,
  inpin "timers_int_status<3>" A2 ,
  inpin "timers_int_status<3>" B2 ,
  inpin "timers_int_status<3>" C4 ,
  inpin "timers_int_status<3>" D4 ,
  inpin "timers_int_status<4>" B6 ,
  inpin "timers_int_status<4>" C5 ,
  pip CLBLL_X19Y52 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y52 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y52 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y54 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timers_int_status<4>" A -> AMUX
  pip CLBLM_X15Y54 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y54 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y54 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y54 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y48 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y53 SITE_IMUX_B30 -> M_C1 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_EL5B0 -> INT_BUFS_EL5B_B0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_EL5B_B0 -> INT_BUFS_EL5B0 , 
  pip INT_X15Y52 SR2MID2 -> IMUX_B10 , 
  pip INT_X15Y52 SR2MID2 -> IMUX_B4 , 
  pip INT_X15Y52 SR2MID2 -> IMUX_B40 , 
  pip INT_X15Y52 SR2MID2 -> IMUX_B46 , 
  pip INT_X15Y53 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X15Y54 LOGIC_OUTS12 -> EL5BEG0 , 
  pip INT_X15Y54 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X15Y54 LOGIC_OUTS20 -> IMUX_B33 , 
  pip INT_X18Y48 SW2MID0 -> IMUX_B13 , 
  pip INT_X18Y49 SR5END0 -> SW2BEG0 , 
  pip INT_X18Y54 EL5MID0 -> SR5BEG0 , 
  pip INT_X19Y52 SW2END0 -> IMUX_B30 , 
  pip INT_X20Y53 SR2MID0 -> IMUX_B30 , 
  pip INT_X20Y53 SR2MID0 -> SW2BEG0 , 
  pip INT_X20Y54 EL5END0 -> SR2BEG0 , 
  ;
net "in_port_reg_cmp_eq0041" , 
  outpin "timers_int_mask_not0001" A ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A4 ,
  inpin "timers_int_mask_not0001" B6 ,
  pip CLBLL_X14Y48 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y52 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y51 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timers_int_mask_not0001" A -> AMUX
  pip CLBLM_X15Y51 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y51 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y51 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_SE2MID0 -> INT_BUFS_SE2MID_B0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_SE2MID_B0 -> INT_BUFS_SE2MID0 , 
  pip INT_X14Y48 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X14Y48 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X14Y48 SW2END2 -> BYP2 , 
  pip INT_X15Y49 SR2MID2 -> SW2BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS_S12 -> EN2BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X15Y50 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X15Y51 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X15Y51 LOGIC_OUTS20 -> NE2BEG1 , 
  pip INT_X16Y51 EN2END2 -> IMUX_B5 , 
  pip INT_X16Y52 NE2END1 -> IMUX_B27 , 
  pip INT_X17Y49 SR2END0 -> SE2BEG0 , 
  pip INT_X17Y51 ER2END0 -> SR2BEG0 , 
  pip INT_X18Y48 SE2END0 -> IMUX_B25 , 
  ;
net "in_port_reg_cmp_eq0042" , 
  outpin "processor/processor/memory_write" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A5 ,
  inpin "processor/processor/memory_write" B6 ,
  pip CLBLL_X14Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X16Y51 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y49 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/memory_write" A -> AMUX
  pip CLBLM_X15Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y49 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y47 WR2END1 -> IMUX_B26 , 
  pip INT_X14Y48 WS2END0 -> IMUX_B30 , 
  pip INT_X15Y46 SL2END2 -> IMUX_B22 , 
  pip INT_X15Y47 SL2MID2 -> WR2BEG1 , 
  pip INT_X15Y48 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X15Y49 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X15Y49 LOGIC_OUTS12 -> SL2BEG_N2 , 
  pip INT_X15Y49 LOGIC_OUTS12 -> WS2BEG0 , 
  pip INT_X15Y49 LOGIC_OUTS20 -> NW2BEG1 , 
  pip INT_X15Y49 WL2BEG0 -> LH18 , 
  pip INT_X15Y50 NW2MID1 -> EN2BEG1 , 
  pip INT_X16Y51 EN2END1 -> IMUX_B9 , 
  pip INT_X16Y51 EN2END1 -> NE2BEG1 , 
  pip INT_X16Y52 NE2MID1 -> IMUX_B34 , 
  pip INT_X18Y48 SL2MID0 -> IMUX_B30 , 
  pip INT_X18Y49 WR5MID1 -> SL2BEG0 , 
  pip INT_X19Y53 SL2MID0 -> IMUX_B24 , 
  pip INT_X19Y54 WL2END1 -> SL2BEG0 , 
  pip INT_X20Y54 WL2MID1 -> IMUX_B26 , 
  pip INT_X21Y49 LH12 -> NR5BEG0 , 
  pip INT_X21Y49 LH12 -> WR5BEG1 , 
  pip INT_X21Y54 NR5END0 -> WL2BEG1 , 
  ;
net "in_port_reg_cmp_eq0043" , 
  outpin "N331" A ,
  inpin "N331" B6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" A1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" A1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D2 ,
  pip CLBLL_X14Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X16Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y51 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y52 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y46 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X20Y54 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_EL2BEG2 -> INT_BUFS_EL2BEG_B2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_EN2BEG2 -> INT_BUFS_EN2BEG_B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_EL2BEG_B2 -> INT_BUFS_EL2BEG2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_EN2BEG_B2 -> INT_BUFS_EN2BEG2 , 
  pip INT_X13Y46 SW2MID0 -> IMUX_B19 , 
  pip INT_X13Y47 WS5END0 -> SW2BEG0 , 
  pip INT_X14Y48 WR2END2 -> IMUX_B22 , 
  pip INT_X15Y47 WS2END0 -> IMUX_B12 , 
  pip INT_X16Y48 LOGIC_OUTS_S12 -> EN2BEG2 , 
  pip INT_X16Y48 SE2MID0 -> WS2BEG0 , 
  pip INT_X16Y49 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X16Y49 LOGIC_OUTS12 -> NR5BEG_N2 , 
  pip INT_X16Y49 LOGIC_OUTS12 -> SE2BEG0 , 
  pip INT_X16Y49 LOGIC_OUTS12 -> WR2BEG_N2 , 
  pip INT_X16Y49 LOGIC_OUTS12 -> WS5BEG0 , 
  pip INT_X16Y51 ER2BEG_S0 -> IMUX_B47 , 
  pip INT_X16Y51 NR5MID2 -> ER2BEG_S0 , 
  pip INT_X16Y51 NR5MID2 -> NW2BEG2 , 
  pip INT_X16Y52 NW2MID2 -> IMUX_B23 , 
  pip INT_X16Y53 NR5END2 -> NE2BEG2 , 
  pip INT_X17Y48 EN2MID2 -> EL2BEG2 , 
  pip INT_X17Y54 NE2END2 -> EN2BEG2 , 
  pip INT_X18Y48 EL2MID2 -> IMUX_B23 , 
  pip INT_X18Y54 EN2MID2 -> EL2BEG2 , 
  pip INT_X18Y54 EN2MID2 -> SE2BEG2 , 
  pip INT_X19Y53 SE2END2 -> IMUX_B29 , 
  pip INT_X20Y54 EL2END2 -> IMUX_B29 , 
  ;
net "in_port_reg_cmp_eq0044" , 
  outpin "N72" A ,
  inpin "N72" B6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" C6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" C1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" C5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" C6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B4 ,
  pip CLBLL_X14Y48 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y47 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N72" A -> AMUX
  pip CLBLL_X16Y47 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X16Y47 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X16Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y51 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X16Y52 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y47 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y48 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_EN2BEG2 -> INT_BUFS_EN2BEG_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_EN2BEG_B2 -> INT_BUFS_EN2BEG2 , 
  pip INT_X13Y47 WS2MID1 -> IMUX_B13 , 
  pip INT_X14Y47 WR2END1 -> WS2BEG1 , 
  pip INT_X14Y48 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X14Y48 BYP_BOUNCE5 -> IMUX_B35 , 
  pip INT_X14Y48 WN2END1 -> BYP5 , 
  pip INT_X15Y47 WR2MID1 -> IMUX_B14 , 
  pip INT_X15Y47 WR2MID1 -> WN2BEG1 , 
  pip INT_X16Y46 LOGIC_OUTS_S12 -> NE2BEG2 , 
  pip INT_X16Y47 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X16Y47 LOGIC_OUTS20 -> NE5BEG1 , 
  pip INT_X16Y47 LOGIC_OUTS20 -> WR2BEG1 , 
  pip INT_X16Y50 NE5MID1 -> NR2BEG1 , 
  pip INT_X16Y51 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X16Y51 CTRL_BOUNCE2 -> IMUX_B6 , 
  pip INT_X16Y51 NR2MID1 -> CTRL2 , 
  pip INT_X16Y52 NR2END1 -> IMUX_B33 , 
  pip INT_X17Y47 NE2END2 -> EN2BEG2 , 
  pip INT_X18Y48 EN2END2 -> IMUX_B35 , 
  ;
net "in_port_reg_cmp_eq0045" , 
  outpin "processor/RAM_wr_enable_from_proc" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" D1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" D4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" D5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" D6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C3 ,
  inpin "processor/RAM_wr_enable_from_proc" B6 ,
  pip CLBLL_X14Y48 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y51 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X16Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X19Y53 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y47 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y50 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/RAM_wr_enable_from_proc" A -> AMUX
  pip CLBLM_X15Y50 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y50 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y50 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_ES2BEG0 -> INT_BUFS_ES2BEG_B0 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_ES2BEG_B0 -> INT_BUFS_ES2BEG0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_X13Y46 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X13Y46 WR2END2 -> BYP7 , 
  pip INT_X13Y47 BYP_BOUNCE_N7 -> IMUX_B32 , 
  pip INT_X14Y48 EL2BEG2 -> IMUX_B23 , 
  pip INT_X14Y48 SL2MID2 -> EL2BEG2 , 
  pip INT_X14Y50 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X15Y47 SL5MID0 -> WR2BEG_N2 , 
  pip INT_X15Y47 SR2END2 -> IMUX_B28 , 
  pip INT_X15Y49 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X15Y49 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X15Y49 LOGIC_OUTS_S1_12 -> NE5BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X15Y50 LOGIC_OUTS12 -> SL5BEG0 , 
  pip INT_X15Y50 LOGIC_OUTS12 -> WN2BEG0 , 
  pip INT_X15Y50 LOGIC_OUTS20 -> NE2BEG1 , 
  pip INT_X16Y50 ER2MID0 -> EN2BEG0 , 
  pip INT_X16Y50 ER2MID0 -> ES2BEG0 , 
  pip INT_X16Y51 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y51 FAN_BOUNCE5 -> IMUX_B46 , 
  pip INT_X16Y51 NE2END1 -> FAN5 , 
  pip INT_X16Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y52 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X16Y52 WL2MID1 -> FAN3 , 
  pip INT_X17Y49 ES2END0 -> ES2BEG0 , 
  pip INT_X17Y51 EN2END0 -> NE2BEG0 , 
  pip INT_X17Y52 NE2MID0 -> WL2BEG1 , 
  pip INT_X17Y52 NE5END2 -> ER2BEG_S0 , 
  pip INT_X18Y48 ES2END0 -> IMUX_B18 , 
  pip INT_X19Y53 ER2END0 -> EN2BEG0 , 
  pip INT_X19Y53 ER2END0 -> IMUX_B13 , 
  pip INT_X20Y54 EN2END0 -> IMUX_B13 , 
  ;
net "in_port_reg_cmp_eq0046" , 
  outpin "i2c_update_cr" A ,
  inpin "i2c_update_cr" B6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" B2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" B2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" B6 ,
  pip CLBLL_X14Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y53 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y48 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y48 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X20Y54 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR5MID_B0 -> INT_BUFS_WR5MID0 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_WN2MID_B1 -> INT_BUFS_WN2MID1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR5MID0 -> INT_BUFS_WR5MID_B0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_WN2MID1 -> INT_BUFS_WN2MID_B1 , 
  pip INT_X13Y47 SW2END0 -> IMUX_B12 , 
  pip INT_X14Y48 WN5MID0 -> SW2BEG0 , 
  pip INT_X14Y49 WL2END0 -> IMUX_B24 , 
  pip INT_X15Y47 NR2BEG2 -> IMUX_B35 , 
  pip INT_X15Y48 WR5END0 -> NR2BEG_N2 , 
  pip INT_X16Y48 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X16Y52 WN2MID1 -> IMUX_B2 , 
  pip INT_X16Y53 WN2END1 -> IMUX_B25 , 
  pip INT_X17Y48 WR5MID0 -> WN2BEG0 , 
  pip INT_X17Y48 WR5MID0 -> WN5BEG0 , 
  pip INT_X17Y52 WN2END1 -> WN2BEG1 , 
  pip INT_X18Y51 NW5END0 -> WN2BEG1 , 
  pip INT_X19Y53 NW2END1 -> IMUX_B16 , 
  pip INT_X20Y48 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X20Y48 LOGIC_OUTS8 -> NW5BEG0 , 
  pip INT_X20Y48 LOGIC_OUTS8 -> WR5BEG0 , 
  pip INT_X20Y51 NW5MID0 -> NL2BEG1 , 
  pip INT_X20Y52 NL2MID1 -> NW2BEG1 , 
  pip INT_X20Y53 NL2END1 -> NE2BEG1 , 
  pip INT_X20Y54 NE2MID1 -> IMUX_B16 , 
  ;
net "in_port_reg_cmp_eq0047" , 
  outpin "in_port_reg<2>" D ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D5 ,
  pip CLBLL_X14Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y52 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y53 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y50 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X20Y54 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X13Y47 EL2BEG1 -> IMUX_B21 , 
  pip INT_X13Y47 SR5MID1 -> EL2BEG1 , 
  pip INT_X13Y50 LH6 -> EN5BEG1 , 
  pip INT_X13Y50 LH6 -> SR5BEG1 , 
  pip INT_X14Y47 EL2MID1 -> NL2BEG2 , 
  pip INT_X14Y49 NL2END2 -> IMUX_B29 , 
  pip INT_X15Y47 EL2END1 -> IMUX_B21 , 
  pip INT_X16Y52 EN5END1 -> NL2BEG2 , 
  pip INT_X16Y52 NL2BEG2 -> IMUX_B3 , 
  pip INT_X16Y53 NL2MID2 -> IMUX_B29 , 
  pip INT_X18Y49 SL2MID2 -> IMUX_B28 , 
  pip INT_X18Y50 LOGIC_OUTS15 -> ES2BEG2 , 
  pip INT_X18Y51 LOGIC_OUTS_N15 -> SL2BEG_N2 , 
  pip INT_X19Y50 ES2MID2 -> LH0 , 
  pip INT_X19Y50 ES2MID2 -> NE2BEG2 , 
  pip INT_X19Y50 ES2MID2 -> NL2BEG_S0 , 
  pip INT_X19Y53 NL2END0 -> IMUX_B31 , 
  pip INT_X20Y51 NE2END2 -> NL2BEG_S0 , 
  pip INT_X20Y54 NL2END0 -> IMUX_B31 , 
  ;
net "in_port_reg_cmp_eq0048" , 
  outpin "i2c_ctr<3>" A ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D4 ,
  pip CLBLL_X14Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y52 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y53 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y47 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y50 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y54 SITE_IMUX_B32 -> M_C3 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WR5A_B0 -> INT_BUFS_WR5A0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WR5A0 -> INT_BUFS_WR5A_B0 , 
  pip INT_X13Y47 SL2END2 -> IMUX_B22 , 
  pip INT_X13Y50 WR5END0 -> SL2BEG_N2 , 
  pip INT_X14Y49 WS2END0 -> IMUX_B12 , 
  pip INT_X15Y47 SL2END2 -> IMUX_B34 , 
  pip INT_X15Y50 WR5MID0 -> NR2BEG_N2 , 
  pip INT_X15Y50 WR5MID0 -> SL2BEG_N2 , 
  pip INT_X15Y50 WR5MID0 -> WS2BEG0 , 
  pip INT_X15Y51 NR2END2 -> NE2BEG2 , 
  pip INT_X16Y52 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y52 NE2END2 -> FAN7 , 
  pip INT_X16Y52 NE2END2 -> IMUX_B41 , 
  pip INT_X16Y53 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X18Y49 SE2MID0 -> IMUX_B24 , 
  pip INT_X18Y50 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X18Y50 LOGIC_OUTS8 -> SE2BEG0 , 
  pip INT_X18Y50 LOGIC_OUTS8 -> WR5BEG0 , 
  pip INT_X19Y53 SL2END1 -> IMUX_B32 , 
  pip INT_X19Y55 WL2MID2 -> SL2BEG1 , 
  pip INT_X20Y53 NE5END0 -> NE2BEG0 , 
  pip INT_X20Y53 NE5END0 -> NL2BEG1 , 
  pip INT_X20Y54 NE2MID0 -> IMUX_B32 , 
  pip INT_X20Y55 NL2END1 -> WL2BEG2 , 
  ;
net "in_port_reg_cmp_eq0049" , 
  outpin "ext_int_status<8>" A ,
  inpin "ext_int_status<3>" A3 ,
  inpin "ext_int_status<3>" B3 ,
  inpin "ext_int_status<3>" C5 ,
  inpin "ext_int_status<3>" D5 ,
  inpin "ext_int_status<6>" A3 ,
  inpin "ext_int_status<6>" B3 ,
  inpin "ext_int_status<6>" C5 ,
  inpin "ext_int_status<8>" B6 ,
  inpin "in_port_reg<3>" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" C6 ,
  pip CLBLL_X14Y49 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X19Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y48 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "ext_int_status<8>" A -> AMUX
  pip CLBLM_X18Y48 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y48 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X18Y48 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y54 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR5A_B0 -> INT_BUFS_WR5A0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR5A0 -> INT_BUFS_WR5A_B0 , 
  pip INT_X13Y47 NR2BEG2 -> IMUX_B35 , 
  pip INT_X13Y48 NR2MID2 -> ER2BEG_S0 , 
  pip INT_X13Y48 WR5END0 -> NR2BEG_N2 , 
  pip INT_X13Y49 NR2END2 -> NW2BEG2 , 
  pip INT_X13Y50 NW2MID2 -> NE2BEG2 , 
  pip INT_X14Y49 ER2MID0 -> IMUX_B31 , 
  pip INT_X14Y51 NE2END2 -> ER2BEG_S0 , 
  pip INT_X15Y48 SL2BEG_N2 -> IMUX_B24 , 
  pip INT_X15Y48 WR5MID0 -> NR5BEG_N2 , 
  pip INT_X15Y48 WR5MID0 -> SL2BEG_N2 , 
  pip INT_X15Y52 NR5END2 -> NW2BEG2 , 
  pip INT_X15Y53 NW2MID2 -> EN2BEG2 , 
  pip INT_X16Y52 ER2END0 -> IMUX_B7 , 
  pip INT_X16Y53 EN2MID2 -> IMUX_B34 , 
  pip INT_X18Y48 LOGIC_OUTS16 -> SE2BEG1 , 
  pip INT_X18Y48 LOGIC_OUTS8 -> EN5BEG0 , 
  pip INT_X18Y48 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X18Y48 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X18Y48 LOGIC_OUTS8 -> WR5BEG0 , 
  pip INT_X18Y49 NE2MID0 -> IMUX_B14 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B15 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B21 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B27 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B3 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B33 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B39 , 
  pip INT_X19Y47 SE2END1 -> IMUX_B9 , 
  pip INT_X19Y52 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X19Y52 SW2END2 -> BYP7 , 
  pip INT_X19Y53 BYP_BOUNCE_N7 -> IMUX_B20 , 
  pip INT_X20Y53 WN2MID2 -> SW2BEG2 , 
  pip INT_X20Y54 WN2END2 -> IMUX_B21 , 
  pip INT_X21Y50 EN5END0 -> NL2BEG1 , 
  pip INT_X21Y52 NL2END1 -> NE2BEG1 , 
  pip INT_X21Y53 NE2MID1 -> WN2BEG2 , 
  ;
net "in_port_reg_cmp_eq0050" , 
  outpin "ext_int_status<11>" A ,
  inpin "ext_int_status<11>" B5 ,
  inpin "ext_int_status<11>" C5 ,
  inpin "ext_int_status<11>" D1 ,
  inpin "ext_int_status<15>" A4 ,
  inpin "ext_int_status<15>" B4 ,
  inpin "ext_int_status<15>" C2 ,
  inpin "ext_int_status<15>" D2 ,
  inpin "ext_int_status<8>" C6 ,
  inpin "in_port_reg<0>" A2 ,
  inpin "in_port_reg<1>" A2 ,
  inpin "in_port_reg<3>" A4 ,
  inpin "in_port_reg<7>" A6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" C5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" C2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" C3 ,
  pip CLBLL_X14Y49 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X14Y53 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X14Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y53 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y53 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y54 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y48 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y48 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y49 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "ext_int_status<11>" A -> AMUX
  pip CLBLM_X18Y49 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y49 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X18Y49 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y49 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y49 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X20Y55 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WL5A_B1 -> INT_BUFS_WL5A1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WL5A1 -> INT_BUFS_WL5A_B1 , 
  pip INT_X13Y48 SL2MID0 -> EL2BEG0 , 
  pip INT_X13Y48 SL2MID0 -> IMUX_B24 , 
  pip INT_X13Y49 WL5END1 -> SL2BEG0 , 
  pip INT_X14Y49 WN2MID1 -> IMUX_B32 , 
  pip INT_X14Y50 WN2END1 -> NR2BEG0 , 
  pip INT_X14Y52 NR2END0 -> ER2BEG1 , 
  pip INT_X14Y52 NR2END0 -> NW2BEG0 , 
  pip INT_X14Y53 NW2MID0 -> IMUX_B13 , 
  pip INT_X14Y53 NW2MID0 -> IMUX_B19 , 
  pip INT_X14Y53 NW2MID0 -> IMUX_B25 , 
  pip INT_X14Y53 NW2MID0 -> IMUX_B31 , 
  pip INT_X15Y48 EL2END0 -> IMUX_B25 , 
  pip INT_X15Y49 WL5MID1 -> WN2BEG1 , 
  pip INT_X16Y52 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X16Y52 ER2END1 -> CTRL3 , 
  pip INT_X16Y52 ER2END1 -> IMUX_B9 , 
  pip INT_X16Y53 CTRL_BOUNCE_N3 -> IMUX_B31 , 
  pip INT_X18Y48 NR2BEG2 -> IMUX_B11 , 
  pip INT_X18Y49 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y49 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X18Y49 LOGIC_OUTS16 -> IMUX_B9 , 
  pip INT_X18Y49 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X18Y49 LOGIC_OUTS8 -> IMUX_B42 , 
  pip INT_X18Y49 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X18Y49 LOGIC_OUTS8 -> NR2BEG_N2 , 
  pip INT_X18Y49 LOGIC_OUTS8 -> WL5BEG1 , 
  pip INT_X18Y49 SR2BEG1 -> FAN3 , 
  pip INT_X18Y49 SR2BEG1 -> IMUX_B38 , 
  pip INT_X19Y54 WL2MID2 -> IMUX_B28 , 
  pip INT_X20Y52 NE5END0 -> NL2BEG1 , 
  pip INT_X20Y54 NL2END1 -> NE2BEG1 , 
  pip INT_X20Y54 NL2END1 -> WL2BEG2 , 
  pip INT_X20Y55 NE2MID1 -> IMUX_B28 , 
  ;
net "in_port_reg_cmp_eq0051" , 
  outpin "N495" B ,
  inpin "in_port_reg<7>" B2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" D6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" D6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" C1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B2 ,
  pip CLBLL_X14Y49 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y53 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y53 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y48 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y51 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "N495" B -> BMUX
  pip CLBLM_X15Y51 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X15Y51 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X18Y49 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y54 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_EN2BEG0 -> INT_BUFS_EN2BEG_B0 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_EN2BEG_B0 -> INT_BUFS_EN2BEG0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X13Y48 WR2END2 -> IMUX_B16 , 
  pip INT_X14Y49 WR2MID2 -> IMUX_B16 , 
  pip INT_X15Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y47 FAN_BOUNCE5 -> IMUX_B22 , 
  pip INT_X15Y47 SW2MID1 -> FAN5 , 
  pip INT_X15Y48 SL5MID1 -> SW2BEG1 , 
  pip INT_X15Y49 SR2END0 -> EL2BEG0 , 
  pip INT_X15Y49 SR2END0 -> WR2BEG_N2 , 
  pip INT_X15Y50 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X15Y51 LOGIC_OUTS17 -> ER2BEG_S0 , 
  pip INT_X15Y51 LOGIC_OUTS17 -> NW2BEG2 , 
  pip INT_X15Y51 LOGIC_OUTS9 -> SL5BEG1 , 
  pip INT_X15Y51 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X15Y52 NW2MID2 -> NE2BEG2 , 
  pip INT_X16Y52 ER2MID0 -> IMUX_B37 , 
  pip INT_X16Y53 NE2END2 -> IMUX_B17 , 
  pip INT_X17Y49 EL2END0 -> EN2BEG0 , 
  pip INT_X17Y52 ER2END0 -> NL2BEG1 , 
  pip INT_X17Y53 NL2MID1 -> ER2BEG2 , 
  pip INT_X18Y49 EN2MID0 -> IMUX_B30 , 
  pip INT_X19Y53 ER2END2 -> EN2BEG2 , 
  pip INT_X19Y53 ER2END2 -> IMUX_B23 , 
  pip INT_X20Y54 EN2END2 -> IMUX_B23 , 
  ;
net "in_port_reg_cmp_eq0052" , 
  outpin "in_port_reg<4>" C ,
  inpin "in_port_reg<0>" A1 ,
  inpin "in_port_reg<1>" A3 ,
  inpin "in_port_reg<3>" B3 ,
  inpin "in_port_reg<7>" A3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" B1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D5 ,
  pip CLBLL_X14Y49 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y53 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "in_port_reg<4>" C -> CMUX
  pip CLBLL_X16Y53 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X16Y53 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X16Y53 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X19Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y48 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y48 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y55 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_EL2MID2 -> INT_BUFS_EL2MID_B2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_EL2MID_B2 -> INT_BUFS_EL2MID2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_X13Y48 SW2MID1 -> EL2BEG1 , 
  pip INT_X13Y48 SW2MID1 -> IMUX_B27 , 
  pip INT_X13Y49 SL2END1 -> SW2BEG1 , 
  pip INT_X13Y50 SL2MID1 -> SE2BEG1 , 
  pip INT_X13Y51 WS5END2 -> SL2BEG1 , 
  pip INT_X14Y49 SE2END1 -> IMUX_B21 , 
  pip INT_X15Y48 EL2END1 -> IMUX_B15 , 
  pip INT_X16Y49 SR5MID2 -> EL2BEG2 , 
  pip INT_X16Y52 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X16Y52 SW2MID2 -> IMUX_B47 , 
  pip INT_X16Y53 LOGIC_OUTS10 -> NE2BEG1 , 
  pip INT_X16Y53 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X16Y53 LOGIC_OUTS10 -> WS5BEG2 , 
  pip INT_X16Y53 LOGIC_OUTS18 -> IMUX_B18 , 
  pip INT_X17Y54 NE2END1 -> EN2BEG1 , 
  pip INT_X18Y49 EL2END2 -> IMUX_B17 , 
  pip INT_X18Y54 EN2MID1 -> ES2BEG1 , 
  pip INT_X18Y55 EN2END1 -> ER2BEG2 , 
  pip INT_X19Y54 ES2MID1 -> IMUX_B27 , 
  pip INT_X20Y55 ER2END2 -> IMUX_B29 , 
  ;
net "in_port_reg_cmp_eq0053" , 
  outpin "int_mask<7>" A ,
  inpin "in_port_reg<0>" B6 ,
  inpin "in_port_reg<1>" B6 ,
  inpin "in_port_reg<3>" C1 ,
  inpin "in_port_reg<4>" A6 ,
  inpin "in_port_reg<5>" A6 ,
  inpin "in_port_reg<6>" A2 ,
  inpin "in_port_reg<7>" C5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D2 ,
  pip CLBLL_X14Y50 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y54 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y54 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y48 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y55 SITE_IMUX_B12 -> M_B6 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_X13Y47 WR2MID2 -> NR2BEG1 , 
  pip INT_X13Y48 NR2MID1 -> IMUX_B33 , 
  pip INT_X14Y48 SW5END0 -> WR2BEG_N2 , 
  pip INT_X14Y50 WR2END2 -> IMUX_B28 , 
  pip INT_X15Y48 SW2END0 -> IMUX_B30 , 
  pip INT_X16Y49 SL5END0 -> EL2BEG0 , 
  pip INT_X16Y49 SL5END0 -> SW2BEG0 , 
  pip INT_X16Y51 SL5MID0 -> SW5BEG0 , 
  pip INT_X16Y51 SL5MID0 -> WR2BEG_N2 , 
  pip INT_X16Y53 SE2MID0 -> IMUX_B0 , 
  pip INT_X16Y54 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X16Y54 LOGIC_OUTS8 -> IMUX_B24 , 
  pip INT_X16Y54 LOGIC_OUTS8 -> SE2BEG0 , 
  pip INT_X16Y54 LOGIC_OUTS8 -> SL5BEG0 , 
  pip INT_X18Y49 EL2END0 -> IMUX_B19 , 
  pip INT_X18Y54 EL2END0 -> EN2BEG0 , 
  pip INT_X19Y54 EN2MID0 -> IMUX_B12 , 
  pip INT_X19Y55 EN2END0 -> EN2BEG0 , 
  pip INT_X20Y55 EN2MID0 -> IMUX_B12 , 
  ;
net "in_port_reg_cmp_eq0054" , 
  outpin "int_mask<7>" C ,
  inpin "in_port_reg<0>" B2 ,
  inpin "in_port_reg<1>" B2 ,
  inpin "in_port_reg<2>" A3 ,
  inpin "in_port_reg<3>" B5 ,
  inpin "in_port_reg<7>" C1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D1 ,
  pip CLBLL_X14Y49 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X16Y52 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X16Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y54 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X19Y54 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y48 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y55 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X13Y48 WS2END0 -> IMUX_B30 , 
  pip INT_X14Y49 WR2END0 -> IMUX_B18 , 
  pip INT_X14Y49 WR2END0 -> WS2BEG0 , 
  pip INT_X15Y48 SW2END1 -> IMUX_B14 , 
  pip INT_X16Y49 SR5END1 -> EL2BEG1 , 
  pip INT_X16Y49 SR5END1 -> SW2BEG1 , 
  pip INT_X16Y49 SR5END1 -> WR2BEG0 , 
  pip INT_X16Y52 SR2END1 -> IMUX_B44 , 
  pip INT_X16Y53 SR2MID1 -> IMUX_B20 , 
  pip INT_X16Y54 LOGIC_OUTS10 -> NE2BEG1 , 
  pip INT_X16Y54 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X16Y54 LOGIC_OUTS10 -> SR5BEG1 , 
  pip INT_X17Y49 EL2MID1 -> EN2BEG1 , 
  pip INT_X17Y55 NE2END1 -> ER2BEG2 , 
  pip INT_X18Y50 EN2END1 -> IMUX_B27 , 
  pip INT_X18Y55 ER2MID2 -> ES2BEG2 , 
  pip INT_X19Y54 ES2END2 -> IMUX_B16 , 
  pip INT_X19Y55 ER2END2 -> EN2BEG2 , 
  pip INT_X20Y55 EN2MID2 -> IMUX_B16 , 
  ;
net "in_port_reg_cmp_eq0055" , 
  outpin "in_port_reg_cmp_eq0055" B ,
  inpin "in_port_reg<0>" C5 ,
  inpin "in_port_reg<1>" C2 ,
  inpin "in_port_reg<3>" D3 ,
  inpin "in_port_reg<4>" B6 ,
  inpin "in_port_reg<5>" B5 ,
  inpin "in_port_reg<6>" B5 ,
  inpin "in_port_reg<7>" B6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D3 ,
  pip CLBLL_X14Y50 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y53 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y54 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y50 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X19Y54 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y55 SITE_IMUX_B33 -> M_C5 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_X13Y48 WR2END0 -> IMUX_B12 , 
  pip INT_X14Y50 WL2END1 -> IMUX_B14 , 
  pip INT_X15Y48 WS2END1 -> IMUX_B20 , 
  pip INT_X15Y48 WS2END1 -> WR2BEG0 , 
  pip INT_X16Y49 WS2END1 -> WS2BEG1 , 
  pip INT_X16Y50 WS2MID1 -> WL2BEG1 , 
  pip INT_X16Y53 SL2MID0 -> IMUX_B36 , 
  pip INT_X16Y54 WS2END1 -> IMUX_B14 , 
  pip INT_X16Y54 WS2END1 -> SL2BEG0 , 
  pip INT_X17Y50 WL2END1 -> WS2BEG1 , 
  pip INT_X17Y55 WL2END1 -> WS2BEG1 , 
  pip INT_X18Y49 WS2END1 -> IMUX_B20 , 
  pip INT_X19Y50 LOGIC_OUTS9 -> NL5BEG0 , 
  pip INT_X19Y50 LOGIC_OUTS9 -> WL2BEG1 , 
  pip INT_X19Y50 LOGIC_OUTS9 -> WS2BEG1 , 
  pip INT_X19Y53 NL5MID0 -> NW2BEG0 , 
  pip INT_X19Y54 NW2MID0 -> IMUX_B31 , 
  pip INT_X19Y55 NL5END0 -> ER2BEG1 , 
  pip INT_X19Y55 NL5END0 -> WL2BEG1 , 
  pip INT_X20Y55 ER2MID1 -> IMUX_B33 , 
  ;
net "in_port_reg_cmp_eq0056" , 
  outpin "RAM_page_not0001" A ,
  inpin "RAM_page_not0001" B6 ,
  inpin "in_port_reg<0>" D2 ,
  inpin "in_port_reg<1>" D4 ,
  inpin "in_port_reg<2>" B1 ,
  pip CLBLL_X19Y54 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y54 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "RAM_page_not0001" A -> AMUX
  pip CLBLM_X15Y54 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y54 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X15Y54 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y50 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y55 SITE_IMUX_B19 -> M_D2 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X15Y54 LOGIC_OUTS16 -> ER2BEG2 , 
  pip INT_X15Y54 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X17Y54 ER2END2 -> ES2BEG2 , 
  pip INT_X18Y50 SW2MID2 -> IMUX_B17 , 
  pip INT_X18Y51 SR2END2 -> SW2BEG2 , 
  pip INT_X18Y53 ES2END2 -> SR2BEG2 , 
  pip INT_X18Y54 ES2MID2 -> EN2BEG2 , 
  pip INT_X18Y54 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X19Y54 EN2MID2 -> IMUX_B22 , 
  pip INT_X20Y55 ER2END0 -> IMUX_B19 , 
  ;
net "in_port_reg_mux0000<0>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<0>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" CIN ,
  pip CLBLM_X20Y53 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<0>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<0>_wg_cy<15>" COUT ,
  inpin "in_port_reg<0>" CIN ,
  pip CLBLM_X20Y54 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<0>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<0>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" CIN ,
  pip CLBLM_X20Y51 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<0>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<0>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" CIN ,
  pip CLBLM_X20Y52 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<1>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<1>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" CIN ,
  pip CLBLL_X19Y52 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<1>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<1>_wg_cy<15>" COUT ,
  inpin "in_port_reg<1>" CIN ,
  pip CLBLL_X19Y53 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<1>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<1>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" CIN ,
  pip CLBLL_X19Y50 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<1>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<1>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" CIN ,
  pip CLBLL_X19Y51 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<2>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<2>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" CIN ,
  pip CLBLM_X18Y48 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<2>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<2>_wg_cy<15>" COUT ,
  inpin "in_port_reg<2>" CIN ,
  pip CLBLM_X18Y49 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<2>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<2>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" CIN ,
  pip CLBLM_X18Y46 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<2>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<2>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" CIN ,
  pip CLBLM_X18Y47 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<3>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<3>_wg_cy<11>" COUT ,
  inpin "in_port_reg<3>" CIN ,
  pip CLBLM_X15Y47 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<3>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<3>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" CIN ,
  pip CLBLM_X15Y45 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<3>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<3>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" CIN ,
  pip CLBLM_X15Y46 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<4>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<4>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" CIN ,
  pip CLBLL_X16Y51 L_COUT -> L_COUT_N , 
  ;
net "in_port_reg_mux0000<4>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<4>_wg_cy<15>" COUT ,
  inpin "in_port_reg<4>" CIN ,
  pip CLBLL_X16Y52 L_COUT -> L_COUT_N , 
  ;
net "in_port_reg_mux0000<4>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<4>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" CIN ,
  pip CLBLL_X16Y49 L_COUT -> L_COUT_N , 
  ;
net "in_port_reg_mux0000<4>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<4>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" CIN ,
  pip CLBLL_X16Y50 L_COUT -> L_COUT_N , 
  ;
net "in_port_reg_mux0000<5>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<5>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" CIN ,
  pip CLBLL_X16Y52 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<5>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<5>_wg_cy<15>" COUT ,
  inpin "in_port_reg<5>" CIN ,
  pip CLBLL_X16Y53 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<5>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<5>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" CIN ,
  pip CLBLL_X16Y50 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<5>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<5>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" CIN ,
  pip CLBLL_X16Y51 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<6>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<6>_wg_cy<11>" COUT ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" CIN ,
  pip CLBLL_X14Y48 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<6>_wg_cy<15>" , 
  outpin "in_port_reg_mux0000<6>_wg_cy<15>" COUT ,
  inpin "in_port_reg<6>" CIN ,
  pip CLBLL_X14Y49 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<6>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<6>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" CIN ,
  pip CLBLL_X14Y46 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<6>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<6>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" CIN ,
  pip CLBLL_X14Y47 LL_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<7>_wg_cy<11>" , 
  outpin "in_port_reg_mux0000<7>_wg_cy<11>" COUT ,
  inpin "in_port_reg<7>" CIN ,
  pip CLBLM_X13Y47 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<7>_wg_cy<3>" , 
  outpin "in_port_reg_mux0000<7>_wg_cy<3>" COUT ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" CIN ,
  pip CLBLM_X13Y45 M_COUT -> M_COUT_N , 
  ;
net "in_port_reg_mux0000<7>_wg_cy<7>" , 
  outpin "in_port_reg_mux0000<7>_wg_cy<7>" COUT ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" CIN ,
  pip CLBLM_X13Y46 M_COUT -> M_COUT_N , 
  ;
net "inst_wbm_picoblaze/N0" , 
  outpin "port_id<7>" A ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" B5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" C3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" D3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" A5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" B5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" C3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" D3 ,
  pip CLBLL_X16Y33 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X19Y41 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_BUFS_L_X17Y35 INT_BUFS_WR2END_B2 -> INT_BUFS_WR2END2 , 
  pip INT_BUFS_R_X18Y35 INT_BUFS_WR2END2 -> INT_BUFS_WR2END_B2 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B14 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B2 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B20 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B32 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B38 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B44 , 
  pip INT_X16Y33 SL2MID1 -> IMUX_B8 , 
  pip INT_X16Y34 WS2END2 -> SL2BEG1 , 
  pip INT_X17Y35 WR2END2 -> WS2BEG2 , 
  pip INT_X19Y36 SL5END0 -> WR2BEG_N2 , 
  pip INT_X19Y41 LOGIC_OUTS12 -> SL5BEG0 , 
  ;
net "inst_wbm_picoblaze/N2" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<3>" A ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" B6 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" C5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" D1 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" A6 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" B3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" C1 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" D5 ,
  pip CLBLL_X16Y33 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbm_picoblaze/pb_in_port_o<3>" A -> AMUX
  pip CLBLL_X16Y33 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X16Y33 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X16Y33 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y33 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y33 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X16Y33 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X16Y33 LOGIC_OUTS12 -> IMUX_B0 , 
  pip INT_X16Y33 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X16Y33 LOGIC_OUTS12 -> IMUX_B18 , 
  pip INT_X16Y33 LOGIC_OUTS12 -> IMUX_B6 , 
  pip INT_X16Y33 LOGIC_OUTS20 -> IMUX_B33 , 
  pip INT_X16Y33 LOGIC_OUTS20 -> IMUX_B39 , 
  pip INT_X16Y33 LOGIC_OUTS20 -> IMUX_B45 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<0>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<0>" CQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C6 ,
  inpin "processor/processor/input_group<0>" B4 ,
  pip CLBLL_X16Y29 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y29 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y44 SITE_IMUX_B13 -> M_B4 , 
  pip INT_BUFS_L_X17Y41 INT_BUFS_EN5A0 -> INT_BUFS_EN5A_B0 , 
  pip INT_BUFS_R_X18Y41 INT_BUFS_EN5A_B0 -> INT_BUFS_EN5A0 , 
  pip INT_X16Y29 EL2BEG2 -> IMUX_B11 , 
  pip INT_X16Y29 EL2BEG2 -> LV0 , 
  pip INT_X16Y29 LOGIC_OUTS2 -> EL2BEG2 , 
  pip INT_X16Y41 LV12 -> EN5BEG0 , 
  pip INT_X19Y43 EN5END0 -> EN2BEG0 , 
  pip INT_X20Y44 EN2END0 -> IMUX_B13 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<1>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<3>" BQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" B4 ,
  inpin "processor/processor/input_group<5>" B4 ,
  pip CLBLL_X16Y33 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y45 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X14Y38 WL2END0 -> LH18 , 
  pip INT_X16Y33 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X16Y33 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X16Y37 NR5END2 -> WL2BEG_S0 , 
  pip INT_X19Y44 NW2END0 -> NW2BEG0 , 
  pip INT_X19Y45 NW2MID0 -> IMUX_B13 , 
  pip INT_X20Y38 LH12 -> NR5BEG0 , 
  pip INT_X20Y43 NR5END0 -> NW2BEG0 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<2>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<3>" CQ ,
  inpin "N430" C2 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" C4 ,
  pip CLBLL_X16Y33 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X16Y33 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y45 SITE_IMUX_B31 -> M_C2 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_X14Y37 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X14Y41 NR5END2 -> NE5BEG2 , 
  pip INT_X16Y33 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X16Y33 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X16Y44 NE5END2 -> ER2BEG_S0 , 
  pip INT_X18Y45 ER2END0 -> IMUX_B31 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<3>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<3>" DQ ,
  inpin "ext_int_mask<7>" B3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" D4 ,
  pip CLBLL_X16Y33 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X16Y33 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B39 -> L_B3 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X16Y33 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X16Y33 LOGIC_OUTS7 -> SE2BEG2 , 
  pip INT_X17Y32 SE2END2 -> LV0 , 
  pip INT_X17Y44 LV12 -> NW5BEG0 , 
  pip INT_X17Y47 NW5MID0 -> ER2BEG1 , 
  pip INT_X18Y47 ER2MID1 -> IMUX_B39 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<4>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<7>" AQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" A4 ,
  inpin "processor/processor/input_group<4>" C2 ,
  pip CLBLL_X16Y33 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y33 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y46 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X16Y33 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X16Y33 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X16Y34 NR2END2 -> LV0 , 
  pip INT_X16Y46 LV12 -> LH18 , 
  pip INT_X19Y46 NR2BEG0 -> IMUX_B7 , 
  pip INT_X19Y46 WS5MID1 -> NR2BEG0 , 
  pip INT_X22Y46 LH12 -> WS5BEG1 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<5>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<7>" BQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" B4 ,
  inpin "processor/processor/input_group<5>" D6 ,
  pip CLBLL_X16Y33 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y33 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X19Y45 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_NE2MID1 -> INT_BUFS_NE2MID_B1 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_NE2MID_B1 -> INT_BUFS_NE2MID1 , 
  pip INT_X16Y33 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X16Y33 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X16Y38 NR5END0 -> NE2BEG0 , 
  pip INT_X17Y39 NE2END0 -> NL2BEG1 , 
  pip INT_X17Y41 NL2END1 -> NE2BEG1 , 
  pip INT_X18Y42 NE2END1 -> NL2BEG2 , 
  pip INT_X18Y44 NL2END2 -> NE2BEG2 , 
  pip INT_X19Y45 NE2END2 -> IMUX_B23 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<6>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<7>" CQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" C4 ,
  inpin "processor/processor/input_group<6>" B3 ,
  pip CLBLL_X16Y33 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y33 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y46 SITE_IMUX_B39 -> L_B3 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X16Y33 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X16Y33 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X16Y38 NR5END1 -> NW5BEG1 , 
  pip INT_X16Y41 NW5MID1 -> NL5BEG1 , 
  pip INT_X16Y46 NL5END1 -> ER2BEG2 , 
  pip INT_X18Y46 ER2END2 -> FAN6 , 
  pip INT_X18Y46 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y46 FAN_BOUNCE6 -> IMUX_B39 , 
  ;
net "inst_wbm_picoblaze/pb_in_port_o<7>" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<7>" DQ ,
  inpin "ext_int_mask<7>" D2 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" D4 ,
  pip CLBLL_X16Y33 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B43 -> L_D2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_SE2MID0 -> INT_BUFS_SE2MID_B0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_SE2MID_B0 -> INT_BUFS_SE2MID0 , 
  pip INT_X16Y33 LOGIC_OUTS3 -> ES2BEG2 , 
  pip INT_X16Y33 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X17Y33 ES2MID2 -> LV0 , 
  pip INT_X17Y48 SR5MID0 -> SE2BEG0 , 
  pip INT_X17Y51 LV18 -> SR5BEG0 , 
  pip INT_X18Y47 SE2END0 -> IMUX_B43 , 
  ;
net "inst_wbm_picoblaze/state_FSM_FFd1" , 
  outpin "inst_wbm_picoblaze/state_FSM_FFd2" AQ ,
  inpin "N126" B3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A1 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A4 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B1 ,
  inpin "inst_wbm_picoblaze/wb_buffer_not0001" A2 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A6 ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A2 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A3 ,
  inpin "port_id<7>" A1 ,
  pip CLBLL_X14Y12 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y17 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y23 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y28 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y28 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y29 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y29 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y41 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y24 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y30 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y30 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X14Y12 SR2END0 -> IMUX_B0 , 
  pip INT_X14Y14 SW2MID0 -> SR2BEG0 , 
  pip INT_X14Y15 SL5END0 -> SW2BEG0 , 
  pip INT_X14Y17 SL2END2 -> IMUX_B28 , 
  pip INT_X14Y20 SW5END0 -> SL2BEG_N2 , 
  pip INT_X14Y20 SW5END0 -> SL5BEG0 , 
  pip INT_X14Y22 WR2END2 -> NR2BEG1 , 
  pip INT_X14Y23 NR2MID1 -> IMUX_B3 , 
  pip INT_X15Y24 WR2MID2 -> IMUX_B28 , 
  pip INT_X16Y23 SR5END0 -> SW5BEG0 , 
  pip INT_X16Y23 SR5END0 -> WR2BEG_N2 , 
  pip INT_X16Y25 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X16Y28 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X16Y28 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X16Y28 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X16Y28 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X16Y28 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X16Y28 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X16Y29 NL2MID1 -> IMUX_B15 , 
  pip INT_X16Y29 NL2MID1 -> IMUX_B9 , 
  pip INT_X16Y30 NL2END1 -> ER2BEG2 , 
  pip INT_X16Y30 NL2END1 -> NW2BEG1 , 
  pip INT_X16Y31 NW2MID1 -> NL2BEG2 , 
  pip INT_X16Y33 NL2END2 -> IMUX_B29 , 
  pip INT_X18Y30 ER2END2 -> LV0 , 
  pip INT_X18Y36 LV6 -> NR5BEG1 , 
  pip INT_X18Y41 NR5END1 -> ER2BEG2 , 
  pip INT_X19Y41 ER2MID2 -> IMUX_B29 , 
  ;
net "inst_wbm_picoblaze/state_FSM_FFd2" , 
  outpin "inst_wbm_picoblaze/state_FSM_FFd2" BQ ,
  inpin "N126" B5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A3 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A6 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B6 ,
  inpin "inst_wbm_picoblaze/wb_buffer_not0001" A6 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A3 ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A1 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A4 ,
  inpin "port_id<7>" A3 ,
  pip CLBLL_X14Y12 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X14Y17 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X14Y23 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y28 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y28 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y28 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y29 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y29 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X16Y33 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y41 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y24 SITE_IMUX_B24 -> M_A6 , 
  pip INT_BUFS_L_X17Y41 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y41 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X14Y12 SW2MID1 -> IMUX_B3 , 
  pip INT_X14Y13 SL2END1 -> SW2BEG1 , 
  pip INT_X14Y15 SE2MID2 -> SL2BEG1 , 
  pip INT_X14Y16 SL2END2 -> SE2BEG2 , 
  pip INT_X14Y17 EL2BEG2 -> IMUX_B29 , 
  pip INT_X14Y17 SL2MID2 -> EL2BEG2 , 
  pip INT_X14Y19 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X14Y20 SL5END0 -> SE2BEG0 , 
  pip INT_X14Y23 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X14Y23 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X14Y23 SL2MID2 -> BYP2 , 
  pip INT_X14Y25 SW5END0 -> SL2BEG_N2 , 
  pip INT_X14Y25 SW5END0 -> SL5BEG0 , 
  pip INT_X14Y31 NW5END0 -> NW5BEG0 , 
  pip INT_X14Y34 NW5MID0 -> EN5BEG0 , 
  pip INT_X15Y24 SW2END0 -> IMUX_B24 , 
  pip INT_X16Y25 SE2MID0 -> SW2BEG0 , 
  pip INT_X16Y26 SR2END0 -> SE2BEG0 , 
  pip INT_X16Y28 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X16Y28 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X16Y28 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X16Y28 LOGIC_OUTS5 -> SW5BEG0 , 
  pip INT_X16Y28 SR2BEG0 -> IMUX_B12 , 
  pip INT_X16Y28 SR2BEG0 -> IMUX_B24 , 
  pip INT_X16Y29 NE2MID0 -> IMUX_B14 , 
  pip INT_X16Y29 NE2MID0 -> IMUX_B8 , 
  pip INT_X16Y31 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y33 NL2END1 -> IMUX_B27 , 
  pip INT_X17Y36 EN5END0 -> NL5BEG0 , 
  pip INT_X17Y41 NL5END0 -> ER2BEG1 , 
  pip INT_X19Y41 ER2END1 -> IMUX_B27 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<0>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<3>" AQ ,
  inpin "N126" B4 ,
  pip CLBLL_X16Y29 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y23 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X15Y23 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X15Y28 NR5END0 -> NE2BEG0 , 
  pip INT_X16Y29 NE2END0 -> IMUX_B13 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<1>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<3>" BQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" B3 ,
  pip CLBLL_X16Y33 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y23 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X15Y23 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X15Y27 NR5END2 -> NW5BEG2 , 
  pip INT_X15Y30 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X15Y33 NL2END0 -> ER2BEG1 , 
  pip INT_X16Y33 ER2MID1 -> IMUX_B15 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<2>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<3>" CQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" C2 ,
  pip CLBLL_X16Y33 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y23 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X15Y23 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X15Y28 NL5END2 -> NW2BEG2 , 
  pip INT_X15Y29 NW2MID2 -> NE2BEG2 , 
  pip INT_X16Y30 NE2END2 -> NL2BEG_S0 , 
  pip INT_X16Y33 NL2END0 -> IMUX_B31 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<3>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<3>" DQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" D6 ,
  pip CLBLL_X16Y33 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y23 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X15Y23 LOGIC_OUTS7 -> NL5BEG1 , 
  pip INT_X15Y28 NL5END1 -> NW5BEG1 , 
  pip INT_X15Y31 NW5MID1 -> NL2BEG2 , 
  pip INT_X15Y32 NL2MID2 -> NE2BEG2 , 
  pip INT_X16Y33 NE2END2 -> IMUX_B23 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<4>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<7>" AQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" A1 ,
  pip CLBLL_X16Y33 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y23 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X15Y23 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X15Y28 NL5END0 -> NW5BEG0 , 
  pip INT_X15Y31 NW5MID0 -> NL2BEG1 , 
  pip INT_X15Y33 NL2END1 -> ER2BEG2 , 
  pip INT_X16Y33 ER2MID2 -> IMUX_B5 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<5>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<7>" BQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" B2 ,
  pip CLBLL_X16Y33 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y23 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X15Y23 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X16Y33 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y33 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X16Y33 NW2END0 -> FAN3 , 
  pip INT_X17Y26 NE5END0 -> NL5BEG0 , 
  pip INT_X17Y31 NL5END0 -> NE2BEG0 , 
  pip INT_X17Y32 NE2MID0 -> NW2BEG0 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<6>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<7>" CQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" C5 ,
  pip CLBLL_X16Y33 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y23 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X15Y23 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X15Y28 NR5END1 -> NE5BEG1 , 
  pip INT_X15Y31 NE5MID1 -> NR2BEG1 , 
  pip INT_X15Y32 NR2MID1 -> NE2BEG1 , 
  pip INT_X16Y33 NE2END1 -> IMUX_B9 , 
  ;
net "inst_wbm_picoblaze/wb_buffer<7>" , 
  outpin "inst_wbm_picoblaze/wb_buffer<7>" DQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<7>" D1 ,
  pip CLBLL_X16Y33 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y23 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X15Y23 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X16Y33 NW2END_N2 -> IMUX_B42 , 
  pip INT_X17Y26 NE5END2 -> NL5BEG2 , 
  pip INT_X17Y31 NL5END2 -> NW2BEG2 , 
  ;
net "inst_wbm_picoblaze/wb_buffer_not0001" , 
  outpin "inst_wbm_picoblaze/wb_buffer_not0001" A ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" CE ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" CE ,
  pip CLBLM_X15Y23 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X15Y23 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y24 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbm_picoblaze/wb_buffer_not0001" A -> AMUX
  pip CLBLM_X15Y24 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X15Y23 CTRL0 -> CTRL_B0 , 
  pip INT_X15Y23 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y23 SR2MID1 -> CTRL0 , 
  pip INT_X15Y23 SR2MID1 -> CTRL1 , 
  pip INT_X15Y24 LOGIC_OUTS20 -> SR2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<0>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<3>" AQ ,
  inpin "inst_wbs_uart/baud_limit<3>" C1 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" B5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D1 ,
  pip CLBLL_X12Y11 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X14Y13 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y13 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y13 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X14Y13 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X14Y16 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y13 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X13Y13 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X13Y13 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y15 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X13Y16 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y16 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y16 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X12Y11 SL2END0 -> IMUX_B6 , 
  pip INT_X12Y13 SW5END1 -> SL2BEG0 , 
  pip INT_X13Y13 SL2END0 -> IMUX_B0 , 
  pip INT_X13Y13 SL2END0 -> IMUX_B36 , 
  pip INT_X13Y13 SL2END0 -> IMUX_B42 , 
  pip INT_X13Y13 SL2END0 -> IMUX_B6 , 
  pip INT_X13Y14 SL2MID0 -> IMUX_B0 , 
  pip INT_X13Y14 SL2MID0 -> IMUX_B36 , 
  pip INT_X13Y14 SL2MID0 -> IMUX_B42 , 
  pip INT_X13Y14 SL2MID0 -> IMUX_B6 , 
  pip INT_X13Y15 WS2END1 -> IMUX_B2 , 
  pip INT_X13Y15 WS2END1 -> IMUX_B38 , 
  pip INT_X13Y15 WS2END1 -> SL2BEG0 , 
  pip INT_X13Y16 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y16 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X13Y16 WN2MID1 -> IMUX_B20 , 
  pip INT_X13Y16 WN2MID1 -> IMUX_B38 , 
  pip INT_X13Y16 WS2MID1 -> BYP5 , 
  pip INT_X14Y13 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X14Y13 CTRL_BOUNCE2 -> IMUX_B12 , 
  pip INT_X14Y13 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X14Y13 CTRL_BOUNCE2 -> IMUX_B6 , 
  pip INT_X14Y13 EL2BEG1 -> CTRL2 , 
  pip INT_X14Y13 EL2BEG1 -> IMUX_B45 , 
  pip INT_X14Y13 SW5MID1 -> EL2BEG1 , 
  pip INT_X14Y16 LOGIC_OUTS4 -> SW5BEG1 , 
  pip INT_X14Y16 LOGIC_OUTS4 -> WN2BEG1 , 
  pip INT_X14Y16 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<1>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<3>" BQ ,
  inpin "inst_wbs_uart/baud_count<11>" A3 ,
  inpin "inst_wbs_uart/baud_count<11>" B3 ,
  inpin "inst_wbs_uart/baud_count<11>" C5 ,
  inpin "inst_wbs_uart/baud_count<11>" D5 ,
  inpin "inst_wbs_uart/baud_count<15>" A6 ,
  inpin "inst_wbs_uart/baud_count<15>" B6 ,
  inpin "inst_wbs_uart/baud_count<15>" C1 ,
  inpin "inst_wbs_uart/baud_count<15>" D1 ,
  inpin "inst_wbs_uart/baud_count<3>" A2 ,
  inpin "inst_wbs_uart/baud_count<3>" B2 ,
  inpin "inst_wbs_uart/baud_count<3>" C4 ,
  inpin "inst_wbs_uart/baud_count<3>" D4 ,
  inpin "inst_wbs_uart/baud_count<7>" A2 ,
  inpin "inst_wbs_uart/baud_count<7>" B2 ,
  inpin "inst_wbs_uart/baud_count<7>" C4 ,
  inpin "inst_wbs_uart/baud_count<7>" D4 ,
  inpin "inst_wbs_uart/baud_limit<3>" C3 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D3 ,
  pip CLBLL_X10Y2 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y2 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y2 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y2 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X10Y3 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y3 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y3 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y3 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X10Y5 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y5 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X10Y5 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y5 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X12Y11 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X14Y13 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y13 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X14Y13 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y13 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X14Y16 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X13Y13 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y14 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y15 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y15 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X13Y16 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y16 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y16 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X9Y3 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X9Y3 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X9Y3 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X9Y3 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y2 SL2END2 -> IMUX_B10 , 
  pip INT_X10Y2 SL2END2 -> IMUX_B4 , 
  pip INT_X10Y2 SL2END2 -> IMUX_B40 , 
  pip INT_X10Y2 SL2END2 -> IMUX_B46 , 
  pip INT_X10Y3 SL2MID2 -> IMUX_B10 , 
  pip INT_X10Y3 SL2MID2 -> IMUX_B4 , 
  pip INT_X10Y3 SL2MID2 -> IMUX_B40 , 
  pip INT_X10Y3 SL2MID2 -> IMUX_B46 , 
  pip INT_X10Y5 SW2END0 -> IMUX_B12 , 
  pip INT_X10Y5 SW2END0 -> IMUX_B18 , 
  pip INT_X10Y5 SW2END0 -> IMUX_B24 , 
  pip INT_X10Y5 SW2END0 -> IMUX_B30 , 
  pip INT_X10Y5 SW2END0 -> SL2BEG_N2 , 
  pip INT_X11Y6 SE2MID0 -> SW2BEG0 , 
  pip INT_X11Y7 SL2END0 -> SE2BEG0 , 
  pip INT_X11Y7 SL2END0 -> WR2BEG_N2 , 
  pip INT_X11Y9 SW2END1 -> SL2BEG0 , 
  pip INT_X12Y10 SL2END1 -> SW2BEG1 , 
  pip INT_X12Y11 SL2MID1 -> IMUX_B8 , 
  pip INT_X12Y12 WR2END2 -> SL2BEG1 , 
  pip INT_X13Y12 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X13Y12 WR2MID2 -> BYP7 , 
  pip INT_X13Y13 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X13Y13 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X13Y13 BYP_BOUNCE_N7 -> IMUX_B44 , 
  pip INT_X13Y13 BYP_BOUNCE_N7 -> IMUX_B8 , 
  pip INT_X13Y14 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y14 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X13Y14 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X13Y14 EL2BEG0 -> BYP5 , 
  pip INT_X13Y14 EL2BEG0 -> IMUX_B43 , 
  pip INT_X13Y14 EL2BEG0 -> IMUX_B7 , 
  pip INT_X13Y14 SL2END0 -> EL2BEG0 , 
  pip INT_X13Y15 SL2MID0 -> IMUX_B0 , 
  pip INT_X13Y15 SL2MID0 -> IMUX_B36 , 
  pip INT_X13Y16 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y16 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X13Y16 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X13Y16 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X13Y16 WL2MID1 -> FAN3 , 
  pip INT_X13Y16 WL2MID1 -> SL2BEG0 , 
  pip INT_X14Y13 SL2END2 -> IMUX_B10 , 
  pip INT_X14Y13 SL2END2 -> IMUX_B16 , 
  pip INT_X14Y13 SL2END2 -> IMUX_B28 , 
  pip INT_X14Y13 SL2END2 -> IMUX_B46 , 
  pip INT_X14Y13 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X14Y16 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X14Y16 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X14Y16 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X9Y3 SW2MID1 -> IMUX_B3 , 
  pip INT_X9Y3 SW2MID1 -> IMUX_B39 , 
  pip INT_X9Y3 SW2MID1 -> IMUX_B45 , 
  pip INT_X9Y3 SW2MID1 -> IMUX_B9 , 
  pip INT_X9Y4 SL2END1 -> SW2BEG1 , 
  pip INT_X9Y6 WR2END2 -> SL2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<2>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<3>" CQ ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" A3 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B3 ,
  pip CLBLL_X14Y16 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y16 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y16 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X13Y16 WS2MID2 -> IMUX_B15 , 
  pip INT_X13Y16 WS2MID2 -> IMUX_B3 , 
  pip INT_X14Y16 LOGIC_OUTS6 -> WS2BEG2 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<3>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<3>" DQ ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" A5 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B5 ,
  pip CLBLL_X14Y16 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y16 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y16 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X13Y16 WR2MID1 -> IMUX_B14 , 
  pip INT_X13Y16 WR2MID1 -> IMUX_B2 , 
  pip INT_X14Y16 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<4>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<5>" AQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" A4 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" B4 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" C2 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" D2 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" A6 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" B6 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" C2 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" D2 ,
  inpin "inst_wbm_picoblaze/wb_buffer_not0001" A3 ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A4 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" A4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B4 ,
  inpin "wb_ack" A4 ,
  inpin "wb_dat_s2m_cmp_eq0000" D5 ,
  pip CLBLL_X14Y17 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y23 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y28 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y31 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y16 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y16 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y23 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y23 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y23 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y23 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y23 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y24 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X13Y16 SW2MID0 -> IMUX_B1 , 
  pip INT_X13Y16 SW2MID0 -> IMUX_B13 , 
  pip INT_X13Y17 SW2END0 -> SW2BEG0 , 
  pip INT_X14Y17 SW2MID0 -> IMUX_B25 , 
  pip INT_X14Y18 SR5END0 -> SW2BEG0 , 
  pip INT_X14Y23 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X14Y23 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X14Y23 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X14Y23 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X14Y28 NR5END0 -> ER2BEG1 , 
  pip INT_X15Y23 EN2MID0 -> IMUX_B0 , 
  pip INT_X15Y23 EN2MID0 -> IMUX_B36 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B13 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B19 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B25 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B31 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B43 , 
  pip INT_X15Y23 ES2MID0 -> IMUX_B7 , 
  pip INT_X15Y24 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X15Y24 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X15Y24 EN2END0 -> BYP1 , 
  pip INT_X15Y28 ER2MID1 -> NL2BEG2 , 
  pip INT_X15Y30 NL2END2 -> ER2BEG_S0 , 
  pip INT_X16Y28 ER2END1 -> IMUX_B45 , 
  pip INT_X16Y31 ER2MID0 -> IMUX_B1 , 
  ;
net "inst_wbm_picoblaze/wbm_adr_o<5>" , 
  outpin "inst_wbm_picoblaze/wbm_adr_o<5>" BQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" A3 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" B3 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" C5 ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" D5 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" A3 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" B3 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" C5 ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" D5 ,
  inpin "inst_wbm_picoblaze/wb_buffer_not0001" A1 ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A6 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" A6 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" B6 ,
  inpin "wb_ack" A3 ,
  inpin "wb_dat_s2m_cmp_eq0000" D2 ,
  pip CLBLL_X14Y17 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y23 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y28 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X16Y31 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y16 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y16 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y23 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y23 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y23 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y23 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y23 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y23 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y23 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X15Y23 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y24 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X13Y16 WS2END0 -> IMUX_B0 , 
  pip INT_X13Y16 WS2END0 -> IMUX_B12 , 
  pip INT_X14Y17 SE2MID0 -> IMUX_B24 , 
  pip INT_X14Y17 SE2MID0 -> WS2BEG0 , 
  pip INT_X14Y18 SL5END0 -> SE2BEG0 , 
  pip INT_X14Y23 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X14Y23 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X14Y23 LOGIC_OUTS5 -> SL5BEG0 , 
  pip INT_X14Y27 NR5END2 -> ER2BEG_S0 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B15 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B21 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B27 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B3 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B33 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B39 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B45 , 
  pip INT_X15Y23 ER2MID1 -> IMUX_B9 , 
  pip INT_X15Y23 ER2MID1 -> NL2BEG2 , 
  pip INT_X15Y24 NL2MID2 -> IMUX_B29 , 
  pip INT_X15Y28 ER2MID0 -> NL2BEG1 , 
  pip INT_X15Y30 NL2END1 -> NE2BEG1 , 
  pip INT_X16Y28 ER2END0 -> IMUX_B43 , 
  pip INT_X16Y31 NE2END1 -> IMUX_B3 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<0>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" AQ ,
  inpin "inst_wbs_uart/baud_limit<11>" AX ,
  inpin "inst_wbs_uart/baud_limit<3>" AX ,
  pip CLBLL_X12Y11 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X12Y11 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y12 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X12Y11 BYP0 -> BYP_B0 , 
  pip INT_X12Y11 BYP1 -> BYP_B1 , 
  pip INT_X12Y11 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X12Y11 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X12Y11 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X12Y11 WS2END1 -> FAN2 , 
  pip INT_X13Y12 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<1>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" BQ ,
  inpin "inst_wbs_uart/baud_limit<11>" BX ,
  inpin "inst_wbs_uart/baud_limit<3>" BX ,
  pip CLBLL_X12Y11 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X12Y11 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X13Y12 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X12Y11 BYP4 -> BYP_B4 , 
  pip INT_X12Y11 BYP5 -> BYP_B5 , 
  pip INT_X12Y11 SW2MID0 -> BYP4 , 
  pip INT_X12Y11 SW2MID0 -> BYP5 , 
  pip INT_X12Y12 WN2MID0 -> SW2BEG0 , 
  pip INT_X13Y12 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<2>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" CQ ,
  inpin "inst_wbs_uart/baud_limit<11>" CX ,
  inpin "inst_wbs_uart/baud_limit<3>" CX ,
  pip CLBLL_X12Y11 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X12Y11 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y12 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X12Y11 BYP2 -> BYP_B2 , 
  pip INT_X12Y11 BYP3 -> BYP_B3 , 
  pip INT_X12Y11 SW2END2 -> BYP2 , 
  pip INT_X12Y11 SW2END2 -> BYP3 , 
  pip INT_X13Y12 LOGIC_OUTS6 -> SW2BEG2 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" DQ ,
  inpin "inst_wbs_uart/baud_limit<11>" DX ,
  inpin "inst_wbs_uart/baud_limit<3>" DX ,
  pip CLBLL_X12Y11 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X12Y11 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X13Y12 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X12Y11 BYP6 -> BYP_B6 , 
  pip INT_X12Y11 BYP7 -> BYP_B7 , 
  pip INT_X12Y11 WS2END2 -> BYP6 , 
  pip INT_X12Y11 WS2END2 -> BYP7 , 
  pip INT_X13Y12 LOGIC_OUTS7 -> WS2BEG2 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<4>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" AQ ,
  inpin "inst_wbs_uart/baud_limit<15>" AX ,
  inpin "inst_wbs_uart/baud_limit<7>" AX ,
  pip CLBLL_X12Y10 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X12Y10 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y12 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X12Y10 BYP0 -> BYP_B0 , 
  pip INT_X12Y10 BYP1 -> BYP_B1 , 
  pip INT_X12Y10 SW2MID0 -> BYP0 , 
  pip INT_X12Y10 SW2MID0 -> BYP1 , 
  pip INT_X12Y11 WS2END0 -> SW2BEG0 , 
  pip INT_X13Y12 LOGIC_OUTS0 -> WS2BEG0 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<5>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" BQ ,
  inpin "inst_wbs_uart/baud_limit<15>" BX ,
  inpin "inst_wbs_uart/baud_limit<7>" BX ,
  pip CLBLL_X12Y10 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X12Y10 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X13Y12 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X12Y10 BYP4 -> BYP_B4 , 
  pip INT_X12Y10 BYP5 -> BYP_B5 , 
  pip INT_X12Y10 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X12Y10 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X12Y10 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X12Y10 WS2END1 -> FAN2 , 
  pip INT_X13Y11 SE2MID1 -> WS2BEG1 , 
  pip INT_X13Y12 LOGIC_OUTS1 -> SE2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<6>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" CQ ,
  inpin "inst_wbs_uart/baud_limit<15>" CX ,
  inpin "inst_wbs_uart/baud_limit<7>" CX ,
  pip CLBLL_X12Y10 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X12Y10 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y12 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X12Y10 BYP2 -> BYP_B2 , 
  pip INT_X12Y10 BYP3 -> BYP_B3 , 
  pip INT_X12Y10 WS2END2 -> BYP2 , 
  pip INT_X12Y10 WS2END2 -> BYP3 , 
  pip INT_X13Y11 SE2MID2 -> WS2BEG2 , 
  pip INT_X13Y12 LOGIC_OUTS2 -> SE2BEG2 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" DQ ,
  inpin "inst_wbs_uart/baud_limit<15>" DX ,
  inpin "inst_wbs_uart/baud_limit<7>" DX ,
  pip CLBLL_X12Y10 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X12Y10 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X13Y12 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X12Y10 BYP6 -> BYP_B6 , 
  pip INT_X12Y10 BYP7 -> BYP_B7 , 
  pip INT_X12Y10 SW2END2 -> BYP6 , 
  pip INT_X12Y10 SW2END2 -> BYP7 , 
  pip INT_X13Y11 SR2MID2 -> SW2BEG2 , 
  pip INT_X13Y12 LOGIC_OUTS3 -> SR2BEG2 , 
  ;
net "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" , 
  outpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" CE ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" CE ,
  pip CLBLL_X14Y12 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y12 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y12 SITE_CTRL_B1 -> M_CE , 
  pip INT_X13Y12 CTRL0 -> CTRL_B0 , 
  pip INT_X13Y12 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y12 WL2MID1 -> CTRL0 , 
  pip INT_X13Y12 WL2MID1 -> CTRL1 , 
  pip INT_X14Y12 LOGIC_OUTS8 -> WL2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_stb_o" , 
  outpin "inst_wbm_picoblaze/wbm_stb_o" AQ ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A5 ,
  inpin "inst_wbs_uart/baud_count<11>" A5 ,
  inpin "inst_wbs_uart/baud_count<11>" B5 ,
  inpin "inst_wbs_uart/baud_count<11>" C3 ,
  inpin "inst_wbs_uart/baud_count<11>" D3 ,
  inpin "inst_wbs_uart/baud_count<15>" A3 ,
  inpin "inst_wbs_uart/baud_count<15>" B1 ,
  inpin "inst_wbs_uart/baud_count<15>" C5 ,
  inpin "inst_wbs_uart/baud_count<15>" D6 ,
  inpin "inst_wbs_uart/baud_count<3>" A3 ,
  inpin "inst_wbs_uart/baud_count<3>" B3 ,
  inpin "inst_wbs_uart/baud_count<3>" C3 ,
  inpin "inst_wbs_uart/baud_count<3>" D5 ,
  inpin "inst_wbs_uart/baud_count<7>" A3 ,
  inpin "inst_wbs_uart/baud_count<7>" B3 ,
  inpin "inst_wbs_uart/baud_count<7>" C5 ,
  inpin "inst_wbs_uart/baud_count<7>" D5 ,
  inpin "inst_wbs_uart/baud_limit<3>" C4 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" B4 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D6 ,
  inpin "inst_wbs_uart/wbs_ack_o" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D5 ,
  pip CLBLL_X10Y2 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X10Y2 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X10Y2 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X10Y2 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X10Y3 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X10Y3 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X10Y3 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X10Y3 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X10Y5 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X10Y5 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y5 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X10Y5 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X12Y11 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y17 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X14Y17 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y16 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y16 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X13Y17 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X9Y3 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X9Y3 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X9Y3 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X10Y2 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X10Y2 FAN_BOUNCE4 -> IMUX_B8 , 
  pip INT_X10Y2 SE2END1 -> FAN4 , 
  pip INT_X10Y2 SE2END1 -> IMUX_B3 , 
  pip INT_X10Y2 SE2END1 -> IMUX_B39 , 
  pip INT_X10Y2 SE2END1 -> IMUX_B45 , 
  pip INT_X10Y3 SE2END1 -> IMUX_B3 , 
  pip INT_X10Y3 SE2END1 -> IMUX_B39 , 
  pip INT_X10Y3 SE2END1 -> IMUX_B45 , 
  pip INT_X10Y3 SE2END1 -> IMUX_B9 , 
  pip INT_X10Y4 EL2MID1 -> NL2BEG2 , 
  pip INT_X10Y5 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y5 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X10Y5 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X10Y5 NL2MID2 -> FAN6 , 
  pip INT_X10Y5 NL2MID2 -> IMUX_B17 , 
  pip INT_X10Y5 NL2MID2 -> IMUX_B23 , 
  pip INT_X12Y11 WR2END2 -> IMUX_B10 , 
  pip INT_X12Y17 WR2END0 -> LV18 , 
  pip INT_X12Y5 LV6 -> WR5BEG2 , 
  pip INT_X13Y11 WR2MID2 -> NR2BEG1 , 
  pip INT_X13Y13 NR2END1 -> IMUX_B45 , 
  pip INT_X13Y16 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y16 FAN_BOUNCE2 -> IMUX_B37 , 
  pip INT_X13Y16 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X13Y16 WS2END1 -> FAN2 , 
  pip INT_X13Y17 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X13Y17 WR2MID0 -> FAN0 , 
  pip INT_X13Y17 WR2MID0 -> IMUX_B24 , 
  pip INT_X14Y12 SR5END0 -> WR2BEG_N2 , 
  pip INT_X14Y17 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X14Y17 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X14Y17 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X14Y17 WR2BEG0 -> IMUX_B26 , 
  pip INT_X9Y3 SL2END1 -> IMUX_B2 , 
  pip INT_X9Y3 SL2END1 -> IMUX_B38 , 
  pip INT_X9Y3 SL2END1 -> IMUX_B44 , 
  pip INT_X9Y3 SL2END1 -> IMUX_B8 , 
  pip INT_X9Y3 SL2END1 -> SE2BEG1 , 
  pip INT_X9Y4 SL2MID1 -> EL2BEG1 , 
  pip INT_X9Y4 SL2MID1 -> SE2BEG1 , 
  pip INT_X9Y5 WR5MID2 -> SL2BEG1 , 
  ;
net "inst_wbm_picoblaze/wbm_we_o" , 
  outpin "inst_wbm_picoblaze/wbm_we_o" AQ ,
  inpin "N126" B1 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A5 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A5 ,
  inpin "inst_wbs_uart/baud_count<11>" A1 ,
  inpin "inst_wbs_uart/baud_count<11>" B1 ,
  inpin "inst_wbs_uart/baud_count<11>" C2 ,
  inpin "inst_wbs_uart/baud_count<11>" D6 ,
  inpin "inst_wbs_uart/baud_count<15>" A4 ,
  inpin "inst_wbs_uart/baud_count<15>" B3 ,
  inpin "inst_wbs_uart/baud_count<15>" C2 ,
  inpin "inst_wbs_uart/baud_count<15>" D4 ,
  inpin "inst_wbs_uart/baud_count<3>" A6 ,
  inpin "inst_wbs_uart/baud_count<3>" B6 ,
  inpin "inst_wbs_uart/baud_count<3>" C1 ,
  inpin "inst_wbs_uart/baud_count<3>" D1 ,
  inpin "inst_wbs_uart/baud_count<7>" A1 ,
  inpin "inst_wbs_uart/baud_count<7>" B1 ,
  inpin "inst_wbs_uart/baud_count<7>" C6 ,
  inpin "inst_wbs_uart/baud_count<7>" D6 ,
  inpin "inst_wbs_uart/baud_limit<3>" C2 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" B1 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D1 ,
  inpin "inst_wbs_uart/wbs_ack_o" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D4 ,
  pip CLBLL_X10Y2 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y2 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y3 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X10Y3 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X10Y5 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X10Y5 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y5 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y5 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X12Y11 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X14Y16 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y28 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y29 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y33 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y16 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y16 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X13Y17 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X9Y3 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X9Y3 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X9Y3 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X10Y2 SR2END0 -> IMUX_B0 , 
  pip INT_X10Y2 SR2END0 -> IMUX_B36 , 
  pip INT_X10Y2 SR2END0 -> IMUX_B42 , 
  pip INT_X10Y2 SR2END0 -> IMUX_B6 , 
  pip INT_X10Y3 EL2MID2 -> IMUX_B11 , 
  pip INT_X10Y3 EL2MID2 -> IMUX_B41 , 
  pip INT_X10Y3 EL2MID2 -> IMUX_B47 , 
  pip INT_X10Y3 EL2MID2 -> IMUX_B5 , 
  pip INT_X10Y4 ES2END0 -> SR2BEG0 , 
  pip INT_X10Y5 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X10Y5 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X10Y5 ES2MID0 -> BYP1 , 
  pip INT_X10Y5 ES2MID0 -> IMUX_B25 , 
  pip INT_X10Y5 ES2MID0 -> IMUX_B31 , 
  pip INT_X10Y5 WR2MID2 -> IMUX_B22 , 
  pip INT_X11Y11 SL5MID0 -> EL2BEG0 , 
  pip INT_X11Y14 WS5END0 -> SL5BEG0 , 
  pip INT_X11Y6 SE5MID0 -> WR2BEG_N2 , 
  pip INT_X11Y9 SL5END0 -> SE5BEG0 , 
  pip INT_X11Y9 SL5END0 -> SW5BEG0 , 
  pip INT_X12Y11 EL2MID0 -> IMUX_B7 , 
  pip INT_X13Y13 SL2END2 -> IMUX_B46 , 
  pip INT_X13Y16 WN2END_S0 -> IMUX_B41 , 
  pip INT_X13Y16 WN2MID0 -> IMUX_B18 , 
  pip INT_X13Y16 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X13Y17 NW2END0 -> IMUX_B26 , 
  pip INT_X14Y16 LOGIC_OUTS0 -> NE5BEG0 , 
  pip INT_X14Y16 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X14Y16 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X14Y16 LOGIC_OUTS0 -> WS5BEG0 , 
  pip INT_X16Y19 NE5END0 -> NL5BEG0 , 
  pip INT_X16Y24 NL5END0 -> NW5BEG0 , 
  pip INT_X16Y27 NW5MID0 -> NE2BEG0 , 
  pip INT_X16Y27 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y27 NW5MID0 -> NL5BEG0 , 
  pip INT_X16Y28 NE2MID0 -> IMUX_B26 , 
  pip INT_X16Y29 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y29 FAN_BOUNCE5 -> IMUX_B17 , 
  pip INT_X16Y29 NL2END1 -> FAN5 , 
  pip INT_X16Y32 NL5END0 -> NE2BEG0 , 
  pip INT_X16Y33 NE2MID0 -> IMUX_B26 , 
  pip INT_X9Y3 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X9Y3 BYP_BOUNCE2 -> IMUX_B7 , 
  pip INT_X9Y3 EL2BEG2 -> IMUX_B41 , 
  pip INT_X9Y3 EL2BEG2 -> IMUX_B47 , 
  pip INT_X9Y3 EL2BEG2 -> IMUX_B5 , 
  pip INT_X9Y3 SL2END2 -> BYP2 , 
  pip INT_X9Y3 SL2END2 -> EL2BEG2 , 
  pip INT_X9Y5 SW2MID0 -> ES2BEG0 , 
  pip INT_X9Y6 SW5END0 -> SL2BEG_N2 , 
  pip INT_X9Y6 SW5END0 -> SW2BEG0 , 
  ;
net "inst_wbm_picoblaze/wbm_we_o_not0001" , 
  outpin "inst_wbm_picoblaze/wbm_we_o_not0001" A ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" CE ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" CE ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" DX ,
  inpin "inst_wbm_picoblaze/wbm_we_o" CE ,
  pip CLBLL_X14Y16 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X14Y16 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X14Y17 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X14Y23 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbm_picoblaze/wbm_we_o_not0001" A -> AMUX
  pip CLBLL_X14Y23 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X14Y23 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X14Y23 SITE_CTRL_B1 -> M_CE , 
  pip INT_X14Y16 CTRL0 -> CTRL_B0 , 
  pip INT_X14Y16 CTRL1 -> CTRL_B1 , 
  pip INT_X14Y16 SR2MID1 -> CTRL0 , 
  pip INT_X14Y16 SR2MID1 -> CTRL1 , 
  pip INT_X14Y17 BYP6 -> BYP_B6 , 
  pip INT_X14Y17 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X14Y17 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X14Y17 SW2MID1 -> FAN5 , 
  pip INT_X14Y17 SW2MID1 -> SR2BEG1 , 
  pip INT_X14Y18 SL5END1 -> SW2BEG1 , 
  pip INT_X14Y23 CTRL1 -> CTRL_B1 , 
  pip INT_X14Y23 LOGIC_OUTS16 -> SL5BEG1 , 
  pip INT_X14Y23 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X14Y23 WL2BEG1 -> CTRL1 , 
  ;
net "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" COUT ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" CIN ,
  pip CLBLL_X10Y3 LL_COUT -> M_COUT_N , 
  ;
net "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" COUT ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" CIN ,
  pip CLBLL_X10Y1 LL_COUT -> M_COUT_N , 
  ;
net "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" COUT ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" CIN ,
  pip CLBLL_X10Y2 LL_COUT -> M_COUT_N , 
  ;
net "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" , 
  outpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" COUT ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" CIN ,
  pip CLBLL_X10Y4 L_COUT -> L_COUT_N , 
  ;
net "inst_wbs_uart/N10" , 
  outpin "inst_wbs_uart/baud_limit_7_not0001" A ,
  inpin "inst_wbs_uart/baud_count<11>" A6 ,
  inpin "inst_wbs_uart/baud_count<11>" B6 ,
  inpin "inst_wbs_uart/baud_count<11>" C1 ,
  inpin "inst_wbs_uart/baud_count<11>" D1 ,
  inpin "inst_wbs_uart/baud_count<15>" A5 ,
  inpin "inst_wbs_uart/baud_count<15>" B5 ,
  inpin "inst_wbs_uart/baud_count<15>" C3 ,
  inpin "inst_wbs_uart/baud_count<15>" D3 ,
  inpin "inst_wbs_uart/baud_count<3>" A4 ,
  inpin "inst_wbs_uart/baud_count<3>" B4 ,
  inpin "inst_wbs_uart/baud_count<3>" C2 ,
  inpin "inst_wbs_uart/baud_count<3>" D2 ,
  inpin "inst_wbs_uart/baud_count<7>" A5 ,
  inpin "inst_wbs_uart/baud_count<7>" B4 ,
  inpin "inst_wbs_uart/baud_count<7>" C3 ,
  inpin "inst_wbs_uart/baud_count<7>" D2 ,
  inpin "inst_wbs_uart/baud_limit<3>" C5 ,
  inpin "inst_wbs_uart/baud_limit_7_not0001" B6 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D2 ,
  pip CLBLL_X10Y2 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y2 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X10Y2 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X10Y2 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X10Y3 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y3 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X10Y3 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X10Y3 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X10Y5 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X10Y5 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X10Y5 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X10Y5 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X12Y11 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X14Y13 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X14Y13 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y13 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X14Y13 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y13 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X13Y13 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X13Y13 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y15 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y15 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X13Y16 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbs_uart/baud_limit_7_not0001" A -> AMUX
  pip CLBLM_X13Y16 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y16 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X13Y16 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y16 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X9Y3 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X10Y2 SE2END0 -> IMUX_B1 , 
  pip INT_X10Y2 SE2END0 -> IMUX_B37 , 
  pip INT_X10Y2 SE2END0 -> IMUX_B43 , 
  pip INT_X10Y2 SE2END0 -> IMUX_B7 , 
  pip INT_X10Y3 EL2BEG0 -> IMUX_B37 , 
  pip INT_X10Y3 EL2BEG0 -> IMUX_B43 , 
  pip INT_X10Y3 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y3 FAN_BOUNCE1 -> IMUX_B2 , 
  pip INT_X10Y3 FAN_BOUNCE1 -> IMUX_B8 , 
  pip INT_X10Y3 SL2END0 -> EL2BEG0 , 
  pip INT_X10Y3 SL2END0 -> FAN1 , 
  pip INT_X10Y5 WR2MID1 -> IMUX_B14 , 
  pip INT_X10Y5 WR2MID1 -> IMUX_B20 , 
  pip INT_X10Y5 WR2MID1 -> IMUX_B26 , 
  pip INT_X10Y5 WR2MID1 -> IMUX_B32 , 
  pip INT_X10Y5 WR2MID1 -> SL2BEG0 , 
  pip INT_X11Y5 SL2END2 -> WR2BEG1 , 
  pip INT_X11Y8 SW5END0 -> SL2BEG_N2 , 
  pip INT_X12Y10 WR2MID2 -> NR2BEG1 , 
  pip INT_X12Y11 NR2MID1 -> IMUX_B9 , 
  pip INT_X13Y11 SR5END0 -> SW5BEG0 , 
  pip INT_X13Y11 SR5END0 -> WR2BEG_N2 , 
  pip INT_X13Y13 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X13Y13 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y13 BYP_BOUNCE1 -> IMUX_B9 , 
  pip INT_X13Y13 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X13Y13 EL2BEG0 -> BYP1 , 
  pip INT_X13Y13 EL2BEG0 -> BYP5 , 
  pip INT_X13Y13 EL2BEG0 -> IMUX_B1 , 
  pip INT_X13Y13 EL2BEG0 -> IMUX_B43 , 
  pip INT_X13Y13 SR5MID0 -> EL2BEG0 , 
  pip INT_X13Y14 SR2END1 -> IMUX_B2 , 
  pip INT_X13Y14 SR2END1 -> IMUX_B38 , 
  pip INT_X13Y14 SR2END1 -> IMUX_B44 , 
  pip INT_X13Y14 SR2END1 -> IMUX_B8 , 
  pip INT_X13Y15 SW2MID0 -> IMUX_B1 , 
  pip INT_X13Y15 SW2MID0 -> IMUX_B37 , 
  pip INT_X13Y16 LOGIC_OUTS16 -> IMUX_B21 , 
  pip INT_X13Y16 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X13Y16 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X13Y16 LOGIC_OUTS8 -> SR5BEG0 , 
  pip INT_X13Y16 LOGIC_OUTS8 -> SW2BEG0 , 
  pip INT_X14Y13 EL2MID0 -> IMUX_B13 , 
  pip INT_X14Y13 EL2MID0 -> IMUX_B25 , 
  pip INT_X14Y13 EL2MID0 -> IMUX_B43 , 
  pip INT_X14Y13 EL2MID0 -> IMUX_B7 , 
  pip INT_X9Y3 SL2END0 -> IMUX_B0 , 
  pip INT_X9Y3 SL2END0 -> IMUX_B36 , 
  pip INT_X9Y3 SL2END0 -> IMUX_B42 , 
  pip INT_X9Y3 SL2END0 -> IMUX_B6 , 
  pip INT_X9Y3 SL2END0 -> SE2BEG0 , 
  pip INT_X9Y5 WR2END1 -> SL2BEG0 , 
  ;
net "inst_wbs_uart/baud_count<0>" , 
  outpin "inst_wbs_uart/baud_count<3>" AQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" A4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A3 ,
  pip CLBLL_X10Y1 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y2 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y4 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y1 SW2MID0 -> IMUX_B25 , 
  pip INT_X10Y2 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X10Y2 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X10Y4 NL2END1 -> IMUX_B3 , 
  ;
net "inst_wbs_uart/baud_count<10>" , 
  outpin "inst_wbs_uart/baud_count<11>" CQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" C5 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D5 ,
  pip CLBLL_X10Y3 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X10Y4 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X9Y3 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X10Y3 ES2MID1 -> IMUX_B33 , 
  pip INT_X10Y4 NE2END1 -> IMUX_B45 , 
  pip INT_X9Y3 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X9Y3 LOGIC_OUTS2 -> NE2BEG1 , 
  ;
net "inst_wbs_uart/baud_count<11>" , 
  outpin "inst_wbs_uart/baud_count<11>" DQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" D4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D6 ,
  pip CLBLL_X10Y3 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y4 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X9Y3 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X10Y3 EN2MID2 -> IMUX_B22 , 
  pip INT_X10Y4 NE2END2 -> IMUX_B47 , 
  pip INT_X9Y3 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X9Y3 LOGIC_OUTS3 -> NE2BEG2 , 
  ;
net "inst_wbs_uart/baud_count<12>" , 
  outpin "inst_wbs_uart/baud_count<15>" AQ ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" A3 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A1 ,
  pip CLBLL_X10Y4 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X10Y5 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y5 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y4 SW2MID1 -> IMUX_B27 , 
  pip INT_X10Y5 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y5 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X10Y5 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X10Y5 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "inst_wbs_uart/baud_count<13>" , 
  outpin "inst_wbs_uart/baud_count<15>" BQ ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" B4 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A4 ,
  pip CLBLL_X10Y4 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y5 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y5 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y4 SW2MID0 -> IMUX_B13 , 
  pip INT_X10Y5 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X10Y5 LOGIC_OUTS5 -> SW2BEG0 , 
  ;
net "inst_wbs_uart/baud_count<14>" , 
  outpin "inst_wbs_uart/baud_count<15>" CQ ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" C4 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A5 ,
  pip CLBLL_X10Y4 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y5 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y5 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X10Y4 SR2MID2 -> IMUX_B34 , 
  pip INT_X10Y5 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X10Y5 FAN_BOUNCE4 -> IMUX_B2 , 
  pip INT_X10Y5 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X10Y5 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X10Y5 NR2BEG1 -> FAN4 , 
  ;
net "inst_wbs_uart/baud_count<15>" , 
  outpin "inst_wbs_uart/baud_count<15>" DQ ,
  inpin "inst_wbs_uart/baud_count_share0000<15>" D6 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" B3 ,
  pip CLBLL_X10Y4 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y5 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y5 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y4 SW2MID2 -> IMUX_B23 , 
  pip INT_X10Y5 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y5 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X10Y5 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X10Y5 LOGIC_OUTS7 -> SW2BEG2 , 
  ;
net "inst_wbs_uart/baud_count<1>" , 
  outpin "inst_wbs_uart/baud_count<3>" BQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" B3 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A4 ,
  pip CLBLL_X10Y1 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X10Y2 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y4 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y1 SW2MID1 -> IMUX_B15 , 
  pip INT_X10Y2 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X10Y2 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X10Y4 NR2END0 -> IMUX_B1 , 
  ;
net "inst_wbs_uart/baud_count<2>" , 
  outpin "inst_wbs_uart/baud_count<3>" CQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" C3 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A1 ,
  pip CLBLL_X10Y1 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X10Y2 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y4 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y1 SR2MID1 -> IMUX_B32 , 
  pip INT_X10Y2 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X10Y2 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X10Y4 NL2END2 -> IMUX_B5 , 
  ;
net "inst_wbs_uart/baud_count<3>" , 
  outpin "inst_wbs_uart/baud_count<3>" DQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" D4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B3 ,
  pip CLBLL_X10Y1 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y2 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y4 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y1 SR2MID2 -> IMUX_B22 , 
  pip INT_X10Y2 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X10Y2 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X10Y4 NR2END1 -> IMUX_B39 , 
  ;
net "inst_wbs_uart/baud_count<4>" , 
  outpin "inst_wbs_uart/baud_count<7>" AQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" A4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B4 ,
  pip CLBLL_X10Y2 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y3 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y4 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y2 SW2MID0 -> IMUX_B25 , 
  pip INT_X10Y3 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X10Y3 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X10Y4 NW2MID0 -> IMUX_B37 , 
  ;
net "inst_wbs_uart/baud_count<5>" , 
  outpin "inst_wbs_uart/baud_count<7>" BQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" B3 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B5 ,
  pip CLBLL_X10Y2 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X10Y3 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y4 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X10Y2 SW2MID1 -> IMUX_B15 , 
  pip INT_X10Y3 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X10Y3 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X10Y4 NE2MID0 -> IMUX_B38 , 
  ;
net "inst_wbs_uart/baud_count<6>" , 
  outpin "inst_wbs_uart/baud_count<7>" CQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" C3 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C5 ,
  pip CLBLL_X10Y2 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X10Y3 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y4 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y2 SR2MID1 -> IMUX_B32 , 
  pip INT_X10Y3 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X10Y3 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X10Y4 NW2MID1 -> IMUX_B9 , 
  ;
net "inst_wbs_uart/baud_count<7>" , 
  outpin "inst_wbs_uart/baud_count<7>" DQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" D4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C1 ,
  pip CLBLL_X10Y2 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y3 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y4 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X10Y2 SR2MID2 -> IMUX_B22 , 
  pip INT_X10Y3 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X10Y3 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X10Y4 WL2BEG0 -> IMUX_B6 , 
  ;
net "inst_wbs_uart/baud_count<8>" , 
  outpin "inst_wbs_uart/baud_count<11>" AQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" A3 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C2 ,
  pip CLBLL_X10Y3 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X10Y4 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X9Y3 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X10Y3 ER2MID1 -> IMUX_B27 , 
  pip INT_X10Y4 EN2END0 -> IMUX_B7 , 
  pip INT_X9Y3 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X9Y3 LOGIC_OUTS0 -> ER2BEG1 , 
  ;
net "inst_wbs_uart/baud_count<9>" , 
  outpin "inst_wbs_uart/baud_count<11>" BQ ,
  inpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" B4 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D2 ,
  pip CLBLL_X10Y3 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y4 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X9Y3 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X10Y3 ES2MID0 -> IMUX_B13 , 
  pip INT_X10Y4 NE2END0 -> IMUX_B43 , 
  pip INT_X9Y3 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X9Y3 LOGIC_OUTS1 -> NE2BEG0 , 
  ;
net "inst_wbs_uart/baud_count_share0000<0>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" AMUX ,
  inpin "inst_wbs_uart/baud_count<3>" A5 ,
  pip CLBLL_X10Y1 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X10Y2 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X10Y1 LOGIC_OUTS20 -> NE2BEG1 , 
  pip INT_X10Y2 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y2 BYP_BOUNCE6 -> IMUX_B2 , 
  pip INT_X10Y2 NE2MID1 -> BYP6 , 
  ;
net "inst_wbs_uart/baud_count_share0000<10>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" CMUX ,
  inpin "inst_wbs_uart/baud_count<11>" C6 ,
  pip CLBLL_X10Y3 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X9Y3 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X10Y3 LOGIC_OUTS22 -> WN2BEG0 , 
  pip INT_X9Y3 WN2END_S0 -> IMUX_B11 , 
  ;
net "inst_wbs_uart/baud_count_share0000<11>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" DMUX ,
  inpin "inst_wbs_uart/baud_count<11>" D2 ,
  pip CLBLL_X10Y3 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X9Y3 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X10Y3 LOGIC_OUTS23 -> WS2BEG1 , 
  pip INT_X9Y3 WS2MID1 -> IMUX_B43 , 
  ;
net "inst_wbs_uart/baud_count_share0000<12>" , 
  outpin "inst_wbs_uart/baud_count_share0000<15>" AMUX ,
  inpin "inst_wbs_uart/baud_count<15>" A2 ,
  pip CLBLL_X10Y4 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X10Y5 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X10Y4 LOGIC_OUTS20 -> NE2BEG1 , 
  pip INT_X10Y5 NE2MID1 -> IMUX_B28 , 
  ;
net "inst_wbs_uart/baud_count_share0000<13>" , 
  outpin "inst_wbs_uart/baud_count_share0000<15>" BMUX ,
  inpin "inst_wbs_uart/baud_count<15>" B2 ,
  pip CLBLL_X10Y4 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X10Y5 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X10Y4 LOGIC_OUTS21 -> NR2BEG1 , 
  pip INT_X10Y5 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y5 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X10Y5 NR2MID1 -> FAN5 , 
  ;
net "inst_wbs_uart/baud_count_share0000<14>" , 
  outpin "inst_wbs_uart/baud_count_share0000<15>" CMUX ,
  inpin "inst_wbs_uart/baud_count<15>" C4 ,
  pip CLBLL_X10Y4 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLL_X10Y5 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y4 LOGIC_OUTS22 -> NE2BEG0 , 
  pip INT_X10Y5 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y5 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X10Y5 NE2MID0 -> FAN3 , 
  ;
net "inst_wbs_uart/baud_count_share0000<15>" , 
  outpin "inst_wbs_uart/baud_count_share0000<15>" DMUX ,
  inpin "inst_wbs_uart/baud_count<15>" D5 ,
  pip CLBLL_X10Y4 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X10Y5 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X10Y4 LOGIC_OUTS23 -> NL2BEG1 , 
  pip INT_X10Y5 NL2MID1 -> IMUX_B21 , 
  ;
net "inst_wbs_uart/baud_count_share0000<1>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" BMUX ,
  inpin "inst_wbs_uart/baud_count<3>" B5 ,
  pip CLBLL_X10Y1 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X10Y2 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X10Y1 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X10Y2 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y2 FAN_BOUNCE6 -> IMUX_B38 , 
  pip INT_X10Y2 NW2MID2 -> FAN6 , 
  ;
net "inst_wbs_uart/baud_count_share0000<2>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" CMUX ,
  inpin "inst_wbs_uart/baud_count<3>" C5 ,
  pip CLBLL_X10Y1 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLL_X10Y2 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y1 LOGIC_OUTS22 -> NL2BEG1 , 
  pip INT_X10Y2 NL2MID1 -> IMUX_B9 , 
  ;
net "inst_wbs_uart/baud_count_share0000<3>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<3>" DMUX ,
  inpin "inst_wbs_uart/baud_count<3>" D3 ,
  pip CLBLL_X10Y1 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X10Y2 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X10Y1 LOGIC_OUTS23 -> NE2BEG0 , 
  pip INT_X10Y2 NE2MID0 -> IMUX_B44 , 
  ;
net "inst_wbs_uart/baud_count_share0000<4>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" AMUX ,
  inpin "inst_wbs_uart/baud_count<7>" A4 ,
  pip CLBLL_X10Y2 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X10Y3 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y2 LOGIC_OUTS20 -> NW2BEG1 , 
  pip INT_X10Y3 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X10Y3 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X10Y3 NW2MID1 -> FAN4 , 
  ;
net "inst_wbs_uart/baud_count_share0000<5>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" BMUX ,
  inpin "inst_wbs_uart/baud_count<7>" B5 ,
  pip CLBLL_X10Y2 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X10Y3 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X10Y2 LOGIC_OUTS21 -> NW2BEG2 , 
  pip INT_X10Y3 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y3 FAN_BOUNCE6 -> IMUX_B38 , 
  pip INT_X10Y3 NW2MID2 -> FAN6 , 
  ;
net "inst_wbs_uart/baud_count_share0000<6>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" CMUX ,
  inpin "inst_wbs_uart/baud_count<7>" C2 ,
  pip CLBLL_X10Y2 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLL_X10Y3 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X10Y2 LOGIC_OUTS22 -> NW2BEG0 , 
  pip INT_X10Y3 NW2MID0 -> IMUX_B7 , 
  ;
net "inst_wbs_uart/baud_count_share0000<7>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<7>" DMUX ,
  inpin "inst_wbs_uart/baud_count<7>" D3 ,
  pip CLBLL_X10Y2 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X10Y3 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X10Y2 LOGIC_OUTS23 -> NE2BEG0 , 
  pip INT_X10Y3 NE2MID0 -> IMUX_B44 , 
  ;
net "inst_wbs_uart/baud_count_share0000<8>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" AMUX ,
  inpin "inst_wbs_uart/baud_count<11>" A4 ,
  pip CLBLL_X10Y3 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X9Y3 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y3 LOGIC_OUTS20 -> WS2BEG2 , 
  pip INT_X9Y3 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X9Y3 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X9Y3 WS2MID2 -> FAN4 , 
  ;
net "inst_wbs_uart/baud_count_share0000<9>" , 
  outpin "inst_wbs_uart/Madd_baud_count_share0000_cy<11>" BMUX ,
  inpin "inst_wbs_uart/baud_count<11>" B4 ,
  pip CLBLL_X10Y3 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X9Y3 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y3 LOGIC_OUTS21 -> WR2BEG1 , 
  pip INT_X9Y3 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X9Y3 FAN_BOUNCE2 -> IMUX_B37 , 
  pip INT_X9Y3 WR2MID1 -> FAN2 , 
  ;
net "inst_wbs_uart/baud_limit<0>" , 
  outpin "inst_wbs_uart/baud_limit<3>" AQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D6 ,
  pip CLBLL_X10Y4 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X12Y11 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X14Y13 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X14Y13 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X10Y4 SE2MID0 -> IMUX_B0 , 
  pip INT_X10Y5 SL5MID0 -> SE2BEG0 , 
  pip INT_X10Y8 SW5END0 -> SL5BEG0 , 
  pip INT_X12Y11 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X12Y11 LOGIC_OUTS0 -> SW5BEG0 , 
  pip INT_X12Y13 NL2END1 -> ER2BEG2 , 
  pip INT_X14Y13 ER2END2 -> IMUX_B11 , 
  pip INT_X14Y13 ER2END2 -> IMUX_B47 , 
  ;
net "inst_wbs_uart/baud_limit<10>" , 
  outpin "inst_wbs_uart/baud_limit<11>" CQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D5 ,
  pip CLBLL_X10Y4 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X12Y11 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y4 SE2MID2 -> IMUX_B46 , 
  pip INT_X10Y5 SW5MID2 -> SE2BEG2 , 
  pip INT_X10Y8 SW5END2 -> SW5BEG2 , 
  pip INT_X12Y11 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X12Y11 LOGIC_OUTS6 -> SW5BEG2 , 
  pip INT_X12Y14 NL2END0 -> ER2BEG1 , 
  pip INT_X13Y14 ER2MID1 -> IMUX_B45 , 
  pip INT_X13Y14 ER2MID1 -> IMUX_B9 , 
  ;
net "inst_wbs_uart/baud_limit<11>" , 
  outpin "inst_wbs_uart/baud_limit<11>" DQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A2 ,
  pip CLBLL_X10Y4 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X12Y11 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y13 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X10Y4 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y4 BYP_BOUNCE6 -> IMUX_B44 , 
  pip INT_X10Y4 SL2MID2 -> BYP6 , 
  pip INT_X10Y6 WR2END0 -> SL2BEG_N2 , 
  pip INT_X12Y11 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X12Y11 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X12Y6 SR5END1 -> WR2BEG0 , 
  pip INT_X13Y12 NE2END1 -> NE2BEG1 , 
  pip INT_X13Y13 NE2MID1 -> IMUX_B4 , 
  ;
net "inst_wbs_uart/baud_limit<12>" , 
  outpin "inst_wbs_uart/baud_limit<15>" AQ ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B2 ,
  pip CLBLL_X10Y5 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X12Y10 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X13Y14 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X10Y5 SL2END2 -> IMUX_B4 , 
  pip INT_X10Y8 WS2END0 -> SL2BEG_N2 , 
  pip INT_X11Y9 WS2END0 -> WS2BEG0 , 
  pip INT_X12Y10 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X12Y10 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X13Y11 NE2END0 -> NL2BEG1 , 
  pip INT_X13Y13 NL2END1 -> NE2BEG1 , 
  pip INT_X13Y14 NE2MID1 -> IMUX_B4 , 
  pip INT_X13Y14 NE2MID1 -> IMUX_B40 , 
  ;
net "inst_wbs_uart/baud_limit<13>" , 
  outpin "inst_wbs_uart/baud_limit<15>" BQ ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B3 ,
  pip CLBLL_X10Y5 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X12Y10 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y15 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y5 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y5 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X10Y5 SL2END0 -> FAN1 , 
  pip INT_X10Y7 SW5END1 -> SL2BEG0 , 
  pip INT_X12Y10 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X12Y10 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X12Y15 NR5END0 -> ER2BEG1 , 
  pip INT_X13Y15 ER2MID1 -> IMUX_B3 , 
  pip INT_X13Y15 ER2MID1 -> IMUX_B39 , 
  ;
net "inst_wbs_uart/baud_limit<14>" , 
  outpin "inst_wbs_uart/baud_limit<15>" CQ ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" A6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B1 ,
  pip CLBLL_X10Y5 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X12Y10 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X13Y13 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X10Y5 WR2END0 -> IMUX_B0 , 
  pip INT_X12Y10 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X12Y10 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X12Y12 NL2END2 -> NE2BEG2 , 
  pip INT_X12Y5 SR5END1 -> WR2BEG0 , 
  pip INT_X13Y13 NE2END2 -> IMUX_B41 , 
  ;
net "inst_wbs_uart/baud_limit<15>" , 
  outpin "inst_wbs_uart/baud_limit<15>" DQ ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" B5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C2 ,
  pip CLBLL_X10Y5 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X12Y10 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y13 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X10Y5 SL2END1 -> IMUX_B38 , 
  pip INT_X10Y7 SW5END2 -> SL2BEG1 , 
  pip INT_X12Y10 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X12Y10 LOGIC_OUTS3 -> SW5BEG2 , 
  pip INT_X12Y12 NL2MID0 -> NE2BEG0 , 
  pip INT_X13Y13 NE2END0 -> IMUX_B7 , 
  ;
net "inst_wbs_uart/baud_limit<1>" , 
  outpin "inst_wbs_uart/baud_limit<3>" BQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B1 ,
  pip CLBLL_X10Y4 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X12Y11 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X14Y13 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X14Y13 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y4 SR2MID1 -> IMUX_B2 , 
  pip INT_X10Y5 SW5MID1 -> SR2BEG1 , 
  pip INT_X10Y8 SW5END1 -> SW5BEG1 , 
  pip INT_X12Y11 LOGIC_OUTS1 -> EL2BEG1 , 
  pip INT_X12Y11 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X14Y11 EL2END1 -> NL2BEG2 , 
  pip INT_X14Y13 NL2END2 -> IMUX_B17 , 
  pip INT_X14Y13 NL2END2 -> IMUX_B29 , 
  ;
net "inst_wbs_uart/baud_limit<2>" , 
  outpin "inst_wbs_uart/baud_limit<3>" CQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D6 ,
  pip CLBLL_X10Y4 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X12Y11 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X13Y14 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X10Y4 WS2END2 -> IMUX_B4 , 
  pip INT_X11Y5 SW2END2 -> WS2BEG2 , 
  pip INT_X12Y11 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X12Y11 LOGIC_OUTS2 -> SL5BEG2 , 
  pip INT_X12Y13 NL2END2 -> NE2BEG2 , 
  pip INT_X12Y6 SL5END2 -> SW2BEG2 , 
  pip INT_X13Y14 NE2END2 -> IMUX_B11 , 
  pip INT_X13Y14 NE2END2 -> IMUX_B47 , 
  ;
net "inst_wbs_uart/baud_limit<3>" , 
  outpin "inst_wbs_uart/baud_limit<3>" DQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A3 ,
  pip CLBLL_X10Y4 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X12Y11 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y13 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y4 SL2END0 -> IMUX_B36 , 
  pip INT_X10Y6 WR2END1 -> SL2BEG0 , 
  pip INT_X12Y11 LOGIC_OUTS3 -> ER2BEG_S0 , 
  pip INT_X12Y11 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X12Y6 SR5END2 -> WR2BEG1 , 
  pip INT_X13Y12 ER2MID0 -> NL2BEG1 , 
  pip INT_X13Y13 NL2MID1 -> IMUX_B3 , 
  ;
net "inst_wbs_uart/baud_limit<4>" , 
  outpin "inst_wbs_uart/baud_limit<7>" AQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B4 ,
  pip CLBLL_X10Y4 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X12Y10 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y4 WR2END2 -> IMUX_B40 , 
  pip INT_X12Y10 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X12Y10 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X12Y13 NW5MID0 -> NE2BEG0 , 
  pip INT_X12Y5 SR5END0 -> WR2BEG_N2 , 
  pip INT_X13Y14 NE2END0 -> IMUX_B1 , 
  pip INT_X13Y14 NE2END0 -> IMUX_B37 , 
  ;
net "inst_wbs_uart/baud_limit<5>" , 
  outpin "inst_wbs_uart/baud_limit<7>" BQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" B1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B1 ,
  pip CLBLL_X10Y4 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X12Y10 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y15 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X13Y15 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y4 EL2BEG2 -> IMUX_B41 , 
  pip INT_X10Y4 SL2END2 -> EL2BEG2 , 
  pip INT_X10Y7 SW5END0 -> SL2BEG_N2 , 
  pip INT_X12Y10 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X12Y10 LOGIC_OUTS5 -> SW5BEG0 , 
  pip INT_X12Y14 NR5END2 -> NE2BEG2 , 
  pip INT_X13Y15 NE2END2 -> IMUX_B41 , 
  pip INT_X13Y15 NE2END2 -> IMUX_B5 , 
  ;
net "inst_wbs_uart/baud_limit<6>" , 
  outpin "inst_wbs_uart/baud_limit<7>" CQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B4 ,
  pip CLBLL_X10Y4 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X12Y10 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y13 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y4 CTRL_BOUNCE_S0 -> IMUX_B10 , 
  pip INT_X10Y5 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X10Y5 WR2END1 -> CTRL0 , 
  pip INT_X12Y10 LOGIC_OUTS6 -> NE2BEG2 , 
  pip INT_X12Y10 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X12Y5 SR5END2 -> WR2BEG1 , 
  pip INT_X13Y11 NE2END2 -> NL2BEG_S0 , 
  pip INT_X13Y13 NL2MID0 -> IMUX_B37 , 
  ;
net "inst_wbs_uart/baud_limit<7>" , 
  outpin "inst_wbs_uart/baud_limit<7>" DQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C6 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C6 ,
  pip CLBLL_X10Y4 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X12Y10 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y13 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X10Y4 SE2END2 -> IMUX_B11 , 
  pip INT_X12Y10 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X12Y10 LOGIC_OUTS7 -> WS5BEG2 , 
  pip INT_X13Y11 NE2END1 -> NL2BEG2 , 
  pip INT_X13Y13 NL2END2 -> IMUX_B11 , 
  pip INT_X9Y5 SL5MID2 -> SE2BEG2 , 
  pip INT_X9Y8 WS5END2 -> SL5BEG2 , 
  ;
net "inst_wbs_uart/baud_limit<8>" , 
  outpin "inst_wbs_uart/baud_limit<11>" AQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" C3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D3 ,
  pip CLBLL_X10Y4 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X12Y11 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X14Y13 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X14Y13 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y4 WS2END1 -> IMUX_B8 , 
  pip INT_X11Y5 SW2END1 -> WS2BEG1 , 
  pip INT_X12Y11 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X12Y11 LOGIC_OUTS4 -> SL5BEG1 , 
  pip INT_X12Y13 NR2END0 -> ER2BEG1 , 
  pip INT_X12Y6 SL5END1 -> SW2BEG1 , 
  pip INT_X14Y13 ER2END1 -> FAN4 , 
  pip INT_X14Y13 ER2END1 -> IMUX_B9 , 
  pip INT_X14Y13 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X14Y13 FAN_BOUNCE4 -> IMUX_B44 , 
  ;
net "inst_wbs_uart/baud_limit<9>" , 
  outpin "inst_wbs_uart/baud_limit<11>" BQ ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" D1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B3 ,
  pip CLBLL_X10Y4 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X12Y11 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X14Y13 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X14Y13 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X10Y4 WS2END0 -> IMUX_B42 , 
  pip INT_X11Y5 SW2END0 -> WS2BEG0 , 
  pip INT_X12Y11 LOGIC_OUTS5 -> EL2BEG0 , 
  pip INT_X12Y11 LOGIC_OUTS5 -> SL5BEG0 , 
  pip INT_X12Y6 SL5END0 -> SW2BEG0 , 
  pip INT_X14Y11 EL2END0 -> NL2BEG1 , 
  pip INT_X14Y13 NL2END1 -> IMUX_B15 , 
  pip INT_X14Y13 NL2END1 -> IMUX_B27 , 
  ;
net "inst_wbs_uart/baud_limit_15_not0001" , 
  outpin "inst_wbs_uart/baud_limit<3>" C ,
  inpin "inst_wbs_uart/baud_limit<11>" CE ,
  inpin "inst_wbs_uart/baud_limit<15>" CE ,
  pip CLBLL_X12Y10 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X12Y11 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X12Y11 SITE_CTRL_B1 -> M_CE , 
  pip INT_X12Y10 CTRL0 -> CTRL_B0 , 
  pip INT_X12Y10 SR2MID1 -> CTRL0 , 
  pip INT_X12Y11 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y11 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X12Y11 SR2BEG1 -> CTRL1 , 
  ;
net "inst_wbs_uart/baud_limit_7_not0001" , 
  outpin "inst_wbs_uart/baud_limit_7_not0001" B ,
  inpin "inst_wbs_uart/baud_limit<3>" CE ,
  inpin "inst_wbs_uart/baud_limit<7>" CE ,
  pip CLBLL_X12Y10 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X12Y11 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y16 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X12Y10 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y10 SW2END1 -> CTRL1 , 
  pip INT_X12Y11 CTRL0 -> CTRL_B0 , 
  pip INT_X12Y11 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X12Y11 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X12Y11 WR2MID0 -> FAN1 , 
  pip INT_X13Y11 SL5END1 -> SW2BEG1 , 
  pip INT_X13Y11 SL5END1 -> WR2BEG0 , 
  pip INT_X13Y16 LOGIC_OUTS9 -> SL5BEG1 , 
  ;
net "inst_wbs_uart/en_16_x_baud" , 
  outpin "inst_wbs_uart/en_16_x_baud" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/purge" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" CE ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" CE ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_read" A5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" CE ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" CE ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" CE ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" CE ,
  pip CLBLL_X10Y11 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X12Y15 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y13 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X11Y13 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y14 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X11Y14 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y15 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y16 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y14 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y15 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y16 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X6Y6 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y6 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X6Y7 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y7 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y8 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y11 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X10Y11 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X10Y11 LOGIC_OUTS4 -> SW5BEG1 , 
  pip INT_X11Y12 NE2END0 -> NE2BEG0 , 
  pip INT_X11Y12 NE2END0 -> NL2BEG1 , 
  pip INT_X11Y13 CTRL0 -> CTRL_B0 , 
  pip INT_X11Y13 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y13 NE2MID0 -> CTRL0 , 
  pip INT_X11Y13 NE2MID0 -> CTRL1 , 
  pip INT_X11Y14 CTRL0 -> CTRL_B0 , 
  pip INT_X11Y14 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y14 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X11Y14 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X11Y14 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X11Y14 NL2END1 -> FAN4 , 
  pip INT_X12Y13 NE2END0 -> EN2BEG0 , 
  pip INT_X12Y14 NE5END0 -> NE2BEG0 , 
  pip INT_X12Y15 NE2MID0 -> IMUX_B2 , 
  pip INT_X13Y14 EN2END0 -> ER2BEG1 , 
  pip INT_X13Y14 EN2END0 -> NE2BEG0 , 
  pip INT_X13Y15 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y15 NE2END0 -> ER2BEG1 , 
  pip INT_X13Y15 NE2END0 -> NE2BEG0 , 
  pip INT_X13Y15 NE2MID0 -> CTRL1 , 
  pip INT_X13Y16 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y16 NE2MID0 -> CTRL1 , 
  pip INT_X14Y16 NE2END0 -> ER2BEG1 , 
  pip INT_X15Y14 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y14 ER2END1 -> FAN4 , 
  pip INT_X15Y14 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y14 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y15 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y15 ER2END1 -> FAN4 , 
  pip INT_X15Y15 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y15 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y16 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y16 ER2MID1 -> FAN4 , 
  pip INT_X15Y16 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y16 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X6Y6 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y6 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y6 WS2END1 -> CTRL0 , 
  pip INT_X6Y6 WS2END1 -> CTRL1 , 
  pip INT_X6Y7 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y7 WL2BEG1 -> CTRL1 , 
  pip INT_X6Y7 WS2MID1 -> WL2BEG1 , 
  pip INT_X7Y7 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y7 WS2END1 -> CTRL1 , 
  pip INT_X7Y7 WS2END1 -> WS2BEG1 , 
  pip INT_X7Y8 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y8 WL2BEG1 -> CTRL1 , 
  pip INT_X7Y8 WS2MID1 -> WL2BEG1 , 
  pip INT_X8Y8 SW5END1 -> WS2BEG1 , 
  ;
net "inst_wbs_uart/en_16_x_baud_cmp_eq0000" , 
  outpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" BMUX ,
  inpin "inst_wbs_uart/baud_count<11>" A2 ,
  inpin "inst_wbs_uart/baud_count<11>" B2 ,
  inpin "inst_wbs_uart/baud_count<11>" C4 ,
  inpin "inst_wbs_uart/baud_count<11>" D4 ,
  inpin "inst_wbs_uart/baud_count<15>" A1 ,
  inpin "inst_wbs_uart/baud_count<15>" B4 ,
  inpin "inst_wbs_uart/baud_count<15>" C6 ,
  inpin "inst_wbs_uart/baud_count<15>" D2 ,
  inpin "inst_wbs_uart/baud_count<3>" A1 ,
  inpin "inst_wbs_uart/baud_count<3>" B1 ,
  inpin "inst_wbs_uart/baud_count<3>" C6 ,
  inpin "inst_wbs_uart/baud_count<3>" D6 ,
  inpin "inst_wbs_uart/baud_count<7>" A6 ,
  inpin "inst_wbs_uart/baud_count<7>" B6 ,
  inpin "inst_wbs_uart/baud_count<7>" C1 ,
  inpin "inst_wbs_uart/baud_count<7>" D1 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000_inv" D1 ,
  pip CLBLL_X10Y11 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y2 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X10Y2 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X10Y2 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X10Y3 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y3 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y3 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y5 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X10Y5 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y5 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y5 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X10Y5 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X9Y3 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X9Y3 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X9Y3 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X9Y3 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X10Y10 NR5END2 -> WL2BEG_S0 , 
  pip INT_X10Y11 WL2BEG0 -> IMUX_B42 , 
  pip INT_X10Y2 EL2MID2 -> IMUX_B11 , 
  pip INT_X10Y2 EL2MID2 -> IMUX_B41 , 
  pip INT_X10Y2 EL2MID2 -> IMUX_B47 , 
  pip INT_X10Y2 EL2MID2 -> IMUX_B5 , 
  pip INT_X10Y3 SR2END0 -> IMUX_B0 , 
  pip INT_X10Y3 SR2END0 -> IMUX_B36 , 
  pip INT_X10Y3 SR2END0 -> IMUX_B42 , 
  pip INT_X10Y3 SR2END0 -> IMUX_B6 , 
  pip INT_X10Y5 LOGIC_OUTS17 -> IMUX_B29 , 
  pip INT_X10Y5 LOGIC_OUTS17 -> IMUX_B35 , 
  pip INT_X10Y5 SW2MID0 -> IMUX_B13 , 
  pip INT_X10Y5 SW2MID0 -> IMUX_B19 , 
  pip INT_X10Y5 SW2MID0 -> SR2BEG0 , 
  pip INT_X10Y6 LOGIC_OUTS_N17 -> SW2BEG0 , 
  pip INT_X10Y6 LOGIC_OUTS_N17 -> WS2BEG0 , 
  pip INT_X10Y6 LOGIC_OUTS_N1_17 -> NR5BEG_N2 , 
  pip INT_X9Y2 SL2END2 -> EL2BEG2 , 
  pip INT_X9Y3 SL2MID2 -> IMUX_B10 , 
  pip INT_X9Y3 SL2MID2 -> IMUX_B4 , 
  pip INT_X9Y3 SL2MID2 -> IMUX_B40 , 
  pip INT_X9Y3 SL2MID2 -> IMUX_B46 , 
  pip INT_X9Y5 WS2END0 -> SL2BEG_N2 , 
  ;
net "inst_wbs_uart/en_16_x_baud_cmp_eq0000_inv" , 
  outpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000_inv" D ,
  inpin "inst_wbs_uart/en_16_x_baud" SR ,
  pip CLBLL_X10Y11 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X10Y11 SITE_CTRL_B3 -> M_SR , 
  pip INT_X10Y11 CTRL3 -> CTRL_B3 , 
  pip INT_X10Y11 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X10Y11 NR2BEG1 -> CTRL3 , 
  ;
net "inst_wbs_uart/inst_uart_rx/buf_0/pointer<0>" , 
  outpin "inst_wbs_uart/rx_buffer_half_full" AQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" B6 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" A4 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" AX ,
  inpin "inst_wbs_uart/rx_data_out<2>" A2 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B2 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A2 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B2 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A2 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B2 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C2 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" B6 ,
  pip CLBLL_X14Y13 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X14Y18 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X14Y18 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X14Y18 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y13 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y14 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y18 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y13 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y13 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X13Y13 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X13Y13 WR2MID2 -> BYP7 , 
  pip INT_X13Y13 WR2MID2 -> IMUX_B16 , 
  pip INT_X13Y13 WR2MID2 -> IMUX_B28 , 
  pip INT_X13Y14 BYP_BOUNCE_N7 -> IMUX_B19 , 
  pip INT_X13Y14 BYP_BOUNCE_N7 -> IMUX_B31 , 
  pip INT_X13Y14 SL2END2 -> IMUX_B16 , 
  pip INT_X13Y14 SL2END2 -> IMUX_B28 , 
  pip INT_X13Y17 WS2END0 -> SL2BEG_N2 , 
  pip INT_X13Y18 WN2MID0 -> IMUX_B36 , 
  pip INT_X14Y13 SR2END0 -> IMUX_B36 , 
  pip INT_X14Y14 SR2MID0 -> SE2BEG0 , 
  pip INT_X14Y14 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X14Y15 SW5MID0 -> SR2BEG0 , 
  pip INT_X14Y18 BYP0 -> BYP_B0 , 
  pip INT_X14Y18 LOGIC_OUTS0 -> BYP0 , 
  pip INT_X14Y18 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X14Y18 LOGIC_OUTS0 -> SW5BEG0 , 
  pip INT_X14Y18 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X14Y18 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X15Y13 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y13 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X15Y13 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y13 SE2END0 -> BYP5 , 
  ;
net "inst_wbs_uart/inst_uart_rx/buf_0/pointer<1>" , 
  outpin "inst_wbs_uart/rx_buffer_half_full" BQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" B4 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" B4 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" BX ,
  inpin "inst_wbs_uart/rx_data_out<2>" A3 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B3 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A3 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B3 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A3 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B3 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C3 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" B5 ,
  pip CLBLL_X14Y13 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X14Y18 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X14Y18 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X14Y18 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y13 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y18 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y13 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y13 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X12Y14 SW2MID1 -> SE2BEG1 , 
  pip INT_X12Y15 SW5END1 -> SW2BEG1 , 
  pip INT_X13Y13 SE2END1 -> IMUX_B15 , 
  pip INT_X13Y13 SE2END1 -> IMUX_B27 , 
  pip INT_X13Y14 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y14 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X13Y14 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X13Y14 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X13Y14 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X13Y14 WR2MID0 -> FAN1 , 
  pip INT_X13Y18 WS2MID1 -> IMUX_B37 , 
  pip INT_X14Y13 SR2END1 -> IMUX_B38 , 
  pip INT_X14Y14 SR2MID1 -> SE2BEG1 , 
  pip INT_X14Y14 SR2MID1 -> WR2BEG0 , 
  pip INT_X14Y15 SW5MID1 -> SR2BEG1 , 
  pip INT_X14Y18 BYP5 -> BYP_B5 , 
  pip INT_X14Y18 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X14Y18 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X14Y18 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X14Y18 LOGIC_OUTS1 -> WS2BEG1 , 
  pip INT_X15Y13 SE2END1 -> IMUX_B15 , 
  pip INT_X15Y13 SE2END1 -> IMUX_B27 , 
  ;
net "inst_wbs_uart/inst_uart_rx/buf_0/pointer<2>" , 
  outpin "inst_wbs_uart/rx_buffer_half_full" CQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" B3 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" C4 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" CX ,
  inpin "inst_wbs_uart/rx_data_out<2>" A4 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B4 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A4 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B4 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A4 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B4 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C4 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" B2 ,
  pip CLBLL_X14Y13 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X14Y18 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X14Y18 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X14Y18 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y18 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y13 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y13 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X13Y13 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X13Y13 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X13Y13 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X13Y13 SW2END2 -> BYP2 , 
  pip INT_X13Y14 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y14 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X13Y14 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X13Y14 NR2BEG0 -> IMUX_B13 , 
  pip INT_X13Y14 NR2BEG0 -> IMUX_B25 , 
  pip INT_X13Y14 WR2MID1 -> FAN3 , 
  pip INT_X13Y14 WR2MID1 -> NR2BEG0 , 
  pip INT_X13Y18 WS2MID2 -> IMUX_B39 , 
  pip INT_X14Y13 SR2END2 -> IMUX_B40 , 
  pip INT_X14Y13 SR2END2 -> SE2BEG2 , 
  pip INT_X14Y14 SR2MID2 -> SW2BEG2 , 
  pip INT_X14Y14 SR2MID2 -> WR2BEG1 , 
  pip INT_X14Y15 SW5MID2 -> SR2BEG2 , 
  pip INT_X14Y18 BYP2 -> BYP_B2 , 
  pip INT_X14Y18 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X14Y18 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X14Y18 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X14Y18 LOGIC_OUTS2 -> WS2BEG2 , 
  pip INT_X15Y12 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X15Y12 SE2END2 -> FAN7 , 
  pip INT_X15Y13 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X15Y13 FAN_BOUNCE_N7 -> IMUX_B25 , 
  ;
net "inst_wbs_uart/inst_uart_rx/buf_0/pointer_zero" , 
  outpin "inst_wbs_uart/rx_buffer_data_present" B ,
  inpin "inst_wbs_uart/rx_buffer_data_present" A5 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" A3 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" B3 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" C5 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" D5 ,
  pip CLBLL_X14Y18 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X14Y18 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X14Y18 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X14Y18 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y18 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X13Y18 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X13Y18 LOGIC_OUTS9 -> ER2BEG1 , 
  pip INT_X13Y18 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X14Y18 ER2MID1 -> IMUX_B3 , 
  pip INT_X14Y18 ER2MID1 -> IMUX_B39 , 
  pip INT_X14Y18 ER2MID1 -> IMUX_B45 , 
  pip INT_X14Y18 ER2MID1 -> IMUX_B9 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/purge" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/purge" CQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/purge" C4 ,
  pip CLBLM_X6Y6 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X6Y6 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X6Y6 LOGIC_OUTS2 -> IMUX_B10 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<0>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" AI ,
  pip CLBLM_X6Y6 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X6Y7 SITE_FAN_B0 -> M_AI , 
  pip INT_X6Y6 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X6Y7 FAN0 -> FAN_B0 , 
  pip INT_X6Y7 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X6Y7 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X6Y7 GFAN0 -> FAN0 , 
  pip INT_X6Y7 NL2MID1 -> FAN4 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<1>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" DI ,
  pip CLBLM_X6Y7 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X7Y7 SITE_FAN_B7 -> M_DI , 
  pip INT_X6Y7 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X7Y7 ER2MID1 -> FAN4 , 
  pip INT_X7Y7 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X7Y7 FAN7 -> FAN_B7 , 
  pip INT_X7Y7 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X7Y7 GFAN0 -> FAN7 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" DQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" AI ,
  pip CLBLM_X7Y7 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X7Y7 SITE_FAN_B0 -> M_AI , 
  pip INT_X7Y7 EL2BEG2 -> FAN6 , 
  pip INT_X7Y7 FAN0 -> FAN_B0 , 
  pip INT_X7Y7 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y7 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X7Y7 GFAN1 -> FAN0 , 
  pip INT_X7Y7 LOGIC_OUTS7 -> EL2BEG2 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<3>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" AI ,
  pip CLBLM_X7Y7 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X7Y8 SITE_FAN_B0 -> M_AI , 
  pip INT_X7Y7 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X7Y8 FAN0 -> FAN_B0 , 
  pip INT_X7Y8 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X7Y8 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X7Y8 GFAN0 -> FAN0 , 
  pip INT_X7Y8 NL2MID1 -> FAN4 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<4>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" BI ,
  pip CLBLM_X7Y7 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X7Y8 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X7Y7 FAN2 -> FAN_B2 , 
  pip INT_X7Y7 SE2MID1 -> FAN2 , 
  pip INT_X7Y8 LOGIC_OUTS4 -> SE2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<5>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<2>" BQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" BI ,
  pip CLBLM_X6Y7 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X7Y7 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X6Y7 FAN2 -> FAN_B2 , 
  pip INT_X6Y7 WL2MID1 -> FAN2 , 
  pip INT_X7Y7 LOGIC_OUTS5 -> WL2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<6>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" BQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" CI ,
  pip CLBLM_X6Y7 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X6Y7 SITE_FAN_B5 -> M_CI , 
  pip INT_X6Y7 FAN5 -> FAN_B5 , 
  pip INT_X6Y7 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X6Y7 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X6Y7 GFAN1 -> FAN5 , 
  pip INT_X6Y7 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X6Y7 NR2MID2 -> FAN6 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<7>" CQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" BI ,
  pip CLBLM_X6Y6 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X6Y7 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X6Y6 FAN2 -> FAN_B2 , 
  pip INT_X6Y6 SL2MID1 -> FAN2 , 
  pip INT_X6Y7 LOGIC_OUTS6 -> SL2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" , 
  outpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" BQ ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/purge" C2 ,
  pip CLBLM_X6Y6 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X6Y6 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X6Y6 LOGIC_OUTS5 -> IMUX_B7 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" AQ ,
  inpin "inst_wbs_uart/rx_data_out<7>" AI ,
  pip CLBLM_X13Y14 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y14 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X13Y14 FAN0 -> FAN_B0 , 
  pip INT_X13Y14 WR2END0 -> FAN0 , 
  pip INT_X15Y14 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" DQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" AI ,
  inpin "inst_wbs_uart/rx_data_out<2>" AI ,
  pip CLBLM_X15Y13 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y14 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y15 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X15Y13 FAN0 -> FAN_B0 , 
  pip INT_X15Y13 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y13 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X15Y13 GFAN1 -> FAN0 , 
  pip INT_X15Y13 SR2END1 -> FAN3 , 
  pip INT_X15Y14 FAN0 -> FAN_B0 , 
  pip INT_X15Y14 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y14 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X15Y14 GFAN1 -> FAN0 , 
  pip INT_X15Y14 SR2MID1 -> FAN3 , 
  pip INT_X15Y15 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<2>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" DI ,
  inpin "inst_wbs_uart/rx_data_out<2>" BI ,
  pip CLBLM_X15Y13 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y15 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y15 SITE_FAN_B7 -> M_DI , 
  pip INT_X15Y13 FAN2 -> FAN_B2 , 
  pip INT_X15Y13 SR2MID1 -> FAN2 , 
  pip INT_X15Y14 SW2MID1 -> SR2BEG1 , 
  pip INT_X15Y15 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y15 FAN7 -> FAN_B7 , 
  pip INT_X15Y15 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X15Y15 GFAN1 -> FAN7 , 
  pip INT_X15Y15 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X15Y15 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X15Y15 WR2BEG0 -> FAN3 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<3>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" AI ,
  inpin "inst_wbs_uart/rx_data_out<3>" BI ,
  pip CLBLM_X13Y13 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X13Y15 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y15 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y13 FAN2 -> FAN_B2 , 
  pip INT_X13Y13 SE2MID1 -> FAN2 , 
  pip INT_X13Y14 SW2MID1 -> SE2BEG1 , 
  pip INT_X13Y15 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X13Y15 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X14Y15 ES2MID0 -> EN2BEG0 , 
  pip INT_X15Y15 EN2MID0 -> FAN0 , 
  pip INT_X15Y15 FAN0 -> FAN_B0 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<4>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" BQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" AI ,
  inpin "inst_wbs_uart/rx_data_out<7>" CI ,
  pip CLBLM_X13Y14 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X13Y15 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y15 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y14 FAN5 -> FAN_B5 , 
  pip INT_X13Y14 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y14 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X13Y14 GFAN1 -> FAN5 , 
  pip INT_X13Y14 NR2BEG2 -> FAN6 , 
  pip INT_X13Y15 FAN0 -> FAN_B0 , 
  pip INT_X13Y15 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X13Y15 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X13Y15 SR2BEG0 -> FAN0 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" CQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" BI ,
  inpin "inst_wbs_uart/rx_data_out<7>" BI ,
  pip CLBLM_X13Y14 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X13Y15 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y15 SITE_FAN_B2 -> M_BI , 
  pip INT_X13Y14 FAN2 -> FAN_B2 , 
  pip INT_X13Y14 SL2MID1 -> FAN2 , 
  pip INT_X13Y15 EL2BEG2 -> FAN6 , 
  pip INT_X13Y15 FAN2 -> FAN_B2 , 
  pip INT_X13Y15 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y15 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X13Y15 GFAN1 -> FAN2 , 
  pip INT_X13Y15 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X13Y15 LOGIC_OUTS6 -> SL2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" CI ,
  inpin "inst_wbs_uart/rx_data_out<3>" AI ,
  pip CLBLM_X13Y13 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X13Y15 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X13Y16 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X13Y13 FAN0 -> FAN_B0 , 
  pip INT_X13Y13 SE2MID0 -> FAN0 , 
  pip INT_X13Y14 SR2END0 -> SE2BEG0 , 
  pip INT_X13Y15 FAN5 -> FAN_B5 , 
  pip INT_X13Y15 SW2MID1 -> FAN5 , 
  pip INT_X13Y16 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X13Y16 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" AQ ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" AI ,
  inpin "inst_wbs_uart/rx_data_out<7>" DI ,
  pip CLBLM_X13Y14 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X13Y16 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y16 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X12Y14 SL2MID2 -> EL2BEG2 , 
  pip INT_X12Y16 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X13Y14 EL2MID2 -> FAN7 , 
  pip INT_X13Y14 FAN7 -> FAN_B7 , 
  pip INT_X13Y16 FAN0 -> FAN_B0 , 
  pip INT_X13Y16 WR2END0 -> FAN0 , 
  pip INT_X13Y16 WR2END0 -> WN2BEG0 , 
  pip INT_X15Y16 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "inst_wbs_uart/inst_uart_tx/buf_0/pointer<0>" , 
  outpin "inst_wbs_uart/tx_buffer_half_full" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" B4 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" D2 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" A4 ,
  pip CLBLL_X12Y18 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X12Y18 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X12Y18 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y18 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X12Y18 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X12Y18 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X12Y18 LOGIC_OUTS0 -> IMUX_B13 , 
  pip INT_X13Y18 ES2MID0 -> IMUX_B43 , 
  ;
net "inst_wbs_uart/inst_uart_tx/buf_0/pointer<1>" , 
  outpin "inst_wbs_uart/tx_buffer_half_full" BQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" B3 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" D5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" B4 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" BX ,
  pip CLBLL_X12Y18 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X12Y18 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X12Y18 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X13Y18 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X12Y18 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X12Y18 BYP5 -> BYP_B5 , 
  pip INT_X12Y18 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X12Y18 LOGIC_OUTS1 -> BYP1 , 
  pip INT_X12Y18 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X12Y18 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X12Y18 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X13Y18 ER2MID1 -> IMUX_B45 , 
  ;
net "inst_wbs_uart/inst_uart_tx/buf_0/pointer<2>" , 
  outpin "inst_wbs_uart/tx_buffer_half_full" CQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" B2 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" D3 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" C4 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" CX ,
  pip CLBLL_X12Y18 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X12Y18 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X12Y18 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X12Y18 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y18 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X12Y18 BYP2 -> BYP_B2 , 
  pip INT_X12Y18 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X12Y18 LOGIC_OUTS2 -> EN2BEG1 , 
  pip INT_X12Y18 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X12Y18 LOGIC_OUTS2 -> IMUX_B16 , 
  pip INT_X13Y18 EN2MID1 -> IMUX_B44 , 
  ;
net "inst_wbs_uart/inst_uart_tx/buf_0/pointer_zero" , 
  outpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" B ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" A5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" A1 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" B5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" C6 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" D3 ,
  pip CLBLL_X12Y18 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "inst_wbs_uart/inst_uart_tx/fifo_data_present" B -> BMUX
  pip CLBLL_X12Y18 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X12Y18 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X12Y18 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X12Y18 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X12Y18 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X12Y18 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X12Y18 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X12Y18 LOGIC_OUTS13 -> IMUX_B38 , 
  pip INT_X12Y18 LOGIC_OUTS13 -> IMUX_B44 , 
  pip INT_X12Y18 LOGIC_OUTS21 -> IMUX_B11 , 
  pip INT_X12Y18 LOGIC_OUTS21 -> IMUX_B5 , 
  ;
net "inst_wbs_uart/inst_uart_tx/buf_0/valid_write" , 
  outpin "inst_wbs_uart/rx_buffer_data_present" C ,
  inpin "inst_wbs_uart/tx_buffer_half_full" AX ,
  pip CLBLL_X12Y18 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X13Y18 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X12Y18 BYP0 -> BYP_B0 , 
  pip INT_X12Y18 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X12Y18 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X12Y18 WR2MID1 -> FAN2 , 
  pip INT_X13Y18 LOGIC_OUTS10 -> WR2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_tx/fifo_data_present" , 
  outpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" A1 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" B2 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" CE ,
  pip CLBLL_X12Y18 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X12Y18 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X12Y18 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X11Y14 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X11Y14 WR2MID2 -> IMUX_B40 , 
  pip INT_X12Y15 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X12Y18 CTRL0 -> CTRL_B0 , 
  pip INT_X12Y18 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X12Y18 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X12Y18 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X12Y18 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X12Y18 WR2BEG0 -> CTRL0 , 
  pip INT_X12Y18 WR2BEG0 -> CTRL1 , 
  ;
net "inst_wbs_uart/inst_uart_tx/fifo_read" , 
  outpin "inst_wbs_uart/inst_uart_tx/fifo_read" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" A3 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" C5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" A3 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" B3 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" C5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" D5 ,
  pip CLBLL_X12Y15 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X12Y18 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X12Y18 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y18 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X12Y15 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X12Y17 NL2END1 -> NE2BEG1 , 
  pip INT_X12Y17 NL2END1 -> NW2BEG1 , 
  pip INT_X12Y18 NW2MID1 -> IMUX_B27 , 
  pip INT_X12Y18 NW2MID1 -> IMUX_B3 , 
  pip INT_X12Y18 NW2MID1 -> IMUX_B39 , 
  pip INT_X12Y18 NW2MID1 -> IMUX_B45 , 
  pip INT_X12Y18 NW2MID1 -> IMUX_B9 , 
  pip INT_X13Y18 NE2END1 -> IMUX_B9 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/Tx_bit" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" A3 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" D5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" A1 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" AX ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" B1 ,
  pip CLBLM_X11Y13 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X11Y13 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y13 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X11Y14 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X11Y14 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X11Y13 BYP1 -> BYP_B1 , 
  pip INT_X11Y13 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X11Y13 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X11Y13 SE2MID1 -> FAN2 , 
  pip INT_X11Y13 SW2MID1 -> IMUX_B3 , 
  pip INT_X11Y13 SW2MID1 -> IMUX_B45 , 
  pip INT_X11Y14 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X11Y14 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X11Y14 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X11Y14 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X11Y14 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X11Y14 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" DQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" A2 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" D4 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" B6 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" A2 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" B2 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" C5 ,
  pip CLBLM_X11Y13 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X11Y13 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X11Y13 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X11Y13 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X11Y13 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y13 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X11Y13 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X11Y13 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X11Y13 LOGIC_OUTS3 -> IMUX_B28 , 
  pip INT_X11Y13 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X11Y13 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X11Y13 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X11Y13 WR2BEG1 -> BYP6 , 
  pip INT_X11Y13 WR2BEG1 -> IMUX_B16 , 
  pip INT_X11Y13 WR2BEG1 -> IMUX_B4 , 
  pip INT_X11Y14 WL2BEG0 -> IMUX_B36 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" D2 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" A4 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" B5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" SR ,
  pip CLBLM_X11Y13 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X11Y13 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y14 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X11Y14 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X11Y13 CTRL3 -> CTRL_B3 , 
  pip INT_X11Y13 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X11Y13 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X11Y13 NR2BEG2 -> FAN6 , 
  pip INT_X11Y13 SW2MID0 -> IMUX_B43 , 
  pip INT_X11Y14 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X11Y14 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X11Y14 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X11Y14 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X11Y14 WL2BEG1 -> IMUX_B38 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/Tx_stop" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" A4 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" A3 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" B4 ,
  pip CLBLM_X11Y13 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X11Y13 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X11Y14 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X11Y13 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X11Y13 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X11Y14 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X11Y14 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X11Y14 NW2MID0 -> BYP1 , 
  pip INT_X11Y14 NW2MID0 -> IMUX_B13 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<0>" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" A4 ,
  pip CLBLM_X11Y13 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X11Y13 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X11Y13 LOGIC_OUTS4 -> IMUX_B25 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<1>" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" BQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" B4 ,
  pip CLBLM_X11Y13 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X11Y13 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X11Y13 LOGIC_OUTS5 -> IMUX_B13 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" CQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" C4 ,
  pip CLBLM_X11Y13 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X11Y13 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X11Y13 LOGIC_OUTS6 -> IMUX_B34 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/count_carry<2>" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/bit_select<2>" CMUX ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_read" A3 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" A5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_run" D1 ,
  pip CLBLL_X12Y15 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y13 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X11Y13 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y13 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X11Y13 LOGIC_OUTS22 -> IMUX_B42 , 
  pip INT_X11Y13 LOGIC_OUTS22 -> NL2BEG1 , 
  pip INT_X11Y13 LOGIC_OUTS22 -> WL2BEG1 , 
  pip INT_X11Y13 WL2BEG1 -> IMUX_B2 , 
  pip INT_X11Y14 NL2MID1 -> NE2BEG1 , 
  pip INT_X12Y15 NE2END1 -> IMUX_B3 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" BQ ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" AI ,
  pip CLBLM_X11Y14 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X11Y14 SITE_FAN_B0 -> M_AI , 
  pip INT_X11Y14 FAN0 -> FAN_B0 , 
  pip INT_X11Y14 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X11Y14 SR2BEG0 -> FAN0 , 
  ;
net "inst_wbs_uart/inst_uart_tx/kcuart/ready_to_start" , 
  outpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" B ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/Tx_start" A5 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" B5 ,
  pip CLBLM_X11Y14 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X11Y14 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X11Y14 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X11Y14 LOGIC_OUTS9 -> IMUX_B14 , 
  pip INT_X11Y14 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "inst_wbs_uart/rx_buffer_data_present" , 
  outpin "inst_wbs_uart/rx_buffer_data_present" AQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" A4 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" CE ,
  inpin "inst_wbs_uart/rx_read_buffer" A4 ,
  inpin "inst_wbs_uart/wbs_ack_o" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" C4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" D4 ,
  pip CLBLL_X14Y18 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y14 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y14 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y17 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y17 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y18 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X13Y18 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X13Y14 SE2MID2 -> IMUX_B10 , 
  pip INT_X13Y14 SE2MID2 -> IMUX_B46 , 
  pip INT_X13Y15 SL2END2 -> SE2BEG2 , 
  pip INT_X13Y17 BYP_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X13Y17 SW2MID0 -> IMUX_B1 , 
  pip INT_X13Y18 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X13Y18 LOGIC_OUTS0 -> BYP0 , 
  pip INT_X13Y18 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X13Y18 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X13Y18 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X13Y18 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X14Y18 CTRL0 -> CTRL_B0 , 
  pip INT_X14Y18 EN2MID0 -> FAN1 , 
  pip INT_X14Y18 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X14Y18 FAN_BOUNCE1 -> CTRL0 , 
  ;
net "inst_wbs_uart/rx_buffer_full" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<0>" B ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" C3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" D1 ,
  pip CLBLL_X14Y13 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X14Y13 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X14Y13 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X14Y13 LOGIC_OUTS9 -> IMUX_B8 , 
  pip INT_X14Y13 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X14Y13 SR2BEG0 -> IMUX_B42 , 
  ;
net "inst_wbs_uart/rx_buffer_half_full" , 
  outpin "inst_wbs_uart/rx_buffer_half_full" DQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" B5 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" D4 ,
  inpin "inst_wbs_uart/rx_data_out<2>" A5 ,
  inpin "inst_wbs_uart/rx_data_out<2>" B5 ,
  inpin "inst_wbs_uart/rx_data_out<3>" A5 ,
  inpin "inst_wbs_uart/rx_data_out<3>" B5 ,
  inpin "inst_wbs_uart/rx_data_out<7>" A5 ,
  inpin "inst_wbs_uart/rx_data_out<7>" B5 ,
  inpin "inst_wbs_uart/rx_data_out<7>" C5 ,
  inpin "inst_wbs_uart/rx_data_out<7>" D5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" B1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" A5 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" B5 ,
  pip CLBLL_X14Y13 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X14Y13 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X14Y13 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X14Y18 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X14Y18 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y13 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y13 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y14 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y18 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X15Y13 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y13 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y13 WR2MID1 -> IMUX_B14 , 
  pip INT_X13Y13 WR2MID1 -> IMUX_B26 , 
  pip INT_X13Y14 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X13Y14 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X13Y14 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X13Y14 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X13Y14 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X13Y14 SW2END2 -> BYP6 , 
  pip INT_X13Y18 WR2MID1 -> IMUX_B38 , 
  pip INT_X14Y13 EL2BEG2 -> FAN6 , 
  pip INT_X14Y13 EL2BEG2 -> IMUX_B41 , 
  pip INT_X14Y13 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X14Y13 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X14Y13 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X14Y13 SR5END2 -> EL2BEG2 , 
  pip INT_X14Y13 SR5END2 -> WR2BEG1 , 
  pip INT_X14Y15 SR5MID2 -> SW2BEG2 , 
  pip INT_X14Y18 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X14Y18 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X14Y18 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X15Y13 EL2MID2 -> FAN6 , 
  pip INT_X15Y13 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y13 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X15Y13 FAN_BOUNCE6 -> IMUX_B26 , 
  ;
net "inst_wbs_uart/rx_data_out<0>" , 
  outpin "inst_wbs_uart/rx_data_out<7>" A ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<0>" CX ,
  pip CLBLL_X14Y13 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X13Y14 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X13Y13 LOGIC_OUTS_S12 -> EN2BEG2 , 
  pip INT_X14Y13 BYP2 -> BYP_B2 , 
  pip INT_X14Y13 EN2MID2 -> BYP2 , 
  ;
net "inst_wbs_uart/rx_data_out<1>" , 
  outpin "inst_wbs_uart/rx_data_out<2>" A ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<1>" AX ,
  pip CLBLL_X14Y13 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y13 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbs_uart/rx_data_out<2>" A -> AMUX
  pip CLBLM_X15Y13 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X14Y13 BYP1 -> BYP_B1 , 
  pip INT_X14Y13 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X14Y13 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X14Y13 WR2MID1 -> FAN2 , 
  pip INT_X15Y13 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "inst_wbs_uart/rx_data_out<2>" , 
  outpin "inst_wbs_uart/rx_data_out<2>" B ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" CX ,
  pip CLBLM_X13Y14 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X15Y13 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X13Y14 BYP2 -> BYP_B2 , 
  pip INT_X13Y14 WN2MID2 -> BYP2 , 
  pip INT_X14Y14 NW2END1 -> WN2BEG2 , 
  pip INT_X15Y13 LOGIC_OUTS13 -> NW2BEG1 , 
  ;
net "inst_wbs_uart/rx_data_out<3>" , 
  outpin "inst_wbs_uart/rx_data_out<3>" B ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" A1 ,
  pip CLBLM_X13Y13 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "inst_wbs_uart/rx_data_out<3>" B -> BMUX
  pip CLBLM_X13Y13 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X13Y13 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X13Y13 LOGIC_OUTS21 -> IMUX_B5 , 
  ;
net "inst_wbs_uart/rx_data_out<4>" , 
  outpin "inst_wbs_uart/rx_data_out<7>" C ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" A3 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" B3 ,
  pip CLBLM_X13Y14 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X13Y14 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y14 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X13Y14 ER2BEG2 -> IMUX_B39 , 
  pip INT_X13Y14 LOGIC_OUTS14 -> ER2BEG2 , 
  pip INT_X13Y14 LOGIC_OUTS14 -> IMUX_B3 , 
  ;
net "inst_wbs_uart/rx_data_out<5>" , 
  outpin "inst_wbs_uart/rx_data_out<7>" B ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" A2 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" B2 ,
  pip CLBLM_X13Y14 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X13Y15 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X13Y15 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X13Y14 LOGIC_OUTS13 -> NE2BEG1 , 
  pip INT_X13Y15 NE2MID1 -> IMUX_B4 , 
  pip INT_X13Y15 NE2MID1 -> IMUX_B40 , 
  ;
net "inst_wbs_uart/rx_data_out<6>" , 
  outpin "inst_wbs_uart/rx_data_out<3>" A ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" B3 ,
  pip CLBLM_X13Y13 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "inst_wbs_uart/rx_data_out<3>" A -> AMUX
  pip CLBLM_X13Y13 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X13Y13 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X13Y13 LOGIC_OUTS20 -> IMUX_B39 , 
  ;
net "inst_wbs_uart/rx_data_out<7>" , 
  outpin "inst_wbs_uart/rx_data_out<7>" D ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<7>" C4 ,
  pip CLBLM_X13Y13 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y14 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X13Y13 SR2MID2 -> IMUX_B10 , 
  pip INT_X13Y14 LOGIC_OUTS15 -> SR2BEG2 , 
  ;
net "inst_wbs_uart/rx_read_buffer" , 
  outpin "inst_wbs_uart/rx_read_buffer" AQ ,
  inpin "inst_wbs_uart/rx_buffer_data_present" A2 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" A5 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" B5 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" C2 ,
  inpin "inst_wbs_uart/rx_buffer_half_full" D2 ,
  pip CLBLL_X14Y18 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X14Y18 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X14Y18 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X14Y18 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y17 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X13Y18 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X13Y17 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X13Y18 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y18 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X13Y18 NE2MID0 -> FAN3 , 
  pip INT_X14Y18 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X14Y18 BYP_BOUNCE1 -> IMUX_B2 , 
  pip INT_X14Y18 BYP_BOUNCE1 -> IMUX_B38 , 
  pip INT_X14Y18 NE2END0 -> BYP1 , 
  pip INT_X14Y18 NE2END0 -> IMUX_B43 , 
  pip INT_X14Y18 NE2END0 -> IMUX_B7 , 
  ;
net "inst_wbs_uart/rx_read_buffer_or0000" , 
  outpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D ,
  inpin "inst_wbs_uart/rx_read_buffer" SR ,
  pip CLBLM_X13Y16 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" D -> DMUX
  pip CLBLM_X13Y16 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X13Y17 SITE_CTRL_B2 -> L_SR , 
  pip INT_X13Y16 LOGIC_OUTS23 -> NL2BEG1 , 
  pip INT_X13Y17 CTRL2 -> CTRL_B2 , 
  pip INT_X13Y17 NL2MID1 -> CTRL2 , 
  ;
net "inst_wbs_uart/tx_buffer_full" , 
  outpin "inst_wbs_uart/rx_buffer_data_present" D ,
  inpin "inst_wbs_uart/rx_buffer_data_present" C6 ,
  inpin "inst_wbs_uart/tx_write_buffer" A5 ,
  inpin "inst_wbs_uart/wbs_ack_o" A1 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<2>" AX ,
  pip CLBLM_X13Y14 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X13Y17 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X13Y18 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "inst_wbs_uart/rx_buffer_data_present" D -> DMUX
  pip CLBLM_X13Y18 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X13Y18 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X13Y18 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X13Y18 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X13Y14 BYP0 -> BYP_B0 , 
  pip INT_X13Y14 SW2MID0 -> BYP0 , 
  pip INT_X13Y15 SL2END0 -> SW2BEG0 , 
  pip INT_X13Y17 SE2MID1 -> SL2BEG0 , 
  pip INT_X13Y17 SW2MID2 -> IMUX_B29 , 
  pip INT_X13Y18 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X13Y18 LOGIC_OUTS11 -> SW2BEG2 , 
  pip INT_X13Y18 LOGIC_OUTS19 -> IMUX_B26 , 
  pip INT_X13Y18 LOGIC_OUTS19 -> SE2BEG1 , 
  ;
net "inst_wbs_uart/tx_buffer_half_full" , 
  outpin "inst_wbs_uart/tx_buffer_half_full" DQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" B1 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" D6 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" D4 ,
  inpin "inst_wbs_uart/wbs_dat_s2m_o<5>" AX ,
  pip CLBLL_X12Y18 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X12Y18 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X12Y18 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y15 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X13Y18 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X12Y13 SR5END2 -> EL2BEG2 , 
  pip INT_X12Y18 EL2BEG2 -> IMUX_B17 , 
  pip INT_X12Y18 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X12Y18 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X12Y18 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X13Y13 EL2MID2 -> NL2BEG_S0 , 
  pip INT_X13Y15 BYP0 -> BYP_B0 , 
  pip INT_X13Y15 NL2MID0 -> BYP0 , 
  pip INT_X13Y18 EL2MID2 -> IMUX_B47 , 
  ;
net "inst_wbs_uart/tx_write_buffer" , 
  outpin "inst_wbs_uart/tx_write_buffer" AQ ,
  inpin "inst_wbs_uart/inst_uart_tx/fifo_data_present" A4 ,
  inpin "inst_wbs_uart/rx_buffer_data_present" C4 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" A5 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" B2 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" C3 ,
  inpin "inst_wbs_uart/tx_buffer_half_full" D2 ,
  pip CLBLL_X12Y18 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X12Y18 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X12Y18 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X12Y18 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X12Y18 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y18 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y18 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X12Y18 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X12Y18 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X12Y18 WN2MID1 -> FAN3 , 
  pip INT_X12Y18 WN2MID1 -> IMUX_B2 , 
  pip INT_X12Y18 WN2MID1 -> IMUX_B8 , 
  pip INT_X12Y18 WS2MID1 -> IMUX_B25 , 
  pip INT_X12Y18 WS2MID1 -> IMUX_B43 , 
  pip INT_X13Y18 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y18 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X13Y18 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X13Y18 LOGIC_OUTS4 -> WN2BEG1 , 
  pip INT_X13Y18 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "inst_wbs_uart/tx_write_buffer_or0000" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<7>" D ,
  inpin "inst_wbs_uart/tx_write_buffer" SR ,
  pip CLBLM_X13Y13 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X13Y18 SITE_CTRL_B3 -> M_SR , 
  pip INT_X13Y13 LOGIC_OUTS11 -> NR5BEG1 , 
  pip INT_X13Y18 CTRL3 -> CTRL_B3 , 
  pip INT_X13Y18 ER2BEG2 -> CTRL3 , 
  pip INT_X13Y18 NR5END1 -> ER2BEG2 , 
  ;
net "inst_wbs_uart/wbs_ack_o" , 
  outpin "inst_wbs_uart/wbs_ack_o" AQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C4 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A3 ,
  inpin "inst_wbm_picoblaze/wb_buffer_not0001" A4 ,
  inpin "inst_wbm_picoblaze/wbm_stb_o" A3 ,
  inpin "inst_wbs_uart/rx_read_buffer" A1 ,
  inpin "inst_wbs_uart/tx_write_buffer" A4 ,
  inpin "inst_wbs_uart/wbs_ack_o" A4 ,
  inpin "wb_ack" A1 ,
  pip CLBLL_X14Y17 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y28 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y29 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X16Y31 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y17 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y17 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y17 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y18 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y24 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X13Y17 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y17 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X13Y17 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X13Y17 LOGIC_OUTS4 -> EL2BEG1 , 
  pip INT_X13Y17 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X13Y17 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X13Y17 LOGIC_OUTS4 -> NW2BEG0 , 
  pip INT_X13Y18 NW2MID0 -> IMUX_B25 , 
  pip INT_X13Y22 NR5END0 -> NE2BEG0 , 
  pip INT_X13Y22 NR5END0 -> NE5BEG0 , 
  pip INT_X14Y17 EL2MID1 -> IMUX_B27 , 
  pip INT_X14Y23 NE2END0 -> NE2BEG0 , 
  pip INT_X15Y24 NE2END0 -> IMUX_B25 , 
  pip INT_X15Y25 NE5END0 -> NL2BEG1 , 
  pip INT_X15Y27 NL2END1 -> NE2BEG1 , 
  pip INT_X16Y28 NE2END1 -> IMUX_B27 , 
  pip INT_X16Y28 NE2END1 -> NE2BEG1 , 
  pip INT_X16Y29 NE2MID1 -> IMUX_B10 , 
  pip INT_X16Y29 NE2MID1 -> NR2BEG1 , 
  pip INT_X16Y31 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y31 FAN_BOUNCE5 -> IMUX_B5 , 
  pip INT_X16Y31 NR2END1 -> FAN5 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<0>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<0>" CQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" A2 ,
  pip CLBLL_X14Y13 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X14Y13 LOGIC_OUTS2 -> NE5BEG1 , 
  pip INT_X15Y23 NW2END1 -> IMUX_B28 , 
  pip INT_X16Y16 NE5END1 -> NL5BEG1 , 
  pip INT_X16Y21 NL5END1 -> NE2BEG1 , 
  pip INT_X16Y22 NE2MID1 -> NW2BEG1 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<1>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<1>" AQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" B5 ,
  pip CLBLL_X14Y13 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y23 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X14Y13 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X15Y23 NW2END0 -> IMUX_B14 , 
  pip INT_X16Y16 NE5END0 -> NL5BEG0 , 
  pip INT_X16Y21 NL5END0 -> NE2BEG0 , 
  pip INT_X16Y22 NE2MID0 -> NW2BEG0 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<2>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<2>" CQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" C6 ,
  pip CLBLM_X13Y14 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X13Y14 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X13Y19 NR5END1 -> NE5BEG1 , 
  pip INT_X15Y22 NE5END1 -> NL2BEG2 , 
  pip INT_X15Y23 NL2MID2 -> IMUX_B35 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<3>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<7>" AQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<3>" D6 ,
  pip CLBLM_X13Y13 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y23 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X13Y13 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X13Y18 NL5END0 -> NE5BEG0 , 
  pip INT_X15Y21 NE5END0 -> NL2BEG1 , 
  pip INT_X15Y23 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y23 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X15Y23 NL2END1 -> FAN5 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<4>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<2>" AQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" A4 ,
  pip CLBLM_X13Y14 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y23 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X13Y14 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X13Y18 NR5END2 -> NE5BEG2 , 
  pip INT_X15Y21 NE5END2 -> NL2BEG_S0 , 
  pip INT_X15Y23 NL2MID0 -> IMUX_B1 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<5>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<5>" AQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" B4 ,
  pip CLBLM_X13Y15 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y23 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X13Y15 LOGIC_OUTS0 -> NE5BEG0 , 
  pip INT_X15Y18 NE5END0 -> NL5BEG0 , 
  pip INT_X15Y23 ER2BEG1 -> IMUX_B37 , 
  pip INT_X15Y23 NL5END0 -> ER2BEG1 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<6>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<7>" BQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" C3 ,
  pip CLBLM_X13Y13 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X15Y23 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X13Y13 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X15Y16 NE5END0 -> NL5BEG0 , 
  pip INT_X15Y21 NL5END0 -> NW2BEG0 , 
  pip INT_X15Y22 NW2MID0 -> NE2BEG0 , 
  pip INT_X15Y23 NE2MID0 -> IMUX_B8 , 
  ;
net "inst_wbs_uart/wbs_dat_s2m_o<7>" , 
  outpin "inst_wbs_uart/wbs_dat_s2m_o<7>" CQ ,
  inpin "inst_wbm_picoblaze/wb_buffer<7>" D6 ,
  pip CLBLM_X13Y13 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y23 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X13Y13 LOGIC_OUTS2 -> NL5BEG1 , 
  pip INT_X13Y18 NL5END1 -> NE5BEG1 , 
  pip INT_X15Y21 NE5END1 -> NL2BEG2 , 
  pip INT_X15Y23 NL2END2 -> IMUX_B47 , 
  ;
net "int_ext_ready<0>" , 
  outpin "int_ext_ready<3>" AQ ,
  inpin "ext_int_status<3>" A5 ,
  pip CLBLL_X19Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y24 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X19Y32 NW5END0 -> NR5BEG0 , 
  pip INT_X19Y37 NR5END0 -> NE5BEG0 , 
  pip INT_X19Y45 WL2END1 -> NR2BEG0 , 
  pip INT_X19Y47 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X19Y47 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X19Y47 NR2END0 -> BYP1 , 
  pip INT_X21Y24 WR5MID1 -> NR5BEG0 , 
  pip INT_X21Y29 NR5END0 -> NW5BEG0 , 
  pip INT_X21Y40 NE5END0 -> NL5BEG0 , 
  pip INT_X21Y45 NL5END0 -> WL2BEG1 , 
  pip INT_X24Y24 LOGIC_OUTS4 -> WR5BEG1 , 
  ;
net "int_ext_ready<10>" , 
  outpin "int_ext_ready<11>" CQ ,
  inpin "ext_int_status<11>" C6 ,
  pip CLBLL_X16Y48 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B11 -> L_C6 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_EN2BEG2 -> INT_BUFS_EN2BEG_B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_EN2BEG_B2 -> INT_BUFS_EN2BEG2 , 
  pip INT_X16Y48 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X17Y48 ER2MID2 -> EN2BEG2 , 
  pip INT_X18Y49 EN2END2 -> IMUX_B11 , 
  ;
net "int_ext_ready<11>" , 
  outpin "int_ext_ready<11>" DQ ,
  inpin "ext_int_status<11>" D6 ,
  pip CLBLL_X16Y48 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_NE2MID2 -> INT_BUFS_NE2MID_B2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_NE2MID_B2 -> INT_BUFS_NE2MID2 , 
  pip INT_X16Y48 LOGIC_OUTS3 -> ES2BEG2 , 
  pip INT_X17Y48 ES2MID2 -> NE2BEG2 , 
  pip INT_X18Y49 NE2END2 -> IMUX_B47 , 
  ;
net "int_ext_ready<12>" , 
  outpin "int_ext_ready<15>" AQ ,
  inpin "ext_int_status<15>" A1 ,
  pip CLBLL_X14Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y58 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X14Y53 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X14Y53 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X14Y53 SR2END1 -> CTRL1 , 
  pip INT_X14Y55 EL5END1 -> SR2BEG1 , 
  pip INT_X7Y58 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X9Y55 SE5END1 -> EL5BEG1 , 
  ;
net "int_ext_ready<13>" , 
  outpin "int_ext_ready<15>" BQ ,
  inpin "ext_int_status<15>" B6 ,
  pip CLBLL_X14Y53 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X7Y58 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X14Y53 SR2END0 -> IMUX_B12 , 
  pip INT_X14Y55 EL5END0 -> SR2BEG0 , 
  pip INT_X7Y58 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X9Y55 SE5END0 -> EL5BEG0 , 
  ;
net "int_ext_ready<14>" , 
  outpin "int_ext_ready<15>" CQ ,
  inpin "ext_int_status<15>" C6 ,
  pip CLBLL_X14Y53 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X7Y58 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y56 ES5END2 -> ES5BEG2 , 
  pip INT_X13Y54 ES5END2 -> SE2BEG2 , 
  pip INT_X14Y53 SE2END2 -> IMUX_B35 , 
  pip INT_X7Y58 LOGIC_OUTS6 -> ES5BEG2 , 
  ;
net "int_ext_ready<15>" , 
  outpin "int_ext_ready<15>" DQ ,
  inpin "ext_int_status<15>" D1 ,
  pip CLBLL_X14Y53 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X7Y58 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X12Y58 ER5END1 -> ES5BEG1 , 
  pip INT_X14Y53 WR2MID0 -> IMUX_B18 , 
  pip INT_X15Y53 SR5MID1 -> WR2BEG0 , 
  pip INT_X15Y56 ES5END1 -> SR5BEG1 , 
  pip INT_X7Y58 LOGIC_OUTS7 -> ER5BEG1 , 
  ;
net "int_ext_ready<1>" , 
  outpin "int_ext_ready<3>" BQ ,
  inpin "ext_int_status<3>" B2 ,
  pip CLBLL_X19Y47 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y24 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X19Y24 WL5END1 -> NR5BEG0 , 
  pip INT_X19Y29 NR5END0 -> NW5BEG0 , 
  pip INT_X19Y32 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y34 NL2END1 -> ER2BEG2 , 
  pip INT_X19Y47 WS2END2 -> IMUX_B16 , 
  pip INT_X20Y48 WR2MID2 -> WS2BEG2 , 
  pip INT_X21Y34 ER2END2 -> LV0 , 
  pip INT_X21Y49 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X21Y52 LV18 -> SR5BEG0 , 
  pip INT_X24Y24 LOGIC_OUTS5 -> WL5BEG1 , 
  ;
net "int_ext_ready<2>" , 
  outpin "int_ext_ready<3>" CQ ,
  inpin "ext_int_status<3>" C1 ,
  pip CLBLL_X19Y47 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y24 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X19Y25 WL5END0 -> NR5BEG_N2 , 
  pip INT_X19Y29 NR5END2 -> NE2BEG2 , 
  pip INT_X19Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y46 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X19Y46 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X19Y46 GFAN1 -> FAN7 , 
  pip INT_X19Y46 NW2END0 -> FAN3 , 
  pip INT_X19Y47 FAN_BOUNCE_N7 -> IMUX_B30 , 
  pip INT_X20Y30 NE2END2 -> LV0 , 
  pip INT_X20Y42 LV12 -> NE5BEG0 , 
  pip INT_X20Y45 NE5MID0 -> NW2BEG0 , 
  pip INT_X24Y24 LOGIC_OUTS6 -> WL5BEG_S0 , 
  ;
net "int_ext_ready<3>" , 
  outpin "int_ext_ready<3>" DQ ,
  inpin "ext_int_status<3>" D1 ,
  pip CLBLL_X19Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X24Y24 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X19Y24 WR5END2 -> NR5BEG1 , 
  pip INT_X19Y29 NR5END1 -> NE5BEG1 , 
  pip INT_X19Y32 NE5MID1 -> NR5BEG1 , 
  pip INT_X19Y37 NR5END1 -> NE5BEG1 , 
  pip INT_X19Y40 NE5MID1 -> NR5BEG1 , 
  pip INT_X19Y45 NR5END1 -> NE2BEG1 , 
  pip INT_X19Y46 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X19Y46 NE2MID1 -> BYP3 , 
  pip INT_X19Y47 BYP_BOUNCE_N3 -> IMUX_B18 , 
  pip INT_X24Y24 LOGIC_OUTS7 -> WR5BEG2 , 
  ;
net "int_ext_ready<4>" , 
  outpin "int_ext_ready<7>" AQ ,
  inpin "ext_int_status<6>" A2 ,
  pip CLBLL_X19Y47 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X23Y32 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X19Y47 WL2END2 -> IMUX_B4 , 
  pip INT_X21Y40 NW5END0 -> NR5BEG0 , 
  pip INT_X21Y45 NR5END0 -> NW2BEG0 , 
  pip INT_X21Y46 NW2MID0 -> NL2BEG1 , 
  pip INT_X21Y47 NL2MID1 -> WL2BEG2 , 
  pip INT_X23Y32 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X23Y37 NR5END0 -> NW5BEG0 , 
  ;
net "int_ext_ready<5>" , 
  outpin "int_ext_ready<7>" BQ ,
  inpin "ext_int_status<6>" B5 ,
  pip CLBLL_X19Y47 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X23Y32 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X19Y47 WN2MID1 -> IMUX_B38 , 
  pip INT_X20Y47 NW5END0 -> WN2BEG1 , 
  pip INT_X22Y32 WN2END_S0 -> LV0 , 
  pip INT_X22Y44 LV12 -> NW5BEG0 , 
  pip INT_X23Y32 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "int_ext_ready<6>" , 
  outpin "int_ext_ready<7>" CQ ,
  inpin "ext_int_status<6>" C1 ,
  pip CLBLL_X19Y47 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X23Y32 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X19Y47 SL2END0 -> IMUX_B6 , 
  pip INT_X19Y49 WL5END1 -> SL2BEG0 , 
  pip INT_X23Y32 LOGIC_OUTS6 -> SE2BEG2 , 
  pip INT_X24Y31 SE2END2 -> LV0 , 
  pip INT_X24Y49 LV18 -> WL5BEG1 , 
  ;
net "int_ext_ready<7>" , 
  outpin "int_ext_ready<7>" DQ ,
  inpin "ext_int_status<8>" B2 ,
  pip CLBLL_X23Y32 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y48 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X18Y32 WR5END2 -> NR5BEG1 , 
  pip INT_X18Y37 NR5END1 -> NW5BEG1 , 
  pip INT_X18Y40 NW5MID1 -> NE5BEG1 , 
  pip INT_X18Y43 NE5MID1 -> NR5BEG1 , 
  pip INT_X18Y48 NR5END1 -> WL2BEG2 , 
  pip INT_X18Y48 WL2BEG2 -> IMUX_B40 , 
  pip INT_X23Y32 LOGIC_OUTS7 -> WR5BEG2 , 
  ;
net "int_ext_ready<8>" , 
  outpin "int_ext_ready<11>" AQ ,
  inpin "ext_int_status<8>" C5 ,
  pip CLBLL_X16Y48 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y48 SITE_IMUX_B9 -> L_C5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ER2MID1 -> INT_BUFS_ER2MID_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ER2MID_B1 -> INT_BUFS_ER2MID1 , 
  pip INT_X16Y48 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X18Y48 ER2END1 -> IMUX_B9 , 
  ;
net "int_ext_ready<9>" , 
  outpin "int_ext_ready<11>" BQ ,
  inpin "ext_int_status<11>" B3 ,
  pip CLBLL_X16Y48 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B39 -> L_B3 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_X16Y48 LOGIC_OUTS1 -> EL2BEG1 , 
  pip INT_X17Y48 EL2MID1 -> EN2BEG1 , 
  pip INT_X18Y49 EN2END1 -> IMUX_B39 , 
  ;
net "int_from_i2c" , 
  outpin "int_from_i2c" DQ ,
  inpin "int_status<6>" B5 ,
  pip CLBLM_X18Y53 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y56 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X18Y53 WR2END1 -> IMUX_B38 , 
  pip INT_X20Y53 SL5MID2 -> WR2BEG1 , 
  pip INT_X20Y56 LOGIC_OUTS7 -> SL5BEG2 , 
  ;
net "int_from_i2c_fired" , 
  outpin "int_from_i2c_fired" AQ ,
  inpin "int_from_i2c" D2 ,
  pip CLBLM_X20Y56 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y56 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X20Y56 LOGIC_OUTS0 -> IMUX_B19 , 
  ;
net "int_mask<0>" , 
  outpin "int_mask<3>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C1 ,
  inpin "int_status_mux0000<0>125" B3 ,
  pip CLBLM_X18Y53 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y54 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y63 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X18Y53 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X18Y53 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X18Y58 NR5END0 -> NE5BEG0 , 
  pip INT_X19Y54 NE2END0 -> EN2BEG0 , 
  pip INT_X20Y54 EN2MID0 -> IMUX_B30 , 
  pip INT_X20Y61 NE5END0 -> NL2BEG1 , 
  pip INT_X20Y63 NL2END1 -> IMUX_B39 , 
  ;
net "int_mask<1>" , 
  outpin "int_mask<3>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C1 ,
  inpin "int_status<3>" A3 ,
  pip CLBLL_X19Y53 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y51 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y53 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X18Y51 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y51 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X18Y51 SR2END0 -> FAN1 , 
  pip INT_X18Y53 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X18Y53 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X19Y53 EN2MID0 -> IMUX_B30 , 
  ;
net "int_mask<2>" , 
  outpin "int_mask<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A3 ,
  inpin "int_status<3>" B1 ,
  pip CLBLM_X18Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y51 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X18Y53 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X18Y49 EL2BEG2 -> FAN6 , 
  pip INT_X18Y49 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y49 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X18Y49 SR2MID2 -> EL2BEG2 , 
  pip INT_X18Y50 SW5MID2 -> SR2BEG2 , 
  pip INT_X18Y51 SW2MID2 -> IMUX_B41 , 
  pip INT_X18Y52 SE2MID2 -> SW2BEG2 , 
  pip INT_X18Y53 LOGIC_OUTS6 -> SE2BEG2 , 
  pip INT_X18Y53 LOGIC_OUTS6 -> SW5BEG2 , 
  ;
net "int_mask<3>" , 
  outpin "int_mask<3>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" C1 ,
  inpin "int_status<3>" C3 ,
  pip CLBLM_X15Y47 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y51 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y53 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_WR2MID_B1 -> INT_BUFS_WR2MID1 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_WR2MID1 -> INT_BUFS_WR2MID_B1 , 
  pip INT_X15Y47 SL2MID0 -> IMUX_B30 , 
  pip INT_X15Y48 WN2MID1 -> SL2BEG0 , 
  pip INT_X16Y48 WR2END1 -> WN2BEG1 , 
  pip INT_X18Y48 SL5END2 -> WR2BEG1 , 
  pip INT_X18Y51 SL2END1 -> IMUX_B8 , 
  pip INT_X18Y53 LOGIC_OUTS7 -> SL2BEG1 , 
  pip INT_X18Y53 LOGIC_OUTS7 -> SL5BEG2 , 
  ;
net "int_mask<4>" , 
  outpin "int_mask<7>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" B6 ,
  pip CLBLL_X16Y52 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y54 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X16Y52 SR2END0 -> IMUX_B36 , 
  pip INT_X16Y54 LOGIC_OUTS0 -> SR2BEG0 , 
  ;
net "int_mask<5>" , 
  outpin "int_mask<7>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" B5 ,
  inpin "int_status<6>" C2 ,
  pip CLBLL_X16Y53 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y54 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y53 SITE_IMUX_B7 -> L_C2 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_SE2MID0 -> INT_BUFS_SE2MID_B0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_SE2MID_B0 -> INT_BUFS_SE2MID0 , 
  pip INT_X16Y52 WR2MID2 -> NR2BEG1 , 
  pip INT_X16Y53 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y53 FAN_BOUNCE4 -> IMUX_B14 , 
  pip INT_X16Y53 NR2MID1 -> FAN4 , 
  pip INT_X16Y54 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X17Y53 SE2MID0 -> WR2BEG_N2 , 
  pip INT_X17Y54 EN2MID0 -> SE2BEG0 , 
  pip INT_X18Y53 SE2END0 -> IMUX_B7 , 
  ;
net "int_mask<6>" , 
  outpin "int_mask<7>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" B5 ,
  inpin "int_status<6>" D2 ,
  pip CLBLL_X14Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y54 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y53 SITE_IMUX_B43 -> L_D2 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X14Y49 SL2END1 -> IMUX_B14 , 
  pip INT_X14Y51 SW5END2 -> SL2BEG1 , 
  pip INT_X16Y54 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X16Y54 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X17Y53 ES2END1 -> EL2BEG1 , 
  pip INT_X18Y53 EL2MID1 -> FAN4 , 
  pip INT_X18Y53 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y53 FAN_BOUNCE4 -> IMUX_B43 , 
  ;
net "int_mask<7>" , 
  outpin "int_mask<7>" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D6 ,
  inpin "int_status<6>" B1 ,
  pip CLBLL_X16Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y53 SITE_IMUX_B41 -> L_B1 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_EL2MID2 -> INT_BUFS_EL2MID_B2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_EL2MID_B2 -> INT_BUFS_EL2MID2 , 
  pip INT_X13Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y47 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X13Y47 WS2MID2 -> FAN5 , 
  pip INT_X14Y47 WS2END2 -> WS2BEG2 , 
  pip INT_X15Y48 SW2END2 -> WS2BEG2 , 
  pip INT_X16Y49 SL5END2 -> SW2BEG2 , 
  pip INT_X16Y53 SW2MID2 -> EL2BEG2 , 
  pip INT_X16Y54 LOGIC_OUTS3 -> SL5BEG2 , 
  pip INT_X16Y54 LOGIC_OUTS3 -> SW2BEG2 , 
  pip INT_X18Y53 EL2END2 -> IMUX_B41 , 
  ;
net "int_mask_not0001" , 
  outpin "N400" A ,
  inpin "int_mask<3>" CE ,
  inpin "int_mask<7>" CE ,
  pip CLBLL_X16Y54 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X18Y53 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y54 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "N400" A -> AMUX
  pip CLBLM_X18Y54 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WR2MID_B0 -> INT_BUFS_WR2MID0 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WR2MID0 -> INT_BUFS_WR2MID_B0 , 
  pip INT_X16Y54 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y54 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X16Y54 WR2END0 -> FAN1 , 
  pip INT_X18Y53 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y53 SR2MID1 -> CTRL1 , 
  pip INT_X18Y54 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X18Y54 LOGIC_OUTS16 -> WR2BEG0 , 
  ;
net "int_status<0>" , 
  outpin "int_status<0>" DQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<15>" C5 ,
  inpin "processor/processor/clean_int" B2 ,
  pip CLBLL_X19Y53 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X20Y54 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y57 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X19Y53 SW2END2 -> IMUX_B40 , 
  pip INT_X20Y54 SL5MID2 -> SW2BEG2 , 
  pip INT_X20Y54 SW2MID1 -> IMUX_B33 , 
  pip INT_X20Y55 SR2END1 -> SW2BEG1 , 
  pip INT_X20Y57 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X20Y57 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "int_status<1>" , 
  outpin "int_status<3>" AQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<15>" C5 ,
  inpin "int_status<3>" A4 ,
  inpin "processor/processor/clean_int" A4 ,
  pip CLBLL_X19Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y53 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y51 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y51 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X18Y51 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X18Y51 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X18Y52 NL2MID1 -> NE2BEG1 , 
  pip INT_X19Y53 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X19Y53 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X19Y53 NE2END1 -> FAN4 , 
  pip INT_X19Y53 NE2END1 -> IMUX_B33 , 
  ;
net "int_status<2>" , 
  outpin "int_status<3>" BQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" A5 ,
  inpin "int_status<3>" B5 ,
  inpin "processor/processor/clean_int" A1 ,
  pip CLBLL_X19Y53 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y51 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y51 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X18Y49 SE2MID1 -> IMUX_B26 , 
  pip INT_X18Y50 SW2MID1 -> SE2BEG1 , 
  pip INT_X18Y51 LOGIC_OUTS1 -> ER2BEG1 , 
  pip INT_X18Y51 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X18Y51 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X18Y51 WR2BEG0 -> IMUX_B38 , 
  pip INT_X19Y51 ER2MID1 -> NL2BEG2 , 
  pip INT_X19Y53 NL2END2 -> IMUX_B5 , 
  ;
net "int_status<3>" , 
  outpin "int_status<3>" CQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" D6 ,
  inpin "int_status<3>" C4 ,
  inpin "processor/processor/clean_int" B1 ,
  pip CLBLL_X19Y53 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y51 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y51 SITE_IMUX_B10 -> L_C4 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WR2MID_B0 -> INT_BUFS_WR2MID0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WR2MID0 -> INT_BUFS_WR2MID_B0 , 
  pip INT_X15Y47 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X15Y48 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X15Y48 WS2END0 -> FAN0 , 
  pip INT_X16Y49 WR2END0 -> WS2BEG0 , 
  pip INT_X18Y49 SL2END1 -> WR2BEG0 , 
  pip INT_X18Y51 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X18Y51 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X18Y51 LOGIC_OUTS2 -> SL2BEG1 , 
  pip INT_X18Y52 NL2MID2 -> NE2BEG2 , 
  pip INT_X19Y53 NE2END2 -> IMUX_B41 , 
  ;
net "int_status<4>" , 
  outpin "int_status<4>" DQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" A6 ,
  inpin "processor/processor/clean_int" A6 ,
  pip CLBLL_X16Y52 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y53 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X16Y52 SW2END0 -> IMUX_B0 , 
  pip INT_X17Y53 SL2MID0 -> SW2BEG0 , 
  pip INT_X17Y54 WR2END1 -> SL2BEG0 , 
  pip INT_X19Y53 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y53 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X19Y53 SL2MID1 -> FAN2 , 
  pip INT_X19Y54 LOGIC_OUTS3 -> SL2BEG1 , 
  pip INT_X19Y54 LOGIC_OUTS3 -> WR2BEG1 , 
  ;
net "int_status<5>" , 
  outpin "int_status<6>" CQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" A5 ,
  inpin "int_status<6>" C1 ,
  inpin "processor/processor/clean_int" A3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y53 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y53 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y53 SITE_IMUX_B6 -> L_C1 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WR2MID_B1 -> INT_BUFS_WR2MID1 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WR2MID1 -> INT_BUFS_WR2MID_B1 , 
  pip INT_X16Y53 WR2END1 -> IMUX_B26 , 
  pip INT_X18Y53 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y53 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X18Y53 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X18Y53 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X18Y53 LOGIC_OUTS2 -> WR2BEG1 , 
  pip INT_X19Y53 ES2MID1 -> IMUX_B3 , 
  ;
net "int_status<6>" , 
  outpin "int_status<6>" DQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" A2 ,
  inpin "int_status<6>" D4 ,
  inpin "processor/processor/clean_int" A2 ,
  pip CLBLL_X14Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y53 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X18Y53 SITE_IMUX_B46 -> L_D4 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WS2MID_B2 -> INT_BUFS_WS2MID2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WS2MID2 -> INT_BUFS_WS2MID_B2 , 
  pip INT_X14Y49 WS2END2 -> IMUX_B28 , 
  pip INT_X15Y50 WS2END2 -> WS2BEG2 , 
  pip INT_X16Y51 WS2END2 -> WS2BEG2 , 
  pip INT_X17Y52 WS2END2 -> WS2BEG2 , 
  pip INT_X18Y53 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X18Y53 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X18Y53 LOGIC_OUTS3 -> WS2BEG2 , 
  pip INT_X19Y53 EN2MID2 -> IMUX_B4 , 
  ;
net "int_status<7>" , 
  outpin "int_status<6>" BQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" D2 ,
  inpin "int_status<6>" B4 ,
  inpin "processor/processor/clean_int" B3 ,
  pip CLBLL_X19Y53 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X13Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y53 SITE_IMUX_B37 -> L_B4 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X13Y47 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X13Y47 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X13Y47 WL2END2 -> BYP2 , 
  pip INT_X15Y47 WS2MID2 -> WL2BEG2 , 
  pip INT_X16Y47 WR2END2 -> WS2BEG2 , 
  pip INT_X18Y48 SR5END0 -> WR2BEG_N2 , 
  pip INT_X18Y53 LOGIC_OUTS1 -> EL2BEG1 , 
  pip INT_X18Y53 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X18Y53 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X19Y53 EL2MID1 -> IMUX_B39 , 
  ;
net "int_status_and0000" , 
  outpin "int_status<6>" A ,
  inpin "int_status<0>" CE ,
  inpin "int_status<3>" A6 ,
  inpin "int_status<3>" B6 ,
  inpin "int_status<3>" C1 ,
  inpin "int_status<4>" CE ,
  inpin "int_status<6>" B6 ,
  inpin "int_status<6>" C5 ,
  inpin "int_status<6>" D1 ,
  pip CLBLL_X19Y54 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X18Y51 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y51 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y51 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X18Y53 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "int_status<6>" A -> AMUX
  pip CLBLM_X18Y53 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y53 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X18Y53 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y53 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X18Y53 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X20Y57 SITE_CTRL_B1 -> M_CE , 
  pip INT_X18Y51 SL2END0 -> IMUX_B0 , 
  pip INT_X18Y51 SL2END0 -> IMUX_B36 , 
  pip INT_X18Y51 SL2END0 -> IMUX_B6 , 
  pip INT_X18Y53 LOGIC_OUTS16 -> EN2BEG1 , 
  pip INT_X18Y53 LOGIC_OUTS16 -> IMUX_B9 , 
  pip INT_X18Y53 LOGIC_OUTS16 -> SL2BEG0 , 
  pip INT_X18Y53 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X18Y53 LOGIC_OUTS8 -> IMUX_B42 , 
  pip INT_X18Y53 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X19Y54 CTRL0 -> CTRL_B0 , 
  pip INT_X19Y54 EN2END1 -> FAN4 , 
  pip INT_X19Y54 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X19Y54 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X20Y56 NE5END0 -> NE2BEG0 , 
  pip INT_X20Y57 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y57 NE2MID0 -> CTRL1 , 
  ;
net "int_status_mux0000<0>125" , 
  outpin "int_status_mux0000<0>125" B ,
  inpin "int_status<0>" DX ,
  pip CLBLM_X20Y57 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X20Y63 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X20Y57 BYP6 -> BYP_B6 , 
  pip INT_X20Y57 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y57 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X20Y57 SW2MID1 -> FAN5 , 
  pip INT_X20Y58 SL5END1 -> SW2BEG1 , 
  pip INT_X20Y63 LOGIC_OUTS9 -> SL5BEG1 , 
  ;
net "int_status_mux0000<0>17" , 
  outpin "int_status_mux0000<0>125" A ,
  inpin "int_status_mux0000<0>125" B2 ,
  pip CLBLM_X20Y63 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y63 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X20Y63 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y63 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X20Y63 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X20Y63 WL2BEG1 -> FAN3 , 
  ;
net "int_status_mux0000<0>30" , 
  outpin "int_status_mux0000<0>30" D ,
  inpin "int_status_mux0000<0>125" B6 ,
  pip CLBLM_X18Y66 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X20Y63 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X18Y67 LOGIC_OUTS_N1_15 -> SE5BEG0 , 
  pip INT_X20Y63 SR2MID0 -> IMUX_B36 , 
  pip INT_X20Y64 SE5END0 -> SR2BEG0 , 
  ;
net "int_status_mux0000<0>69" , 
  outpin "N520" C ,
  inpin "int_status_mux0000<0>125" B5 ,
  pip CLBLM_X20Y63 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X22Y63 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X20Y63 WR2END1 -> IMUX_B38 , 
  pip INT_X22Y63 LOGIC_OUTS10 -> WR2BEG1 , 
  ;
net "int_status_mux0000<0>82" , 
  outpin "int_status_mux0000<0>82" D ,
  inpin "int_status_mux0000<0>125" B1 ,
  pip CLBLM_X18Y65 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y63 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X18Y63 SR2END2 -> EL2BEG2 , 
  pip INT_X18Y65 LOGIC_OUTS11 -> SR2BEG2 , 
  pip INT_X20Y63 EL2END2 -> IMUX_B41 , 
  ;
net "int_status_mux0000<1>156" , 
  outpin "ps2_out<1>" B ,
  inpin "int_status<3>" A1 ,
  pip CLBLL_X21Y53 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X18Y51 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X18Y51 FAN_BOUNCE_S0 -> IMUX_B5 , 
  pip INT_X18Y52 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y52 WS2END0 -> FAN0 , 
  pip INT_X19Y53 WR2END0 -> WS2BEG0 , 
  pip INT_X21Y53 LOGIC_OUTS13 -> WR2BEG0 , 
  ;
net "int_status_mux0000<1>78" , 
  outpin "int_status_mux0000<1>78" A ,
  inpin "int_status<3>" A2 ,
  pip CLBLL_X21Y55 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y51 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X18Y51 SL2MID2 -> IMUX_B4 , 
  pip INT_X18Y53 WS5END0 -> SL2BEG_N2 , 
  pip INT_X21Y55 LOGIC_OUTS12 -> WS5BEG0 , 
  ;
net "int_status_mux0000<6>11" , 
  outpin "timers_int_mask<5>" D ,
  inpin "int_status<6>" D6 ,
  pip CLBLM_X15Y53 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X18Y53 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X15Y53 LOGIC_OUTS11 -> EL2BEG2 , 
  pip INT_X17Y53 EL2END2 -> ES2BEG2 , 
  pip INT_X18Y53 ES2MID2 -> IMUX_B47 , 
  ;
net "int_status_mux0000<6>32" , 
  outpin "led_pwm_mask<1>" A ,
  inpin "int_status<6>" D3 ,
  pip CLBLL_X19Y48 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y53 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X18Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y53 FAN_BOUNCE1 -> IMUX_B44 , 
  pip INT_X18Y53 WL2MID0 -> FAN1 , 
  pip INT_X19Y47 LOGIC_OUTS_S1_12 -> NL5BEG2 , 
  pip INT_X19Y52 NL5END2 -> WL2BEG_S0 , 
  ;
net "interrupt_ack" , 
  outpin "interrupt_ack" DQ ,
  inpin "brfilter[0].int_filter/state_FSM_FFd2" C6 ,
  inpin "brfilter[1].int_filter/state_FSM_FFd2" A1 ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" A1 ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" A3 ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" A2 ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" A3 ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" A1 ,
  inpin "processor/processor/int_enable" D4 ,
  pip CLBLL_X19Y73 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y74 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X23Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X25Y63 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X25Y63 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y74 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y76 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X22Y53 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X27Y63 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X18Y68 NW5END1 -> NR5BEG1 , 
  pip INT_X18Y73 NR5END1 -> ER2BEG2 , 
  pip INT_X18Y73 NR5END1 -> NE2BEG1 , 
  pip INT_X18Y74 NE2MID1 -> IMUX_B4 , 
  pip INT_X18Y74 NE2MID1 -> NR2BEG1 , 
  pip INT_X18Y76 NR2END1 -> IMUX_B3 , 
  pip INT_X19Y73 ER2MID2 -> IMUX_B5 , 
  pip INT_X19Y74 NE2END1 -> IMUX_B27 , 
  pip INT_X20Y58 SL5END2 -> SE5BEG2 , 
  pip INT_X20Y63 WN5MID2 -> SL5BEG2 , 
  pip INT_X20Y65 WN5END2 -> NW5BEG1 , 
  pip INT_X22Y53 SR2END2 -> IMUX_B46 , 
  pip INT_X22Y55 SE5END2 -> SR2BEG2 , 
  pip INT_X23Y63 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X23Y63 LOGIC_OUTS3 -> WN5BEG2 , 
  pip INT_X25Y63 EL2END2 -> EN2BEG2 , 
  pip INT_X25Y63 EL2END2 -> IMUX_B29 , 
  pip INT_X25Y63 EL2END2 -> IMUX_B5 , 
  pip INT_X26Y63 EN2MID2 -> ES2BEG2 , 
  pip INT_X27Y63 ES2MID2 -> IMUX_B11 , 
  ;
net "joystick<0>" , cfg " _BELSIG:PAD,PAD,joystick<0>:joystick<0>",
  ;
net "joystick<1>" , cfg " _BELSIG:PAD,PAD,joystick<1>:joystick<1>",
  ;
net "joystick<2>" , cfg " _BELSIG:PAD,PAD,joystick<2>:joystick<2>",
  ;
net "joystick<3>" , cfg " _BELSIG:PAD,PAD,joystick<3>:joystick<3>",
  ;
net "joystick<4>" , cfg " _BELSIG:PAD,PAD,joystick<4>:joystick<4>",
  ;
net "joystick_0_IBUF" , 
  outpin "joystick<0>" I ,
  inpin "N520" D5 ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" A3 ,
  inpin "brfilter[2].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D6 ,
  pip CLBLL_X25Y63 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X25Y63 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y49 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X22Y63 SITE_IMUX_B45 -> L_D5 , 
  pip INT_INTERFACE_X31Y60 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X18Y49 SW2MID2 -> IMUX_B23 , 
  pip INT_X18Y50 SR2END2 -> SW2BEG2 , 
  pip INT_X18Y52 SW5MID2 -> SR2BEG2 , 
  pip INT_X18Y55 SL5END2 -> SW5BEG2 , 
  pip INT_X18Y60 WR5END2 -> SL5BEG2 , 
  pip INT_X22Y63 WN2END2 -> IMUX_B45 , 
  pip INT_X23Y60 WN5MID2 -> WR5BEG2 , 
  pip INT_X23Y62 WN5END2 -> WN2BEG2 , 
  pip INT_X25Y61 WN2END2 -> NR2BEG1 , 
  pip INT_X25Y62 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X25Y62 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X25Y62 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X25Y62 GFAN0 -> FAN7 , 
  pip INT_X25Y62 NR2MID1 -> FAN4 , 
  pip INT_X25Y63 BYP4 -> BYP_B4 , 
  pip INT_X25Y63 FAN_BOUNCE_N7 -> BYP4 , 
  pip INT_X25Y63 NR2END1 -> IMUX_B27 , 
  pip INT_X26Y60 WR5END2 -> WN2BEG2 , 
  pip INT_X26Y60 WR5END2 -> WN5BEG2 , 
  pip INT_X31Y60 LOGIC_OUTS11 -> WR5BEG2 , 
  pip IOI_X31Y60 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y60_ILOGIC_X2Y121" D -> O
  pip IOI_X31Y60 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X31Y60 IOI_IBUF0 -> IOI_D0 , 
  ;
net "joystick_1_IBUF" , 
  outpin "joystick<1>" I ,
  inpin "N520" D3 ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" A6 ,
  inpin "brfilter[3].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg<3>" D1 ,
  pip CLBLL_X19Y74 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y74 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X22Y63 SITE_IMUX_B44 -> L_D3 , 
  pip INT_INTERFACE_X17Y85 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y47 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X15Y47 SW2MID2 -> FAN7 , 
  pip INT_X15Y48 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X15Y48 SL5END2 -> SW2BEG2 , 
  pip INT_X15Y53 LV6 -> SL5BEG2 , 
  pip INT_X15Y65 LV0 =- LV18 , 
  pip INT_X15Y77 LV12 -> LH18 , 
  pip INT_X15Y83 WR2END0 -> LV18 , 
  pip INT_X17Y83 SL2END1 -> WR2BEG0 , 
  pip INT_X17Y85 LOGIC_OUTS21 -> SL2BEG1 , 
  pip INT_X19Y74 BYP4 -> BYP_B4 , 
  pip INT_X19Y74 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y74 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y74 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X19Y74 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X19Y74 GFAN0 -> FAN2 , 
  pip INT_X19Y74 WR2END0 -> FAN1 , 
  pip INT_X19Y74 WR2END0 -> IMUX_B24 , 
  pip INT_X21Y72 SL5END1 -> SE5BEG1 , 
  pip INT_X21Y74 SL5MID1 -> WR2BEG0 , 
  pip INT_X21Y77 LH12 -> SL5BEG1 , 
  pip INT_X22Y63 SW2END1 -> IMUX_B44 , 
  pip INT_X23Y64 SR5END1 -> SW2BEG1 , 
  pip INT_X23Y69 SE5END1 -> SR5BEG1 , 
  pip IOI_X17Y85 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y85_ILOGIC_X1Y170" D -> O
  pip IOI_X17Y85 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y85 IOI_IBUF1 -> IOI_D1 , 
  ;
net "joystick_2_IBUF" , 
  outpin "joystick<2>" I ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" A1 ,
  inpin "brfilter[4].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg_mux0000<4>_wg_cy<15>" D4 ,
  inpin "int_status_mux0000<0>82" D4 ,
  pip CLBLL_X16Y52 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y65 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y74 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X18Y74 SITE_IMUX_B5 -> L_A1 , 
  pip INT_BUFS_L_X17Y66 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_L_X17Y74 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y66 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_BUFS_R_X18Y74 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_INTERFACE_X17Y83 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y55 SW5MID2 -> SE2BEG2 , 
  pip INT_X15Y58 SL5END2 -> SW5BEG2 , 
  pip INT_X15Y63 LV0 -> SL5BEG2 , 
  pip INT_X15Y69 LV6 -> SE5BEG2 , 
  pip INT_X15Y81 WR2END0 -> LV18 , 
  pip INT_X16Y52 SR2END2 -> IMUX_B46 , 
  pip INT_X16Y54 SE2END2 -> SR2BEG2 , 
  pip INT_X17Y66 SE5END2 -> ES2BEG2 , 
  pip INT_X17Y75 SW5MID2 -> SE2BEG2 , 
  pip INT_X17Y78 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y81 SL2END1 -> WR2BEG0 , 
  pip INT_X17Y83 LOGIC_OUTS21 -> SL2BEG1 , 
  pip INT_X17Y83 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X18Y65 ES2END2 -> IMUX_B46 , 
  pip INT_X18Y74 BYP5 -> BYP_B5 , 
  pip INT_X18Y74 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y74 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y74 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X18Y74 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X18Y74 GFAN1 -> FAN2 , 
  pip INT_X18Y74 SE2END2 -> FAN6 , 
  pip INT_X18Y74 SE2END2 -> IMUX_B5 , 
  pip IOI_X17Y83 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y83_ILOGIC_X1Y166" D -> O
  pip IOI_X17Y83 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y83 IOI_IBUF1 -> IOI_D1 , 
  ;
net "joystick_3_IBUF" , 
  outpin "joystick<3>" I ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" A2 ,
  inpin "brfilter[5].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg_mux0000<5>_wg_cy<15>" D4 ,
  inpin "int_status_mux0000<0>82" D3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y65 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y76 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X18Y76 SITE_IMUX_B4 -> L_A2 , 
  pip INT_BUFS_L_X17Y65 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_L_X17Y78 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y65 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_BUFS_R_X18Y78 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_INTERFACE_X17Y84 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X16Y53 SR2END2 -> IMUX_B22 , 
  pip INT_X16Y55 SW2MID2 -> SR2BEG2 , 
  pip INT_X16Y56 SL5END2 -> SW2BEG2 , 
  pip INT_X16Y61 LV0 -> NR5BEG1 , 
  pip INT_X16Y61 LV0 -> SL5BEG2 , 
  pip INT_X16Y64 NR5MID1 -> NE2BEG1 , 
  pip INT_X16Y79 SL2END0 -> LV18 , 
  pip INT_X16Y81 SW2END1 -> SL2BEG0 , 
  pip INT_X17Y65 NE2END1 -> EN2BEG1 , 
  pip INT_X17Y79 SR5END2 -> SE2BEG2 , 
  pip INT_X17Y82 SL2END1 -> SW2BEG1 , 
  pip INT_X17Y84 LOGIC_OUTS21 -> SL2BEG1 , 
  pip INT_X17Y84 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X18Y65 EN2MID1 -> IMUX_B44 , 
  pip INT_X18Y75 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y75 SW2MID2 -> FAN7 , 
  pip INT_X18Y76 BYP5 -> BYP_B5 , 
  pip INT_X18Y76 FAN_BOUNCE_N7 -> BYP5 , 
  pip INT_X18Y76 SR2END2 -> IMUX_B4 , 
  pip INT_X18Y76 SR2END2 -> SW2BEG2 , 
  pip INT_X18Y78 SE2END2 -> SR2BEG2 , 
  pip IOI_X17Y84 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y84_ILOGIC_X1Y168" D -> O
  pip IOI_X17Y84 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y84 IOI_IBUF1 -> IOI_D1 , 
  ;
net "joystick_4_IBUF" , 
  outpin "joystick<4>" I ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" A2 ,
  inpin "brfilter[6].int_filter/state_FSM_FFd2" BX ,
  inpin "in_port_reg_mux0000<6>_wg_cy<15>" D4 ,
  inpin "int_status_mux0000<0>82" D1 ,
  pip CLBLL_X14Y49 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y73 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X19Y73 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y65 SITE_IMUX_B42 -> L_D1 , 
  pip INT_BUFS_L_X17Y65 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_L_X17Y74 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y65 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_BUFS_R_X18Y74 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_INTERFACE_X17Y82 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X14Y49 SW2END2 -> IMUX_B22 , 
  pip INT_X15Y50 SW5END2 -> SW2BEG2 , 
  pip INT_X17Y53 LV6 -> SW5BEG2 , 
  pip INT_X17Y65 LV0 =- LV18 , 
  pip INT_X17Y66 SL5END2 -> SE2BEG2 , 
  pip INT_X17Y71 LV6 -> NR5BEG1 , 
  pip INT_X17Y71 LV6 -> SL5BEG2 , 
  pip INT_X17Y74 NR5MID1 -> ER2BEG2 , 
  pip INT_X17Y82 LOGIC_OUTS21 -> WL2BEG_S0 , 
  pip INT_X17Y83 WL2BEG0 -> LV18 , 
  pip INT_X18Y65 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X18Y65 CTRL_BOUNCE2 -> IMUX_B42 , 
  pip INT_X18Y65 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y65 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X18Y65 SE2END2 -> FAN6 , 
  pip INT_X18Y74 ER2MID2 -> ES2BEG2 , 
  pip INT_X19Y72 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X19Y72 SW2MID2 -> FAN7 , 
  pip INT_X19Y73 BYP5 -> BYP_B5 , 
  pip INT_X19Y73 ES2END2 -> IMUX_B4 , 
  pip INT_X19Y73 FAN_BOUNCE_N7 -> BYP5 , 
  pip INT_X19Y73 SR2MID2 -> SW2BEG2 , 
  pip INT_X19Y74 ER2END2 -> SR2BEG2 , 
  pip IOI_X17Y82 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y82_ILOGIC_X1Y164" D -> O
  pip IOI_X17Y82 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y82 IOI_IBUF1 -> IOI_D1 , 
  ;
net "lcd_control<0>" , 
  outpin "lcd_control<2>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A5 ,
  inpin "lcd_e" O ,
  pip CLBLM_X20Y51 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y41 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X20Y48 WN2END1 -> NR2BEG0 , 
  pip INT_X20Y50 NR2END0 -> NE2BEG0 , 
  pip INT_X20Y51 NE2MID0 -> IMUX_B26 , 
  pip INT_X21Y47 NW2END0 -> WN2BEG1 , 
  pip INT_X22Y41 LOGIC_OUTS0 -> ES5BEG0 , 
  pip INT_X22Y41 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X22Y46 NL5END0 -> NW2BEG0 , 
  pip INT_X25Y39 ES5END0 -> EL5BEG0 , 
  pip INT_X30Y39 EL5END0 -> ES2BEG0 , 
  pip INT_X31Y37 FAN_BOUNCE_S0 -> IMUX_B47 , 
  pip INT_X31Y38 ES2END0 -> FAN0 , 
  pip INT_X31Y38 FAN0 -> FAN_BOUNCE0 , 
  pip IOI_X31Y37 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y37 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y37_OLOGIC_X2Y75" D1 -> OQ
  pip IOI_X31Y37 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_control<1>" , 
  outpin "lcd_control<2>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A5 ,
  inpin "lcd_rs" O ,
  pip CLBLL_X19Y50 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y41 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y47 WN2END1 -> NR2BEG0 , 
  pip INT_X19Y49 NR2END0 -> NE2BEG0 , 
  pip INT_X19Y50 NE2MID0 -> IMUX_B26 , 
  pip INT_X20Y46 WL2END1 -> WN2BEG1 , 
  pip INT_X22Y41 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X22Y41 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X22Y46 NR5END0 -> WL2BEG1 , 
  pip INT_X23Y28 LV6 -> EL5BEG2 , 
  pip INT_X23Y40 ES2END0 -> LV18 , 
  pip INT_X28Y28 EL5END2 -> EN2BEG2 , 
  pip INT_X29Y28 EN2MID2 -> EL2BEG2 , 
  pip INT_X31Y28 EL2END2 -> IMUX_B41 , 
  pip IOI_X31Y28 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y28 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y28_OLOGIC_X2Y56" D1 -> OQ
  pip IOI_X31Y28 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "lcd_control<2>" , 
  outpin "lcd_control<2>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B3 ,
  inpin "lcd_rw" O ,
  pip CLBLM_X18Y46 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X22Y41 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X18Y46 WN2END2 -> IMUX_B15 , 
  pip INT_X19Y45 NW2END1 -> WN2BEG2 , 
  pip INT_X20Y44 NW5END1 -> NW2BEG1 , 
  pip INT_X22Y41 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X22Y41 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X24Y38 SE5END2 -> SE5BEG2 , 
  pip INT_X26Y35 SE5END2 -> SE5BEG2 , 
  pip INT_X28Y32 SE5END2 -> SE2BEG2 , 
  pip INT_X29Y31 SE2END2 -> EL2BEG2 , 
  pip INT_X31Y31 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y31 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y31 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y31_OLOGIC_X2Y63" D1 -> OQ
  pip IOI_X31Y31 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_control_not0001" , 
  outpin "processor/processor/logical_result<7>" D ,
  inpin "lcd_control<2>" CE ,
  pip CLBLM_X20Y46 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "processor/processor/logical_result<7>" D -> DMUX
  pip CLBLM_X20Y46 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X22Y41 SITE_CTRL_B0 -> L_CE , 
  pip INT_X20Y46 LOGIC_OUTS23 -> SE5BEG1 , 
  pip INT_X22Y41 CTRL0 -> CTRL_B0 , 
  pip INT_X22Y41 SR2END1 -> CTRL0 , 
  pip INT_X22Y43 SE5END1 -> SR2BEG1 , 
  ;
net "lcd_data<0>" , cfg " _BELSIG:PAD,PAD,lcd_data<0>:lcd_data<0>",
  ;
net "lcd_data<1>" , cfg " _BELSIG:PAD,PAD,lcd_data<1>:lcd_data<1>",
  ;
net "lcd_data<2>" , cfg " _BELSIG:PAD,PAD,lcd_data<2>:lcd_data<2>",
  ;
net "lcd_data<3>" , cfg " _BELSIG:PAD,PAD,lcd_data<3>:lcd_data<3>",
  ;
net "lcd_data<4>" , cfg " _BELSIG:PAD,PAD,lcd_data<4>:lcd_data<4>",
  ;
net "lcd_data<5>" , cfg " _BELSIG:PAD,PAD,lcd_data<5>:lcd_data<5>",
  ;
net "lcd_data<6>" , cfg " _BELSIG:PAD,PAD,lcd_data<6>:lcd_data<6>",
  ;
net "lcd_data<7>" , cfg " _BELSIG:PAD,PAD,lcd_data<7>:lcd_data<7>",
  ;
net "lcd_e" , cfg " _BELSIG:PAD,PAD,lcd_e:lcd_e",
  ;
net "lcd_rs" , cfg " _BELSIG:PAD,PAD,lcd_rs:lcd_rs",
  ;
net "lcd_rw" , cfg " _BELSIG:PAD,PAD,lcd_rw:lcd_rw",
  ;
net "lcd_value<0>" , 
  outpin "lcd_value<3>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" A6 ,
  inpin "lcd_data<0>" O ,
  pip CLBLM_X20Y51 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X22Y43 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X20Y50 NW5END2 -> WL2BEG_S0 , 
  pip INT_X20Y51 WL2BEG0 -> IMUX_B24 , 
  pip INT_X22Y38 SR5END0 -> EL5BEG0 , 
  pip INT_X22Y43 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X22Y43 LOGIC_OUTS0 -> SR5BEG0 , 
  pip INT_X22Y47 NR5END2 -> NW5BEG2 , 
  pip INT_X27Y38 EL5END0 -> ES5BEG0 , 
  pip INT_X30Y36 ES5END0 -> SE2BEG0 , 
  pip INT_X31Y35 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X31Y35 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X31Y35 SE2END0 -> BYP5 , 
  pip IOI_X31Y35 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y35 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y35_OLOGIC_X2Y71" D1 -> OQ
  pip IOI_X31Y35 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_value<1>" , 
  outpin "lcd_value<3>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" A3 ,
  inpin "lcd_data<1>" O ,
  pip CLBLL_X19Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X22Y43 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y45 WN5END1 -> NW5BEG0 , 
  pip INT_X19Y48 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y50 NL2END1 -> IMUX_B27 , 
  pip INT_X22Y43 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X22Y43 LOGIC_OUTS1 -> WN5BEG1 , 
  pip INT_X24Y40 SE5END1 -> ES5BEG1 , 
  pip INT_X27Y38 ES5END1 -> ES5BEG1 , 
  pip INT_X30Y38 ES5MID1 -> ER2BEG2 , 
  pip INT_X31Y38 ER2MID2 -> IMUX_B41 , 
  pip IOI_X31Y38 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y38 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y38_OLOGIC_X2Y76" D1 -> OQ
  pip IOI_X31Y38 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "lcd_value<2>" , 
  outpin "lcd_value<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" B5 ,
  inpin "lcd_data<2>" O ,
  pip CLBLM_X18Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X22Y43 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X18Y46 WR2MID1 -> IMUX_B14 , 
  pip INT_X19Y46 WN5MID2 -> WR2BEG1 , 
  pip INT_X22Y40 SW5MID2 -> EL5BEG2 , 
  pip INT_X22Y43 LOGIC_OUTS2 -> NE5BEG1 , 
  pip INT_X22Y43 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X22Y46 NE5MID1 -> WN5BEG2 , 
  pip INT_X27Y40 EL5END2 -> ES5BEG2 , 
  pip INT_X30Y38 ES5END2 -> SE2BEG2 , 
  pip INT_X31Y37 SE2END2 -> IMUX_B41 , 
  pip IOI_X31Y37 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y37 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y37_OLOGIC_X2Y74" D1 -> OQ
  pip IOI_X31Y37 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "lcd_value<3>" , 
  outpin "lcd_value<3>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B6 ,
  inpin "lcd_data<3>" O ,
  pip CLBLM_X15Y45 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y43 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_WL5END_B0 -> INT_BUFS_WL5END0 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_WL5END0 -> INT_BUFS_WL5END_B0 , 
  pip INT_X15Y45 WL2END0 -> IMUX_B12 , 
  pip INT_X17Y44 NR2MID2 -> WL2BEG_S0 , 
  pip INT_X17Y44 WL5END0 -> NR2BEG_N2 , 
  pip INT_X22Y43 LOGIC_OUTS3 -> ES5BEG2 , 
  pip INT_X22Y43 LOGIC_OUTS3 -> WL5BEG_S0 , 
  pip INT_X25Y41 ES5END2 -> EL5BEG2 , 
  pip INT_X30Y39 SR2END2 -> EL2BEG2 , 
  pip INT_X30Y41 EL5END2 -> SR2BEG2 , 
  pip INT_X31Y39 EL2MID2 -> IMUX_B47 , 
  pip IOI_X31Y39 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y39 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y39_OLOGIC_X2Y79" D1 -> OQ
  pip IOI_X31Y39 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_value<4>" , 
  outpin "lcd_value<7>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" B5 ,
  inpin "lcd_data<4>" O ,
  pip CLBLL_X16Y49 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X22Y43 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_X16Y49 WL2END1 -> IMUX_B38 , 
  pip INT_X18Y49 NW5END0 -> WL2BEG1 , 
  pip INT_X20Y46 NW5END0 -> NW5BEG0 , 
  pip INT_X22Y43 LOGIC_OUTS4 -> EL5BEG1 , 
  pip INT_X22Y43 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X27Y43 EL5END1 -> ES5BEG1 , 
  pip INT_X30Y39 SR2END1 -> SE2BEG1 , 
  pip INT_X30Y41 ES5END1 -> SR2BEG1 , 
  pip INT_X31Y38 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y38 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X31Y38 SE2END1 -> FAN5 , 
  pip IOI_X31Y38 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y38 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y38_OLOGIC_X2Y77" D1 -> OQ
  pip IOI_X31Y38 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_value<5>" , 
  outpin "lcd_value<7>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" B6 ,
  inpin "lcd_data<5>" O ,
  pip CLBLL_X16Y50 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y43 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL2END_B0 -> INT_BUFS_WL2END0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL2END0 -> INT_BUFS_WL2END_B0 , 
  pip INT_X16Y50 WN2MID0 -> IMUX_B12 , 
  pip INT_X17Y50 WL2END0 -> WN2BEG0 , 
  pip INT_X19Y45 WN5END0 -> NR5BEG_N2 , 
  pip INT_X19Y49 NR5END2 -> WL2BEG_S0 , 
  pip INT_X22Y43 LOGIC_OUTS5 -> ES5BEG0 , 
  pip INT_X22Y43 LOGIC_OUTS5 -> WN5BEG0 , 
  pip INT_X25Y41 ES5END0 -> EL5BEG0 , 
  pip INT_X30Y41 EL5END0 -> ES2BEG0 , 
  pip INT_X31Y39 FAN_BOUNCE_S0 -> IMUX_B41 , 
  pip INT_X31Y40 ES2END0 -> FAN0 , 
  pip INT_X31Y40 FAN0 -> FAN_BOUNCE0 , 
  pip IOI_X31Y39 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y39 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y39_OLOGIC_X2Y78" D1 -> OQ
  pip IOI_X31Y39 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "lcd_value<6>" , 
  outpin "lcd_value<7>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" B2 ,
  inpin "lcd_data<6>" O ,
  pip CLBLL_X14Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X22Y43 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X14Y46 NW5END1 -> WL2BEG2 , 
  pip INT_X14Y46 WL2BEG2 -> IMUX_B16 , 
  pip INT_X16Y43 LH6 -> NW5BEG1 , 
  pip INT_X22Y38 SR5END2 -> EL5BEG2 , 
  pip INT_X22Y43 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X22Y43 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X22Y43 NL2BEG_S0 -> LH0 , 
  pip INT_X27Y38 EL5END2 -> ES5BEG2 , 
  pip INT_X30Y36 ES5END2 -> ES2BEG2 , 
  pip INT_X31Y36 ES2MID2 -> IMUX_B47 , 
  pip IOI_X31Y36 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y36 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y36_OLOGIC_X2Y73" D1 -> OQ
  pip IOI_X31Y36 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "lcd_value<7>" , 
  outpin "lcd_value<7>" DQ ,
  inpin "lcd_data<7>" O ,
  inpin "write_strobe" B3 ,
  pip CLBLL_X16Y44 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X22Y43 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_WR5END_B2 -> INT_BUFS_WR5END2 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_WR5END2 -> INT_BUFS_WR5END_B2 , 
  pip INT_X16Y44 WN2END2 -> IMUX_B39 , 
  pip INT_X17Y43 WR5END2 -> WN2BEG2 , 
  pip INT_X22Y43 LOGIC_OUTS7 -> EL5BEG2 , 
  pip INT_X22Y43 LOGIC_OUTS7 -> WR5BEG2 , 
  pip INT_X27Y43 EL5END2 -> ES5BEG2 , 
  pip INT_X30Y36 SR5END2 -> EL2BEG2 , 
  pip INT_X30Y41 ES5END2 -> SR5BEG2 , 
  pip INT_X31Y36 EL2MID2 -> IMUX_B41 , 
  pip IOI_X31Y36 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y36 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y36_OLOGIC_X2Y72" D1 -> OQ
  pip IOI_X31Y36 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "lcd_value_not0001" , 
  outpin "in_port_reg_cmp_eq0033" C ,
  inpin "lcd_value<3>" CE ,
  inpin "lcd_value<7>" CE ,
  pip CLBLM_X15Y46 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "in_port_reg_cmp_eq0033" C -> CMUX
  pip CLBLM_X15Y46 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X22Y43 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X22Y43 SITE_CTRL_B1 -> M_CE , 
  pip INT_X15Y45 SE2MID0 -> LH18 , 
  pip INT_X15Y46 LOGIC_OUTS18 -> SE2BEG0 , 
  pip INT_X22Y43 CTRL0 -> CTRL_B0 , 
  pip INT_X22Y43 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y43 SL2END1 -> CTRL0 , 
  pip INT_X22Y43 SL2END1 -> CTRL1 , 
  pip INT_X22Y45 WL5END2 -> SL2BEG1 , 
  pip INT_X27Y45 LH6 -> WL5BEG2 , 
  ;
net "led_pwm_mask<0>" , 
  outpin "led_pwm_mask<1>" CQ ,
  inpin "N26" A3 ,
  inpin "in_port_reg<0>" C6 ,
  inpin "leds_7_OBUF" B5 ,
  pip CLBLL_X16Y43 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y48 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X18Y43 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y55 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X16Y43 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X16Y43 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X16Y43 WS2MID1 -> BYP1 , 
  pip INT_X17Y43 WR2END1 -> WS2BEG1 , 
  pip INT_X18Y43 WR2MID1 -> IMUX_B14 , 
  pip INT_X19Y43 SR5END2 -> WR2BEG1 , 
  pip INT_X19Y48 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X19Y48 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X19Y53 NR5END1 -> NE2BEG1 , 
  pip INT_X20Y54 NE2END1 -> NL2BEG2 , 
  pip INT_X20Y55 NL2MID2 -> IMUX_B35 , 
  ;
net "led_pwm_mask<1>" , 
  outpin "led_pwm_mask<1>" DQ ,
  inpin "N26" A6 ,
  inpin "in_port_reg<1>" C1 ,
  inpin "leds_7_OBUF" B6 ,
  pip CLBLL_X16Y43 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y48 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X19Y54 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y43 SITE_IMUX_B12 -> M_B6 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_WR2END_B0 -> INT_BUFS_WR2END0 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_WR2END0 -> INT_BUFS_WR2END_B0 , 
  pip INT_X16Y43 WN2MID0 -> IMUX_B24 , 
  pip INT_X17Y43 WR2END0 -> WN2BEG0 , 
  pip INT_X18Y43 WR2MID0 -> IMUX_B12 , 
  pip INT_X19Y43 SR5END1 -> WR2BEG0 , 
  pip INT_X19Y48 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X19Y48 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X19Y54 WL2END0 -> IMUX_B30 , 
  pip INT_X21Y51 NE5END1 -> NL2BEG2 , 
  pip INT_X21Y53 NL2END2 -> WL2BEG_S0 , 
  ;
net "led_pwm_mask_not0001" , 
  outpin "i2c_top/al" B ,
  inpin "led_pwm_mask<1>" CE ,
  pip CLBLL_X19Y48 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X19Y52 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X19Y48 CTRL1 -> CTRL_B1 , 
  pip INT_X19Y48 SR2MID1 -> CTRL1 , 
  pip INT_X19Y49 SW5MID1 -> SR2BEG1 , 
  pip INT_X19Y52 LOGIC_OUTS9 -> SW5BEG1 , 
  ;
net "led_switch_mask<0>" , 
  outpin "led_switch_mask<3>" AQ ,
  inpin "in_port_reg<0>" D1 ,
  inpin "leds_before_pwm_and000862" D1 ,
  pip CLBLL_X16Y60 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y65 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X20Y55 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X16Y58 SR2END0 -> LH18 , 
  pip INT_X16Y60 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X16Y60 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X16Y64 NR5END2 -> WL2BEG_S0 , 
  pip INT_X16Y65 WL2BEG0 -> IMUX_B42 , 
  pip INT_X20Y55 WR2END0 -> IMUX_B18 , 
  pip INT_X22Y55 SL5MID1 -> WR2BEG0 , 
  pip INT_X22Y58 LH12 -> SL5BEG1 , 
  ;
net "led_switch_mask<1>" , 
  outpin "led_switch_mask<3>" BQ ,
  inpin "in_port_reg<1>" D3 ,
  inpin "leds_before_pwm_and000862" C5 ,
  pip CLBLL_X16Y60 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y65 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X19Y54 SITE_IMUX_B20 -> M_D3 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_EL2MID0 -> INT_BUFS_EL2MID_B0 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_EL2MID_B0 -> INT_BUFS_EL2MID0 , 
  pip INT_X16Y55 SR5END0 -> EL2BEG0 , 
  pip INT_X16Y60 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X16Y60 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X16Y63 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y65 NL2END1 -> IMUX_B9 , 
  pip INT_X18Y55 EL2END0 -> ES2BEG0 , 
  pip INT_X19Y54 ES2END0 -> FAN1 , 
  pip INT_X19Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y54 FAN_BOUNCE1 -> IMUX_B20 , 
  ;
net "led_switch_mask<2>" , 
  outpin "led_switch_mask<3>" CQ ,
  inpin "in_port_reg<2>" B3 ,
  inpin "leds_before_pwm_and000824" A2 ,
  pip CLBLL_X16Y60 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y69 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y50 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_SE2MID1 -> INT_BUFS_SE2MID_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_SE2MID_B1 -> INT_BUFS_SE2MID1 , 
  pip INT_X16Y52 SW5MID1 -> SE2BEG1 , 
  pip INT_X16Y55 SR5END1 -> SW5BEG1 , 
  pip INT_X16Y60 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X16Y60 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X16Y65 NR5END1 -> NW5BEG1 , 
  pip INT_X16Y68 NW5MID1 -> NE2BEG1 , 
  pip INT_X16Y69 NE2MID1 -> IMUX_B28 , 
  pip INT_X17Y51 SE2END1 -> SE2BEG1 , 
  pip INT_X18Y50 SE2END1 -> IMUX_B15 , 
  ;
net "led_switch_mask<3>" , 
  outpin "led_switch_mask<3>" DQ ,
  inpin "in_port_reg<3>" C2 ,
  inpin "leds_before_pwm_and000824" A4 ,
  pip CLBLL_X16Y60 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X16Y69 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y48 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X14Y49 SW5MID2 -> ES2BEG2 , 
  pip INT_X14Y52 SW5END2 -> SW5BEG2 , 
  pip INT_X15Y48 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y48 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X15Y48 ES2END2 -> BYP2 , 
  pip INT_X16Y55 SR5END2 -> SW5BEG2 , 
  pip INT_X16Y60 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X16Y60 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X16Y65 NL5END2 -> NW2BEG2 , 
  pip INT_X16Y66 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X16Y69 NL2END0 -> IMUX_B25 , 
  ;
net "led_switch_mask<4>" , 
  outpin "led_switch_mask<7>" AQ ,
  inpin "in_port_reg<4>" B2 ,
  inpin "leds_before_pwm_and000824" A3 ,
  pip CLBLL_X16Y53 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y60 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y69 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X16Y53 SL2END2 -> IMUX_B40 , 
  pip INT_X16Y56 SW2END0 -> SL2BEG_N2 , 
  pip INT_X16Y60 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X16Y60 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X16Y65 NR5END0 -> NW5BEG0 , 
  pip INT_X16Y68 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y69 NL2MID1 -> IMUX_B27 , 
  pip INT_X17Y57 SR2END0 -> SW2BEG0 , 
  pip INT_X17Y59 ES2END0 -> SR2BEG0 , 
  ;
net "led_switch_mask<5>" , 
  outpin "led_switch_mask<7>" BQ ,
  inpin "in_port_reg<5>" B2 ,
  inpin "leds_before_pwm_and000862" D2 ,
  pip CLBLL_X16Y54 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y60 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y65 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X16Y54 SL2END2 -> IMUX_B16 , 
  pip INT_X16Y57 SE5MID0 -> SL2BEG_N2 , 
  pip INT_X16Y60 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X16Y60 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X16Y65 ER2BEG1 -> IMUX_B43 , 
  pip INT_X16Y65 NL5END0 -> ER2BEG1 , 
  ;
net "led_switch_mask<6>" , 
  outpin "led_switch_mask<7>" CQ ,
  inpin "in_port_reg<6>" B6 ,
  inpin "leds_before_pwm_and000862" C3 ,
  pip CLBLL_X14Y50 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y60 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X16Y65 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X14Y50 SL2END0 -> IMUX_B12 , 
  pip INT_X14Y52 WR2END1 -> SL2BEG0 , 
  pip INT_X16Y52 SE5MID2 -> WR2BEG1 , 
  pip INT_X16Y55 SL5END2 -> SE5BEG2 , 
  pip INT_X16Y60 LOGIC_OUTS6 -> NE2BEG2 , 
  pip INT_X16Y60 LOGIC_OUTS6 -> SL5BEG2 , 
  pip INT_X16Y65 NW2END0 -> IMUX_B8 , 
  pip INT_X17Y61 NE2END2 -> NL2BEG_S0 , 
  pip INT_X17Y64 NL2END0 -> NW2BEG0 , 
  ;
net "led_switch_mask<7>" , 
  outpin "led_switch_mask<7>" DQ ,
  inpin "in_port_reg<7>" C3 ,
  inpin "leds_before_pwm_and000862" D4 ,
  pip CLBLL_X16Y60 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X16Y65 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y48 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X13Y48 SL2END1 -> IMUX_B32 , 
  pip INT_X13Y50 SE5MID2 -> SL2BEG1 , 
  pip INT_X13Y53 SL5END2 -> SE5BEG2 , 
  pip INT_X13Y58 WS5END2 -> SL5BEG2 , 
  pip INT_X16Y60 LOGIC_OUTS7 -> NL5BEG1 , 
  pip INT_X16Y60 LOGIC_OUTS7 -> WS5BEG2 , 
  pip INT_X16Y65 NL5END1 -> WL2BEG2 , 
  pip INT_X16Y65 WL2BEG2 -> IMUX_B46 , 
  ;
net "led_switch_mask_not0001" , 
  outpin "led_switch_mask_not0001" B ,
  inpin "led_switch_mask<3>" CE ,
  inpin "led_switch_mask<7>" CE ,
  pip CLBLL_X16Y60 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X16Y60 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y56 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_BUFS_L_X17Y59 INT_BUFS_NW2END_B0 -> INT_BUFS_NW2END0 , 
  pip INT_BUFS_R_X18Y59 INT_BUFS_NW2END0 -> INT_BUFS_NW2END_B0 , 
  pip INT_X16Y60 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y60 CTRL1 -> CTRL_B1 , 
  pip INT_X16Y60 NW2END0 -> CTRL0 , 
  pip INT_X16Y60 NW2END0 -> CTRL1 , 
  pip INT_X17Y59 NW2END0 -> NW2BEG0 , 
  pip INT_X18Y56 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X18Y58 NR2END0 -> NW2BEG0 , 
  ;
net "leds<0>" , cfg " _BELSIG:PAD,PAD,leds<0>:leds<0>",
  ;
net "leds<1>" , cfg " _BELSIG:PAD,PAD,leds<1>:leds<1>",
  ;
net "leds<2>" , cfg " _BELSIG:PAD,PAD,leds<2>:leds<2>",
  ;
net "leds<3>" , cfg " _BELSIG:PAD,PAD,leds<3>:leds<3>",
  ;
net "leds<4>" , cfg " _BELSIG:PAD,PAD,leds<4>:leds<4>",
  ;
net "leds<5>" , cfg " _BELSIG:PAD,PAD,leds<5>:leds<5>",
  ;
net "leds<6>" , cfg " _BELSIG:PAD,PAD,leds<6>:leds<6>",
  ;
net "leds<7>" , cfg " _BELSIG:PAD,PAD,leds<7>:leds<7>",
  ;
net "leds_0<0>" , 
  outpin "leds_0<3>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" A2 ,
  inpin "in_port_reg<0>" D4 ,
  pip CLBLL_X21Y43 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y55 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y27 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y55 WL2MID2 -> IMUX_B22 , 
  pip INT_X21Y43 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X21Y43 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X21Y44 NR2END2 -> LV0 , 
  pip INT_X21Y50 LV6 -> NR5BEG1 , 
  pip INT_X21Y55 NR5END1 -> WL2BEG2 , 
  pip INT_X23Y40 SE5END0 -> SE5BEG0 , 
  pip INT_X24Y27 SW2END2 -> IMUX_B28 , 
  pip INT_X25Y28 SL2END2 -> SW2BEG2 , 
  pip INT_X25Y31 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X25Y32 SR5END0 -> SE2BEG0 , 
  pip INT_X25Y37 SE5END0 -> SR5BEG0 , 
  ;
net "leds_0<1>" , 
  outpin "leds_0<3>" BQ ,
  inpin "gpio_C_dir<3>" A3 ,
  inpin "in_port_reg<1>" D2 ,
  pip CLBLL_X19Y54 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X21Y42 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X21Y43 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y46 NW5END0 -> NR5BEG0 , 
  pip INT_X19Y51 NR5END0 -> NE2BEG0 , 
  pip INT_X19Y52 NE2MID0 -> NR2BEG0 , 
  pip INT_X19Y54 NR2END0 -> IMUX_B19 , 
  pip INT_X21Y42 SW2MID1 -> IMUX_B3 , 
  pip INT_X21Y43 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X21Y43 LOGIC_OUTS1 -> SW2BEG1 , 
  ;
net "leds_0<2>" , 
  outpin "leds_0<3>" CQ ,
  inpin "gpio_C_dir<3>" C4 ,
  inpin "in_port_reg<2>" B5 ,
  pip CLBLL_X21Y42 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X21Y43 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y50 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X18Y50 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X18Y50 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X18Y50 WL2MID2 -> BYP6 , 
  pip INT_X19Y48 WL2END2 -> NR2BEG1 , 
  pip INT_X19Y50 NR2END1 -> WL2BEG2 , 
  pip INT_X21Y42 SE2MID2 -> IMUX_B10 , 
  pip INT_X21Y43 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X21Y43 LOGIC_OUTS2 -> SE2BEG2 , 
  pip INT_X21Y48 NR5END1 -> WL2BEG2 , 
  ;
net "leds_0<3>" , 
  outpin "leds_0<3>" DQ ,
  inpin "gpio_C_dir<7>" D6 ,
  inpin "in_port_reg<3>" D5 ,
  pip CLBLL_X21Y43 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y48 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X22Y37 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X15Y46 NW5END1 -> NR2BEG1 , 
  pip INT_X15Y48 NR2END1 -> IMUX_B21 , 
  pip INT_X17Y43 LH6 -> NW5BEG1 , 
  pip INT_X21Y38 SR5END2 -> SE2BEG2 , 
  pip INT_X21Y43 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X21Y43 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X22Y37 SE2END2 -> IMUX_B47 , 
  pip INT_X23Y43 EL2END2 -> LH0 , 
  ;
net "leds_0<4>" , 
  outpin "leds_0<7>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" A4 ,
  inpin "in_port_reg<4>" B5 ,
  pip CLBLL_X16Y53 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y43 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y27 SITE_IMUX_B1 -> L_A4 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_WN2MID_B0 -> INT_BUFS_WN2MID0 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_WN2MID0 -> INT_BUFS_WN2MID_B0 , 
  pip INT_X16Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y53 FAN_BOUNCE1 -> IMUX_B38 , 
  pip INT_X16Y53 NW2END_N2 -> FAN1 , 
  pip INT_X17Y51 WN2END_S0 -> NW2BEG2 , 
  pip INT_X18Y51 NW5END_N2 -> WN2BEG0 , 
  pip INT_X19Y24 LV0 -> EL5BEG2 , 
  pip INT_X19Y42 WS2END0 -> LV18 , 
  pip INT_X20Y43 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X20Y43 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X20Y47 NR5END2 -> NW5BEG2 , 
  pip INT_X24Y24 EL5END2 -> NL2BEG_S0 , 
  pip INT_X24Y27 NL2END0 -> IMUX_B1 , 
  ;
net "leds_0<5>" , 
  outpin "leds_0<7>" BQ ,
  inpin "in_port_reg<5>" B1 ,
  inpin "leds_5_OBUF" B6 ,
  pip CLBLL_X16Y54 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y42 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X20Y43 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_WL2MID_B1 -> INT_BUFS_WL2MID1 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_WL2MID1 -> INT_BUFS_WL2MID_B1 , 
  pip INT_X16Y54 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X16Y54 CTRL_BOUNCE1 -> IMUX_B17 , 
  pip INT_X16Y54 WL2END1 -> CTRL1 , 
  pip INT_X18Y46 NW5END0 -> NW5BEG0 , 
  pip INT_X18Y49 NW5MID0 -> NL5BEG0 , 
  pip INT_X18Y54 NL5END0 -> WL2BEG1 , 
  pip INT_X20Y42 SR2MID0 -> IMUX_B36 , 
  pip INT_X20Y43 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X20Y43 LOGIC_OUTS1 -> SR2BEG0 , 
  ;
net "leds_0<6>" , 
  outpin "leds_0<7>" CQ ,
  inpin "ext_int_slope<7>" D3 ,
  inpin "in_port_reg<6>" B3 ,
  pip CLBLL_X14Y50 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y41 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y43 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WN2MID_B2 -> INT_BUFS_WN2MID2 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WN2MID2 -> INT_BUFS_WN2MID_B2 , 
  pip INT_X14Y50 WN2END2 -> IMUX_B15 , 
  pip INT_X15Y49 WL2END2 -> WN2BEG2 , 
  pip INT_X17Y47 WN2END2 -> NR2BEG1 , 
  pip INT_X17Y49 NR2END1 -> WL2BEG2 , 
  pip INT_X18Y46 NW5END1 -> WN2BEG2 , 
  pip INT_X20Y41 SR2END1 -> IMUX_B20 , 
  pip INT_X20Y43 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X20Y43 LOGIC_OUTS2 -> SR2BEG1 , 
  ;
net "leds_0<7>" , 
  outpin "leds_0<7>" DQ ,
  inpin "in_port_reg<7>" D5 ,
  inpin "leds_7_OBUF" C3 ,
  pip CLBLM_X13Y48 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y43 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y43 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X13Y48 WN2END2 -> IMUX_B21 , 
  pip INT_X14Y44 LH6 -> NE5BEG1 , 
  pip INT_X14Y47 NE5MID1 -> WN2BEG2 , 
  pip INT_X18Y43 WR2END1 -> IMUX_B32 , 
  pip INT_X20Y43 LOGIC_OUTS3 -> NW2BEG2 , 
  pip INT_X20Y43 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X20Y44 NW2MID2 -> LH0 , 
  ;
net "leds_0_OBUF" , 
  outpin "i2c_top/byte_controller/bit_controller/dSDA" A ,
  inpin "leds<0>" O ,
  pip CLBLM_X24Y27 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X24Y26 SE2MID0 -> LV18 , 
  pip INT_X24Y27 LOGIC_OUTS12 -> SE2BEG0 , 
  pip INT_X24Y8 LV0 -> SE5BEG2 , 
  pip INT_X26Y5 SE5END2 -> SE5BEG2 , 
  pip INT_X28Y2 SE5END2 -> SE2BEG2 , 
  pip INT_X29Y1 SE2END2 -> EL2BEG2 , 
  pip INT_X31Y1 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y1 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y1 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y1_OLOGIC_X2Y3" D1 -> OQ
  pip IOI_X31Y1 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "leds_0_not0001" , 
  outpin "leds_0_not0001" B ,
  inpin "leds_0<3>" CE ,
  inpin "leds_0<7>" CE ,
  pip CLBLL_X19Y44 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X21Y43 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y43 SITE_CTRL_B0 -> L_CE , 
  pip INT_X19Y44 LOGIC_OUTS13 -> ES2BEG1 , 
  pip INT_X20Y43 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y43 ES2END1 -> CTRL0 , 
  pip INT_X20Y43 ES2END1 -> ES2BEG1 , 
  pip INT_X21Y43 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y43 ES2MID1 -> FAN4 , 
  pip INT_X21Y43 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X21Y43 FAN_BOUNCE4 -> CTRL0 , 
  ;
net "leds_1<0>" , 
  outpin "leds_1<3>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/dSDA" A5 ,
  inpin "in_port_reg<0>" C3 ,
  pip CLBLM_X20Y42 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y55 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y27 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X20Y42 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X20Y42 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X20Y47 NR5END0 -> NE5BEG0 , 
  pip INT_X20Y50 NE5MID0 -> NR5BEG0 , 
  pip INT_X20Y55 NR5END0 -> WL2BEG1 , 
  pip INT_X20Y55 WL2BEG1 -> IMUX_B32 , 
  pip INT_X22Y39 SE5END1 -> SE5BEG1 , 
  pip INT_X24Y27 SE2MID1 -> IMUX_B26 , 
  pip INT_X24Y28 SL5END1 -> SE2BEG1 , 
  pip INT_X24Y33 SE5MID1 -> SL5BEG1 , 
  pip INT_X24Y36 SE5END1 -> SE5BEG1 , 
  ;
net "leds_1<1>" , 
  outpin "leds_1<3>" BQ ,
  inpin "gpio_C_dir<3>" A4 ,
  inpin "in_port_reg<1>" C4 ,
  pip CLBLL_X19Y54 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X21Y42 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y42 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X19Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y54 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X19Y54 NW2END0 -> FAN3 , 
  pip INT_X20Y42 LOGIC_OUTS5 -> ES2BEG0 , 
  pip INT_X20Y42 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X20Y45 NL5MID0 -> NW5BEG0 , 
  pip INT_X20Y48 NW5MID0 -> NL5BEG0 , 
  pip INT_X20Y53 NL5END0 -> NW2BEG0 , 
  pip INT_X21Y42 ES2MID0 -> IMUX_B1 , 
  ;
net "leds_1<2>" , 
  outpin "leds_1<3>" CQ ,
  inpin "gpio_C_dir<3>" C6 ,
  inpin "in_port_reg<2>" A2 ,
  pip CLBLL_X21Y42 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y50 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y42 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X18Y50 WL2END2 -> IMUX_B28 , 
  pip INT_X20Y42 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X20Y42 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X20Y47 NR5END1 -> NE5BEG1 , 
  pip INT_X20Y50 NE5MID1 -> WL2BEG2 , 
  pip INT_X21Y42 ES2MID2 -> IMUX_B11 , 
  ;
net "leds_1<3>" , 
  outpin "leds_1<3>" DQ ,
  inpin "gpio_C_dir<7>" D4 ,
  inpin "in_port_reg<3>" C3 ,
  pip CLBLM_X15Y48 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y42 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X22Y37 SITE_IMUX_B46 -> L_D4 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_WN2MID_B2 -> INT_BUFS_WN2MID2 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_WN2MID2 -> INT_BUFS_WN2MID_B2 , 
  pip INT_X15Y48 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y48 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X15Y48 WN2END2 -> FAN4 , 
  pip INT_X16Y47 NW2END1 -> WN2BEG2 , 
  pip INT_X17Y46 WN2END2 -> NW2BEG1 , 
  pip INT_X18Y45 NW5END1 -> WN2BEG2 , 
  pip INT_X20Y42 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X20Y42 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X22Y37 SR2END2 -> IMUX_B46 , 
  pip INT_X22Y39 SE5END2 -> SR2BEG2 , 
  ;
net "leds_1<4>" , 
  outpin "leds_1<7>" AQ ,
  inpin "i2c_top/byte_controller/bit_controller/sta_condition" A2 ,
  inpin "in_port_reg<4>" A5 ,
  pip CLBLL_X16Y43 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y53 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y27 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X15Y24 LV0 =- LH18 , 
  pip INT_X15Y42 WS2END0 -> LV18 , 
  pip INT_X16Y43 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X16Y43 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X16Y47 NR5END2 -> NW5BEG2 , 
  pip INT_X16Y50 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X16Y53 NL2END0 -> WL2BEG1 , 
  pip INT_X16Y53 WL2BEG1 -> IMUX_B2 , 
  pip INT_X24Y27 WN2MID2 -> IMUX_B4 , 
  pip INT_X25Y27 NW5END1 -> WN2BEG2 , 
  pip INT_X27Y24 LH6 -> NW5BEG1 , 
  ;
net "leds_1<5>" , 
  outpin "leds_1<7>" BQ ,
  inpin "in_port_reg<5>" A4 ,
  inpin "leds_5_OBUF" B5 ,
  pip CLBLL_X16Y43 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y54 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y42 SITE_IMUX_B38 -> L_B5 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X16Y43 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X16Y43 LOGIC_OUTS1 -> SE2BEG1 , 
  pip INT_X16Y48 NR5END0 -> NE5BEG0 , 
  pip INT_X16Y51 NE5MID0 -> NR2BEG0 , 
  pip INT_X16Y53 NR2END0 -> NW2BEG0 , 
  pip INT_X16Y54 NW2MID0 -> IMUX_B25 , 
  pip INT_X17Y42 SE2END1 -> EL2BEG1 , 
  pip INT_X19Y42 EL2END1 -> EN2BEG1 , 
  pip INT_X20Y42 EN2MID1 -> IMUX_B38 , 
  ;
net "leds_1<6>" , 
  outpin "leds_1<7>" CQ ,
  inpin "ext_int_slope<7>" D6 ,
  inpin "in_port_reg<6>" A3 ,
  pip CLBLL_X14Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y43 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X20Y41 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y41 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y41 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_X14Y49 NW5END1 -> NR2BEG1 , 
  pip INT_X14Y50 NR2MID1 -> IMUX_B27 , 
  pip INT_X16Y43 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X16Y43 LOGIC_OUTS2 -> SE2BEG2 , 
  pip INT_X16Y46 NR5MID1 -> NW5BEG1 , 
  pip INT_X17Y42 SE2END2 -> SE2BEG2 , 
  pip INT_X18Y41 SE2END2 -> EL2BEG2 , 
  pip INT_X20Y41 EL2END2 -> IMUX_B23 , 
  ;
net "leds_1<7>" , 
  outpin "leds_1<7>" DQ ,
  inpin "in_port_reg<7>" D1 ,
  inpin "leds_7_OBUF" C6 ,
  pip CLBLL_X16Y43 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y48 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y43 SITE_IMUX_B35 -> M_C6 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X13Y48 NW2END_N2 -> IMUX_B18 , 
  pip INT_X14Y46 NW5END2 -> NW2BEG2 , 
  pip INT_X16Y43 LOGIC_OUTS3 -> EN2BEG2 , 
  pip INT_X16Y43 LOGIC_OUTS3 -> NW5BEG2 , 
  pip INT_X17Y43 EN2MID2 -> ES2BEG2 , 
  pip INT_X18Y43 ES2MID2 -> IMUX_B35 , 
  ;
net "leds_1_OBUF" , 
  outpin "gpio_C_dir<3>" A ,
  inpin "leds<1>" O ,
  pip CLBLL_X21Y42 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X21Y0 LV0 -> EL5BEG2 , 
  pip INT_X21Y18 LV0 =- LV18 , 
  pip INT_X21Y36 SE2MID0 -> LV18 , 
  pip INT_X21Y37 SR5END0 -> SE2BEG0 , 
  pip INT_X21Y42 LOGIC_OUTS8 -> SR5BEG0 , 
  pip INT_X26Y0 EL5END2 -> ES5BEG2 , 
  pip INT_X29Y0 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X31Y1 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X31Y1 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X31Y1 ER2END0 -> BYP5 , 
  pip IOI_X31Y1 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y1 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y1_OLOGIC_X2Y2" D1 -> OQ
  pip IOI_X31Y1 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "leds_1_not0001" , 
  outpin "N410" B ,
  inpin "leds_1<3>" CE ,
  inpin "leds_1<7>" CE ,
  pip CLBLL_X16Y43 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X19Y43 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X20Y42 SITE_CTRL_B1 -> M_CE , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_WL2END_B1 -> INT_BUFS_WL2END1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_WL2END1 -> INT_BUFS_WL2END_B1 , 
  pip INT_X16Y43 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y43 WN2MID1 -> CTRL0 , 
  pip INT_X17Y43 WL2END1 -> WN2BEG1 , 
  pip INT_X19Y43 LOGIC_OUTS9 -> SE2BEG1 , 
  pip INT_X19Y43 LOGIC_OUTS9 -> WL2BEG1 , 
  pip INT_X20Y42 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y42 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y42 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X20Y42 SE2END1 -> FAN4 , 
  ;
net "leds_2_OBUF" , 
  outpin "gpio_C_dir<3>" C ,
  inpin "leds<2>" O ,
  pip CLBLL_X21Y42 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "gpio_C_dir<3>" C -> CMUX
  pip CLBLL_X21Y42 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip INT_X20Y16 LV0 =- LV18 , 
  pip INT_X20Y34 SL2END0 -> LV18 , 
  pip INT_X20Y36 WR2MID1 -> SL2BEG0 , 
  pip INT_X20Y4 LV6 -> EL5BEG2 , 
  pip INT_X21Y36 SR5END2 -> WR2BEG1 , 
  pip INT_X21Y41 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X25Y4 EL5END2 -> ES5BEG2 , 
  pip INT_X28Y2 ES5END2 -> EL2BEG2 , 
  pip INT_X30Y2 EL2END2 -> ES2BEG2 , 
  pip INT_X31Y2 ES2MID2 -> IMUX_B47 , 
  pip IOI_X31Y2 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y2 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y2_OLOGIC_X2Y5" D1 -> OQ
  pip IOI_X31Y2 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "leds_3_OBUF" , 
  outpin "gpio_C_dir<7>" D ,
  inpin "leds<3>" O ,
  pip CLBLM_X22Y37 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X20Y0 LV0 -> EL5BEG2 , 
  pip INT_X20Y18 LV0 =- LV18 , 
  pip INT_X20Y36 WR2END0 -> LV18 , 
  pip INT_X22Y36 SL2MID1 -> WR2BEG0 , 
  pip INT_X22Y37 LOGIC_OUTS11 -> SL2BEG1 , 
  pip INT_X25Y0 EL5END2 -> EN5BEG2 , 
  pip INT_X28Y0 EN5MID2 -> EL2BEG2 , 
  pip INT_X30Y0 EL2END2 -> ES2BEG2 , 
  pip INT_X31Y0 ES2MID2 -> IMUX_B47 , 
  pip IOI_X31Y0 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y0 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y0_OLOGIC_X2Y1" D1 -> OQ
  pip IOI_X31Y0 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "leds_4_OBUF" , 
  outpin "i2c_top/byte_controller/bit_controller/sta_condition" A ,
  inpin "leds<4>" O ,
  pip CLBLM_X24Y27 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X24Y25 SR2END0 -> LV18 , 
  pip INT_X24Y27 LOGIC_OUTS8 -> SR2BEG0 , 
  pip INT_X24Y7 LV0 -> SE5BEG2 , 
  pip INT_X26Y4 SE5END2 -> ES5BEG2 , 
  pip INT_X29Y2 ES5END2 -> EL2BEG2 , 
  pip INT_X31Y2 EL2END2 -> IMUX_B41 , 
  pip IOI_X31Y2 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y2 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y2_OLOGIC_X2Y4" D1 -> OQ
  pip IOI_X31Y2 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "leds_5_OBUF" , 
  outpin "leds_5_OBUF" B ,
  inpin "leds<5>" O ,
  pip CLBLM_X20Y42 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X20Y22 LV0 =- LV18 , 
  pip INT_X20Y4 LV0 -> SE5BEG2 , 
  pip INT_X20Y40 SR2END0 -> LV18 , 
  pip INT_X20Y42 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X22Y1 SE5END2 -> EL5BEG2 , 
  pip INT_X27Y1 EL5END2 -> EN5BEG2 , 
  pip INT_X30Y1 EN5MID2 -> SE2BEG2 , 
  pip INT_X31Y0 SE2END2 -> IMUX_B41 , 
  pip IOI_X31Y0 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y0 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y0_OLOGIC_X2Y0" D1 -> OQ
  pip IOI_X31Y0 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "leds_6_OBUF" , 
  outpin "ext_int_slope<7>" D ,
  inpin "leds<6>" O ,
  pip CLBLM_X20Y41 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X20Y41 LOGIC_OUTS15 -> ER5BEG2 , 
  pip INT_X25Y41 ER5END2 -> ES5BEG2 , 
  pip INT_X28Y39 ES5END2 -> SE5BEG2 , 
  pip INT_X30Y14 SE5MID2 -> SL5BEG2 , 
  pip INT_X30Y17 SW5MID2 -> SE5BEG2 , 
  pip INT_X30Y20 SL5END2 -> SW5BEG2 , 
  pip INT_X30Y25 SE5MID2 -> SL5BEG2 , 
  pip INT_X30Y28 SL5END2 -> SE5BEG2 , 
  pip INT_X30Y33 SE5MID2 -> SL5BEG2 , 
  pip INT_X30Y36 SE5END2 -> SE5BEG2 , 
  pip INT_X30Y4 SR2END2 -> SE2BEG2 , 
  pip INT_X30Y6 SW5MID2 -> SR2BEG2 , 
  pip INT_X30Y9 SL5END2 -> SW5BEG2 , 
  pip INT_X31Y3 SE2END2 -> IMUX_B47 , 
  pip IOI_X31Y3 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y3 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y3_OLOGIC_X2Y7" D1 -> OQ
  pip IOI_X31Y3 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "leds_7_OBUF" , 
  outpin "leds_7_OBUF" C ,
  inpin "leds<7>" O ,
  pip CLBLM_X18Y43 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X18Y38 SR5END1 -> EL2BEG1 , 
  pip INT_X18Y43 LOGIC_OUTS14 -> SR5BEG1 , 
  pip INT_X20Y38 EL2END1 -> EN2BEG1 , 
  pip INT_X21Y17 LV0 =- LV18 , 
  pip INT_X21Y35 SL2END0 -> LV18 , 
  pip INT_X21Y37 SE2MID1 -> SL2BEG0 , 
  pip INT_X21Y38 EN2MID1 -> SE2BEG1 , 
  pip INT_X21Y5 LV6 -> EL5BEG2 , 
  pip INT_X26Y5 EL5END2 -> ES5BEG2 , 
  pip INT_X29Y3 ES5END2 -> EL2BEG2 , 
  pip INT_X31Y3 EL2END2 -> IMUX_B41 , 
  pip IOI_X31Y3 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y3 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y3_OLOGIC_X2Y6" D1 -> OQ
  pip IOI_X31Y3 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "leds_before_pwm_and0008" , 
  outpin "leds_before_pwm_and000862" C ,
  inpin "N26" A5 ,
  inpin "leds_7_OBUF" B3 ,
  pip CLBLL_X16Y43 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y65 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "leds_before_pwm_and000862" C -> CMUX
  pip CLBLL_X16Y65 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X18Y43 SITE_IMUX_B15 -> M_B3 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_EL2MID1 -> INT_BUFS_EL2MID_B1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_EL2MID_B1 -> INT_BUFS_EL2MID1 , 
  pip INT_X16Y43 SL2MID1 -> EL2BEG1 , 
  pip INT_X16Y43 SL2MID1 -> IMUX_B26 , 
  pip INT_X16Y44 SE2MID2 -> SL2BEG1 , 
  pip INT_X16Y45 SL5END2 -> SE2BEG2 , 
  pip INT_X16Y50 SE5MID2 -> SL5BEG2 , 
  pip INT_X16Y53 SW5MID2 -> SE5BEG2 , 
  pip INT_X16Y56 SE5MID2 -> SW5BEG2 , 
  pip INT_X16Y59 SR5END2 -> SE5BEG2 , 
  pip INT_X16Y64 LOGIC_OUTS_S1_18 -> SR5BEG2 , 
  pip INT_X18Y43 EL2END1 -> IMUX_B15 , 
  ;
net "leds_before_pwm_and000824" , 
  outpin "leds_before_pwm_and000824" A ,
  inpin "leds_before_pwm_and000862" C4 ,
  pip CLBLL_X16Y65 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X16Y69 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X16Y65 SE2MID2 -> IMUX_B10 , 
  pip INT_X16Y66 SR2END2 -> SE2BEG2 , 
  pip INT_X16Y68 LOGIC_OUTS_S12 -> SR2BEG2 , 
  ;
net "leds_before_pwm_and000862" , 
  outpin "leds_before_pwm_and000862" D ,
  inpin "leds_before_pwm_and000862" C6 ,
  pip CLBLL_X16Y65 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y65 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X16Y65 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "nreset" , cfg " _BELSIG:PAD,PAD,nreset:nreset",
  ;
net "out_stack<0>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL0 ,
  inpin "in_port_reg<0>" C1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL0 -> BRAM_LOGIC_OUTS8_0 , 
  pip CLBLM_X20Y55 SITE_IMUX_B30 -> M_C1 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B8 -> INT_INTERFACE_LOGIC_OUTS8 , 
  pip INT_X20Y55 WL2MID0 -> IMUX_B30 , 
  pip INT_X21Y54 NW2END2 -> WL2BEG_S0 , 
  pip INT_X22Y48 LH0 -> NL5BEG2 , 
  pip INT_X22Y53 NL5END2 -> NW2BEG2 , 
  pip INT_X4Y48 NW2END_N2 -> LH18 , 
  pip INT_X5Y45 LOGIC_OUTS8 -> NR2BEG_N2 , 
  pip INT_X5Y46 NR2END2 -> NW2BEG2 , 
  ;
net "out_stack<1>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL1 ,
  inpin "in_port_reg<1>" C5 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL1 -> BRAM_LOGIC_OUTS1_0 , 
  pip CLBLL_X19Y54 SITE_IMUX_B33 -> M_C5 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B1 -> INT_INTERFACE_LOGIC_OUTS1 , 
  pip INT_X18Y45 LH6 -> NW5BEG1 , 
  pip INT_X18Y48 NW5MID1 -> NL5BEG1 , 
  pip INT_X18Y53 NL5END1 -> NE2BEG1 , 
  pip INT_X19Y54 NE2END1 -> IMUX_B33 , 
  pip INT_X5Y45 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X6Y45 EN2MID0 -> LH18 , 
  ;
net "out_stack<2>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<15>" D1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL2 -> BRAM_LOGIC_OUTS14_0 , 
  pip CLBLM_X18Y49 SITE_IMUX_B18 -> M_D1 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B14 -> INT_INTERFACE_LOGIC_OUTS14 , 
  pip INT_X18Y48 NW5END2 -> WL2BEG_S0 , 
  pip INT_X18Y49 WL2BEG0 -> IMUX_B18 , 
  pip INT_X20Y45 LH0 -> NW5BEG2 , 
  pip INT_X2Y45 WR2END0 -> LH18 , 
  pip INT_X4Y45 WN2MID1 -> WR2BEG0 , 
  pip INT_X5Y45 LOGIC_OUTS14 -> WN2BEG1 , 
  ;
net "out_stack<3>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL3 ,
  inpin "in_port_reg<3>" D6 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL3 -> BRAM_LOGIC_OUTS6_0 , 
  pip CLBLM_X15Y48 SITE_IMUX_B23 -> M_D6 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B6 -> INT_INTERFACE_LOGIC_OUTS6 , 
  pip INT_X12Y48 ER5END2 -> EN2BEG2 , 
  pip INT_X13Y48 EN2MID2 -> EL2BEG2 , 
  pip INT_X15Y48 EL2END2 -> IMUX_B23 , 
  pip INT_X5Y45 LOGIC_OUTS6 -> NE5BEG2 , 
  pip INT_X7Y48 NE5END2 -> ER5BEG2 , 
  ;
net "out_stack<4>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL4 ,
  inpin "in_port_reg<4>" B1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL4 -> BRAM_LOGIC_OUTS8_1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B41 -> L_B1 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B8 -> INT_INTERFACE_LOGIC_OUTS8 , 
  pip INT_X14Y52 ER5END0 -> NL2BEG1 , 
  pip INT_X14Y53 NL2MID1 -> ER2BEG2 , 
  pip INT_X16Y53 ER2END2 -> IMUX_B41 , 
  pip INT_X5Y46 LOGIC_OUTS8 -> NE5BEG0 , 
  pip INT_X7Y49 NE5END0 -> NE5BEG0 , 
  pip INT_X9Y52 NE5END0 -> ER5BEG0 , 
  ;
net "out_stack<5>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL5 ,
  inpin "in_port_reg<5>" B3 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL5 -> BRAM_LOGIC_OUTS1_1 , 
  pip CLBLL_X16Y54 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B1 -> INT_INTERFACE_LOGIC_OUTS1 , 
  pip INT_X10Y46 EL5END1 -> NL5BEG1 , 
  pip INT_X10Y51 NL5END1 -> NE5BEG1 , 
  pip INT_X12Y54 NE5END1 -> ER5BEG1 , 
  pip INT_X15Y54 ER5MID1 -> ES2BEG1 , 
  pip INT_X16Y54 ES2MID1 -> IMUX_B15 , 
  pip INT_X5Y46 LOGIC_OUTS1 -> EL5BEG1 , 
  ;
net "out_stack<6>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL6 ,
  inpin "in_port_reg<6>" B1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL6 -> BRAM_LOGIC_OUTS14_1 , 
  pip CLBLL_X14Y50 SITE_IMUX_B17 -> M_B1 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B14 -> INT_INTERFACE_LOGIC_OUTS14 , 
  pip INT_X10Y46 ER5END1 -> EN5BEG1 , 
  pip INT_X13Y48 EN5END1 -> NL2BEG2 , 
  pip INT_X13Y49 NL2MID2 -> NE2BEG2 , 
  pip INT_X14Y50 NE2END2 -> IMUX_B17 , 
  pip INT_X5Y46 LOGIC_OUTS14 -> ER5BEG1 , 
  ;
net "out_stack<7>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOBL7 ,
  inpin "in_port_reg<7>" B4 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOBDOL7 -> BRAM_LOGIC_OUTS6_1 , 
  pip CLBLM_X13Y48 SITE_IMUX_B13 -> M_B4 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B6 -> INT_INTERFACE_LOGIC_OUTS6 , 
  pip INT_X10Y46 EL5END2 -> EN2BEG2 , 
  pip INT_X11Y47 EN2END2 -> ER2BEG_S0 , 
  pip INT_X13Y48 ER2END0 -> IMUX_B13 , 
  pip INT_X5Y46 LOGIC_OUTS6 -> EL5BEG2 , 
  ;
net "pb_read_strobe_wb" , 
  outpin "N126" A ,
  inpin "N126" B6 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C1 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A2 ,
  pip CLBLL_X16Y28 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y29 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X16Y29 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X16Y29 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X16Y28 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X16Y28 SR2BEG2 -> IMUX_B28 , 
  pip INT_X16Y29 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X16Y29 LOGIC_OUTS12 -> IMUX_B6 , 
  ;
net "port_id<0>" , 
  outpin "port_id<0>" D ,
  inpin "N124" B6 ,
  inpin "N128" A2 ,
  inpin "N22" A4 ,
  inpin "N272" D6 ,
  inpin "N280" A4 ,
  inpin "N286" A6 ,
  inpin "N286" C4 ,
  inpin "N286" D4 ,
  inpin "N290" D6 ,
  inpin "N302" C1 ,
  inpin "N304" D6 ,
  inpin "N310" A5 ,
  inpin "N32" B4 ,
  inpin "N325" A5 ,
  inpin "N330" D3 ,
  inpin "N331" A4 ,
  inpin "N331" D6 ,
  inpin "N395" D6 ,
  inpin "N397" D6 ,
  inpin "N399" A1 ,
  inpin "N400" A4 ,
  inpin "N400" D1 ,
  inpin "N402" D4 ,
  inpin "N403" A2 ,
  inpin "N408" D1 ,
  inpin "N410" C1 ,
  inpin "N410" D1 ,
  inpin "N411" D4 ,
  inpin "N413" A1 ,
  inpin "N414" D1 ,
  inpin "N416" A4 ,
  inpin "N417" A2 ,
  inpin "N419" A1 ,
  inpin "N422" A1 ,
  inpin "N423" C1 ,
  inpin "N427" A1 ,
  inpin "N427" B1 ,
  inpin "N428" B6 ,
  inpin "N430" A4 ,
  inpin "N430" D2 ,
  inpin "N433" A1 ,
  inpin "N433" B1 ,
  inpin "N434" A5 ,
  inpin "N434" B5 ,
  inpin "N437" C3 ,
  inpin "N439" A1 ,
  inpin "N440" D6 ,
  inpin "N442" A1 ,
  inpin "N443" A1 ,
  inpin "N443" B6 ,
  inpin "N443" C1 ,
  inpin "N483" D6 ,
  inpin "N486" A3 ,
  inpin "N487" A6 ,
  inpin "N489" D2 ,
  inpin "N490" A5 ,
  inpin "N495" B1 ,
  inpin "N495" C1 ,
  inpin "N496" D2 ,
  inpin "N498" A1 ,
  inpin "N502" A1 ,
  inpin "N71" B2 ,
  inpin "N71" C1 ,
  inpin "N72" A2 ,
  inpin "N72" C4 ,
  inpin "N75" C2 ,
  inpin "N77" C2 ,
  inpin "edges_detected<11>" A2 ,
  inpin "ext_int_mask<15>" A1 ,
  inpin "ext_int_slope<3>" C6 ,
  inpin "ext_int_slope<3>" D6 ,
  inpin "ext_int_slope<7>" B1 ,
  inpin "ext_int_slope_15_not0001" A2 ,
  inpin "ext_int_slope_15_not0001" D4 ,
  inpin "ext_int_status<11>" A5 ,
  inpin "ext_int_status<6>" D5 ,
  inpin "ext_int_status<8>" A2 ,
  inpin "gpio_A_out<7>" D3 ,
  inpin "gpio_B_dir_not0001" D2 ,
  inpin "gpio_B_out_not0001" A5 ,
  inpin "gpio_C_dir_not0001" C6 ,
  inpin "gpio_C_out_not0001" A5 ,
  inpin "gpio_D_dir<3>" A5 ,
  inpin "gpio_D_dir<7>" D4 ,
  inpin "gpio_E_dir<3>" A6 ,
  inpin "gpio_E_dir<7>" A2 ,
  inpin "gpio_F_dir_not0001" A2 ,
  inpin "gpio_F_out_not0001" A3 ,
  inpin "gpio_G_dir<7>" D3 ,
  inpin "i2c_ctr<3>" A6 ,
  inpin "i2c_ctr<7>" A6 ,
  inpin "i2c_top/al" D3 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D6 ,
  inpin "i2c_top/rxack" D5 ,
  inpin "i2c_update_cr" A1 ,
  inpin "in_port_reg<2>" D1 ,
  inpin "in_port_reg<4>" C2 ,
  inpin "in_port_reg<5>" C2 ,
  inpin "in_port_reg_cmp_eq0012" A6 ,
  inpin "in_port_reg_cmp_eq0012" B3 ,
  inpin "in_port_reg_cmp_eq0012" C1 ,
  inpin "in_port_reg_cmp_eq0014" A5 ,
  inpin "in_port_reg_cmp_eq0014" C4 ,
  inpin "in_port_reg_cmp_eq0019" A4 ,
  inpin "in_port_reg_cmp_eq0019" B4 ,
  inpin "in_port_reg_cmp_eq0019" C2 ,
  inpin "in_port_reg_cmp_eq0033" D1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A5 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" A2 ,
  inpin "int_mask<7>" A4 ,
  inpin "int_mask<7>" B4 ,
  inpin "int_mask<7>" C2 ,
  inpin "int_mask<7>" D2 ,
  inpin "int_status<6>" A4 ,
  inpin "led_pwm_mask<1>" C6 ,
  inpin "led_pwm_mask<1>" D6 ,
  inpin "leds_1<7>" A1 ,
  inpin "leds_5_OBUF" A6 ,
  inpin "port_id<0>" C6 ,
  inpin "port_id<1>" A5 ,
  inpin "processor/RAM_address_to_mem<2>" A6 ,
  inpin "processor/RAM_address_to_mem<4>" B1 ,
  inpin "processor/RAM_wr_enable_from_proc" A6 ,
  inpin "processor/processor/arith_result<2>" B2 ,
  inpin "processor/processor/logical_result<2>" A2 ,
  inpin "processor/processor/memory_write" A4 ,
  inpin "processor/processor/shift_result<7>" B4 ,
  inpin "read_strobe" D4 ,
  inpin "timer_0/a_update_TR" D6 ,
  inpin "timer_0/s_update_TR" A3 ,
  inpin "timer_0_config_not0001" D4 ,
  inpin "timer_0_interrupt_compare_not0001" A4 ,
  inpin "timer_1_config_not0001" A2 ,
  inpin "timer_1_interrupt_compare_not0001" A2 ,
  inpin "timer_1_overflow_compare_not0001" A2 ,
  inpin "timer_1_register_input<3>" A1 ,
  inpin "timers_int_mask_not0001" A1 ,
  inpin "timers_int_status<4>" A1 ,
  inpin "timers_tmp_rd<7>" C5 ,
  inpin "timers_tmp_rd_mux0000<0>5" A3 ,
  inpin "timers_tmp_rd_mux0000<0>5" B3 ,
  inpin "timers_tmp_rd_mux0000<1>5" A6 ,
  inpin "timers_tmp_rd_mux0000<1>5" B4 ,
  inpin "timers_tmp_rd_mux0000<2>38" A4 ,
  inpin "timers_tmp_rd_mux0000<2>38" B4 ,
  inpin "timers_tmp_rd_mux0000<2>38" C2 ,
  inpin "timers_tmp_rd_mux0000<2>38" D2 ,
  inpin "timers_tmp_rd_mux0000<2>5" A6 ,
  inpin "timers_tmp_rd_mux0000<2>5" B6 ,
  inpin "timers_tmp_rd_mux0000<3>38" A4 ,
  inpin "timers_tmp_rd_mux0000<3>38" B4 ,
  inpin "timers_tmp_rd_mux0000<3>38" C2 ,
  inpin "timers_tmp_rd_mux0000<3>38" D2 ,
  inpin "timers_tmp_rd_mux0000<3>5" A6 ,
  inpin "timers_tmp_rd_mux0000<3>5" B4 ,
  inpin "timers_tmp_rd_mux0000<4>5" B6 ,
  inpin "timers_tmp_rd_mux0000<4>5" C5 ,
  inpin "timers_tmp_rd_mux0000<5>5" C1 ,
  inpin "timers_tmp_rd_mux0000<5>5" D1 ,
  inpin "timers_tmp_rd_mux0000<6>5" A4 ,
  inpin "timers_tmp_rd_mux0000<6>5" B5 ,
  inpin "timers_tmp_rd_mux0000<7>5" A2 ,
  inpin "timers_tmp_rd_mux0000<7>5" B2 ,
  inpin "timers_tmp_wr<3>" A2 ,
  inpin "timers_update_register<0>" A3 ,
  inpin "timers_update_register<0>" C3 ,
  inpin "timers_update_register<0>" D6 ,
  inpin "uart0_int_mask<3>" A5 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A2 ,
  inpin "uart1_status_port<6>" A2 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D6 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C5 ,
  pip CLBLL_X10Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y59 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y59 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y59 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y59 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y59 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X10Y59 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X10Y59 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X10Y59 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X10Y63 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X12Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X12Y50 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X12Y51 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X12Y52 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X12Y61 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y16 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y44 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X14Y46 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X14Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y48 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X14Y51 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X14Y51 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X14Y51 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X14Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X14Y53 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X14Y62 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y29 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y39 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y40 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y41 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y41 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y42 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y42 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y43 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y44 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y45 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y46 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y46 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y47 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y47 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y49 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y49 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y50 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y54 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y54 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y54 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X16Y54 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y55 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y55 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y55 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X16Y57 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y35 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y40 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y43 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X19Y43 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X19Y44 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y48 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y48 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y52 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X21Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X21Y46 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X21Y49 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "port_id<0>" D -> DMUX
  pip CLBLL_X21Y49 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X21Y49 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLL_X21Y49 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X21Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X21Y52 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X4Y44 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X4Y56 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y56 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y50 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X11Y54 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y54 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X11Y55 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X11Y55 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X13Y46 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y50 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X13Y54 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y56 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X13Y57 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X13Y58 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y61 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y43 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y43 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y48 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y48 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y49 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y50 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y51 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y51 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y54 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y55 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X15Y58 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y58 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y37 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y37 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y37 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y40 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y40 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y41 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y42 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y43 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y45 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y45 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y45 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y46 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y48 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y50 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y50 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y54 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X18Y61 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y62 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X20Y35 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X20Y38 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y39 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X20Y39 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X20Y40 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y40 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X20Y41 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y41 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y41 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X20Y42 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y45 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y48 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y48 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y53 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y53 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X24Y26 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X24Y33 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y35 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y37 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y23 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X27Y29 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X29Y14 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X29Y20 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X7Y49 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X7Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y54 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X7Y56 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X7Y57 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X7Y57 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X7Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X7Y57 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X7Y60 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X7Y61 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X7Y62 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X7Y63 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X9Y54 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X9Y55 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X9Y55 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X9Y57 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X9Y57 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y61 SITE_IMUX_B44 -> L_D3 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_WR2MID_B1 -> INT_BUFS_WR2MID1 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WL5C_B0 -> INT_BUFS_WL5C0 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WN5A_B0 -> INT_BUFS_WN5A0 , 
  pip INT_BUFS_L_X17Y58 INT_BUFS_WN5B_B0 -> INT_BUFS_WN5B0 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_WR2MID1 -> INT_BUFS_WR2MID_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WL5C0 -> INT_BUFS_WL5C_B0 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WN5A0 -> INT_BUFS_WN5A_B0 , 
  pip INT_BUFS_R_X18Y58 INT_BUFS_WN5B0 -> INT_BUFS_WN5B_B0 , 
  pip INT_X10Y45 SL2MID2 -> IMUX_B22 , 
  pip INT_X10Y47 WR5MID0 -> SL2BEG_N2 , 
  pip INT_X10Y51 EL5MID1 -> ES2BEG1 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B1 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B13 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B19 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B25 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B31 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B37 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B43 , 
  pip INT_X10Y59 ER2MID0 -> IMUX_B7 , 
  pip INT_X10Y62 EN2END1 -> NL2BEG2 , 
  pip INT_X10Y63 NL2MID2 -> IMUX_B29 , 
  pip INT_X11Y50 ES2END1 -> IMUX_B32 , 
  pip INT_X11Y54 NW5END1 -> NW2BEG1 , 
  pip INT_X11Y54 NW5END1 -> WL2BEG2 , 
  pip INT_X11Y54 WL2BEG2 -> IMUX_B4 , 
  pip INT_X11Y54 WL2BEG2 -> IMUX_B40 , 
  pip INT_X11Y55 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X11Y55 CTRL_BOUNCE2 -> IMUX_B12 , 
  pip INT_X11Y55 NW2MID1 -> CTRL2 , 
  pip INT_X11Y55 NW2MID1 -> IMUX_B33 , 
  pip INT_X12Y47 SW2END0 -> IMUX_B18 , 
  pip INT_X12Y50 WR2END2 -> IMUX_B46 , 
  pip INT_X12Y51 EL5END1 -> NL2BEG2 , 
  pip INT_X12Y51 NL2BEG2 -> IMUX_B27 , 
  pip INT_X12Y52 NL2MID2 -> IMUX_B23 , 
  pip INT_X12Y61 SL2MID2 -> IMUX_B4 , 
  pip INT_X12Y63 WL2END0 -> SL2BEG_N2 , 
  pip INT_X13Y19 SL5END2 -> SE2BEG2 , 
  pip INT_X13Y24 SW5END2 -> SL5BEG2 , 
  pip INT_X13Y44 SL2END2 -> SE2BEG2 , 
  pip INT_X13Y45 EL2BEG2 -> FAN6 , 
  pip INT_X13Y45 EL2BEG2 -> IMUX_B35 , 
  pip INT_X13Y45 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y45 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X13Y45 SL2MID2 -> EL2BEG2 , 
  pip INT_X13Y46 SW2END2 -> IMUX_B10 , 
  pip INT_X13Y46 WR2MID1 -> IMUX_B2 , 
  pip INT_X13Y47 SW5END0 -> SL2BEG_N2 , 
  pip INT_X13Y47 SW5END0 -> WR5BEG0 , 
  pip INT_X13Y48 SW2END0 -> SW2BEG0 , 
  pip INT_X13Y49 FAN_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X13Y50 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X13Y50 WS2END0 -> FAN0 , 
  pip INT_X13Y50 WS2END0 -> IMUX_B42 , 
  pip INT_X13Y51 LH6 -> NW5BEG1 , 
  pip INT_X13Y54 ER2BEG2 -> FAN4 , 
  pip INT_X13Y54 ER2BEG2 -> FAN5 , 
  pip INT_X13Y54 ER2BEG2 -> IMUX_B27 , 
  pip INT_X13Y54 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y54 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X13Y54 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X13Y54 NL2BEG2 -> IMUX_B9 , 
  pip INT_X13Y54 NW5MID1 -> ER2BEG2 , 
  pip INT_X13Y54 NW5MID1 -> NL2BEG2 , 
  pip INT_X13Y56 NL2END2 -> IMUX_B47 , 
  pip INT_X13Y56 NL2END2 -> NE2BEG2 , 
  pip INT_X13Y57 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X13Y57 WN2MID2 -> IMUX_B4 , 
  pip INT_X13Y58 NE2MID_N2 -> IMUX_B12 , 
  pip INT_X13Y61 SL2MID2 -> IMUX_B28 , 
  pip INT_X13Y63 WL2MID0 -> SL2BEG_N2 , 
  pip INT_X14Y16 SR2END2 -> IMUX_B28 , 
  pip INT_X14Y18 SE2END2 -> SR2BEG2 , 
  pip INT_X14Y43 SE2END2 -> ES2BEG2 , 
  pip INT_X14Y44 WR2MID2 -> IMUX_B22 , 
  pip INT_X14Y46 SL2END2 -> IMUX_B22 , 
  pip INT_X14Y46 SL2END2 -> IMUX_B28 , 
  pip INT_X14Y46 SL2END2 -> WR2BEG1 , 
  pip INT_X14Y47 SL2MID2 -> SW2BEG2 , 
  pip INT_X14Y48 FAN_BOUNCE_S0 -> IMUX_B5 , 
  pip INT_X14Y49 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X14Y49 SW2END0 -> FAN0 , 
  pip INT_X14Y49 SW2END0 -> SL2BEG_N2 , 
  pip INT_X14Y49 SW2END0 -> SW2BEG0 , 
  pip INT_X14Y51 WN2END_S0 -> IMUX_B5 , 
  pip INT_X14Y51 WN2MID0 -> IMUX_B36 , 
  pip INT_X14Y51 WN2MID0 -> IMUX_B6 , 
  pip INT_X14Y51 WN2MID0 -> WR2BEG_N2 , 
  pip INT_X14Y51 WN2MID0 -> WS2BEG0 , 
  pip INT_X14Y52 NR2MID2 -> ER2BEG_S0 , 
  pip INT_X14Y52 NW2END_N2 -> IMUX_B6 , 
  pip INT_X14Y52 WN2END0 -> NR2BEG_N2 , 
  pip INT_X14Y53 NR2END2 -> ER2BEG_S0 , 
  pip INT_X14Y53 NR2END2 -> IMUX_B5 , 
  pip INT_X14Y57 WR2END2 -> WN2BEG2 , 
  pip INT_X14Y62 NR2BEG2 -> IMUX_B47 , 
  pip INT_X14Y62 NW5END2 -> WL2BEG_S0 , 
  pip INT_X14Y63 NW5END_N2 -> NR2BEG_N2 , 
  pip INT_X15Y27 LV0 -> SW5BEG2 , 
  pip INT_X15Y30 SL5MID2 -> SE2BEG2 , 
  pip INT_X15Y33 LV6 -> SL5BEG2 , 
  pip INT_X15Y42 ES2END2 -> SE2BEG2 , 
  pip INT_X15Y43 ES2MID2 -> IMUX_B41 , 
  pip INT_X15Y43 ES2MID2 -> IMUX_B5 , 
  pip INT_X15Y45 EL2END2 -> IMUX_B5 , 
  pip INT_X15Y45 SR2END0 -> EL2BEG0 , 
  pip INT_X15Y45 SR2END0 -> LV18 , 
  pip INT_X15Y45 SR2END0 -> SE2BEG0 , 
  pip INT_X15Y45 SR2END0 -> WR2BEG_N2 , 
  pip INT_X15Y46 SR2MID0 -> IMUX_B24 , 
  pip INT_X15Y46 SR2MID0 -> IMUX_B42 , 
  pip INT_X15Y47 SR2BEG0 -> IMUX_B6 , 
  pip INT_X15Y47 SW2END2 -> IMUX_B40 , 
  pip INT_X15Y47 SW5MID0 -> SE2BEG0 , 
  pip INT_X15Y47 SW5MID0 -> SR2BEG0 , 
  pip INT_X15Y48 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y48 FAN_BOUNCE1 -> IMUX_B39 , 
  pip INT_X15Y48 SR2MID0 -> FAN1 , 
  pip INT_X15Y48 SR2MID0 -> IMUX_B0 , 
  pip INT_X15Y48 SR2MID0 -> IMUX_B6 , 
  pip INT_X15Y49 SW2MID0 -> IMUX_B25 , 
  pip INT_X15Y49 SW2MID0 -> IMUX_B7 , 
  pip INT_X15Y49 SW2MID0 -> SR2BEG0 , 
  pip INT_X15Y50 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X15Y50 WN2END_S0 -> FAN7 , 
  pip INT_X15Y50 WN2END_S0 -> NW2BEG2 , 
  pip INT_X15Y50 WN2MID0 -> IMUX_B24 , 
  pip INT_X15Y50 WN2MID0 -> SW2BEG0 , 
  pip INT_X15Y50 WN5MID0 -> SW5BEG0 , 
  pip INT_X15Y51 FAN_BOUNCE_N7 -> IMUX_B6 , 
  pip INT_X15Y51 NW2MID2 -> IMUX_B29 , 
  pip INT_X15Y51 NW2MID2 -> IMUX_B41 , 
  pip INT_X15Y51 WN2END0 -> WN2BEG0 , 
  pip INT_X15Y53 SR2MID2 -> IMUX_B28 , 
  pip INT_X15Y54 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X15Y54 ER2END2 -> IMUX_B29 , 
  pip INT_X15Y54 ER2END2 -> SR2BEG2 , 
  pip INT_X15Y54 SR2BEG2 -> BYP7 , 
  pip INT_X15Y55 BYP_BOUNCE_N7 -> IMUX_B44 , 
  pip INT_X15Y57 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X15Y57 WR2MID2 -> BYP7 , 
  pip INT_X15Y58 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X15Y58 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X16Y29 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y29 FAN_BOUNCE6 -> IMUX_B2 , 
  pip INT_X16Y29 SE2END2 -> FAN6 , 
  pip INT_X16Y39 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y39 FAN_BOUNCE1 -> IMUX_B21 , 
  pip INT_X16Y39 SE2MID0 -> FAN1 , 
  pip INT_X16Y40 SL2END0 -> SE2BEG0 , 
  pip INT_X16Y40 SR2MID2 -> IMUX_B4 , 
  pip INT_X16Y41 SE2END2 -> IMUX_B17 , 
  pip INT_X16Y41 SE2END2 -> IMUX_B29 , 
  pip INT_X16Y41 SE2END2 -> SR2BEG2 , 
  pip INT_X16Y42 WR2END1 -> IMUX_B2 , 
  pip INT_X16Y42 WR2END1 -> IMUX_B26 , 
  pip INT_X16Y42 WR2END1 -> SL2BEG0 , 
  pip INT_X16Y43 BYP_BOUNCE_S4 -> IMUX_B5 , 
  pip INT_X16Y44 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X16Y44 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X16Y44 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X16Y44 SE2END0 -> BYP4 , 
  pip INT_X16Y44 SE2END0 -> BYP5 , 
  pip INT_X16Y45 EL2MID0 -> IMUX_B7 , 
  pip INT_X16Y46 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X16Y46 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X16Y46 SE2END0 -> IMUX_B1 , 
  pip INT_X16Y46 SE2END0 -> IMUX_B37 , 
  pip INT_X16Y46 SE2END0 -> IMUX_B7 , 
  pip INT_X16Y46 SE2MID2 -> BYP2 , 
  pip INT_X16Y47 SL2END2 -> IMUX_B28 , 
  pip INT_X16Y47 SL2END2 -> IMUX_B34 , 
  pip INT_X16Y47 SL2END2 -> IMUX_B4 , 
  pip INT_X16Y47 SL2END2 -> SE2BEG2 , 
  pip INT_X16Y48 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X16Y48 SL2MID2 -> BYP7 , 
  pip INT_X16Y48 SL2MID2 -> SW2BEG2 , 
  pip INT_X16Y49 BYP_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X16Y49 NR2BEG2 -> IMUX_B23 , 
  pip INT_X16Y49 NR2BEG2 -> IMUX_B47 , 
  pip INT_X16Y49 NR2BEG2 -> IMUX_B5 , 
  pip INT_X16Y50 NR2MID2 -> IMUX_B23 , 
  pip INT_X16Y50 NR2MID2 -> IMUX_B29 , 
  pip INT_X16Y50 WL5END0 -> NR2BEG_N2 , 
  pip INT_X16Y50 WL5END0 -> SL2BEG_N2 , 
  pip INT_X16Y50 WL5END0 -> WN2BEG0 , 
  pip INT_X16Y53 ER2END0 -> IMUX_B7 , 
  pip INT_X16Y54 ER2END0 -> IMUX_B1 , 
  pip INT_X16Y54 ER2END0 -> IMUX_B31 , 
  pip INT_X16Y54 ER2END0 -> IMUX_B37 , 
  pip INT_X16Y54 ER2END0 -> IMUX_B43 , 
  pip INT_X16Y54 ER2END0 -> IMUX_B7 , 
  pip INT_X16Y55 SL2END2 -> IMUX_B28 , 
  pip INT_X16Y55 SL2END2 -> IMUX_B4 , 
  pip INT_X16Y55 SL2END2 -> IMUX_B46 , 
  pip INT_X16Y57 SW2MID0 -> IMUX_B43 , 
  pip INT_X16Y58 WN5MID0 -> SL2BEG_N2 , 
  pip INT_X16Y58 WN5MID0 -> SW2BEG0 , 
  pip INT_X16Y58 WN5MID0 -> WR2BEG_N2 , 
  pip INT_X16Y59 WN5END_S0 -> NW5BEG2 , 
  pip INT_X18Y37 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y37 BYP_BOUNCE2 -> IMUX_B0 , 
  pip INT_X18Y37 SW2END2 -> BYP2 , 
  pip INT_X18Y37 SW2END2 -> IMUX_B10 , 
  pip INT_X18Y37 SW2END2 -> IMUX_B28 , 
  pip INT_X18Y37 SW2END2 -> IMUX_B46 , 
  pip INT_X18Y40 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y40 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X18Y40 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X18Y40 WS2END2 -> BYP2 , 
  pip INT_X18Y41 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X18Y41 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X18Y41 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X18Y41 WS2MID2 -> CTRL2 , 
  pip INT_X18Y41 WS2MID2 -> CTRL3 , 
  pip INT_X18Y42 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  pip INT_X18Y42 SL5END2 -> WR2BEG1 , 
  pip INT_X18Y43 WS2END1 -> IMUX_B2 , 
  pip INT_X18Y45 WN2END1 -> IMUX_B19 , 
  pip INT_X18Y45 WN2END1 -> IMUX_B25 , 
  pip INT_X18Y45 WN2END1 -> IMUX_B37 , 
  pip INT_X18Y46 SL2MID1 -> IMUX_B20 , 
  pip INT_X18Y47 SL2END2 -> EL2BEG2 , 
  pip INT_X18Y47 SL2END2 -> IMUX_B22 , 
  pip INT_X18Y47 WS5END2 -> SL2BEG1 , 
  pip INT_X18Y47 WS5END2 -> SL5BEG2 , 
  pip INT_X18Y48 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y48 SL2MID2 -> BYP7 , 
  pip INT_X18Y48 SL2MID2 -> EL2BEG2 , 
  pip INT_X18Y48 SL2MID2 -> IMUX_B4 , 
  pip INT_X18Y49 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X18Y50 SL2BEG_N2 -> IMUX_B0 , 
  pip INT_X18Y50 SL2BEG_N2 -> IMUX_B18 , 
  pip INT_X18Y50 WL5MID0 -> SL2BEG_N2 , 
  pip INT_X18Y50 WL5MID0 -> WN5BEG0 , 
  pip INT_X18Y53 WN2END1 -> IMUX_B1 , 
  pip INT_X18Y53 WN2END1 -> NW2BEG0 , 
  pip INT_X18Y54 NW2MID0 -> IMUX_B1 , 
  pip INT_X18Y54 WL2END0 -> IMUX_B42 , 
  pip INT_X18Y61 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X18Y62 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y62 NW2END_N2 -> FAN0 , 
  pip INT_X18Y62 NW2END_N2 -> IMUX_B6 , 
  pip INT_X19Y33 SW5MID2 -> ES5BEG2 , 
  pip INT_X19Y35 SE2MID2 -> IMUX_B16 , 
  pip INT_X19Y36 SL5END2 -> SE2BEG2 , 
  pip INT_X19Y36 SL5END2 -> SW5BEG2 , 
  pip INT_X19Y38 SL5MID2 -> EL2BEG2 , 
  pip INT_X19Y38 SL5MID2 -> SW2BEG2 , 
  pip INT_X19Y40 SW2MID2 -> ES2BEG2 , 
  pip INT_X19Y40 SW2MID2 -> IMUX_B5 , 
  pip INT_X19Y40 SW2MID2 -> SE2BEG2 , 
  pip INT_X19Y41 SW5END2 -> SL5BEG2 , 
  pip INT_X19Y41 SW5END2 -> SW2BEG2 , 
  pip INT_X19Y41 SW5END2 -> WS2BEG2 , 
  pip INT_X19Y43 SL2MID0 -> IMUX_B42 , 
  pip INT_X19Y43 SL2MID0 -> IMUX_B6 , 
  pip INT_X19Y44 WR2END1 -> IMUX_B2 , 
  pip INT_X19Y44 WR2END1 -> SL2BEG0 , 
  pip INT_X19Y44 WR2END1 -> WN2BEG1 , 
  pip INT_X19Y44 WR2END1 -> WS2BEG1 , 
  pip INT_X19Y45 WN2END1 -> IMUX_B1 , 
  pip INT_X19Y47 EL2MID2 -> FAN6 , 
  pip INT_X19Y47 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X19Y47 FAN_BOUNCE6 -> IMUX_B45 , 
  pip INT_X19Y48 EL2MID2 -> IMUX_B23 , 
  pip INT_X19Y48 EL2MID2 -> IMUX_B35 , 
  pip INT_X19Y51 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X19Y51 WN2END_S0 -> FAN7 , 
  pip INT_X19Y51 WN2END_S0 -> LH0 , 
  pip INT_X19Y52 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X19Y52 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X19Y52 NR2MID2 -> IMUX_B23 , 
  pip INT_X19Y52 WL2END1 -> IMUX_B44 , 
  pip INT_X19Y52 WL2END1 -> WN2BEG1 , 
  pip INT_X19Y52 WN2END0 -> NR2BEG_N2 , 
  pip INT_X19Y58 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X19Y58 NW5END_N2 -> WN5BEG0 , 
  pip INT_X19Y60 NR5MID2 -> NW2BEG2 , 
  pip INT_X1Y51 LH18 -> EL5BEG0 , 
  pip INT_X20Y35 SE2END2 -> IMUX_B23 , 
  pip INT_X20Y38 EL2MID2 -> IMUX_B35 , 
  pip INT_X20Y39 SE2END2 -> IMUX_B23 , 
  pip INT_X20Y39 SE2END2 -> IMUX_B47 , 
  pip INT_X20Y40 ES2MID2 -> IMUX_B29 , 
  pip INT_X20Y40 ES2MID2 -> IMUX_B47 , 
  pip INT_X20Y41 FAN_BOUNCE_S0 -> IMUX_B11 , 
  pip INT_X20Y41 FAN_BOUNCE_S0 -> IMUX_B17 , 
  pip INT_X20Y41 FAN_BOUNCE_S0 -> IMUX_B47 , 
  pip INT_X20Y42 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X20Y42 SL2END0 -> FAN0 , 
  pip INT_X20Y42 SL2END0 -> IMUX_B0 , 
  pip INT_X20Y44 WR2MID1 -> SL2BEG0 , 
  pip INT_X20Y44 WR2MID1 -> WN2BEG1 , 
  pip INT_X20Y45 SW2END2 -> IMUX_B28 , 
  pip INT_X20Y47 EL2END2 -> IMUX_B29 , 
  pip INT_X20Y48 EL2END2 -> IMUX_B29 , 
  pip INT_X20Y48 EL2END2 -> IMUX_B5 , 
  pip INT_X20Y51 NW2END_N2 -> WN2BEG0 , 
  pip INT_X20Y53 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y53 BYP_BOUNCE2 -> IMUX_B12 , 
  pip INT_X20Y53 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X20Y53 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X20Y53 FAN_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X20Y53 NW2END2 -> WL2BEG_S0 , 
  pip INT_X20Y54 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X20Y54 NW2END_N2 -> FAN0 , 
  pip INT_X21Y41 SW5MID2 -> ES5BEG2 , 
  pip INT_X21Y44 SR5END2 -> SW5BEG2 , 
  pip INT_X21Y44 SR5END2 -> WR2BEG1 , 
  pip INT_X21Y45 SW2MID2 -> IMUX_B5 , 
  pip INT_X21Y46 SR5MID2 -> SW2BEG2 , 
  pip INT_X21Y46 SR5MID2 -> WR2BEG1 , 
  pip INT_X21Y46 WR2BEG1 -> IMUX_B46 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> NL5BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> NW2BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> SR5BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> WL5BEG_S0 , 
  pip INT_X21Y49 LOGIC_OUTS11 -> WS5BEG2 , 
  pip INT_X21Y49 LOGIC_OUTS19 -> IMUX_B26 , 
  pip INT_X21Y52 NL2END0 -> IMUX_B13 , 
  pip INT_X21Y52 NL2END0 -> WL2BEG1 , 
  pip INT_X21Y52 NL5MID2 -> NW2BEG2 , 
  pip INT_X21Y54 NL5END2 -> NW5BEG2 , 
  pip INT_X22Y31 ES5END2 -> ES5BEG2 , 
  pip INT_X22Y33 ES5MID2 -> NL2BEG_S0 , 
  pip INT_X22Y35 NL2MID0 -> ER2BEG1 , 
  pip INT_X24Y26 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X24Y26 FAN_BOUNCE4 -> IMUX_B19 , 
  pip INT_X24Y26 WS2MID2 -> FAN4 , 
  pip INT_X24Y33 SR2END1 -> IMUX_B2 , 
  pip INT_X24Y35 ER2END1 -> IMUX_B33 , 
  pip INT_X24Y35 ER2END1 -> SR2BEG1 , 
  pip INT_X24Y37 SR2END2 -> IMUX_B22 , 
  pip INT_X24Y39 ES5END2 -> SR2BEG2 , 
  pip INT_X25Y26 SE5MID2 -> WS2BEG2 , 
  pip INT_X25Y29 ES5END2 -> EL2BEG2 , 
  pip INT_X25Y29 ES5END2 -> SE5BEG2 , 
  pip INT_X27Y23 SL2END1 -> IMUX_B2 , 
  pip INT_X27Y25 SE2MID2 -> SL2BEG1 , 
  pip INT_X27Y26 SE5END2 -> SE2BEG2 , 
  pip INT_X27Y26 SE5END2 -> SE5BEG2 , 
  pip INT_X27Y29 EL2END2 -> IMUX_B23 , 
  pip INT_X29Y14 SL2MID1 -> IMUX_B26 , 
  pip INT_X29Y15 SE5MID2 -> SL2BEG1 , 
  pip INT_X29Y18 SR5END2 -> SE5BEG2 , 
  pip INT_X29Y20 SL2END1 -> IMUX_B44 , 
  pip INT_X29Y22 SE2MID2 -> SL2BEG1 , 
  pip INT_X29Y23 SE5END2 -> SE2BEG2 , 
  pip INT_X29Y23 SE5END2 -> SR5BEG2 , 
  pip INT_X4Y44 WS2END0 -> IMUX_B36 , 
  pip INT_X4Y47 WN2END_S0 -> IMUX_B17 , 
  pip INT_X4Y47 WN2MID0 -> IMUX_B0 , 
  pip INT_X4Y56 NW2END_N2 -> IMUX_B0 , 
  pip INT_X4Y56 NW2END_N2 -> IMUX_B36 , 
  pip INT_X5Y45 WS5END0 -> WS2BEG0 , 
  pip INT_X5Y47 WS5MID0 -> NR5BEG_N2 , 
  pip INT_X5Y47 WS5MID0 -> WN2BEG0 , 
  pip INT_X5Y51 NR5END2 -> ER2BEG_S0 , 
  pip INT_X5Y51 NR5END2 -> NE5BEG2 , 
  pip INT_X5Y54 NE5MID2 -> NW2BEG2 , 
  pip INT_X6Y49 SR2END0 -> EL2BEG0 , 
  pip INT_X6Y51 EL5END0 -> SR2BEG0 , 
  pip INT_X7Y49 EL2MID0 -> IMUX_B1 , 
  pip INT_X7Y51 LH12 -> EL5BEG1 , 
  pip INT_X7Y51 LH12 -> NR5BEG0 , 
  pip INT_X7Y52 ER2END0 -> NL2BEG1 , 
  pip INT_X7Y53 NL2MID1 -> IMUX_B27 , 
  pip INT_X7Y54 BYP_BOUNCE_S4 -> IMUX_B23 , 
  pip INT_X7Y54 NR5MID0 -> NE2BEG0 , 
  pip INT_X7Y55 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X7Y55 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X7Y55 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X7Y55 NE2MID0 -> FAN2 , 
  pip INT_X7Y56 BYP_BOUNCE_S0 -> IMUX_B4 , 
  pip INT_X7Y56 NR5END0 -> NW2BEG0 , 
  pip INT_X7Y57 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X7Y57 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X7Y57 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X7Y57 BYP_BOUNCE4 -> IMUX_B24 , 
  pip INT_X7Y57 NW2MID0 -> BYP0 , 
  pip INT_X7Y57 NW2MID0 -> BYP4 , 
  pip INT_X7Y57 NW2MID0 -> ER2BEG1 , 
  pip INT_X7Y57 NW2MID0 -> IMUX_B13 , 
  pip INT_X7Y57 NW2MID0 -> IMUX_B37 , 
  pip INT_X7Y57 NW2MID0 -> NL2BEG1 , 
  pip INT_X7Y59 NL2END1 -> NE2BEG1 , 
  pip INT_X7Y60 NE2MID1 -> IMUX_B28 , 
  pip INT_X7Y60 NE2MID1 -> NW2BEG1 , 
  pip INT_X7Y61 NW2MID1 -> IMUX_B3 , 
  pip INT_X7Y61 NW2MID1 -> NE2BEG1 , 
  pip INT_X7Y62 NE2MID1 -> IMUX_B4 , 
  pip INT_X7Y63 NW2END_N2 -> IMUX_B24 , 
  pip INT_X8Y47 WR5END0 -> WS5BEG0 , 
  pip INT_X8Y60 NE2END1 -> NE2BEG1 , 
  pip INT_X8Y60 NE2END1 -> NL2BEG2 , 
  pip INT_X8Y61 NL2MID2 -> NW2BEG2 , 
  pip INT_X9Y54 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X9Y54 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X9Y54 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X9Y54 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X9Y54 BYP_BOUNCE6 -> IMUX_B38 , 
  pip INT_X9Y54 WL2END2 -> BYP2 , 
  pip INT_X9Y54 WL2END2 -> BYP3 , 
  pip INT_X9Y54 WL2END2 -> BYP6 , 
  pip INT_X9Y55 BYP_BOUNCE_N3 -> IMUX_B42 , 
  pip INT_X9Y55 BYP_BOUNCE_N3 -> IMUX_B6 , 
  pip INT_X9Y57 ER2END1 -> IMUX_B15 , 
  pip INT_X9Y57 ER2END1 -> IMUX_B27 , 
  pip INT_X9Y57 ER2END1 -> NL2BEG2 , 
  pip INT_X9Y58 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X9Y61 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X9Y61 FAN_BOUNCE4 -> IMUX_B44 , 
  pip INT_X9Y61 NE2END1 -> EN2BEG1 , 
  pip INT_X9Y61 NE2END1 -> FAN4 , 
  ;
net "port_id<1>" , 
  outpin "port_id<1>" B ,
  inpin "N124" B4 ,
  inpin "N128" A5 ,
  inpin "N22" A6 ,
  inpin "N272" D2 ,
  inpin "N286" A1 ,
  inpin "N286" C3 ,
  inpin "N286" D3 ,
  inpin "N290" D5 ,
  inpin "N292" B6 ,
  inpin "N310" A3 ,
  inpin "N32" B2 ,
  inpin "N325" A6 ,
  inpin "N330" D2 ,
  inpin "N331" A2 ,
  inpin "N331" D5 ,
  inpin "N390" D6 ,
  inpin "N392" A3 ,
  inpin "N392" C5 ,
  inpin "N393" A1 ,
  inpin "N395" D5 ,
  inpin "N397" D5 ,
  inpin "N399" A2 ,
  inpin "N400" A3 ,
  inpin "N400" D5 ,
  inpin "N402" D3 ,
  inpin "N403" A1 ,
  inpin "N408" D2 ,
  inpin "N410" C2 ,
  inpin "N410" D2 ,
  inpin "N411" D1 ,
  inpin "N413" A3 ,
  inpin "N414" D4 ,
  inpin "N416" A5 ,
  inpin "N417" A4 ,
  inpin "N419" A3 ,
  inpin "N422" A3 ,
  inpin "N423" C4 ,
  inpin "N427" A6 ,
  inpin "N427" B6 ,
  inpin "N428" B5 ,
  inpin "N430" D3 ,
  inpin "N433" A5 ,
  inpin "N433" B5 ,
  inpin "N434" A3 ,
  inpin "N434" B3 ,
  inpin "N437" C1 ,
  inpin "N439" A3 ,
  inpin "N440" D2 ,
  inpin "N442" A6 ,
  inpin "N443" A5 ,
  inpin "N443" B2 ,
  inpin "N443" C4 ,
  inpin "N483" D4 ,
  inpin "N486" A4 ,
  inpin "N487" A4 ,
  inpin "N489" D1 ,
  inpin "N490" A6 ,
  inpin "N495" B3 ,
  inpin "N495" C6 ,
  inpin "N496" D3 ,
  inpin "N498" A5 ,
  inpin "N502" A3 ,
  inpin "N71" B1 ,
  inpin "N71" C2 ,
  inpin "N72" A5 ,
  inpin "N72" C2 ,
  inpin "N75" C1 ,
  inpin "N77" C5 ,
  inpin "edges_detected<11>" A4 ,
  inpin "ext_int_mask<15>" A2 ,
  inpin "ext_int_slope<3>" C1 ,
  inpin "ext_int_slope<3>" D1 ,
  inpin "ext_int_slope<7>" B6 ,
  inpin "ext_int_slope_15_not0001" D6 ,
  inpin "ext_int_status<11>" A4 ,
  inpin "ext_int_status<6>" D4 ,
  inpin "ext_int_status<8>" A4 ,
  inpin "gpio_A_out<7>" D4 ,
  inpin "gpio_B_dir_not0001" D6 ,
  inpin "gpio_B_out_not0001" A4 ,
  inpin "gpio_C_dir_not0001" C3 ,
  inpin "gpio_C_out_not0001" A2 ,
  inpin "gpio_D_dir<3>" A3 ,
  inpin "gpio_D_dir<7>" D5 ,
  inpin "gpio_E_dir<3>" A3 ,
  inpin "gpio_E_dir<7>" A3 ,
  inpin "gpio_F_dir_not0001" A5 ,
  inpin "gpio_F_out_not0001" A4 ,
  inpin "gpio_G_dir<7>" D2 ,
  inpin "i2c_ctr<3>" A5 ,
  inpin "i2c_ctr<7>" A5 ,
  inpin "i2c_prer<15>" D5 ,
  inpin "i2c_top/al" D4 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D4 ,
  inpin "i2c_update_cr" A4 ,
  inpin "in_port_reg<2>" D3 ,
  inpin "in_port_reg<4>" C5 ,
  inpin "in_port_reg<5>" C1 ,
  inpin "in_port_reg<5>" D5 ,
  inpin "in_port_reg_cmp_eq0012" A4 ,
  inpin "in_port_reg_cmp_eq0012" B1 ,
  inpin "in_port_reg_cmp_eq0012" C2 ,
  inpin "in_port_reg_cmp_eq0014" A4 ,
  inpin "in_port_reg_cmp_eq0014" C6 ,
  inpin "in_port_reg_cmp_eq0019" A6 ,
  inpin "in_port_reg_cmp_eq0019" B6 ,
  inpin "in_port_reg_cmp_eq0019" C3 ,
  inpin "in_port_reg_cmp_eq0033" D2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" A5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" B2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" A2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" B3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" D2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" A4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D5 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" D3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A3 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" B1 ,
  inpin "int_mask<7>" A3 ,
  inpin "int_mask<7>" B3 ,
  inpin "int_mask<7>" C5 ,
  inpin "int_status<6>" A3 ,
  inpin "led_pwm_mask<1>" C5 ,
  inpin "led_pwm_mask<1>" D5 ,
  inpin "leds_5_OBUF" A3 ,
  inpin "port_id<0>" C3 ,
  inpin "port_id<1>" A4 ,
  inpin "processor/RAM_address_to_mem<4>" B6 ,
  inpin "processor/RAM_address_to_mem<4>" C1 ,
  inpin "processor/RAM_wr_enable_from_proc" A4 ,
  inpin "processor/processor/arith_result<2>" C5 ,
  inpin "processor/processor/logical_result<2>" B5 ,
  inpin "processor/processor/memory_write" A3 ,
  inpin "processor/processor/shift_result<7>" B3 ,
  inpin "read_strobe" D1 ,
  inpin "timer_0/a_update_TR" D5 ,
  inpin "timer_0/s_update_TR" A4 ,
  inpin "timer_0_config_not0001" D3 ,
  inpin "timer_0_interrupt_compare_not0001" A5 ,
  inpin "timer_1_config_not0001" A3 ,
  inpin "timer_1_interrupt_compare_not0001" A1 ,
  inpin "timer_1_overflow_compare_not0001" A3 ,
  inpin "timer_1_register_input<3>" A3 ,
  inpin "timers_int_mask_not0001" A6 ,
  inpin "timers_int_status<4>" A2 ,
  inpin "timers_tmp_rd<7>" C6 ,
  inpin "timers_tmp_rd_mux0000<0>5" A6 ,
  inpin "timers_tmp_rd_mux0000<0>5" B1 ,
  inpin "timers_tmp_rd_mux0000<1>5" A1 ,
  inpin "timers_tmp_rd_mux0000<1>5" B1 ,
  inpin "timers_tmp_rd_mux0000<2>38" A1 ,
  inpin "timers_tmp_rd_mux0000<2>38" B1 ,
  inpin "timers_tmp_rd_mux0000<2>38" C6 ,
  inpin "timers_tmp_rd_mux0000<2>38" D6 ,
  inpin "timers_tmp_rd_mux0000<2>5" A5 ,
  inpin "timers_tmp_rd_mux0000<2>5" B5 ,
  inpin "timers_tmp_rd_mux0000<3>38" A1 ,
  inpin "timers_tmp_rd_mux0000<3>38" B1 ,
  inpin "timers_tmp_rd_mux0000<3>38" C6 ,
  inpin "timers_tmp_rd_mux0000<3>38" D6 ,
  inpin "timers_tmp_rd_mux0000<3>5" A1 ,
  inpin "timers_tmp_rd_mux0000<3>5" B1 ,
  inpin "timers_tmp_rd_mux0000<4>5" B5 ,
  inpin "timers_tmp_rd_mux0000<4>5" C3 ,
  inpin "timers_tmp_rd_mux0000<5>5" C4 ,
  inpin "timers_tmp_rd_mux0000<5>5" D4 ,
  inpin "timers_tmp_rd_mux0000<6>5" A6 ,
  inpin "timers_tmp_rd_mux0000<6>5" B3 ,
  inpin "timers_tmp_rd_mux0000<7>5" A4 ,
  inpin "timers_tmp_rd_mux0000<7>5" B5 ,
  inpin "timers_tmp_wr<3>" A4 ,
  inpin "timers_update_register<0>" A2 ,
  inpin "timers_update_register<0>" C4 ,
  inpin "timers_update_register<0>" D2 ,
  inpin "uart0_int_mask<3>" A3 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A5 ,
  inpin "uart1_status_port<6>" A5 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C3 ,
  pip CLBLL_X10Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X10Y59 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y59 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X10Y59 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X10Y59 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X10Y59 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X10Y59 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X10Y59 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X10Y59 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X10Y63 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X12Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X12Y50 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X12Y51 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X12Y52 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X12Y61 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X14Y16 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X14Y44 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X14Y46 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X14Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X14Y48 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X14Y51 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y51 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X14Y51 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X14Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y53 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y29 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y37 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y40 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y41 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y41 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y42 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y42 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y44 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y45 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X16Y46 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y46 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X16Y47 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y47 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y49 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y49 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y50 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y50 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y54 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y54 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X16Y54 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y55 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y55 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y57 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X19Y35 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y40 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X19Y43 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y43 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X19Y44 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y45 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y47 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X19Y48 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X19Y48 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y52 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y52 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y52 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X21Y45 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X21Y46 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X21Y49 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "port_id<1>" B -> BMUX
  pip CLBLL_X21Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X21Y49 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X21Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X21Y49 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X21Y52 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X4Y44 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X4Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X4Y56 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y56 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X11Y47 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y50 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X11Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y54 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X13Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y50 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y54 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X13Y54 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X13Y54 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y54 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y56 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X13Y57 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y58 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y61 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y43 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y43 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y45 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y46 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y48 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y48 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y48 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y49 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y50 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y51 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y54 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y55 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y58 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y58 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y37 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y40 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y40 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y41 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y43 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y45 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y48 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y49 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y50 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y50 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y52 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X18Y53 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y54 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y54 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X18Y61 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y35 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y38 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y39 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y39 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X20Y40 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y40 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X20Y41 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y41 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X20Y41 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X20Y42 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y48 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y48 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y53 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y26 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X24Y33 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y37 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y41 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X24Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y23 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X27Y29 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X29Y14 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X29Y20 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X7Y49 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X7Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y54 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y56 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X7Y57 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y57 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y57 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X7Y57 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X7Y60 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X7Y61 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X7Y62 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X7Y63 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y54 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X9Y54 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X9Y55 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X9Y55 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X9Y57 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X9Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y61 SITE_IMUX_B43 -> L_D2 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WR5B_B1 -> INT_BUFS_WR5B1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WR5B1 -> INT_BUFS_WR5B_B1 , 
  pip INT_X10Y45 WL2END1 -> IMUX_B20 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B11 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B17 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B23 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B29 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B35 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B41 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B47 , 
  pip INT_X10Y59 NE2END2 -> IMUX_B5 , 
  pip INT_X10Y62 NE2END0 -> NL2BEG1 , 
  pip INT_X10Y63 NL2MID1 -> IMUX_B27 , 
  pip INT_X11Y47 SL2END0 -> IMUX_B36 , 
  pip INT_X11Y49 WL5MID1 -> SL2BEG0 , 
  pip INT_X11Y50 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X11Y50 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X11Y50 WS2END1 -> FAN2 , 
  pip INT_X11Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X11Y54 FAN_BOUNCE2 -> IMUX_B1 , 
  pip INT_X11Y54 WN2MID1 -> FAN2 , 
  pip INT_X11Y54 WN2MID1 -> IMUX_B38 , 
  pip INT_X11Y54 WN2MID1 -> WR2BEG0 , 
  pip INT_X11Y55 NW2END0 -> IMUX_B14 , 
  pip INT_X11Y55 NW2END0 -> IMUX_B32 , 
  pip INT_X12Y45 WS2MID1 -> WL2BEG1 , 
  pip INT_X12Y47 WN2END1 -> IMUX_B19 , 
  pip INT_X12Y50 SL2MID0 -> IMUX_B42 , 
  pip INT_X12Y51 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X12Y51 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X12Y51 WL2END1 -> FAN2 , 
  pip INT_X12Y51 WL2END1 -> NR2BEG0 , 
  pip INT_X12Y51 WL2END1 -> SL2BEG0 , 
  pip INT_X12Y51 WL2END1 -> WS2BEG1 , 
  pip INT_X12Y52 NR2MID0 -> IMUX_B19 , 
  pip INT_X12Y54 NW5END0 -> NR5BEG0 , 
  pip INT_X12Y54 NW5END0 -> NW2BEG0 , 
  pip INT_X12Y54 NW5END0 -> WN2BEG1 , 
  pip INT_X12Y55 NW2MID0 -> NE2BEG0 , 
  pip INT_X12Y57 NR5MID0 -> ER2BEG1 , 
  pip INT_X12Y59 NR5END0 -> NW2BEG0 , 
  pip INT_X12Y60 NW2MID0 -> NL2BEG1 , 
  pip INT_X12Y61 NL2MID1 -> ER2BEG2 , 
  pip INT_X12Y61 NL2MID1 -> IMUX_B3 , 
  pip INT_X13Y17 SR5END2 -> SE2BEG2 , 
  pip INT_X13Y22 SW5MID2 -> SR5BEG2 , 
  pip INT_X13Y25 LV0 -> SW5BEG2 , 
  pip INT_X13Y31 LV6 -> EL5BEG2 , 
  pip INT_X13Y43 SL2END0 -> LV18 , 
  pip INT_X13Y45 WS2END1 -> IMUX_B20 , 
  pip INT_X13Y45 WS2END1 -> SL2BEG0 , 
  pip INT_X13Y45 WS2END1 -> WS2BEG1 , 
  pip INT_X13Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X13Y46 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X13Y46 WS2MID1 -> BYP5 , 
  pip INT_X13Y46 WS2MID1 -> IMUX_B1 , 
  pip INT_X13Y46 WS2MID1 -> WN2BEG1 , 
  pip INT_X13Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y49 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X13Y49 WL2MID1 -> FAN2 , 
  pip INT_X13Y50 CTRL_BOUNCE_S0 -> IMUX_B46 , 
  pip INT_X13Y51 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X13Y51 WL2MID1 -> CTRL0 , 
  pip INT_X13Y54 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X13Y54 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X13Y54 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X13Y54 BYP_BOUNCE3 -> IMUX_B11 , 
  pip INT_X13Y54 WL2END2 -> BYP2 , 
  pip INT_X13Y54 WL2END2 -> BYP3 , 
  pip INT_X13Y54 WL2END2 -> IMUX_B28 , 
  pip INT_X13Y54 WL2END2 -> IMUX_B34 , 
  pip INT_X13Y56 NE2END0 -> IMUX_B43 , 
  pip INT_X13Y57 ER2MID1 -> IMUX_B3 , 
  pip INT_X13Y57 ER2MID1 -> NL2BEG2 , 
  pip INT_X13Y58 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y58 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X13Y58 NL2MID2 -> FAN6 , 
  pip INT_X13Y61 ER2MID2 -> IMUX_B29 , 
  pip INT_X14Y16 SE2END2 -> IMUX_B17 , 
  pip INT_X14Y44 SL2END0 -> IMUX_B18 , 
  pip INT_X14Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y46 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X14Y46 SL2BEG0 -> FAN3 , 
  pip INT_X14Y46 SL2BEG0 -> IMUX_B26 , 
  pip INT_X14Y46 WR5END1 -> NR5BEG0 , 
  pip INT_X14Y46 WR5END1 -> SL2BEG0 , 
  pip INT_X14Y46 WR5END1 -> WS2BEG1 , 
  pip INT_X14Y48 BYP_BOUNCE_S0 -> IMUX_B3 , 
  pip INT_X14Y49 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X14Y49 ER2BEG1 -> BYP0 , 
  pip INT_X14Y49 NR5MID0 -> ER2BEG1 , 
  pip INT_X14Y49 NR5MID0 -> NE2BEG0 , 
  pip INT_X14Y49 NR5MID0 -> WL2BEG1 , 
  pip INT_X14Y49 NR5MID0 -> WL5BEG1 , 
  pip INT_X14Y51 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y51 FAN_BOUNCE3 -> IMUX_B10 , 
  pip INT_X14Y51 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X14Y51 NR5END0 -> NE2BEG0 , 
  pip INT_X14Y51 NR5END0 -> NW5BEG0 , 
  pip INT_X14Y51 NR5END0 -> WL2BEG1 , 
  pip INT_X14Y51 WL2BEG1 -> FAN3 , 
  pip INT_X14Y51 WL2BEG1 -> IMUX_B2 , 
  pip INT_X14Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y52 FAN_BOUNCE3 -> IMUX_B10 , 
  pip INT_X14Y52 NE2MID0 -> FAN3 , 
  pip INT_X14Y53 WL2MID2 -> IMUX_B4 , 
  pip INT_X14Y54 NW5MID0 -> ER2BEG1 , 
  pip INT_X14Y57 ER2END1 -> EN2BEG1 , 
  pip INT_X15Y43 SL2END0 -> IMUX_B0 , 
  pip INT_X15Y43 SL2END0 -> IMUX_B36 , 
  pip INT_X15Y45 WS2END1 -> IMUX_B2 , 
  pip INT_X15Y45 WS2END1 -> SL2BEG0 , 
  pip INT_X15Y46 WS2MID1 -> IMUX_B25 , 
  pip INT_X15Y46 WS2MID1 -> IMUX_B43 , 
  pip INT_X15Y47 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y47 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X15Y47 WN2END1 -> BYP5 , 
  pip INT_X15Y47 WN2END1 -> IMUX_B7 , 
  pip INT_X15Y47 WN2END1 -> NR2BEG0 , 
  pip INT_X15Y48 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y48 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X15Y48 NR2MID0 -> BYP5 , 
  pip INT_X15Y48 NR2MID0 -> IMUX_B1 , 
  pip INT_X15Y48 NR2MID0 -> IMUX_B7 , 
  pip INT_X15Y49 ER2MID1 -> IMUX_B27 , 
  pip INT_X15Y49 ER2MID1 -> IMUX_B9 , 
  pip INT_X15Y49 ER2MID1 -> NL2BEG2 , 
  pip INT_X15Y50 NE2END0 -> ER2BEG1 , 
  pip INT_X15Y50 NE2END0 -> IMUX_B25 , 
  pip INT_X15Y50 NE2END0 -> NL2BEG1 , 
  pip INT_X15Y51 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X15Y51 CTRL_BOUNCE2 -> IMUX_B24 , 
  pip INT_X15Y51 NL2END2 -> IMUX_B11 , 
  pip INT_X15Y51 NL2MID1 -> CTRL2 , 
  pip INT_X15Y51 NL2MID1 -> IMUX_B39 , 
  pip INT_X15Y52 NE2END0 -> NE2BEG0 , 
  pip INT_X15Y52 NE2END0 -> NL2BEG1 , 
  pip INT_X15Y53 NE2MID0 -> IMUX_B26 , 
  pip INT_X15Y53 NE2MID0 -> NR2BEG0 , 
  pip INT_X15Y53 NL2MID1 -> ER2BEG2 , 
  pip INT_X15Y53 NL2MID1 -> WL2BEG2 , 
  pip INT_X15Y54 ER2MID1 -> FAN5 , 
  pip INT_X15Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y54 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y54 NL2END1 -> WL2BEG2 , 
  pip INT_X15Y55 NR2END0 -> IMUX_B43 , 
  pip INT_X15Y58 EN2END1 -> IMUX_B3 , 
  pip INT_X15Y58 EN2END1 -> IMUX_B39 , 
  pip INT_X16Y29 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X16Y29 BYP_BOUNCE6 -> IMUX_B3 , 
  pip INT_X16Y29 SR2END2 -> BYP6 , 
  pip INT_X16Y31 EL5MID2 -> SR2BEG2 , 
  pip INT_X16Y37 SW2MID1 -> IMUX_B45 , 
  pip INT_X16Y38 SE5MID1 -> SW2BEG1 , 
  pip INT_X16Y40 SE2MID1 -> IMUX_B2 , 
  pip INT_X16Y41 SL5END1 -> SE2BEG1 , 
  pip INT_X16Y41 SL5END1 -> SE5BEG1 , 
  pip INT_X16Y41 SL5END1 -> WR2BEG0 , 
  pip INT_X16Y41 WR2BEG0 -> IMUX_B14 , 
  pip INT_X16Y41 WR2BEG0 -> IMUX_B26 , 
  pip INT_X16Y42 SW2MID1 -> IMUX_B27 , 
  pip INT_X16Y42 SW2MID1 -> IMUX_B3 , 
  pip INT_X16Y43 SL5MID1 -> SW2BEG1 , 
  pip INT_X16Y44 SL2END0 -> IMUX_B24 , 
  pip INT_X16Y45 SL2MID0 -> IMUX_B6 , 
  pip INT_X16Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y46 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X16Y46 FAN_BOUNCE2 -> IMUX_B36 , 
  pip INT_X16Y46 SL2BEG0 -> FAN2 , 
  pip INT_X16Y46 SL2BEG0 -> IMUX_B26 , 
  pip INT_X16Y46 SL2BEG0 -> IMUX_B8 , 
  pip INT_X16Y46 WR5MID1 -> NR2BEG0 , 
  pip INT_X16Y46 WR5MID1 -> SL2BEG0 , 
  pip INT_X16Y46 WR5MID1 -> SL5BEG1 , 
  pip INT_X16Y46 WR5MID1 -> WN2BEG1 , 
  pip INT_X16Y46 WR5MID1 -> WS2BEG1 , 
  pip INT_X16Y47 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X16Y47 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X16Y47 NR2MID0 -> BYP1 , 
  pip INT_X16Y47 NR2MID0 -> IMUX_B1 , 
  pip INT_X16Y47 NR2MID0 -> IMUX_B31 , 
  pip INT_X16Y49 ER2END1 -> FAN5 , 
  pip INT_X16Y49 ER2END1 -> IMUX_B21 , 
  pip INT_X16Y49 ER2END1 -> IMUX_B45 , 
  pip INT_X16Y49 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y49 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X16Y49 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X16Y50 ER2MID1 -> FAN5 , 
  pip INT_X16Y50 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y50 FAN_BOUNCE5 -> IMUX_B22 , 
  pip INT_X16Y50 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X16Y53 ER2MID2 -> FAN6 , 
  pip INT_X16Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y53 FAN_BOUNCE6 -> IMUX_B9 , 
  pip INT_X16Y53 NE2END0 -> NE2BEG0 , 
  pip INT_X16Y54 ER2END1 -> IMUX_B21 , 
  pip INT_X16Y54 ER2END1 -> IMUX_B3 , 
  pip INT_X16Y54 ER2END1 -> IMUX_B39 , 
  pip INT_X16Y54 ER2END1 -> IMUX_B9 , 
  pip INT_X16Y54 ER2END1 -> NL2BEG2 , 
  pip INT_X16Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y54 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X16Y54 NE2MID0 -> FAN2 , 
  pip INT_X16Y55 NL2MID2 -> IMUX_B29 , 
  pip INT_X16Y55 NL2MID2 -> IMUX_B47 , 
  pip INT_X16Y56 NL2END2 -> WL2BEG_S0 , 
  pip INT_X16Y57 WL2BEG0 -> IMUX_B42 , 
  pip INT_X18Y37 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X18Y37 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X18Y37 SW2END1 -> CTRL1 , 
  pip INT_X18Y37 SW2END1 -> IMUX_B26 , 
  pip INT_X18Y37 SW2END1 -> IMUX_B44 , 
  pip INT_X18Y37 SW2END1 -> IMUX_B8 , 
  pip INT_X18Y40 WS2END1 -> IMUX_B2 , 
  pip INT_X18Y40 WS2END1 -> IMUX_B20 , 
  pip INT_X18Y41 WS2MID1 -> IMUX_B25 , 
  pip INT_X18Y43 SL2END0 -> IMUX_B0 , 
  pip INT_X18Y45 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y45 FAN_BOUNCE3 -> IMUX_B39 , 
  pip INT_X18Y45 WS2END1 -> FAN3 , 
  pip INT_X18Y45 WS2END1 -> IMUX_B20 , 
  pip INT_X18Y45 WS2END1 -> SL2BEG0 , 
  pip INT_X18Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y46 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X18Y46 WS2MID1 -> BYP5 , 
  pip INT_X18Y46 WS2MID1 -> NR2BEG0 , 
  pip INT_X18Y47 NR2MID0 -> IMUX_B19 , 
  pip INT_X18Y48 NR2END0 -> ER2BEG1 , 
  pip INT_X18Y48 NR2END0 -> IMUX_B1 , 
  pip INT_X18Y48 NR2END0 -> NW2BEG0 , 
  pip INT_X18Y49 NW2MID0 -> IMUX_B1 , 
  pip INT_X18Y50 WL2END1 -> IMUX_B2 , 
  pip INT_X18Y50 WL2END1 -> IMUX_B20 , 
  pip INT_X18Y52 WS2MID2 -> IMUX_B3 , 
  pip INT_X18Y52 WS2MID2 -> IMUX_B9 , 
  pip INT_X18Y52 WS2MID2 -> NR2BEG1 , 
  pip INT_X18Y53 NR2MID1 -> IMUX_B3 , 
  pip INT_X18Y54 NR2END1 -> IMUX_B3 , 
  pip INT_X18Y54 NR2END1 -> IMUX_B45 , 
  pip INT_X18Y61 NW2END1 -> IMUX_B22 , 
  pip INT_X19Y26 LV0 -> EL5BEG2 , 
  pip INT_X19Y32 LV6 -> EL5BEG2 , 
  pip INT_X19Y35 SW2MID1 -> IMUX_B33 , 
  pip INT_X19Y36 SL5END1 -> SE2BEG1 , 
  pip INT_X19Y36 SL5END1 -> SW2BEG1 , 
  pip INT_X19Y38 SL5MID1 -> SW2BEG1 , 
  pip INT_X19Y40 SW2MID1 -> ES2BEG1 , 
  pip INT_X19Y40 SW2MID1 -> IMUX_B3 , 
  pip INT_X19Y40 SW2MID1 -> SE2BEG1 , 
  pip INT_X19Y41 SW5END1 -> SL5BEG1 , 
  pip INT_X19Y41 SW5END1 -> SW2BEG1 , 
  pip INT_X19Y41 SW5END1 -> WS2BEG1 , 
  pip INT_X19Y43 WS2MID1 -> IMUX_B43 , 
  pip INT_X19Y43 WS2MID1 -> IMUX_B7 , 
  pip INT_X19Y44 SL2END0 -> IMUX_B0 , 
  pip INT_X19Y44 SL2END0 -> LV18 , 
  pip INT_X19Y45 SL2MID0 -> IMUX_B0 , 
  pip INT_X19Y46 SW5END1 -> SL2BEG0 , 
  pip INT_X19Y46 SW5END1 -> WR5BEG1 , 
  pip INT_X19Y46 SW5END1 -> WS2BEG1 , 
  pip INT_X19Y47 WR2END2 -> IMUX_B46 , 
  pip INT_X19Y48 ER2MID1 -> IMUX_B21 , 
  pip INT_X19Y48 ER2MID1 -> IMUX_B33 , 
  pip INT_X19Y52 WL2END2 -> IMUX_B28 , 
  pip INT_X19Y52 WL2END2 -> IMUX_B46 , 
  pip INT_X19Y52 WL2END2 -> WS2BEG2 , 
  pip INT_X19Y52 WS2MID2 -> IMUX_B15 , 
  pip INT_X19Y55 NW5END1 -> NR5BEG1 , 
  pip INT_X19Y60 NR5END1 -> NW2BEG1 , 
  pip INT_X20Y35 SE2END1 -> IMUX_B21 , 
  pip INT_X20Y38 SE2MID1 -> IMUX_B32 , 
  pip INT_X20Y39 SE2END1 -> IMUX_B21 , 
  pip INT_X20Y39 SE2END1 -> IMUX_B45 , 
  pip INT_X20Y39 SE2END1 -> SE2BEG1 , 
  pip INT_X20Y40 ES2MID1 -> IMUX_B27 , 
  pip INT_X20Y40 ES2MID1 -> IMUX_B45 , 
  pip INT_X20Y41 SL2END0 -> IMUX_B12 , 
  pip INT_X20Y41 SL2END0 -> IMUX_B42 , 
  pip INT_X20Y41 SL2END0 -> IMUX_B6 , 
  pip INT_X20Y42 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y42 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X20Y42 SL2MID0 -> FAN1 , 
  pip INT_X20Y43 SW2END1 -> SL2BEG0 , 
  pip INT_X20Y43 SW2END1 -> WS2BEG1 , 
  pip INT_X20Y45 SW2END1 -> IMUX_B14 , 
  pip INT_X20Y47 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X20Y47 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X20Y47 WR2MID2 -> BYP6 , 
  pip INT_X20Y48 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y48 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X20Y48 SW2END2 -> BYP2 , 
  pip INT_X20Y48 SW2END2 -> IMUX_B28 , 
  pip INT_X20Y50 WN2END1 -> WL2BEG1 , 
  pip INT_X20Y52 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X20Y52 WL2MID2 -> BYP7 , 
  pip INT_X20Y52 WL2MID2 -> WS2BEG2 , 
  pip INT_X20Y53 BYP_BOUNCE_N7 -> IMUX_B26 , 
  pip INT_X20Y53 NW2END1 -> IMUX_B16 , 
  pip INT_X21Y41 SW5MID1 -> ES2BEG1 , 
  pip INT_X21Y41 SW5MID1 -> SE5BEG1 , 
  pip INT_X21Y44 SR5END1 -> SW2BEG1 , 
  pip INT_X21Y44 SR5END1 -> SW5BEG1 , 
  pip INT_X21Y45 SW2MID1 -> IMUX_B3 , 
  pip INT_X21Y46 SR2BEG1 -> IMUX_B44 , 
  pip INT_X21Y46 SR5MID1 -> SW2BEG1 , 
  pip INT_X21Y46 SW5MID1 -> ES2BEG1 , 
  pip INT_X21Y46 SW5MID1 -> SR2BEG1 , 
  pip INT_X21Y48 SL2MID0 -> WR2BEG_N2 , 
  pip INT_X21Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X21Y49 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X21Y49 LOGIC_OUTS13 -> NL5BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS13 -> SL2BEG0 , 
  pip INT_X21Y49 LOGIC_OUTS13 -> SR5BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS13 -> SW5BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS13 -> WN2BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS21 -> SW2BEG2 , 
  pip INT_X21Y49 SL2BEG0 -> FAN2 , 
  pip INT_X21Y49 SL2BEG0 -> IMUX_B8 , 
  pip INT_X21Y52 NL5MID1 -> NW2BEG1 , 
  pip INT_X21Y52 NL5MID1 -> NW5BEG1 , 
  pip INT_X21Y52 NL5MID1 -> WL2BEG2 , 
  pip INT_X21Y52 WL2BEG2 -> IMUX_B16 , 
  pip INT_X22Y41 ES2MID1 -> ER2BEG2 , 
  pip INT_X22Y46 ES2MID1 -> ER2BEG2 , 
  pip INT_X23Y38 SE5END1 -> SE2BEG1 , 
  pip INT_X24Y26 EL5END2 -> ES5BEG2 , 
  pip INT_X24Y26 EL5END2 -> NL2BEG_S0 , 
  pip INT_X24Y26 NL2BEG_S0 -> IMUX_B23 , 
  pip INT_X24Y32 EL5END2 -> ES5BEG2 , 
  pip INT_X24Y32 EL5END2 -> NL2BEG_S0 , 
  pip INT_X24Y33 BYP_BOUNCE_S0 -> IMUX_B3 , 
  pip INT_X24Y34 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X24Y34 NL2MID0 -> BYP0 , 
  pip INT_X24Y35 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X24Y35 BYP_BOUNCE1 -> IMUX_B32 , 
  pip INT_X24Y35 NL2END0 -> BYP1 , 
  pip INT_X24Y37 SE2END1 -> IMUX_B21 , 
  pip INT_X24Y41 ER2END2 -> IMUX_B23 , 
  pip INT_X24Y46 ER2END2 -> IMUX_B29 , 
  pip INT_X27Y19 SR5END2 -> SE5BEG2 , 
  pip INT_X27Y21 SR5MID2 -> EL2BEG2 , 
  pip INT_X27Y23 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X27Y23 BYP_BOUNCE2 -> IMUX_B1 , 
  pip INT_X27Y23 SE2MID2 -> BYP2 , 
  pip INT_X27Y24 ES5END2 -> SE2BEG2 , 
  pip INT_X27Y24 ES5END2 -> SR5BEG2 , 
  pip INT_X27Y29 SR2MID2 -> IMUX_B22 , 
  pip INT_X27Y30 ES5END2 -> SR2BEG2 , 
  pip INT_X29Y14 SR2END2 -> IMUX_B28 , 
  pip INT_X29Y16 SE5END2 -> SR2BEG2 , 
  pip INT_X29Y20 SR2MID2 -> IMUX_B46 , 
  pip INT_X29Y21 EL2END2 -> SR2BEG2 , 
  pip INT_X4Y44 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X4Y44 BYP_BOUNCE2 -> IMUX_B37 , 
  pip INT_X4Y44 SL2END2 -> BYP2 , 
  pip INT_X4Y47 WR2END0 -> IMUX_B12 , 
  pip INT_X4Y47 WR2END0 -> IMUX_B30 , 
  pip INT_X4Y47 WR2END0 -> SL2BEG_N2 , 
  pip INT_X4Y56 NW2END0 -> IMUX_B2 , 
  pip INT_X4Y56 NW2END0 -> IMUX_B38 , 
  pip INT_X5Y55 NW2END0 -> NW2BEG0 , 
  pip INT_X6Y47 WS5END1 -> WR2BEG0 , 
  pip INT_X6Y49 WS5MID1 -> NR5BEG0 , 
  pip INT_X6Y52 NR5MID0 -> NE2BEG0 , 
  pip INT_X6Y54 NR5END0 -> ER2BEG1 , 
  pip INT_X6Y54 NR5END0 -> NW2BEG0 , 
  pip INT_X6Y55 NW2MID0 -> NE2BEG0 , 
  pip INT_X6Y55 NW2MID0 -> NL2BEG1 , 
  pip INT_X6Y57 NL2END1 -> ER2BEG2 , 
  pip INT_X7Y49 WN2MID1 -> IMUX_B2 , 
  pip INT_X7Y53 NE2END0 -> IMUX_B25 , 
  pip INT_X7Y54 ER2MID1 -> IMUX_B21 , 
  pip INT_X7Y56 NE2END0 -> IMUX_B1 , 
  pip INT_X7Y57 ER2MID2 -> IMUX_B17 , 
  pip INT_X7Y57 ER2MID2 -> IMUX_B29 , 
  pip INT_X7Y57 ER2MID2 -> IMUX_B41 , 
  pip INT_X7Y57 ER2MID2 -> IMUX_B5 , 
  pip INT_X7Y57 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X7Y60 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X7Y60 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X7Y60 NL2END0 -> BYP1 , 
  pip INT_X7Y60 NL2END0 -> NW2BEG0 , 
  pip INT_X7Y61 NW2MID0 -> IMUX_B1 , 
  pip INT_X7Y61 NW2MID0 -> NL2BEG1 , 
  pip INT_X7Y62 NL2MID1 -> IMUX_B3 , 
  pip INT_X7Y63 NL2END1 -> IMUX_B27 , 
  pip INT_X8Y49 WS2MID1 -> WN2BEG1 , 
  pip INT_X8Y54 ER2END1 -> ES2BEG1 , 
  pip INT_X8Y57 ER2END2 -> EN2BEG2 , 
  pip INT_X8Y57 ER2END2 -> ES2BEG2 , 
  pip INT_X9Y49 WL5END1 -> WS2BEG1 , 
  pip INT_X9Y49 WL5END1 -> WS5BEG1 , 
  pip INT_X9Y54 ES2MID1 -> IMUX_B39 , 
  pip INT_X9Y54 ES2MID1 -> NE2BEG1 , 
  pip INT_X9Y54 WR2END0 -> IMUX_B0 , 
  pip INT_X9Y55 NE2MID1 -> IMUX_B10 , 
  pip INT_X9Y55 NE2MID1 -> IMUX_B46 , 
  pip INT_X9Y57 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X9Y57 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X9Y57 EN2MID2 -> BYP2 , 
  pip INT_X9Y57 ES2MID2 -> IMUX_B17 , 
  pip INT_X9Y58 EN2END2 -> NE2BEG2 , 
  pip INT_X9Y58 EN2END2 -> NL2BEG_S0 , 
  pip INT_X9Y61 NL2END0 -> IMUX_B43 , 
  pip INT_X9Y61 NL2END0 -> NE2BEG0 , 
  ;
net "port_id<2>" , 
  outpin "port_id<0>" B ,
  inpin "N124" A1 ,
  inpin "N22" B2 ,
  inpin "N330" D6 ,
  inpin "N331" A6 ,
  inpin "N392" A5 ,
  inpin "N392" C3 ,
  inpin "N399" A5 ,
  inpin "N400" D2 ,
  inpin "N402" D2 ,
  inpin "N403" A3 ,
  inpin "N408" D3 ,
  inpin "N410" D4 ,
  inpin "N411" D3 ,
  inpin "N413" A4 ,
  inpin "N414" D5 ,
  inpin "N416" A6 ,
  inpin "N417" A3 ,
  inpin "N419" A2 ,
  inpin "N422" A4 ,
  inpin "N423" C6 ,
  inpin "N427" B2 ,
  inpin "N428" B4 ,
  inpin "N430" D1 ,
  inpin "N433" A2 ,
  inpin "N433" B2 ,
  inpin "N434" A4 ,
  inpin "N434" B4 ,
  inpin "N437" C4 ,
  inpin "N439" A4 ,
  inpin "N440" D5 ,
  inpin "N442" A2 ,
  inpin "N443" B4 ,
  inpin "N443" C2 ,
  inpin "N483" D1 ,
  inpin "N486" A2 ,
  inpin "N487" A1 ,
  inpin "N489" D6 ,
  inpin "N490" A3 ,
  inpin "N495" C3 ,
  inpin "N496" D1 ,
  inpin "N498" A4 ,
  inpin "N71" D6 ,
  inpin "N72" A6 ,
  inpin "N72" D1 ,
  inpin "N75" D4 ,
  inpin "N77" D1 ,
  inpin "ext_int_mask<15>" A4 ,
  inpin "i2c_ctr<7>" A1 ,
  inpin "i2c_update_cr" A5 ,
  inpin "in_port_reg<4>" D3 ,
  inpin "in_port_reg<5>" C3 ,
  inpin "in_port_reg_cmp_eq0019" A1 ,
  inpin "in_port_reg_cmp_eq0019" B1 ,
  inpin "in_port_reg_cmp_eq0055" A6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C4 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" C6 ,
  inpin "int_mask<7>" B5 ,
  inpin "port_id<0>" A5 ,
  inpin "port_id<4>" C1 ,
  inpin "port_id<5>" A1 ,
  inpin "processor/RAM_address_to_mem<2>" C2 ,
  inpin "processor/RAM_page_to_mem<2>" C2 ,
  inpin "processor/RAM_wr_enable_from_proc" A5 ,
  inpin "processor/processor/arith_result<2>" D4 ,
  inpin "processor/processor/logical_result<2>" C4 ,
  inpin "processor/processor/memory_write" A1 ,
  inpin "processor/stack_read_address<4>" A4 ,
  inpin "processor/stack_write_strobe_inv" A4 ,
  inpin "read_strobe" D3 ,
  inpin "timer_0/a_update_TR" D3 ,
  inpin "timers_int_mask_not0001" A5 ,
  inpin "timers_int_status<4>" A4 ,
  inpin "timers_tmp_rd<7>" C3 ,
  inpin "timers_tmp_rd_mux0000<0>5" A4 ,
  inpin "timers_tmp_rd_mux0000<1>5" A4 ,
  inpin "timers_tmp_rd_mux0000<2>5" A1 ,
  inpin "timers_tmp_rd_mux0000<3>5" A4 ,
  inpin "timers_tmp_rd_mux0000<4>5" B2 ,
  inpin "timers_tmp_rd_mux0000<5>5" C3 ,
  inpin "timers_tmp_rd_mux0000<6>5" A1 ,
  inpin "timers_tmp_rd_mux0000<7>5" A3 ,
  inpin "timers_update_register<0>" A5 ,
  inpin "timers_update_register<0>" D3 ,
  pip CLBLL_X12Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X12Y50 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X12Y51 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y16 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X14Y44 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X14Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X14Y51 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X14Y51 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X14Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X14Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y41 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y41 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y44 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y45 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X16Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y46 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X16Y46 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X16Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y53 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X16Y54 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y55 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y57 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X19Y35 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y40 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y43 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X19Y45 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X19Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y50 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y51 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X21Y45 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X21Y46 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X21Y49 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "port_id<0>" B -> BMUX
  pip CLBLL_X21Y49 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X21Y49 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X21Y49 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y44 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X4Y45 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X4Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X4Y47 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X4Y48 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X4Y56 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y50 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X11Y54 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y55 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y50 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y54 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y54 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y56 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y58 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y43 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y45 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y45 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y45 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y49 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y50 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y51 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y51 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X15Y54 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y55 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y58 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y58 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y40 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y40 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y41 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y43 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y45 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X18Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y52 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y54 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X18Y61 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y40 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y48 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X20Y48 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y49 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X20Y52 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X7Y54 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X7Y57 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X7Y57 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X9Y54 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X9Y55 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X9Y57 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WR2MID_B0 -> INT_BUFS_WR2MID0 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WN2MID_B1 -> INT_BUFS_WN2MID1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WR2MID0 -> INT_BUFS_WR2MID_B0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WN2MID1 -> INT_BUFS_WN2MID_B1 , 
  pip INT_X10Y55 NE2END0 -> EN2BEG0 , 
  pip INT_X11Y48 SE5END1 -> ES2BEG1 , 
  pip INT_X11Y50 WS2END2 -> IMUX_B34 , 
  pip INT_X11Y54 ER2END1 -> ES2BEG1 , 
  pip INT_X11Y54 ER2END1 -> IMUX_B3 , 
  pip INT_X11Y55 BYP_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X11Y56 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X11Y56 EN2END0 -> BYP0 , 
  pip INT_X11Y56 EN2END0 -> ER2BEG1 , 
  pip INT_X11Y56 EN2END0 -> NE2BEG0 , 
  pip INT_X12Y47 ES2END1 -> IMUX_B20 , 
  pip INT_X12Y50 SL2MID1 -> EL2BEG1 , 
  pip INT_X12Y50 SL2MID1 -> IMUX_B44 , 
  pip INT_X12Y50 SL2MID1 -> SE2BEG1 , 
  pip INT_X12Y51 SL2BEG1 -> IMUX_B28 , 
  pip INT_X12Y51 WL5MID2 -> SL2BEG1 , 
  pip INT_X12Y51 WL5MID2 -> WS2BEG2 , 
  pip INT_X12Y54 ES2MID1 -> EN2BEG1 , 
  pip INT_X12Y57 NE2END0 -> NE2BEG0 , 
  pip INT_X13Y45 WR2END2 -> IMUX_B34 , 
  pip INT_X13Y49 SE2END1 -> IMUX_B27 , 
  pip INT_X13Y50 EL2MID1 -> IMUX_B45 , 
  pip INT_X13Y54 EN2MID1 -> IMUX_B20 , 
  pip INT_X13Y54 EN2MID1 -> IMUX_B26 , 
  pip INT_X13Y54 EN2MID1 -> IMUX_B8 , 
  pip INT_X13Y55 EN2END1 -> ER2BEG2 , 
  pip INT_X13Y56 ER2END1 -> IMUX_B45 , 
  pip INT_X13Y58 NE2END0 -> IMUX_B13 , 
  pip INT_X14Y16 SW2MID2 -> IMUX_B35 , 
  pip INT_X14Y17 SR2END2 -> SW2BEG2 , 
  pip INT_X14Y19 SW5MID2 -> SR2BEG2 , 
  pip INT_X14Y22 SL5END2 -> SW5BEG2 , 
  pip INT_X14Y27 LV0 -> SL5BEG2 , 
  pip INT_X14Y44 SL2MID1 -> IMUX_B20 , 
  pip INT_X14Y45 SW2END0 -> LV18 , 
  pip INT_X14Y45 WR2MID2 -> NR2BEG1 , 
  pip INT_X14Y45 WR2MID2 -> SL2BEG1 , 
  pip INT_X14Y47 NR2END1 -> IMUX_B27 , 
  pip INT_X14Y50 EL2END1 -> NL2BEG2 , 
  pip INT_X14Y51 WN2END1 -> IMUX_B37 , 
  pip INT_X14Y51 WN2END1 -> IMUX_B7 , 
  pip INT_X14Y51 WN2END1 -> NR2BEG0 , 
  pip INT_X14Y52 NL2END2 -> IMUX_B11 , 
  pip INT_X14Y53 NR2END0 -> IMUX_B1 , 
  pip INT_X15Y43 SL2END2 -> IMUX_B40 , 
  pip INT_X15Y43 SL2END2 -> SE2BEG2 , 
  pip INT_X15Y45 SW2MID0 -> IMUX_B1 , 
  pip INT_X15Y45 SW2MID0 -> IMUX_B19 , 
  pip INT_X15Y45 SW2MID0 -> IMUX_B31 , 
  pip INT_X15Y46 WS2END0 -> SL2BEG_N2 , 
  pip INT_X15Y46 WS2END0 -> SW2BEG0 , 
  pip INT_X15Y46 WS2END0 -> WR2BEG_N2 , 
  pip INT_X15Y47 WN2END_S0 -> IMUX_B47 , 
  pip INT_X15Y49 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y49 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y49 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X15Y49 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X15Y49 GFAN0 -> FAN5 , 
  pip INT_X15Y49 SL2MID0 -> FAN1 , 
  pip INT_X15Y49 SL2MID0 -> IMUX_B42 , 
  pip INT_X15Y50 WL2END1 -> IMUX_B26 , 
  pip INT_X15Y50 WL2END1 -> SL2BEG0 , 
  pip INT_X15Y50 WL2END1 -> WN2BEG1 , 
  pip INT_X15Y51 LH6 -> NW5BEG1 , 
  pip INT_X15Y51 LH6 -> WL5BEG2 , 
  pip INT_X15Y51 WN2MID1 -> IMUX_B26 , 
  pip INT_X15Y51 WN2MID1 -> IMUX_B8 , 
  pip INT_X15Y52 WN2END1 -> NR2BEG0 , 
  pip INT_X15Y54 NR2END0 -> IMUX_B25 , 
  pip INT_X15Y54 NW5MID1 -> EN2BEG1 , 
  pip INT_X15Y55 ER2END2 -> IMUX_B47 , 
  pip INT_X15Y55 ER2END2 -> NL2BEG_S0 , 
  pip INT_X15Y58 NL2END0 -> IMUX_B1 , 
  pip INT_X15Y58 NL2END0 -> IMUX_B37 , 
  pip INT_X16Y41 SR2MID2 -> IMUX_B16 , 
  pip INT_X16Y41 SR2MID2 -> IMUX_B28 , 
  pip INT_X16Y42 SE2END2 -> SR2BEG2 , 
  pip INT_X16Y44 SL2END2 -> IMUX_B28 , 
  pip INT_X16Y45 SL2MID2 -> IMUX_B46 , 
  pip INT_X16Y46 NR2BEG2 -> IMUX_B29 , 
  pip INT_X16Y46 NR2BEG2 -> IMUX_B41 , 
  pip INT_X16Y46 NR2BEG2 -> IMUX_B5 , 
  pip INT_X16Y47 WR2END0 -> IMUX_B18 , 
  pip INT_X16Y47 WR2END0 -> IMUX_B24 , 
  pip INT_X16Y47 WR2END0 -> NR2BEG_N2 , 
  pip INT_X16Y47 WR2END0 -> SL2BEG_N2 , 
  pip INT_X16Y47 WR2END0 -> WN2BEG0 , 
  pip INT_X16Y47 WR2END0 -> WS2BEG0 , 
  pip INT_X16Y49 SL2MID0 -> IMUX_B24 , 
  pip INT_X16Y50 WL2MID1 -> IMUX_B2 , 
  pip INT_X16Y50 WL2MID1 -> SL2BEG0 , 
  pip INT_X16Y51 NW2END0 -> IMUX_B26 , 
  pip INT_X16Y51 NW2END0 -> WN2BEG1 , 
  pip INT_X16Y53 SE2MID1 -> IMUX_B44 , 
  pip INT_X16Y54 EN2MID1 -> IMUX_B32 , 
  pip INT_X16Y54 EN2MID1 -> IMUX_B38 , 
  pip INT_X16Y54 EN2MID1 -> SE2BEG1 , 
  pip INT_X16Y55 EN2END1 -> IMUX_B27 , 
  pip INT_X16Y55 EN2END1 -> NL2BEG2 , 
  pip INT_X16Y57 NL2END2 -> IMUX_B47 , 
  pip INT_X17Y50 WN2END1 -> NW2BEG0 , 
  pip INT_X17Y50 WN2END1 -> WL2BEG1 , 
  pip INT_X18Y40 WS2END0 -> IMUX_B0 , 
  pip INT_X18Y40 WS2END0 -> IMUX_B18 , 
  pip INT_X18Y41 NR2MID2 -> IMUX_B29 , 
  pip INT_X18Y41 WS2MID0 -> NR2BEG_N2 , 
  pip INT_X18Y43 WS2MID2 -> IMUX_B3 , 
  pip INT_X18Y45 SL2END0 -> IMUX_B18 , 
  pip INT_X18Y47 WR2BEG0 -> IMUX_B26 , 
  pip INT_X18Y47 WS5END1 -> SL2BEG0 , 
  pip INT_X18Y47 WS5END1 -> WR2BEG0 , 
  pip INT_X18Y49 WS5MID1 -> WN2BEG1 , 
  pip INT_X18Y52 WL2END1 -> IMUX_B2 , 
  pip INT_X18Y52 WL2END1 -> IMUX_B8 , 
  pip INT_X18Y52 WL2END1 -> NR2BEG0 , 
  pip INT_X18Y54 NR2END0 -> IMUX_B43 , 
  pip INT_X18Y61 NW2END_N2 -> IMUX_B18 , 
  pip INT_X19Y35 WR2END2 -> IMUX_B22 , 
  pip INT_X19Y40 SW2MID0 -> ES2BEG0 , 
  pip INT_X19Y40 SW2MID0 -> IMUX_B1 , 
  pip INT_X19Y41 SW5END0 -> SW2BEG0 , 
  pip INT_X19Y41 SW5END0 -> WS2BEG0 , 
  pip INT_X19Y43 WR2END2 -> IMUX_B46 , 
  pip INT_X19Y43 WR2END2 -> WS2BEG2 , 
  pip INT_X19Y45 WR2END2 -> IMUX_B40 , 
  pip INT_X19Y49 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X19Y49 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X19Y49 WL2END1 -> CTRL1 , 
  pip INT_X19Y50 WL2END0 -> IMUX_B0 , 
  pip INT_X19Y51 WL2END0 -> IMUX_B12 , 
  pip INT_X19Y55 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X19Y59 NR5END2 -> NW2BEG2 , 
  pip INT_X20Y40 ES2MID0 -> IMUX_B25 , 
  pip INT_X20Y45 WR2MID2 -> IMUX_B34 , 
  pip INT_X20Y47 SL2MID2 -> IMUX_B28 , 
  pip INT_X20Y48 WS2END1 -> IMUX_B2 , 
  pip INT_X20Y48 WS2END1 -> IMUX_B26 , 
  pip INT_X20Y49 WR2MID0 -> IMUX_B6 , 
  pip INT_X20Y49 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X20Y52 NW2END0 -> IMUX_B14 , 
  pip INT_X20Y52 NW2END0 -> WL2BEG1 , 
  pip INT_X21Y36 SR5END0 -> WR2BEG_N2 , 
  pip INT_X21Y41 SW5MID0 -> SR5BEG0 , 
  pip INT_X21Y44 SR5END0 -> SW5BEG0 , 
  pip INT_X21Y44 SR5END0 -> WR2BEG_N2 , 
  pip INT_X21Y45 SW2MID0 -> IMUX_B1 , 
  pip INT_X21Y46 EL2BEG0 -> IMUX_B43 , 
  pip INT_X21Y46 SR5MID0 -> EL2BEG0 , 
  pip INT_X21Y46 SR5MID0 -> SW2BEG0 , 
  pip INT_X21Y46 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X21Y49 LOGIC_OUTS17 -> WL2BEG_S0 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> SR5BEG0 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> WL2BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> WR2BEG0 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> WS2BEG1 , 
  pip INT_X21Y49 LOGIC_OUTS9 -> WS5BEG1 , 
  pip INT_X21Y50 LOGIC_OUTS_N17 -> NR2BEG_N2 , 
  pip INT_X21Y50 NR2MID2 -> WL2BEG_S0 , 
  pip INT_X21Y51 LH0 -> NW5BEG2 , 
  pip INT_X21Y51 NR2END0 -> NW2BEG0 , 
  pip INT_X21Y51 NR2END2 -> LH0 , 
  pip INT_X3Y46 SL5END0 -> EL2BEG0 , 
  pip INT_X3Y46 SL5END0 -> SE2BEG0 , 
  pip INT_X3Y48 SL5MID0 -> EL2BEG0 , 
  pip INT_X3Y48 SL5MID0 -> SE2BEG0 , 
  pip INT_X3Y51 LH18 -> NR5BEG_N2 , 
  pip INT_X3Y51 LH18 -> SL5BEG0 , 
  pip INT_X3Y55 NR5END2 -> NE2BEG2 , 
  pip INT_X4Y44 BYP_BOUNCE_S4 -> IMUX_B5 , 
  pip INT_X4Y45 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X4Y45 SE2END0 -> BYP4 , 
  pip INT_X4Y45 SE2END0 -> IMUX_B1 , 
  pip INT_X4Y46 EL2MID0 -> IMUX_B1 , 
  pip INT_X4Y47 SE2END0 -> IMUX_B7 , 
  pip INT_X4Y48 EL2MID0 -> IMUX_B7 , 
  pip INT_X4Y56 NE2END2 -> IMUX_B5 , 
  pip INT_X7Y54 WL2END1 -> IMUX_B20 , 
  pip INT_X7Y57 WN2END1 -> IMUX_B1 , 
  pip INT_X7Y57 WN2END1 -> IMUX_B25 , 
  pip INT_X8Y56 WL2MID1 -> WN2BEG1 , 
  pip INT_X9Y51 LH12 -> NR5BEG0 , 
  pip INT_X9Y51 LH12 -> SE5BEG1 , 
  pip INT_X9Y54 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X9Y54 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X9Y54 NR5MID0 -> ER2BEG1 , 
  pip INT_X9Y54 NR5MID0 -> NE2BEG0 , 
  pip INT_X9Y54 NR5MID0 -> WL2BEG1 , 
  pip INT_X9Y54 WL2BEG1 -> CTRL1 , 
  pip INT_X9Y55 NE2MID0 -> IMUX_B8 , 
  pip INT_X9Y56 NR5END0 -> NW2BEG0 , 
  pip INT_X9Y56 NR5END0 -> WL2BEG1 , 
  pip INT_X9Y57 NW2MID0 -> IMUX_B25 , 
  ;
net "port_id<3>" , 
  outpin "processor/processor/logical_result<5>" B ,
  inpin "N124" B2 ,
  inpin "N22" A2 ,
  inpin "N262" C4 ,
  inpin "N280" A3 ,
  inpin "N286" A2 ,
  inpin "N310" A4 ,
  inpin "N331" A3 ,
  inpin "N390" D5 ,
  inpin "N392" A2 ,
  inpin "N392" C4 ,
  inpin "N393" A4 ,
  inpin "N399" A3 ,
  inpin "N400" D6 ,
  inpin "N402" D6 ,
  inpin "N403" A6 ,
  inpin "N408" D4 ,
  inpin "N410" C5 ,
  inpin "N410" D5 ,
  inpin "N411" D2 ,
  inpin "N413" A2 ,
  inpin "N414" D3 ,
  inpin "N416" A2 ,
  inpin "N417" A5 ,
  inpin "N419" A6 ,
  inpin "N422" A6 ,
  inpin "N423" C3 ,
  inpin "N427" A4 ,
  inpin "N427" B4 ,
  inpin "N428" B3 ,
  inpin "N430" A2 ,
  inpin "N430" D4 ,
  inpin "N433" A4 ,
  inpin "N433" B4 ,
  inpin "N434" A1 ,
  inpin "N434" B1 ,
  inpin "N437" C2 ,
  inpin "N439" A2 ,
  inpin "N440" D1 ,
  inpin "N442" A4 ,
  inpin "N443" B5 ,
  inpin "N443" C3 ,
  inpin "N483" D5 ,
  inpin "N486" A5 ,
  inpin "N487" A3 ,
  inpin "N489" D3 ,
  inpin "N490" A2 ,
  inpin "N495" C2 ,
  inpin "N496" D4 ,
  inpin "N498" A6 ,
  inpin "N502" A5 ,
  inpin "N71" B4 ,
  inpin "N71" D2 ,
  inpin "N72" A4 ,
  inpin "N72" D6 ,
  inpin "N75" D3 ,
  inpin "N77" D2 ,
  inpin "ext_int_mask<15>" A3 ,
  inpin "gpio_A_out<7>" D1 ,
  inpin "gpio_B_dir_not0001" D1 ,
  inpin "gpio_B_out_not0001" A1 ,
  inpin "gpio_C_dir_not0001" C1 ,
  inpin "gpio_C_out_not0001" A1 ,
  inpin "gpio_D_dir<3>" A4 ,
  inpin "gpio_D_dir<7>" D1 ,
  inpin "i2c_ctr<7>" A4 ,
  inpin "i2c_prer<15>" D1 ,
  inpin "i2c_top/al" D2 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D1 ,
  inpin "i2c_top/rxack" D2 ,
  inpin "i2c_update_cr" A3 ,
  inpin "in_port_reg<4>" D1 ,
  inpin "in_port_reg_cmp_eq0012" B4 ,
  inpin "in_port_reg_cmp_eq0014" C3 ,
  inpin "in_port_reg_cmp_eq0019" A5 ,
  inpin "in_port_reg_cmp_eq0019" B5 ,
  inpin "in_port_reg_cmp_eq0055" A5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A1 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" D3 ,
  inpin "int_mask<7>" B6 ,
  inpin "led_pwm_mask<1>" C1 ,
  inpin "led_pwm_mask<1>" D1 ,
  inpin "leds_1<7>" A6 ,
  inpin "port_id<0>" A3 ,
  inpin "port_id<5>" A5 ,
  inpin "processor/RAM_address_to_mem<2>" B5 ,
  inpin "processor/RAM_address_to_mem<4>" B5 ,
  inpin "processor/RAM_wr_enable_from_proc" A1 ,
  inpin "processor/processor/arith_result<6>" A2 ,
  inpin "processor/processor/logical_result<5>" A5 ,
  inpin "processor/processor/memory_write" A5 ,
  inpin "processor/processor/shift_result<7>" B2 ,
  inpin "read_strobe" D5 ,
  inpin "timer_0/a_update_TR" D2 ,
  inpin "timers_int_mask_not0001" A4 ,
  inpin "timers_int_status<4>" A3 ,
  inpin "timers_tmp_rd<7>" C2 ,
  inpin "timers_tmp_rd_mux0000<0>5" A1 ,
  inpin "timers_tmp_rd_mux0000<1>5" A3 ,
  inpin "timers_tmp_rd_mux0000<2>5" A4 ,
  inpin "timers_tmp_rd_mux0000<3>5" A3 ,
  inpin "timers_tmp_rd_mux0000<4>5" B1 ,
  inpin "timers_tmp_rd_mux0000<5>5" C5 ,
  inpin "timers_tmp_rd_mux0000<6>5" A3 ,
  inpin "timers_tmp_rd_mux0000<7>5" A5 ,
  inpin "timers_update_register<0>" A4 ,
  inpin "uart0_int_mask<3>" A4 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A6 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C1 ,
  inpin "write_strobe" A4 ,
  pip CLBLL_X12Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X12Y50 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X12Y51 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X14Y16 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X14Y44 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X14Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X14Y47 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X14Y48 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X14Y48 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X14Y51 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X14Y51 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X14Y52 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y29 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y37 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X16Y39 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y40 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y41 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y41 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y42 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y42 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y43 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y44 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y44 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y45 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X16Y46 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y46 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y47 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y49 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y50 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y50 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y51 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y51 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y52 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X16Y54 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y55 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y57 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X19Y36 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y40 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X19Y43 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y43 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X19Y48 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X19Y48 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X19Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y50 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y51 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X21Y45 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X21Y46 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X21Y49 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X4Y44 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X4Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X4Y47 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X4Y56 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y50 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y54 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y46 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y50 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y54 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y56 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X13Y58 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y43 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y43 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y45 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y47 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y48 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y49 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y50 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y51 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y51 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y58 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y58 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y37 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y40 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y40 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y41 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y42 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y43 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y44 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y45 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y45 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y54 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X18Y61 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y35 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y38 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y40 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y46 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "processor/processor/logical_result<5>" B -> BMUX
  pip CLBLM_X20Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X20Y46 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X20Y46 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X20Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y48 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y48 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y52 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y26 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X24Y33 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y35 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y37 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X24Y41 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y23 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X27Y29 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X29Y14 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X29Y20 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X7Y54 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y57 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y57 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X9Y54 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X9Y55 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X9Y57 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WR5MID_B1 -> INT_BUFS_WR5MID1 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WR5MID1 -> INT_BUFS_WR5MID_B1 , 
  pip INT_X11Y49 WN2END1 -> NW2BEG0 , 
  pip INT_X11Y50 NW2MID0 -> IMUX_B31 , 
  pip INT_X11Y54 NW2END0 -> IMUX_B2 , 
  pip INT_X11Y55 ER2END2 -> IMUX_B17 , 
  pip INT_X12Y46 WN5MID1 -> WR5BEG1 , 
  pip INT_X12Y47 BYP_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X12Y48 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X12Y48 NR2BEG0 -> BYP0 , 
  pip INT_X12Y48 WN5END1 -> NR2BEG0 , 
  pip INT_X12Y48 WN5END1 -> NR5BEG0 , 
  pip INT_X12Y48 WN5END1 -> WN2BEG1 , 
  pip INT_X12Y50 NR2END0 -> IMUX_B43 , 
  pip INT_X12Y51 NR5MID0 -> WL2BEG1 , 
  pip INT_X12Y51 WL2BEG1 -> IMUX_B26 , 
  pip INT_X12Y53 NR5END0 -> ER2BEG1 , 
  pip INT_X12Y53 NR5END0 -> NE2BEG0 , 
  pip INT_X12Y53 NR5END0 -> NW2BEG0 , 
  pip INT_X12Y54 NW2MID0 -> NE2BEG0 , 
  pip INT_X13Y46 WN2MID1 -> IMUX_B8 , 
  pip INT_X13Y49 WL2END1 -> IMUX_B26 , 
  pip INT_X13Y50 WL2END1 -> IMUX_B44 , 
  pip INT_X13Y54 NE2END0 -> ER2BEG1 , 
  pip INT_X13Y54 NE2END0 -> IMUX_B25 , 
  pip INT_X13Y54 NE2END0 -> IMUX_B7 , 
  pip INT_X13Y55 NE2END0 -> NL2BEG1 , 
  pip INT_X13Y56 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X13Y56 CTRL_BOUNCE2 -> IMUX_B42 , 
  pip INT_X13Y56 NL2MID1 -> CTRL2 , 
  pip INT_X13Y57 NL2END1 -> NW2BEG1 , 
  pip INT_X13Y58 NW2MID1 -> ER2BEG2 , 
  pip INT_X13Y58 NW2MID1 -> IMUX_B15 , 
  pip INT_X14Y16 SL2MID1 -> IMUX_B20 , 
  pip INT_X14Y17 WS2END2 -> SL2BEG1 , 
  pip INT_X14Y44 SW2MID1 -> IMUX_B21 , 
  pip INT_X14Y45 WS2END1 -> SW2BEG1 , 
  pip INT_X14Y46 WS2MID1 -> IMUX_B25 , 
  pip INT_X14Y46 WS2MID1 -> NW2BEG0 , 
  pip INT_X14Y46 WS2MID1 -> WN2BEG1 , 
  pip INT_X14Y47 NW2MID0 -> NE2BEG0 , 
  pip INT_X14Y47 WL2MID1 -> IMUX_B26 , 
  pip INT_X14Y48 NE2MID0 -> IMUX_B14 , 
  pip INT_X14Y48 NE2MID0 -> IMUX_B2 , 
  pip INT_X14Y51 WL2MID1 -> IMUX_B38 , 
  pip INT_X14Y51 WL2MID1 -> IMUX_B8 , 
  pip INT_X14Y52 NW2END0 -> IMUX_B8 , 
  pip INT_X14Y53 ER2END1 -> IMUX_B3 , 
  pip INT_X15Y18 SE5MID2 -> WS2BEG2 , 
  pip INT_X15Y21 SL5END2 -> SE5BEG2 , 
  pip INT_X15Y26 LV0 -> NR5BEG1 , 
  pip INT_X15Y26 LV0 -> SL5BEG2 , 
  pip INT_X15Y29 NR5MID1 -> ER2BEG2 , 
  pip INT_X15Y39 SR5END0 -> EL2BEG0 , 
  pip INT_X15Y41 SR5MID0 -> EL2BEG0 , 
  pip INT_X15Y43 SW2MID0 -> IMUX_B1 , 
  pip INT_X15Y43 SW2MID0 -> IMUX_B37 , 
  pip INT_X15Y43 SW2MID0 -> SE2BEG0 , 
  pip INT_X15Y44 LV18 -> SR5BEG0 , 
  pip INT_X15Y44 SL2END0 -> EL2BEG0 , 
  pip INT_X15Y44 SL2END0 -> LV18 , 
  pip INT_X15Y44 SL2END0 -> SW2BEG0 , 
  pip INT_X15Y45 SL2MID0 -> IMUX_B0 , 
  pip INT_X15Y45 SW2END1 -> IMUX_B20 , 
  pip INT_X15Y46 WR5END1 -> NR2BEG0 , 
  pip INT_X15Y46 WR5END1 -> NR5BEG0 , 
  pip INT_X15Y46 WR5END1 -> SL2BEG0 , 
  pip INT_X15Y46 WR5END1 -> WN5BEG1 , 
  pip INT_X15Y46 WR5END1 -> WS2BEG1 , 
  pip INT_X15Y47 NR2MID0 -> IMUX_B37 , 
  pip INT_X15Y47 NR2MID0 -> IMUX_B43 , 
  pip INT_X15Y47 NR2MID0 -> WL2BEG1 , 
  pip INT_X15Y48 NR2END0 -> IMUX_B37 , 
  pip INT_X15Y49 ER2BEG1 -> IMUX_B43 , 
  pip INT_X15Y49 NR5MID0 -> ER2BEG1 , 
  pip INT_X15Y49 NR5MID0 -> NE2BEG0 , 
  pip INT_X15Y49 NR5MID0 -> WL2BEG1 , 
  pip INT_X15Y49 WL2BEG1 -> IMUX_B26 , 
  pip INT_X15Y50 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X15Y50 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X15Y50 NE2MID0 -> CTRL1 , 
  pip INT_X15Y50 NE2MID0 -> WL2BEG1 , 
  pip INT_X15Y51 ER2BEG1 -> IMUX_B25 , 
  pip INT_X15Y51 ER2BEG1 -> IMUX_B7 , 
  pip INT_X15Y51 NR5END0 -> ER2BEG1 , 
  pip INT_X15Y51 NR5END0 -> NW2BEG0 , 
  pip INT_X15Y51 NR5END0 -> WL2BEG1 , 
  pip INT_X15Y54 ER2END1 -> IMUX_B27 , 
  pip INT_X15Y58 ER2END2 -> IMUX_B41 , 
  pip INT_X15Y58 ER2END2 -> IMUX_B5 , 
  pip INT_X16Y29 ER2MID2 -> IMUX_B5 , 
  pip INT_X16Y37 SR2END0 -> IMUX_B42 , 
  pip INT_X16Y39 EL2MID0 -> IMUX_B19 , 
  pip INT_X16Y39 EL2MID0 -> SR2BEG0 , 
  pip INT_X16Y40 SR2MID0 -> IMUX_B0 , 
  pip INT_X16Y41 EL2MID0 -> IMUX_B13 , 
  pip INT_X16Y41 EL2MID0 -> IMUX_B25 , 
  pip INT_X16Y41 EL2MID0 -> SR2BEG0 , 
  pip INT_X16Y42 SE2END0 -> IMUX_B1 , 
  pip INT_X16Y42 SE2END0 -> IMUX_B25 , 
  pip INT_X16Y43 SR2MID0 -> IMUX_B0 , 
  pip INT_X16Y44 EL2MID0 -> IMUX_B1 , 
  pip INT_X16Y44 EL2MID0 -> IMUX_B25 , 
  pip INT_X16Y44 EL2MID0 -> SR2BEG0 , 
  pip INT_X16Y45 WS2END1 -> IMUX_B44 , 
  pip INT_X16Y46 WN2MID1 -> IMUX_B2 , 
  pip INT_X16Y46 WN2MID1 -> IMUX_B38 , 
  pip INT_X16Y46 WN2MID1 -> SW2BEG1 , 
  pip INT_X16Y46 WS2MID1 -> IMUX_B25 , 
  pip INT_X16Y47 BYP_BOUNCE_S4 -> IMUX_B23 , 
  pip INT_X16Y47 WN2END1 -> IMUX_B25 , 
  pip INT_X16Y47 WN2END1 -> NW2BEG0 , 
  pip INT_X16Y48 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X16Y48 NW2MID0 -> BYP4 , 
  pip INT_X16Y48 NW2MID0 -> NL2BEG1 , 
  pip INT_X16Y49 ER2MID1 -> IMUX_B27 , 
  pip INT_X16Y49 ER2MID1 -> IMUX_B3 , 
  pip INT_X16Y50 NE2END0 -> IMUX_B1 , 
  pip INT_X16Y50 NL2END1 -> IMUX_B27 , 
  pip INT_X16Y51 ER2MID1 -> IMUX_B27 , 
  pip INT_X16Y51 ER2MID1 -> IMUX_B39 , 
  pip INT_X16Y51 ER2MID1 -> NL2BEG2 , 
  pip INT_X16Y52 NL2MID2 -> IMUX_B17 , 
  pip INT_X16Y52 NL2MID2 -> WL2BEG_S0 , 
  pip INT_X16Y53 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y53 NL2END2 -> FAN7 , 
  pip INT_X16Y53 WL2BEG0 -> IMUX_B42 , 
  pip INT_X16Y54 FAN_BOUNCE_N7 -> IMUX_B36 , 
  pip INT_X16Y55 NW2END_N2 -> IMUX_B24 , 
  pip INT_X16Y57 NW2END0 -> IMUX_B44 , 
  pip INT_X17Y46 WR5MID1 -> WN2BEG1 , 
  pip INT_X17Y46 WR5MID1 -> WS2BEG1 , 
  pip INT_X17Y51 ER2END1 -> NL2BEG2 , 
  pip INT_X17Y53 NL2END2 -> NW2BEG2 , 
  pip INT_X17Y54 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X17Y56 NL2MID0 -> NW2BEG0 , 
  pip INT_X18Y37 WR2END2 -> IMUX_B4 , 
  pip INT_X18Y40 WR2END2 -> IMUX_B22 , 
  pip INT_X18Y40 WR2END2 -> IMUX_B4 , 
  pip INT_X18Y40 WR2END2 -> NR2BEG1 , 
  pip INT_X18Y41 NR2MID1 -> IMUX_B27 , 
  pip INT_X18Y42 NR2END1 -> IMUX_B27 , 
  pip INT_X18Y42 NR2END1 -> NE2BEG1 , 
  pip INT_X18Y43 NE2MID1 -> IMUX_B4 , 
  pip INT_X18Y44 SL2END2 -> IMUX_B10 , 
  pip INT_X18Y45 SL2MID2 -> IMUX_B22 , 
  pip INT_X18Y45 SL2MID2 -> IMUX_B28 , 
  pip INT_X18Y45 SL2MID2 -> IMUX_B40 , 
  pip INT_X18Y47 WL2END0 -> IMUX_B24 , 
  pip INT_X18Y47 WL2END0 -> SL2BEG_N2 , 
  pip INT_X18Y52 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y52 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X18Y52 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X18Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y52 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X18Y52 NW5END0 -> NR5BEG0 , 
  pip INT_X18Y52 NW5END0 -> WL2BEG1 , 
  pip INT_X18Y52 WL2BEG1 -> FAN2 , 
  pip INT_X18Y54 BYP_BOUNCE_S4 -> IMUX_B47 , 
  pip INT_X18Y55 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X18Y55 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y55 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X18Y55 NR5MID0 -> WL2BEG1 , 
  pip INT_X18Y55 WL2BEG1 -> FAN2 , 
  pip INT_X18Y57 NR5END0 -> NW5BEG0 , 
  pip INT_X18Y60 NW5MID0 -> NL2BEG1 , 
  pip INT_X18Y61 NL2MID1 -> IMUX_B21 , 
  pip INT_X19Y36 SE2MID2 -> IMUX_B28 , 
  pip INT_X19Y37 SL2END2 -> SE2BEG2 , 
  pip INT_X19Y40 SW2END0 -> SL2BEG_N2 , 
  pip INT_X19Y40 WR2MID2 -> IMUX_B4 , 
  pip INT_X19Y43 NE2END1 -> IMUX_B45 , 
  pip INT_X19Y43 NE2END1 -> IMUX_B9 , 
  pip INT_X19Y45 SL2MID2 -> IMUX_B4 , 
  pip INT_X19Y47 WL2MID0 -> SL2BEG_N2 , 
  pip INT_X19Y48 NW2END_N2 -> IMUX_B18 , 
  pip INT_X19Y48 NW2END_N2 -> IMUX_B30 , 
  pip INT_X19Y49 WL2MID1 -> IMUX_B26 , 
  pip INT_X19Y50 NW2END0 -> IMUX_B2 , 
  pip INT_X19Y50 NW2END0 -> NR2BEG0 , 
  pip INT_X19Y51 NR2MID0 -> IMUX_B13 , 
  pip INT_X19Y52 NR2END0 -> ER2BEG1 , 
  pip INT_X19Y52 NR2END0 -> IMUX_B43 , 
  pip INT_X20Y35 SR2MID2 -> IMUX_B22 , 
  pip INT_X20Y36 SE2END2 -> SR2BEG2 , 
  pip INT_X20Y38 SR2END0 -> IMUX_B30 , 
  pip INT_X20Y38 SR2END0 -> WR2BEG_N2 , 
  pip INT_X20Y40 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y40 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X20Y40 SW2MID0 -> BYP5 , 
  pip INT_X20Y40 SW2MID0 -> SR2BEG0 , 
  pip INT_X20Y41 SR5END0 -> SW2BEG0 , 
  pip INT_X20Y41 SR5END0 -> WR2BEG_N2 , 
  pip INT_X20Y46 LOGIC_OUTS17 -> NW2BEG2 , 
  pip INT_X20Y46 LOGIC_OUTS17 -> WL2BEG_S0 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> ES2BEG0 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> NE5BEG0 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> NL2BEG1 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> SR5BEG0 , 
  pip INT_X20Y46 LOGIC_OUTS9 -> WR5BEG1 , 
  pip INT_X20Y47 WL2BEG0 -> IMUX_B24 , 
  pip INT_X20Y48 NL2END1 -> IMUX_B27 , 
  pip INT_X20Y48 NL2END1 -> IMUX_B3 , 
  pip INT_X20Y48 NL2END1 -> NE2BEG1 , 
  pip INT_X20Y49 NE5MID0 -> NW2BEG0 , 
  pip INT_X20Y49 NE5MID0 -> NW5BEG0 , 
  pip INT_X20Y49 NE5MID0 -> WL2BEG1 , 
  pip INT_X20Y52 ER2MID1 -> IMUX_B15 , 
  pip INT_X21Y27 LV0 -> EL5BEG2 , 
  pip INT_X21Y39 LV12 -> ES5BEG0 , 
  pip INT_X21Y45 ES2END0 -> EL2BEG0 , 
  pip INT_X21Y45 ES2END0 -> IMUX_B0 , 
  pip INT_X21Y45 ES2END0 -> LV18 , 
  pip INT_X21Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X21Y46 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X21Y46 ES2MID0 -> BYP5 , 
  pip INT_X21Y49 NE2END1 -> IMUX_B3 , 
  pip INT_X23Y45 EL2END0 -> EN2BEG0 , 
  pip INT_X24Y26 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X24Y26 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X24Y26 WR2END1 -> FAN2 , 
  pip INT_X24Y33 SW2MID0 -> IMUX_B1 , 
  pip INT_X24Y34 SE2MID0 -> SW2BEG0 , 
  pip INT_X24Y35 SR2END0 -> IMUX_B30 , 
  pip INT_X24Y35 SR2END0 -> SE2BEG0 , 
  pip INT_X24Y37 ES5END0 -> SR2BEG0 , 
  pip INT_X24Y37 SR2BEG0 -> IMUX_B18 , 
  pip INT_X24Y39 ES5MID0 -> NL2BEG1 , 
  pip INT_X24Y41 NL2END1 -> IMUX_B21 , 
  pip INT_X24Y46 EN2END0 -> IMUX_B25 , 
  pip INT_X26Y22 SR5END2 -> SE5BEG2 , 
  pip INT_X26Y24 SR5MID2 -> SE2BEG2 , 
  pip INT_X26Y26 SR2MID2 -> WR2BEG1 , 
  pip INT_X26Y27 EL5END2 -> EN2BEG2 , 
  pip INT_X26Y27 EL5END2 -> SR2BEG2 , 
  pip INT_X26Y27 EL5END2 -> SR5BEG2 , 
  pip INT_X27Y23 SE2END2 -> IMUX_B5 , 
  pip INT_X27Y28 EN2END2 -> FAN7 , 
  pip INT_X27Y28 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X27Y29 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X28Y14 SR5END2 -> EL2BEG2 , 
  pip INT_X28Y19 SE5END2 -> ES2BEG2 , 
  pip INT_X28Y19 SE5END2 -> SR5BEG2 , 
  pip INT_X29Y14 EL2MID2 -> IMUX_B29 , 
  pip INT_X29Y19 ES2MID2 -> FAN7 , 
  pip INT_X29Y19 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X29Y20 FAN_BOUNCE_N7 -> IMUX_B42 , 
  pip INT_X4Y44 SL2MID2 -> IMUX_B40 , 
  pip INT_X4Y46 WR2END0 -> SL2BEG_N2 , 
  pip INT_X4Y47 WL2END1 -> IMUX_B14 , 
  pip INT_X4Y47 WL2END1 -> IMUX_B38 , 
  pip INT_X4Y55 NW2END0 -> NR2BEG0 , 
  pip INT_X4Y56 NR2MID0 -> IMUX_B1 , 
  pip INT_X5Y54 NW5END0 -> NW2BEG0 , 
  pip INT_X6Y46 WN2MID1 -> WR2BEG0 , 
  pip INT_X6Y47 WN2END1 -> WL2BEG1 , 
  pip INT_X7Y46 WR5END1 -> NR5BEG0 , 
  pip INT_X7Y46 WR5END1 -> WN2BEG1 , 
  pip INT_X7Y51 NR5END0 -> NW5BEG0 , 
  pip INT_X7Y54 NL2BEG1 -> IMUX_B19 , 
  pip INT_X7Y54 NW5MID0 -> ER2BEG1 , 
  pip INT_X7Y54 NW5MID0 -> NL2BEG1 , 
  pip INT_X7Y56 NL2END1 -> NW2BEG1 , 
  pip INT_X7Y57 NW2MID1 -> ER2BEG2 , 
  pip INT_X7Y57 NW2MID1 -> IMUX_B27 , 
  pip INT_X7Y57 NW2MID1 -> IMUX_B3 , 
  pip INT_X8Y54 ER2MID1 -> EN2BEG1 , 
  pip INT_X9Y54 ER2END1 -> IMUX_B3 , 
  pip INT_X9Y55 EN2END1 -> ER2BEG2 , 
  pip INT_X9Y55 EN2END1 -> IMUX_B9 , 
  pip INT_X9Y57 ER2END2 -> IMUX_B29 , 
  ;
net "port_id<4>" , 
  outpin "port_id<4>" D ,
  inpin "N124" A5 ,
  inpin "N22" B5 ,
  inpin "N254" D4 ,
  inpin "N330" D1 ,
  inpin "N331" A1 ,
  inpin "N392" A1 ,
  inpin "N392" C6 ,
  inpin "N410" A2 ,
  inpin "N495" A2 ,
  inpin "N71" D3 ,
  inpin "N72" A3 ,
  inpin "N72" D5 ,
  inpin "N75" D6 ,
  inpin "N77" D4 ,
  inpin "RAM_page_not0001" A6 ,
  inpin "buttons_int_mask_not0001" A4 ,
  inpin "i2c_top/al" A4 ,
  inpin "i2c_update_cr" A2 ,
  inpin "in_port_reg<4>" D6 ,
  inpin "in_port_reg<5>" C6 ,
  inpin "in_port_reg_cmp_eq0004" A3 ,
  inpin "in_port_reg_cmp_eq0033" B4 ,
  inpin "in_port_reg_cmp_eq0055" B3 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C4 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C4 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C4 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" A2 ,
  inpin "led_switch_mask_not0001" A4 ,
  inpin "leds_0_not0001" A5 ,
  inpin "port_id<4>" A1 ,
  inpin "port_id<4>" C6 ,
  inpin "port_id<5>" A2 ,
  inpin "processor/RAM_address_to_mem<4>" A3 ,
  inpin "processor/RAM_address_to_mem<4>" D5 ,
  inpin "processor/RAM_page_to_mem<2>" C5 ,
  inpin "processor/RAM_wr_enable_from_proc" A2 ,
  inpin "processor/processor/arith_result<6>" B1 ,
  inpin "processor/processor/logical_result<5>" C4 ,
  inpin "processor/processor/logical_result<7>" C4 ,
  inpin "processor/processor/memory_write" A2 ,
  inpin "processor/stack_ptr<3>" B2 ,
  inpin "processor/stack_ptr<3>" C4 ,
  inpin "processor/stack_ptr<3>" D4 ,
  inpin "processor/stack_ptr<7>" A3 ,
  inpin "processor/stack_ptr<7>" B3 ,
  inpin "processor/stack_write_strobe_inv" A2 ,
  inpin "ps2_int_edge_not0001" A3 ,
  inpin "ps2_int_edge_not0001" C5 ,
  inpin "ps2_int_mask_not0001" A2 ,
  inpin "ps2_int_mask_not0001" C4 ,
  inpin "timers_int_mask_not0001" A2 ,
  inpin "timers_int_status<4>" A6 ,
  inpin "timers_update_register<0>" A6 ,
  inpin "timers_update_register<0>" D1 ,
  inpin "write_strobe" B2 ,
  pip CLBLL_X14Y23 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y46 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X14Y47 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X14Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X14Y47 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y44 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y45 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y49 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X16Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y50 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y50 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X16Y50 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y51 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y51 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y51 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y53 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y54 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X19Y36 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y43 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X19Y44 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X19Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y49 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X19Y50 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y50 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X19Y51 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y51 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y51 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y52 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X4Y44 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y45 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X4Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X4Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X4Y48 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y45 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y46 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X13Y54 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y45 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X15Y45 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y46 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y47 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X15Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y49 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y50 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y51 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y51 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y54 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y54 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y55 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X18Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X18Y54 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y56 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y56 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y46 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X20Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y48 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X20Y49 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "port_id<4>" D -> DMUX
  pip CLBLM_X20Y49 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X20Y49 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X20Y49 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y49 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y51 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X20Y51 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X20Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X20Y52 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y52 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X3Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y46 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y53 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y53 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X13Y43 WN5END2 -> NR2BEG1 , 
  pip INT_X13Y43 WN5END2 -> WL5BEG2 , 
  pip INT_X13Y45 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y45 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X13Y45 NR2END1 -> ER2BEG2 , 
  pip INT_X13Y45 NR2END1 -> FAN4 , 
  pip INT_X13Y45 NR2END1 -> IMUX_B15 , 
  pip INT_X13Y45 NR2END1 -> NE2BEG1 , 
  pip INT_X13Y45 NR2END1 -> NW2BEG1 , 
  pip INT_X13Y46 NE2MID1 -> IMUX_B34 , 
  pip INT_X13Y46 NW2MID1 -> IMUX_B15 , 
  pip INT_X13Y54 WL2END0 -> IMUX_B18 , 
  pip INT_X13Y54 WL2END0 -> IMUX_B24 , 
  pip INT_X14Y23 WR2END2 -> IMUX_B28 , 
  pip INT_X14Y46 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X14Y46 NE2END1 -> CTRL3 , 
  pip INT_X14Y46 NE2END1 -> IMUX_B33 , 
  pip INT_X14Y47 CTRL_BOUNCE_N3 -> IMUX_B13 , 
  pip INT_X14Y47 CTRL_BOUNCE_N3 -> IMUX_B19 , 
  pip INT_X14Y47 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  pip INT_X15Y45 ER2END2 -> ES2BEG2 , 
  pip INT_X15Y45 ER2END2 -> FAN7 , 
  pip INT_X15Y45 ER2END2 -> IMUX_B23 , 
  pip INT_X15Y45 ER2END2 -> IMUX_B35 , 
  pip INT_X15Y45 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X15Y46 FAN_BOUNCE_N7 -> IMUX_B31 , 
  pip INT_X15Y46 FAN_BOUNCE_N7 -> IMUX_B37 , 
  pip INT_X15Y47 SL2END1 -> IMUX_B44 , 
  pip INT_X15Y48 SL2MID1 -> SE2BEG1 , 
  pip INT_X15Y49 SW2END2 -> IMUX_B28 , 
  pip INT_X15Y49 SW2END2 -> IMUX_B46 , 
  pip INT_X15Y49 SW2END2 -> SL2BEG1 , 
  pip INT_X15Y50 SL2END2 -> IMUX_B28 , 
  pip INT_X15Y51 SL2MID2 -> EL2BEG2 , 
  pip INT_X15Y51 SL2MID2 -> IMUX_B28 , 
  pip INT_X15Y51 SL2MID2 -> IMUX_B4 , 
  pip INT_X15Y53 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X15Y53 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X15Y54 WL2BEG0 -> IMUX_B0 , 
  pip INT_X15Y54 WL2BEG0 -> IMUX_B24 , 
  pip INT_X15Y55 NW2END_N2 -> IMUX_B42 , 
  pip INT_X16Y24 SR5END0 -> WR2BEG_N2 , 
  pip INT_X16Y29 LV12 -> SR5BEG0 , 
  pip INT_X16Y35 LV0 =- LV18 , 
  pip INT_X16Y41 LV6 -> WN5BEG2 , 
  pip INT_X16Y44 ES2END2 -> IMUX_B40 , 
  pip INT_X16Y45 ES2MID2 -> IMUX_B47 , 
  pip INT_X16Y47 SE2END1 -> IMUX_B21 , 
  pip INT_X16Y47 SE2END1 -> IMUX_B27 , 
  pip INT_X16Y49 SW2MID2 -> IMUX_B11 , 
  pip INT_X16Y49 SW2MID2 -> IMUX_B29 , 
  pip INT_X16Y50 EL2BEG2 -> IMUX_B35 , 
  pip INT_X16Y50 EL2BEG2 -> IMUX_B5 , 
  pip INT_X16Y50 SL2END2 -> EL2BEG2 , 
  pip INT_X16Y50 SL2END2 -> IMUX_B40 , 
  pip INT_X16Y50 SL2END2 -> IMUX_B46 , 
  pip INT_X16Y50 SL2END2 -> SW2BEG2 , 
  pip INT_X16Y51 EL2MID2 -> IMUX_B23 , 
  pip INT_X16Y51 EL2MID2 -> IMUX_B29 , 
  pip INT_X16Y51 SL2MID2 -> IMUX_B16 , 
  pip INT_X16Y53 WL2END0 -> LV18 , 
  pip INT_X16Y53 WL2END0 -> SL2BEG_N2 , 
  pip INT_X16Y53 WL2END0 -> WN2BEG0 , 
  pip INT_X16Y53 WN2END_S0 -> IMUX_B47 , 
  pip INT_X16Y53 WN2END_S0 -> NW2BEG2 , 
  pip INT_X16Y54 NW2MID2 -> IMUX_B35 , 
  pip INT_X17Y53 WL2MID0 -> WN2BEG0 , 
  pip INT_X18Y36 SL5END2 -> EL2BEG2 , 
  pip INT_X18Y41 LV6 -> SL5BEG2 , 
  pip INT_X18Y46 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y46 SW5END2 -> WR2BEG1 , 
  pip INT_X18Y46 WR2BEG1 -> BYP7 , 
  pip INT_X18Y46 WR2BEG1 -> IMUX_B34 , 
  pip INT_X18Y47 BYP_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X18Y47 NR2BEG2 -> IMUX_B29 , 
  pip INT_X18Y48 WR2MID0 -> NR2BEG_N2 , 
  pip INT_X18Y52 FAN_BOUNCE_S0 -> IMUX_B11 , 
  pip INT_X18Y52 FAN_BOUNCE_S0 -> IMUX_B5 , 
  pip INT_X18Y52 NW5END2 -> NW2BEG2 , 
  pip INT_X18Y52 NW5END2 -> WL2BEG_S0 , 
  pip INT_X18Y53 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y53 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X18Y53 WL2BEG0 -> FAN0 , 
  pip INT_X18Y53 WL2BEG0 -> LV18 , 
  pip INT_X18Y54 BYP_BOUNCE_S0 -> IMUX_B27 , 
  pip INT_X18Y55 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X18Y55 NL2MID0 -> BYP0 , 
  pip INT_X18Y56 NL2END0 -> IMUX_B1 , 
  pip INT_X18Y56 NL2END0 -> IMUX_B25 , 
  pip INT_X19Y36 EL2MID2 -> IMUX_B17 , 
  pip INT_X19Y43 SW2END2 -> IMUX_B4 , 
  pip INT_X19Y44 WR2MID1 -> IMUX_B26 , 
  pip INT_X19Y45 WR2MID1 -> IMUX_B38 , 
  pip INT_X19Y48 SL2MID1 -> WR2BEG0 , 
  pip INT_X19Y49 WN2MID2 -> IMUX_B28 , 
  pip INT_X19Y49 WN2MID2 -> IMUX_B46 , 
  pip INT_X19Y49 WN2MID2 -> SL2BEG1 , 
  pip INT_X19Y50 NW2END1 -> IMUX_B22 , 
  pip INT_X19Y50 WN2END2 -> IMUX_B39 , 
  pip INT_X19Y51 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X19Y51 NW2END1 -> BYP7 , 
  pip INT_X19Y51 NW2END1 -> IMUX_B16 , 
  pip INT_X19Y51 NW2END1 -> IMUX_B22 , 
  pip INT_X19Y51 NW2END1 -> IMUX_B34 , 
  pip INT_X19Y52 BYP_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X20Y44 SR2END2 -> SW2BEG2 , 
  pip INT_X20Y44 SR2END2 -> WR2BEG1 , 
  pip INT_X20Y45 SR2MID2 -> WR2BEG1 , 
  pip INT_X20Y46 SR2BEG2 -> IMUX_B10 , 
  pip INT_X20Y46 SR2BEG2 -> IMUX_B34 , 
  pip INT_X20Y46 SW5MID2 -> SR2BEG2 , 
  pip INT_X20Y48 SE2MID2 -> IMUX_B4 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> IMUX_B5 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> NW5BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> SE2BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> SW5BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS11 -> WN2BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS19 -> NW2BEG1 , 
  pip INT_X20Y50 NR2MID1 -> NW2BEG1 , 
  pip INT_X20Y51 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y51 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X20Y51 NR2END1 -> FAN5 , 
  pip INT_X20Y51 NR2END1 -> IMUX_B3 , 
  pip INT_X20Y51 NR2END1 -> IMUX_B9 , 
  pip INT_X20Y51 NR2END1 -> NE2BEG1 , 
  pip INT_X20Y52 NE2MID1 -> IMUX_B10 , 
  pip INT_X20Y52 NE2MID1 -> IMUX_B16 , 
  pip INT_X20Y52 NE2MID1 -> IMUX_B22 , 
  pip INT_X20Y52 NE2MID1 -> IMUX_B4 , 
  pip INT_X20Y52 NL2BEG_S0 -> IMUX_B35 , 
  pip INT_X20Y52 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X3Y45 WL2END2 -> IMUX_B16 , 
  pip INT_X3Y45 WL2END2 -> IMUX_B22 , 
  pip INT_X3Y45 WL2END2 -> IMUX_B34 , 
  pip INT_X3Y45 WL2END2 -> NR2BEG1 , 
  pip INT_X3Y46 NR2MID1 -> IMUX_B15 , 
  pip INT_X3Y46 NR2MID1 -> IMUX_B27 , 
  pip INT_X4Y44 SL2MID1 -> IMUX_B2 , 
  pip INT_X4Y45 WL2MID2 -> IMUX_B4 , 
  pip INT_X4Y45 WL2MID2 -> NR2BEG1 , 
  pip INT_X4Y45 WL2MID2 -> SL2BEG1 , 
  pip INT_X4Y47 NR2END1 -> IMUX_B21 , 
  pip INT_X4Y47 NR2END1 -> IMUX_B27 , 
  pip INT_X4Y47 NR2END1 -> NW2BEG1 , 
  pip INT_X4Y48 NW2MID1 -> IMUX_B9 , 
  pip INT_X5Y45 WN5END2 -> WL2BEG2 , 
  pip INT_X8Y43 WL5END2 -> WN5BEG2 , 
  ;
net "port_id<5>" , 
  outpin "port_id<5>" B ,
  inpin "N124" A6 ,
  inpin "N22" B4 ,
  inpin "N254" D5 ,
  inpin "N410" A6 ,
  inpin "N495" A4 ,
  inpin "N71" A5 ,
  inpin "N71" D4 ,
  inpin "N72" D3 ,
  inpin "N75" D1 ,
  inpin "N77" D6 ,
  inpin "RAM_page_not0001" A2 ,
  inpin "buttons_int_mask_not0001" A3 ,
  inpin "i2c_top/al" A2 ,
  inpin "in_port_reg<4>" D2 ,
  inpin "in_port_reg_cmp_eq0004" A2 ,
  inpin "in_port_reg_cmp_eq0033" B1 ,
  inpin "in_port_reg_cmp_eq0055" B2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D6 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C1 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C1 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B4 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B1 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B5 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C3 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C1 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" B2 ,
  inpin "led_switch_mask_not0001" A3 ,
  inpin "leds_0_not0001" A3 ,
  inpin "port_id<4>" A3 ,
  inpin "port_id<5>" A3 ,
  inpin "processor/RAM_address_to_mem<4>" A4 ,
  inpin "processor/RAM_page_to_mem<0>" B4 ,
  inpin "processor/RAM_page_to_mem<2>" C4 ,
  inpin "processor/RAM_wr_enable_to_mem" A3 ,
  inpin "processor/processor/arith_result<6>" C3 ,
  inpin "processor/processor/logical_result<5>" D3 ,
  inpin "processor/processor/logical_result<7>" C5 ,
  inpin "processor/stack_ptr<3>" B5 ,
  inpin "processor/stack_ptr<3>" C3 ,
  inpin "processor/stack_ptr<3>" D3 ,
  inpin "processor/stack_ptr<7>" A2 ,
  inpin "processor/stack_ptr<7>" B2 ,
  inpin "processor/stack_ptr<7>" C5 ,
  inpin "processor/stack_write_strobe_inv" A3 ,
  inpin "ps2_int_edge_not0001" A2 ,
  inpin "ps2_int_edge_not0001" C4 ,
  inpin "ps2_int_mask_not0001" A3 ,
  inpin "ps2_int_mask_not0001" C5 ,
  inpin "write_strobe" B1 ,
  pip CLBLL_X14Y23 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X14Y46 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X14Y47 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X14Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X14Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y44 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X16Y45 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X16Y47 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y49 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X16Y50 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X16Y50 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y53 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y36 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y43 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X19Y44 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y45 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X19Y49 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "port_id<5>" B -> BMUX
  pip CLBLL_X19Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X19Y49 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X19Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y50 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X19Y50 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X19Y51 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y51 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y51 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X4Y44 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y45 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X4Y47 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X4Y48 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X4Y48 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X4Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X13Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y45 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y46 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y47 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y47 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y49 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y51 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y54 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X18Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y47 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X18Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y54 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y56 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y56 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y46 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y52 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y52 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X3Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X3Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X3Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X3Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X3Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y46 SITE_IMUX_B33 -> M_C5 , 
  pip INT_BUFS_L_X17Y24 INT_BUFS_WR5A_B2 -> INT_BUFS_WR5A2 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WS5B_B1 -> INT_BUFS_WS5B1 , 
  pip INT_BUFS_R_X18Y24 INT_BUFS_WR5A2 -> INT_BUFS_WR5A_B2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WS5B1 -> INT_BUFS_WS5B_B1 , 
  pip INT_X13Y45 WR2BEG0 -> IMUX_B14 , 
  pip INT_X13Y45 WR2BEG0 -> IMUX_B32 , 
  pip INT_X13Y45 WS5END1 -> WR2BEG0 , 
  pip INT_X13Y45 WS5END1 -> WR5BEG1 , 
  pip INT_X13Y46 WS2END0 -> IMUX_B12 , 
  pip INT_X13Y46 WS2END0 -> IMUX_B30 , 
  pip INT_X14Y23 WS2END2 -> IMUX_B16 , 
  pip INT_X14Y46 NR2BEG2 -> IMUX_B35 , 
  pip INT_X14Y47 NR2MID2 -> ER2BEG_S0 , 
  pip INT_X14Y47 NR2MID2 -> IMUX_B17 , 
  pip INT_X14Y47 WR2END0 -> IMUX_B18 , 
  pip INT_X14Y47 WR2END0 -> IMUX_B24 , 
  pip INT_X14Y47 WR2END0 -> NR2BEG_N2 , 
  pip INT_X14Y47 WR2END0 -> WS2BEG0 , 
  pip INT_X14Y49 WL2END1 -> NR2BEG0 , 
  pip INT_X14Y50 NR2MID0 -> ER2BEG1 , 
  pip INT_X15Y24 WR5MID2 -> WS2BEG2 , 
  pip INT_X15Y44 SL2END2 -> EL2BEG2 , 
  pip INT_X15Y45 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y45 FAN_BOUNCE1 -> IMUX_B21 , 
  pip INT_X15Y45 SW2END0 -> FAN1 , 
  pip INT_X15Y45 SW2END0 -> IMUX_B30 , 
  pip INT_X15Y46 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y46 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X15Y46 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X15Y46 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X15Y46 FAN_BOUNCE_S0 -> BYP7 , 
  pip INT_X15Y46 FAN_BOUNCE_S0 -> IMUX_B41 , 
  pip INT_X15Y47 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X15Y47 BYP_BOUNCE_S0 -> IMUX_B46 , 
  pip INT_X15Y47 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X15Y47 WR2MID0 -> FAN0 , 
  pip INT_X15Y47 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X15Y48 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X15Y48 ER2MID0 -> BYP0 , 
  pip INT_X15Y49 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X15Y49 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X15Y49 WN2MID1 -> CTRL1 , 
  pip INT_X15Y50 WN2END1 -> NW2BEG0 , 
  pip INT_X15Y51 NW2MID0 -> IMUX_B1 , 
  pip INT_X15Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y54 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X15Y54 WL2MID1 -> FAN3 , 
  pip INT_X16Y44 EL2MID2 -> IMUX_B41 , 
  pip INT_X16Y45 SL2END0 -> IMUX_B42 , 
  pip INT_X16Y46 SL2MID0 -> SW2BEG0 , 
  pip INT_X16Y47 WR2BEG0 -> IMUX_B20 , 
  pip INT_X16Y47 WS5END1 -> SL2BEG0 , 
  pip INT_X16Y47 WS5END1 -> WR2BEG0 , 
  pip INT_X16Y47 WS5END1 -> WS5BEG1 , 
  pip INT_X16Y49 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y49 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y49 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X16Y49 FAN_BOUNCE3 -> IMUX_B9 , 
  pip INT_X16Y49 GFAN1 -> FAN7 , 
  pip INT_X16Y49 WL2BEG1 -> FAN3 , 
  pip INT_X16Y49 WS5MID1 -> NR5BEG0 , 
  pip INT_X16Y49 WS5MID1 -> WL2BEG1 , 
  pip INT_X16Y49 WS5MID1 -> WN2BEG1 , 
  pip INT_X16Y50 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X16Y50 ER2END1 -> CTRL3 , 
  pip INT_X16Y50 ER2END1 -> IMUX_B45 , 
  pip INT_X16Y50 FAN_BOUNCE_N7 -> IMUX_B0 , 
  pip INT_X16Y50 FAN_BOUNCE_N7 -> IMUX_B30 , 
  pip INT_X16Y50 FAN_BOUNCE_N7 -> IMUX_B36 , 
  pip INT_X16Y51 CTRL_BOUNCE_N3 -> IMUX_B13 , 
  pip INT_X16Y51 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  pip INT_X16Y51 CTRL_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X16Y52 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X16Y52 NR5MID0 -> NW2BEG0 , 
  pip INT_X16Y52 NR5MID0 -> WL2BEG1 , 
  pip INT_X16Y52 WL2BEG1 -> CTRL0 , 
  pip INT_X16Y53 NW2MID0 -> IMUX_B43 , 
  pip INT_X16Y54 NR5END0 -> WL2BEG1 , 
  pip INT_X18Y24 LV6 -> WR5BEG2 , 
  pip INT_X18Y36 SL2BEG_N2 -> LV18 , 
  pip INT_X18Y36 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X18Y46 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y46 SW2MID2 -> FAN7 , 
  pip INT_X18Y46 WR2MID0 -> IMUX_B30 , 
  pip INT_X18Y47 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X18Y47 WS2END2 -> IMUX_B28 , 
  pip INT_X18Y47 WS2END2 -> SW2BEG2 , 
  pip INT_X18Y54 WL2MID2 -> IMUX_B28 , 
  pip INT_X18Y54 WL2MID2 -> NR2BEG1 , 
  pip INT_X18Y56 NR2END1 -> IMUX_B27 , 
  pip INT_X18Y56 NR2END1 -> IMUX_B3 , 
  pip INT_X19Y36 SR5END1 -> WR2BEG0 , 
  pip INT_X19Y36 WR2BEG0 -> IMUX_B32 , 
  pip INT_X19Y41 SW5MID1 -> SR5BEG1 , 
  pip INT_X19Y43 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y43 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X19Y43 SE2MID1 -> FAN2 , 
  pip INT_X19Y44 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X19Y44 EL2BEG1 -> CTRL3 , 
  pip INT_X19Y44 EL2BEG1 -> IMUX_B27 , 
  pip INT_X19Y44 SR5END1 -> EL2BEG1 , 
  pip INT_X19Y44 SR5END1 -> SE2BEG1 , 
  pip INT_X19Y44 SR5END1 -> SW5BEG1 , 
  pip INT_X19Y45 CTRL_BOUNCE_N3 -> IMUX_B37 , 
  pip INT_X19Y46 SR5MID1 -> WR2BEG0 , 
  pip INT_X19Y48 SE2MID2 -> WS2BEG2 , 
  pip INT_X19Y49 ER2BEG2 -> IMUX_B27 , 
  pip INT_X19Y49 ER2BEG2 -> IMUX_B45 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> ER2BEG2 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> ES2BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> NE2BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> NL5BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> SR5BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS13 -> WS5BEG1 , 
  pip INT_X19Y49 LOGIC_OUTS21 -> SE2BEG2 , 
  pip INT_X19Y50 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X19Y50 BYP_BOUNCE2 -> IMUX_B18 , 
  pip INT_X19Y50 NE2MID1 -> BYP2 , 
  pip INT_X19Y50 NE2MID1 -> IMUX_B40 , 
  pip INT_X19Y50 NE2MID1 -> NR2BEG1 , 
  pip INT_X19Y51 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y51 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X19Y51 NR2MID1 -> FAN5 , 
  pip INT_X19Y51 NR2MID1 -> IMUX_B15 , 
  pip INT_X19Y51 NR2MID1 -> IMUX_B33 , 
  pip INT_X19Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y52 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X19Y52 NR2END1 -> FAN5 , 
  pip INT_X19Y54 NL5END1 -> WL2BEG2 , 
  pip INT_X20Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y46 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X20Y46 SR2END1 -> FAN3 , 
  pip INT_X20Y46 SR2END1 -> IMUX_B44 , 
  pip INT_X20Y48 ES2END1 -> SR2BEG1 , 
  pip INT_X20Y49 ES2MID1 -> IMUX_B3 , 
  pip INT_X20Y50 NE2END1 -> NE2BEG1 , 
  pip INT_X20Y51 NE2MID1 -> IMUX_B10 , 
  pip INT_X20Y51 NE2MID1 -> IMUX_B22 , 
  pip INT_X20Y51 NE2MID1 -> IMUX_B4 , 
  pip INT_X20Y51 NE2MID1 -> NR2BEG1 , 
  pip INT_X20Y52 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X20Y52 CTRL_BOUNCE2 -> IMUX_B12 , 
  pip INT_X20Y52 NR2MID1 -> CTRL2 , 
  pip INT_X20Y52 NR2MID1 -> IMUX_B21 , 
  pip INT_X20Y52 NR2MID1 -> IMUX_B3 , 
  pip INT_X20Y52 NR2MID1 -> IMUX_B33 , 
  pip INT_X20Y52 NR2MID1 -> IMUX_B9 , 
  pip INT_X3Y45 WL2END1 -> IMUX_B14 , 
  pip INT_X3Y45 WL2END1 -> IMUX_B20 , 
  pip INT_X3Y45 WL2END1 -> IMUX_B32 , 
  pip INT_X3Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X3Y46 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X3Y46 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X3Y46 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X3Y46 WL2MID1 -> FAN3 , 
  pip INT_X4Y44 SL2MID0 -> IMUX_B0 , 
  pip INT_X4Y45 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X4Y45 FAN_BOUNCE3 -> IMUX_B3 , 
  pip INT_X4Y45 WL2MID1 -> FAN3 , 
  pip INT_X4Y45 WL2MID1 -> NR2BEG0 , 
  pip INT_X4Y45 WL2MID1 -> SL2BEG0 , 
  pip INT_X4Y46 NR2MID0 -> WL2BEG1 , 
  pip INT_X4Y47 NR2END0 -> IMUX_B25 , 
  pip INT_X4Y47 NR2END0 -> NW2BEG0 , 
  pip INT_X4Y48 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X4Y48 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X4Y48 NW2MID0 -> BYP5 , 
  pip INT_X4Y48 NW2MID0 -> IMUX_B13 , 
  pip INT_X4Y48 NW2MID0 -> NL2BEG1 , 
  pip INT_X4Y49 NL2MID1 -> IMUX_B27 , 
  pip INT_X5Y45 WS5MID1 -> WL2BEG1 , 
  pip INT_X8Y45 WR5END1 -> WS5BEG1 , 
  ;
net "port_id<6>" , 
  outpin "port_id<4>" B ,
  inpin "N124" A2 ,
  inpin "N126" A1 ,
  inpin "N22" A1 ,
  inpin "N254" D3 ,
  inpin "N262" C3 ,
  inpin "N280" A6 ,
  inpin "N286" A3 ,
  inpin "N286" C5 ,
  inpin "N286" D5 ,
  inpin "N290" D4 ,
  inpin "N395" D4 ,
  inpin "N397" D1 ,
  inpin "N410" A3 ,
  inpin "N427" A2 ,
  inpin "N430" A5 ,
  inpin "N430" C3 ,
  inpin "N495" A5 ,
  inpin "N502" A4 ,
  inpin "N71" A3 ,
  inpin "N71" B3 ,
  inpin "N71" D1 ,
  inpin "N72" D2 ,
  inpin "N75" D2 ,
  inpin "N77" D3 ,
  inpin "RAM_page_not0001" A5 ,
  inpin "buttons_int_mask_not0001" A2 ,
  inpin "ext_int_mask<7>" B2 ,
  inpin "ext_int_mask<7>" D4 ,
  inpin "ext_int_slope<3>" D2 ,
  inpin "gpio_A_out<7>" D2 ,
  inpin "gpio_B_dir_not0001" D3 ,
  inpin "gpio_B_out_not0001" A6 ,
  inpin "gpio_C_dir_not0001" C2 ,
  inpin "gpio_C_out_not0001" A4 ,
  inpin "gpio_D_dir<3>" A1 ,
  inpin "gpio_D_dir<7>" D6 ,
  inpin "i2c_prer<15>" D6 ,
  inpin "i2c_top/al" A5 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D5 ,
  inpin "i2c_top/rxack" D6 ,
  inpin "in_port_reg<4>" D4 ,
  inpin "in_port_reg_cmp_eq0004" A5 ,
  inpin "in_port_reg_cmp_eq0012" B6 ,
  inpin "in_port_reg_cmp_eq0014" C2 ,
  inpin "in_port_reg_cmp_eq0033" B3 ,
  inpin "in_port_reg_cmp_eq0055" B1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" D5 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" A2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C3 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" D3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D6 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" A5 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" B2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C1 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D1 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" B2 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B3 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" B4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D6 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C2 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A6 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A2 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B3 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" A6 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" B6 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" C1 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" D1 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" A1 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" B1 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" A5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" B5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" C3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" D3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" A5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" B5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" C3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" D3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A5 ,
  inpin "inst_wbm_picoblaze/wbm_we_o" A6 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A1 ,
  inpin "led_pwm_mask<1>" C4 ,
  inpin "led_pwm_mask<1>" D4 ,
  inpin "led_switch_mask_not0001" A2 ,
  inpin "leds_0_not0001" A2 ,
  inpin "leds_1<7>" A4 ,
  inpin "port_id<4>" A5 ,
  inpin "port_id<5>" A4 ,
  inpin "port_id<7>" A4 ,
  inpin "processor/RAM_page_to_mem<2>" A5 ,
  inpin "processor/RAM_page_to_mem<2>" C3 ,
  inpin "processor/RAM_wr_enable_to_mem" A6 ,
  inpin "processor/processor/arith_result<6>" D4 ,
  inpin "processor/processor/input_group<0>" B3 ,
  inpin "processor/processor/input_group<4>" C3 ,
  inpin "processor/processor/input_group<5>" B5 ,
  inpin "processor/processor/input_group<5>" D3 ,
  inpin "processor/processor/input_group<6>" B5 ,
  inpin "processor/processor/logical_result<7>" A6 ,
  inpin "processor/processor/logical_result<7>" C1 ,
  inpin "processor/processor/shift_result<7>" B5 ,
  inpin "processor/stack_ptr<7>" C1 ,
  inpin "processor/stack_read_address<4>" A5 ,
  inpin "processor/stack_write_strobe_inv" A1 ,
  inpin "ps2_int_edge_not0001" A5 ,
  inpin "ps2_int_edge_not0001" C3 ,
  inpin "ps2_int_mask_not0001" A5 ,
  inpin "ps2_int_mask_not0001" C3 ,
  inpin "uart0_int_mask<3>" A1 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A3 ,
  inpin "uart1_status_port<6>" A3 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C4 ,
  inpin "write_strobe" A5 ,
  inpin "write_strobe" B4 ,
  pip CLBLL_X14Y12 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X14Y16 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y16 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y16 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X14Y16 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X14Y16 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X14Y23 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X14Y23 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X14Y23 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X14Y46 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X14Y46 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X14Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X14Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X14Y48 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X14Y48 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y28 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y29 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X16Y29 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y33 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y37 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y39 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X16Y40 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y42 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y43 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y44 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y44 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y45 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X16Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y49 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X16Y49 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X16Y50 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y50 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X16Y50 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y50 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X16Y51 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y51 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y52 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y53 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X19Y36 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y41 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y43 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X19Y44 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y46 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X19Y48 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y48 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y49 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X19Y50 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y50 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X19Y51 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y51 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y51 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y52 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X4Y44 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X4Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X4Y46 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y48 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y48 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X4Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X13Y12 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y45 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X13Y46 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y46 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y43 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y46 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y46 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y48 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y49 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X15Y51 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y54 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X18Y42 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y44 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y45 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y45 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y46 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y46 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y47 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y54 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y56 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y56 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X20Y35 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y38 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y39 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X20Y39 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X20Y40 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X20Y41 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X20Y44 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y49 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X20Y49 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X20Y51 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y51 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X20Y51 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X20Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X20Y52 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y52 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y52 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X20Y53 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y26 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y33 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X24Y35 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X24Y37 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y23 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X27Y29 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X29Y14 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X29Y20 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X3Y46 SITE_IMUX_B30 -> M_C1 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WS5MID_B1 -> INT_BUFS_WS5MID1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WS5MID1 -> INT_BUFS_WS5MID_B1 , 
  pip INT_X12Y13 EL5MID1 -> ES2BEG1 , 
  pip INT_X12Y13 EL5MID1 -> NL5BEG1 , 
  pip INT_X12Y18 NL5END1 -> NE5BEG1 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B14 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B2 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B20 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B26 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B32 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B38 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B44 , 
  pip INT_X13Y12 ES2END1 -> IMUX_B8 , 
  pip INT_X13Y45 WS2MID1 -> IMUX_B13 , 
  pip INT_X13Y45 WS2MID1 -> NW2BEG0 , 
  pip INT_X13Y46 NW2MID0 -> ER2BEG1 , 
  pip INT_X13Y46 NW2MID0 -> IMUX_B13 , 
  pip INT_X13Y46 NW2MID0 -> IMUX_B31 , 
  pip INT_X13Y46 NW2MID0 -> IMUX_B7 , 
  pip INT_X14Y12 SR2MID1 -> IMUX_B2 , 
  pip INT_X14Y13 EL5END1 -> NL2BEG2 , 
  pip INT_X14Y13 EL5END1 -> SR2BEG1 , 
  pip INT_X14Y15 NL2END2 -> WL2BEG_S0 , 
  pip INT_X14Y16 WL2BEG0 -> IMUX_B0 , 
  pip INT_X14Y16 WL2BEG0 -> IMUX_B12 , 
  pip INT_X14Y16 WL2BEG0 -> IMUX_B18 , 
  pip INT_X14Y16 WL2BEG0 -> IMUX_B24 , 
  pip INT_X14Y16 WL2BEG0 -> IMUX_B30 , 
  pip INT_X14Y21 NE5END1 -> NL2BEG2 , 
  pip INT_X14Y23 NL2END2 -> IMUX_B17 , 
  pip INT_X14Y23 NL2END2 -> IMUX_B29 , 
  pip INT_X14Y23 NL2END2 -> IMUX_B5 , 
  pip INT_X14Y43 SL2END0 -> EL2BEG0 , 
  pip INT_X14Y44 SL2MID0 -> EL2BEG0 , 
  pip INT_X14Y45 WS5END1 -> SL2BEG0 , 
  pip INT_X14Y45 WS5END1 -> WR5BEG1 , 
  pip INT_X14Y45 WS5END1 -> WS2BEG1 , 
  pip INT_X14Y46 ER2MID1 -> FAN4 , 
  pip INT_X14Y46 ER2MID1 -> IMUX_B27 , 
  pip INT_X14Y46 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X14Y46 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X14Y47 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X14Y47 CTRL_BOUNCE1 -> IMUX_B23 , 
  pip INT_X14Y47 WL2BEG1 -> CTRL1 , 
  pip INT_X14Y47 WL2BEG1 -> IMUX_B14 , 
  pip INT_X14Y47 WS5MID1 -> NW2BEG0 , 
  pip INT_X14Y47 WS5MID1 -> WL2BEG1 , 
  pip INT_X14Y48 NW2MID0 -> EN2BEG0 , 
  pip INT_X14Y48 NW2MID0 -> IMUX_B1 , 
  pip INT_X14Y48 NW2MID0 -> IMUX_B13 , 
  pip INT_X15Y28 SR5MID1 -> EL2BEG1 , 
  pip INT_X15Y31 LH6 -> NW5BEG1 , 
  pip INT_X15Y31 LH6 -> SR5BEG1 , 
  pip INT_X15Y34 NW5MID1 -> ER2BEG2 , 
  pip INT_X15Y34 NW5MID1 -> NL5BEG1 , 
  pip INT_X15Y37 NL5MID1 -> ER2BEG2 , 
  pip INT_X15Y39 NL5END1 -> ER2BEG2 , 
  pip INT_X15Y39 NL5END1 -> NE2BEG1 , 
  pip INT_X15Y43 BYP_BOUNCE_S0 -> IMUX_B4 , 
  pip INT_X15Y44 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X15Y44 EL2MID0 -> BYP0 , 
  pip INT_X15Y44 EL2MID0 -> EN2BEG0 , 
  pip INT_X15Y46 ER2END1 -> IMUX_B33 , 
  pip INT_X15Y46 ER2END1 -> IMUX_B39 , 
  pip INT_X15Y47 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y47 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X15Y47 FAN_BOUNCE1 -> IMUX_B39 , 
  pip INT_X15Y47 SL2END0 -> FAN1 , 
  pip INT_X15Y47 SL2END0 -> IMUX_B42 , 
  pip INT_X15Y48 EN2MID0 -> IMUX_B36 , 
  pip INT_X15Y49 WL2END1 -> IMUX_B44 , 
  pip INT_X15Y49 WL2END1 -> SL2BEG0 , 
  pip INT_X15Y51 WL2END1 -> IMUX_B2 , 
  pip INT_X15Y54 WL2END1 -> IMUX_B2 , 
  pip INT_X16Y28 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X16Y28 EL2MID1 -> FAN5 , 
  pip INT_X16Y28 EL2MID1 -> IMUX_B15 , 
  pip INT_X16Y28 EL2MID1 -> NL2BEG2 , 
  pip INT_X16Y28 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y28 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X16Y29 BYP_BOUNCE_N3 -> IMUX_B0 , 
  pip INT_X16Y29 NL2MID2 -> IMUX_B29 , 
  pip INT_X16Y33 SR2MID2 -> IMUX_B28 , 
  pip INT_X16Y34 ER2MID2 -> SR2BEG2 , 
  pip INT_X16Y37 ER2MID2 -> IMUX_B47 , 
  pip INT_X16Y39 ER2MID2 -> IMUX_B23 , 
  pip INT_X16Y40 NE2END1 -> IMUX_B3 , 
  pip INT_X16Y40 NE2END1 -> NL2BEG2 , 
  pip INT_X16Y42 NL2END2 -> IMUX_B5 , 
  pip INT_X16Y43 EL2END0 -> IMUX_B1 , 
  pip INT_X16Y44 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X16Y44 BYP_BOUNCE1 -> IMUX_B2 , 
  pip INT_X16Y44 EL2END0 -> BYP1 , 
  pip INT_X16Y44 EL2END0 -> IMUX_B37 , 
  pip INT_X16Y45 EN2END0 -> IMUX_B43 , 
  pip INT_X16Y47 WS2MID1 -> IMUX_B19 , 
  pip INT_X16Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y49 FAN_BOUNCE2 -> IMUX_B6 , 
  pip INT_X16Y49 WN2MID1 -> FAN2 , 
  pip INT_X16Y49 WN2MID1 -> IMUX_B2 , 
  pip INT_X16Y50 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y50 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X16Y50 FAN_BOUNCE1 -> IMUX_B38 , 
  pip INT_X16Y50 SL2MID0 -> FAN1 , 
  pip INT_X16Y50 SL2MID0 -> IMUX_B24 , 
  pip INT_X16Y50 SL2MID0 -> IMUX_B42 , 
  pip INT_X16Y51 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y51 FAN_BOUNCE3 -> IMUX_B15 , 
  pip INT_X16Y51 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X16Y51 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X16Y51 WL2MID1 -> FAN3 , 
  pip INT_X16Y51 WL2MID1 -> SL2BEG0 , 
  pip INT_X16Y52 CTRL_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X16Y53 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X16Y53 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y53 FAN_BOUNCE3 -> IMUX_B46 , 
  pip INT_X16Y53 NW2END0 -> CTRL0 , 
  pip INT_X16Y53 NW2END0 -> FAN3 , 
  pip INT_X17Y47 WS5END1 -> WS2BEG1 , 
  pip INT_X17Y47 WS5END1 -> WS5BEG1 , 
  pip INT_X17Y49 WS5MID1 -> NR2BEG0 , 
  pip INT_X17Y49 WS5MID1 -> NR5BEG0 , 
  pip INT_X17Y49 WS5MID1 -> WL2BEG1 , 
  pip INT_X17Y49 WS5MID1 -> WN2BEG1 , 
  pip INT_X17Y51 NR2END0 -> WL2BEG1 , 
  pip INT_X17Y52 NR5MID0 -> NW2BEG0 , 
  pip INT_X17Y54 NR5END0 -> WL2BEG1 , 
  pip INT_X18Y37 WN2END2 -> IMUX_B27 , 
  pip INT_X18Y37 WN2END2 -> IMUX_B3 , 
  pip INT_X18Y37 WN2END2 -> IMUX_B45 , 
  pip INT_X18Y37 WN2END2 -> IMUX_B9 , 
  pip INT_X18Y42 SL2MID0 -> IMUX_B24 , 
  pip INT_X18Y42 SL2MID0 -> SE2BEG0 , 
  pip INT_X18Y43 WL5MID1 -> SL2BEG0 , 
  pip INT_X18Y44 SL2END1 -> IMUX_B8 , 
  pip INT_X18Y44 SL2END1 -> SE2BEG1 , 
  pip INT_X18Y45 SL2MID1 -> IMUX_B26 , 
  pip INT_X18Y45 SL2MID1 -> IMUX_B32 , 
  pip INT_X18Y45 SL2MID1 -> IMUX_B38 , 
  pip INT_X18Y46 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y46 FAN_BOUNCE1 -> IMUX_B33 , 
  pip INT_X18Y46 FAN_BOUNCE1 -> IMUX_B38 , 
  pip INT_X18Y46 WR2END2 -> SL2BEG1 , 
  pip INT_X18Y46 WS2END0 -> FAN1 , 
  pip INT_X18Y47 WR2END2 -> IMUX_B16 , 
  pip INT_X18Y47 WR2END2 -> IMUX_B40 , 
  pip INT_X18Y47 WR2END2 -> IMUX_B46 , 
  pip INT_X18Y54 WL2END1 -> IMUX_B26 , 
  pip INT_X18Y54 WL2END1 -> NR2BEG0 , 
  pip INT_X18Y56 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y56 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X18Y56 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X18Y56 NR2END0 -> BYP5 , 
  pip INT_X19Y36 WL2END2 -> IMUX_B22 , 
  pip INT_X19Y36 WL2END2 -> WN2BEG2 , 
  pip INT_X19Y41 SE2END0 -> ES2BEG0 , 
  pip INT_X19Y41 SE2END0 -> IMUX_B25 , 
  pip INT_X19Y43 SE2END1 -> IMUX_B3 , 
  pip INT_X19Y44 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y44 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X19Y44 SL2END1 -> FAN3 , 
  pip INT_X19Y45 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X19Y45 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X19Y45 SL2MID1 -> CTRL1 , 
  pip INT_X19Y45 SL2MID1 -> IMUX_B14 , 
  pip INT_X19Y45 SL2MID1 -> IMUX_B20 , 
  pip INT_X19Y45 SL2MID1 -> SE2BEG1 , 
  pip INT_X19Y46 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X19Y46 BYP_BOUNCE6 -> IMUX_B8 , 
  pip INT_X19Y46 WR2MID2 -> BYP6 , 
  pip INT_X19Y46 WR2MID2 -> SL2BEG1 , 
  pip INT_X19Y47 SW2END0 -> WS2BEG0 , 
  pip INT_X19Y48 CTRL_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X19Y48 CTRL_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X19Y49 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X19Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y49 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X19Y49 WN2MID1 -> CTRL0 , 
  pip INT_X19Y49 WN2MID1 -> FAN2 , 
  pip INT_X19Y49 WN2MID1 -> IMUX_B44 , 
  pip INT_X19Y50 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X19Y50 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X19Y50 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X19Y50 WN2END1 -> BYP5 , 
  pip INT_X19Y51 WL2MID1 -> IMUX_B20 , 
  pip INT_X19Y51 WL2MID1 -> IMUX_B26 , 
  pip INT_X19Y51 WL2MID1 -> IMUX_B32 , 
  pip INT_X19Y52 NW2END0 -> IMUX_B2 , 
  pip INT_X19Y52 NW2END0 -> IMUX_B20 , 
  pip INT_X20Y34 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X20Y34 WL2MID2 -> BYP3 , 
  pip INT_X20Y35 BYP_BOUNCE_N3 -> IMUX_B18 , 
  pip INT_X20Y36 WL2MID2 -> NR2BEG1 , 
  pip INT_X20Y37 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X20Y37 NR2MID1 -> CTRL3 , 
  pip INT_X20Y38 CTRL_BOUNCE_N3 -> IMUX_B31 , 
  pip INT_X20Y38 NR2END1 -> NE2BEG1 , 
  pip INT_X20Y39 NE2MID1 -> IMUX_B22 , 
  pip INT_X20Y39 NE2MID1 -> IMUX_B46 , 
  pip INT_X20Y40 ES2END0 -> IMUX_B42 , 
  pip INT_X20Y41 ES2MID0 -> IMUX_B43 , 
  pip INT_X20Y44 SE2END1 -> IMUX_B15 , 
  pip INT_X20Y46 SE2MID0 -> IMUX_B24 , 
  pip INT_X20Y46 SE2MID0 -> IMUX_B30 , 
  pip INT_X20Y47 SR2END0 -> SE2BEG0 , 
  pip INT_X20Y47 SR2END0 -> WR2BEG_N2 , 
  pip INT_X20Y48 SR2MID0 -> SW2BEG0 , 
  pip INT_X20Y48 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> IMUX_B2 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> WN2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS9 -> WS5BEG1 , 
  pip INT_X20Y51 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y51 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X20Y51 NR2END0 -> NE2BEG0 , 
  pip INT_X20Y51 NR2END0 -> NW2BEG0 , 
  pip INT_X20Y51 NR2END0 -> WL2BEG1 , 
  pip INT_X20Y51 WL2BEG1 -> FAN2 , 
  pip INT_X20Y51 WL2BEG1 -> IMUX_B2 , 
  pip INT_X20Y51 WL2BEG1 -> IMUX_B8 , 
  pip INT_X20Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y52 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X20Y52 NE2MID0 -> FAN3 , 
  pip INT_X20Y52 NE2MID0 -> IMUX_B2 , 
  pip INT_X20Y52 NE2MID0 -> IMUX_B20 , 
  pip INT_X20Y52 NE2MID0 -> IMUX_B32 , 
  pip INT_X20Y52 NE2MID0 -> IMUX_B8 , 
  pip INT_X20Y52 NE2MID0 -> NR2BEG0 , 
  pip INT_X20Y53 BYP_BOUNCE_S0 -> IMUX_B21 , 
  pip INT_X20Y54 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X20Y54 NR2END0 -> BYP0 , 
  pip INT_X20Y54 NR2END0 -> WL2BEG1 , 
  pip INT_X21Y13 LV0 -> EL5BEG2 , 
  pip INT_X21Y13 LV0 =- LH0 , 
  pip INT_X21Y25 LV12 -> ES5BEG0 , 
  pip INT_X21Y31 LV0 -> NR5BEG1 , 
  pip INT_X21Y31 LV0 =- LH0 , 
  pip INT_X21Y31 LV0 =- LV18 , 
  pip INT_X21Y34 NR5MID1 -> WL2BEG2 , 
  pip INT_X21Y36 NR5END1 -> ER2BEG2 , 
  pip INT_X21Y36 NR5END1 -> WL2BEG2 , 
  pip INT_X21Y37 LV6 -> SE5BEG2 , 
  pip INT_X21Y43 LV12 -> WL5BEG1 , 
  pip INT_X21Y49 EN2MID0 -> LV18 , 
  pip INT_X23Y34 SE5END2 -> SE2BEG2 , 
  pip INT_X23Y36 ER2END2 -> EN2BEG2 , 
  pip INT_X23Y36 ER2END2 -> ES2BEG2 , 
  pip INT_X24Y25 ES5MID0 -> EN5BEG0 , 
  pip INT_X24Y25 ES5MID0 -> NE2BEG0 , 
  pip INT_X24Y26 NE2MID0 -> IMUX_B20 , 
  pip INT_X24Y33 SE2END2 -> IMUX_B5 , 
  pip INT_X24Y35 ES2END2 -> IMUX_B34 , 
  pip INT_X24Y37 EN2END2 -> IMUX_B23 , 
  pip INT_X26Y13 EL5END2 -> ES2BEG2 , 
  pip INT_X27Y13 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X27Y20 SR5END0 -> EL2BEG0 , 
  pip INT_X27Y23 SR2END0 -> IMUX_B0 , 
  pip INT_X27Y25 EN5MID0 -> SR2BEG0 , 
  pip INT_X27Y25 EN5MID0 -> SR5BEG0 , 
  pip INT_X27Y27 EN5END0 -> NL2BEG1 , 
  pip INT_X27Y29 NL2END1 -> IMUX_B21 , 
  pip INT_X29Y14 ER2END0 -> IMUX_B25 , 
  pip INT_X29Y20 EL2END0 -> IMUX_B43 , 
  pip INT_X3Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X3Y46 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X3Y46 WL2END1 -> FAN2 , 
  pip INT_X4Y44 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X4Y44 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X4Y44 WS2END1 -> FAN3 , 
  pip INT_X4Y45 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X4Y45 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X4Y45 WS2MID1 -> BYP5 , 
  pip INT_X4Y46 WL2MID1 -> IMUX_B2 , 
  pip INT_X4Y48 NW2END0 -> IMUX_B2 , 
  pip INT_X4Y48 NW2END0 -> IMUX_B8 , 
  pip INT_X4Y49 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X4Y49 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X4Y49 NW2END0 -> FAN2 , 
  pip INT_X5Y45 WN2MID1 -> WS2BEG1 , 
  pip INT_X5Y46 WN2END1 -> NR2BEG0 , 
  pip INT_X5Y46 WN2END1 -> WL2BEG1 , 
  pip INT_X5Y47 NR2MID0 -> NW2BEG0 , 
  pip INT_X5Y48 NR2END0 -> NW2BEG0 , 
  pip INT_X6Y45 WS5MID1 -> WN2BEG1 , 
  pip INT_X9Y13 LH12 -> EL5BEG1 , 
  pip INT_X9Y45 WR5END1 -> WS5BEG1 , 
  ;
net "port_id<7>" , 
  outpin "port_id<7>" B ,
  inpin "N124" A4 ,
  inpin "N126" A5 ,
  inpin "N22" B3 ,
  inpin "N254" D2 ,
  inpin "N410" A1 ,
  inpin "N430" C5 ,
  inpin "N495" A3 ,
  inpin "N71" A6 ,
  inpin "N71" D5 ,
  inpin "N72" D4 ,
  inpin "N75" D5 ,
  inpin "N77" D5 ,
  inpin "RAM_page_not0001" A3 ,
  inpin "buttons_int_mask_not0001" A5 ,
  inpin "ext_int_mask<7>" B5 ,
  inpin "ext_int_mask<7>" D3 ,
  inpin "i2c_top/al" A3 ,
  inpin "in_port_reg<4>" D5 ,
  inpin "in_port_reg_cmp_eq0004" A4 ,
  inpin "in_port_reg_cmp_eq0033" B2 ,
  inpin "in_port_reg_cmp_eq0055" B4 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" D2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" B1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" C1 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<7>" D1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" D3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" B1 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" C2 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<7>" D2 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" C3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" A3 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" C4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" D4 ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" C4 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" C2 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" A3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" B3 ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" D6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" C5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" A6 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" B5 ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" D3 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" C4 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" A2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" D4 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" B2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<3>" C1 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" B2 ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" C3 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A6 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B2 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" A3 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" B3 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" C5 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<3>" D5 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" A5 ,
  inpin "inst_wbm_picoblaze/wbm_adr_o<5>" B5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" A3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" B3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" C5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" D5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" A3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" B3 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" C5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" D5 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A2 ,
  inpin "inst_wbm_picoblaze/wbm_we_o" A3 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A5 ,
  inpin "led_switch_mask_not0001" A5 ,
  inpin "leds_0_not0001" A1 ,
  inpin "port_id<4>" A4 ,
  inpin "port_id<5>" A6 ,
  inpin "port_id<7>" A5 ,
  inpin "processor/RAM_address_to_mem<4>" A6 ,
  inpin "processor/RAM_page_to_mem<2>" B4 ,
  inpin "processor/RAM_page_to_mem<2>" C1 ,
  inpin "processor/RAM_wr_enable_to_mem" A5 ,
  inpin "processor/processor/arith_carry" A5 ,
  inpin "processor/processor/input_group<0>" B5 ,
  inpin "processor/processor/input_group<4>" C4 ,
  inpin "processor/processor/input_group<5>" B3 ,
  inpin "processor/processor/input_group<5>" D5 ,
  inpin "processor/processor/input_group<6>" B2 ,
  inpin "processor/processor/logical_result<7>" B1 ,
  inpin "processor/processor/logical_result<7>" C6 ,
  inpin "processor/stack_ptr<3>" B4 ,
  inpin "processor/stack_ptr<3>" C2 ,
  inpin "processor/stack_ptr<3>" D2 ,
  inpin "processor/stack_ptr<7>" A4 ,
  inpin "processor/stack_ptr<7>" B4 ,
  inpin "processor/stack_ptr<7>" C2 ,
  inpin "processor/stack_write_strobe_inv" A6 ,
  inpin "ps2_int_edge_not0001" A6 ,
  inpin "ps2_int_edge_not0001" C6 ,
  inpin "ps2_int_mask_not0001" A1 ,
  inpin "ps2_int_mask_not0001" C6 ,
  inpin "write_strobe" B6 ,
  pip CLBLL_X14Y12 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y16 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X14Y16 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X14Y16 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X14Y16 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X14Y16 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X14Y23 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X14Y23 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X14Y23 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X14Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X14Y47 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X14Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X14Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y28 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y29 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y33 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y44 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y45 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y49 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X16Y50 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y50 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y50 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X16Y50 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X16Y51 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y51 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y51 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y53 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y37 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y41 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "port_id<7>" B -> BMUX
  pip CLBLL_X19Y41 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X19Y41 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X19Y41 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y43 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X19Y44 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X19Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X19Y45 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X19Y46 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X19Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y49 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y50 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y50 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X19Y51 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y51 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y51 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y52 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X4Y44 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X4Y45 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X4Y48 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X4Y48 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X4Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X13Y12 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y12 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y45 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X13Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y46 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y47 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y47 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X15Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X15Y51 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y54 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y45 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y46 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X18Y47 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y47 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y47 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y54 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y56 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y56 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y44 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y46 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y46 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y49 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y51 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y51 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y52 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y52 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y52 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X20Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X3Y45 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X3Y45 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X3Y45 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X3Y46 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B31 -> M_C2 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_NW5END_B1 -> INT_BUFS_NW5END1 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_WL2END_B0 -> INT_BUFS_WL2END0 , 
  pip INT_BUFS_L_X17Y46 INT_BUFS_WL5B_B2 -> INT_BUFS_WL5B2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WN2MID_B1 -> INT_BUFS_WN2MID1 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_NW5END_B1 -> INT_BUFS_NW5END1 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_NW5END1 -> INT_BUFS_NW5END_B1 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_WL2END0 -> INT_BUFS_WL2END_B0 , 
  pip INT_BUFS_R_X18Y46 INT_BUFS_WL5B2 -> INT_BUFS_WL5B_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WN2MID1 -> INT_BUFS_WN2MID_B1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_NW5END1 -> INT_BUFS_NW5END_B1 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B15 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B21 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B27 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B3 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B33 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B39 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B45 , 
  pip INT_X13Y12 WS2MID2 -> IMUX_B9 , 
  pip INT_X13Y45 WR2MID0 -> IMUX_B30 , 
  pip INT_X13Y45 WS2END2 -> IMUX_B16 , 
  pip INT_X13Y46 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y46 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y46 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X13Y46 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X13Y46 WS2MID2 -> FAN4 , 
  pip INT_X13Y46 WS2MID2 -> FAN5 , 
  pip INT_X14Y12 WR2BEG1 -> IMUX_B4 , 
  pip INT_X14Y12 WS5END2 -> WR2BEG1 , 
  pip INT_X14Y12 WS5END2 -> WS2BEG2 , 
  pip INT_X14Y14 WS5MID2 -> NR2BEG1 , 
  pip INT_X14Y16 NR2END1 -> IMUX_B15 , 
  pip INT_X14Y16 NR2END1 -> IMUX_B21 , 
  pip INT_X14Y16 NR2END1 -> IMUX_B27 , 
  pip INT_X14Y16 NR2END1 -> IMUX_B3 , 
  pip INT_X14Y16 NR2END1 -> IMUX_B33 , 
  pip INT_X14Y23 SL2MID1 -> IMUX_B14 , 
  pip INT_X14Y23 SL2MID1 -> IMUX_B2 , 
  pip INT_X14Y23 SL2MID1 -> IMUX_B26 , 
  pip INT_X14Y24 WS5END2 -> SL2BEG1 , 
  pip INT_X14Y45 SL2MID1 -> WR2BEG0 , 
  pip INT_X14Y46 SL2BEG1 -> IMUX_B34 , 
  pip INT_X14Y46 WL5END2 -> SL2BEG1 , 
  pip INT_X14Y46 WL5END2 -> WS2BEG2 , 
  pip INT_X14Y47 WN2MID2 -> IMUX_B16 , 
  pip INT_X14Y47 WN2MID2 -> IMUX_B22 , 
  pip INT_X14Y47 WN2MID2 -> IMUX_B28 , 
  pip INT_X15Y45 WN2MID2 -> IMUX_B22 , 
  pip INT_X15Y45 WN2MID2 -> IMUX_B34 , 
  pip INT_X15Y46 WN2MID2 -> IMUX_B34 , 
  pip INT_X15Y46 WN2MID2 -> IMUX_B40 , 
  pip INT_X15Y47 NW5END1 -> NR2BEG1 , 
  pip INT_X15Y47 NW5END1 -> WN2BEG2 , 
  pip INT_X15Y47 WN2END2 -> IMUX_B45 , 
  pip INT_X15Y47 WR2END0 -> IMUX_B0 , 
  pip INT_X15Y49 NR2END1 -> IMUX_B45 , 
  pip INT_X15Y49 NR2END1 -> NE2BEG1 , 
  pip INT_X15Y50 NE2MID1 -> NR2BEG1 , 
  pip INT_X15Y51 NR2MID1 -> IMUX_B3 , 
  pip INT_X15Y54 EL2BEG1 -> IMUX_B3 , 
  pip INT_X15Y54 SR5END1 -> EL2BEG1 , 
  pip INT_X15Y59 LH6 -> SR5BEG1 , 
  pip INT_X16Y28 SW2END2 -> IMUX_B16 , 
  pip INT_X16Y29 WR2MID1 -> IMUX_B26 , 
  pip INT_X16Y32 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X16Y32 NW2END1 -> BYP3 , 
  pip INT_X16Y33 BYP_BOUNCE_N3 -> IMUX_B24 , 
  pip INT_X16Y44 WN2MID0 -> IMUX_B36 , 
  pip INT_X16Y45 WN2END2 -> IMUX_B45 , 
  pip INT_X16Y45 WN2END2 -> WN2BEG2 , 
  pip INT_X16Y46 WL5MID2 -> WN2BEG2 , 
  pip INT_X16Y47 CTRL_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X16Y48 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X16Y48 WN2MID1 -> CTRL0 , 
  pip INT_X16Y49 WN2END1 -> IMUX_B7 , 
  pip INT_X16Y50 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X16Y50 CTRL_BOUNCE1 -> IMUX_B47 , 
  pip INT_X16Y50 NE2END1 -> IMUX_B3 , 
  pip INT_X16Y50 NE2END1 -> IMUX_B33 , 
  pip INT_X16Y50 NE2END1 -> IMUX_B39 , 
  pip INT_X16Y50 SL2END1 -> CTRL1 , 
  pip INT_X16Y51 NW2END_N2 -> IMUX_B24 , 
  pip INT_X16Y51 SL2MID1 -> IMUX_B14 , 
  pip INT_X16Y51 SL2MID1 -> IMUX_B20 , 
  pip INT_X16Y52 WN2MID2 -> SL2BEG1 , 
  pip INT_X16Y53 WN2END2 -> IMUX_B45 , 
  pip INT_X17Y14 LV6 -> WS5BEG2 , 
  pip INT_X17Y26 LV0 -> NR5BEG1 , 
  pip INT_X17Y26 LV0 -> WS5BEG2 , 
  pip INT_X17Y26 LV0 =- LV18 , 
  pip INT_X17Y29 SL5MID2 -> SW2BEG2 , 
  pip INT_X17Y29 SL5MID2 -> WR2BEG1 , 
  pip INT_X17Y31 NR5END1 -> NW2BEG1 , 
  pip INT_X17Y32 LV6 -> SL5BEG2 , 
  pip INT_X17Y44 NW5END1 -> NW5BEG1 , 
  pip INT_X17Y44 NW5END1 -> WN2BEG2 , 
  pip INT_X17Y44 WL2END0 -> LV18 , 
  pip INT_X17Y44 WL2END0 -> WN2BEG0 , 
  pip INT_X17Y47 NW5MID1 -> NL2BEG2 , 
  pip INT_X17Y47 WN2MID1 -> WR2BEG0 , 
  pip INT_X17Y48 WN2END1 -> WN2BEG1 , 
  pip INT_X17Y49 NL2END2 -> NW2BEG2 , 
  pip INT_X17Y52 NW5END1 -> WN2BEG2 , 
  pip INT_X18Y45 WN2END2 -> IMUX_B33 , 
  pip INT_X18Y45 WN2END2 -> NW2BEG1 , 
  pip INT_X18Y46 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y46 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X18Y46 NW2MID1 -> FAN4 , 
  pip INT_X18Y46 WL2MID2 -> IMUX_B40 , 
  pip INT_X18Y47 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y47 FAN_BOUNCE3 -> IMUX_B27 , 
  pip INT_X18Y47 NW2END0 -> FAN3 , 
  pip INT_X18Y47 NW2END0 -> IMUX_B14 , 
  pip INT_X18Y47 NW2END0 -> IMUX_B38 , 
  pip INT_X18Y47 NW2END0 -> IMUX_B44 , 
  pip INT_X18Y47 NW2END0 -> WN2BEG1 , 
  pip INT_X18Y53 WL5MID1 -> NR2BEG0 , 
  pip INT_X18Y54 NR2MID0 -> IMUX_B25 , 
  pip INT_X18Y55 NR2END0 -> NE2BEG0 , 
  pip INT_X18Y56 NE2MID0 -> IMUX_B2 , 
  pip INT_X18Y56 NE2MID0 -> IMUX_B26 , 
  pip INT_X19Y37 SR2MID1 -> IMUX_B26 , 
  pip INT_X19Y38 SW5MID1 -> SR2BEG1 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> ER2BEG2 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> NE5BEG1 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> NL2BEG2 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> NL5BEG1 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> NR5BEG0 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> NW5BEG1 , 
  pip INT_X19Y41 LOGIC_OUTS13 -> SW5BEG1 , 
  pip INT_X19Y41 LOGIC_OUTS21 -> NL5BEG2 , 
  pip INT_X19Y43 NL2END2 -> IMUX_B5 , 
  pip INT_X19Y43 NL2END2 -> NW2BEG2 , 
  pip INT_X19Y43 NL2END2 -> WL2BEG_S0 , 
  pip INT_X19Y44 NE5MID1 -> NR5BEG1 , 
  pip INT_X19Y44 NE5MID1 -> WN2BEG2 , 
  pip INT_X19Y44 NL5MID1 -> NW2BEG1 , 
  pip INT_X19Y44 NW2MID2 -> IMUX_B29 , 
  pip INT_X19Y44 NW5MID1 -> EN2BEG1 , 
  pip INT_X19Y45 NW2MID1 -> IMUX_B15 , 
  pip INT_X19Y45 NW2MID1 -> IMUX_B21 , 
  pip INT_X19Y45 NW2MID1 -> IMUX_B39 , 
  pip INT_X19Y46 NL5END1 -> ER2BEG2 , 
  pip INT_X19Y46 NL5END1 -> WL2BEG2 , 
  pip INT_X19Y46 NL5END1 -> WL5BEG2 , 
  pip INT_X19Y46 NL5END2 -> NW2BEG2 , 
  pip INT_X19Y46 NR5END0 -> NW2BEG0 , 
  pip INT_X19Y46 WL2BEG2 -> IMUX_B10 , 
  pip INT_X19Y47 NW2MID2 -> LH0 , 
  pip INT_X19Y47 NW2MID2 -> NE2BEG2 , 
  pip INT_X19Y47 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X19Y48 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X19Y49 NE2MID_N2 -> IMUX_B24 , 
  pip INT_X19Y49 NE2MID_N2 -> NR2BEG_N2 , 
  pip INT_X19Y49 NL2MID0 -> IMUX_B43 , 
  pip INT_X19Y49 NR5END1 -> NW5BEG1 , 
  pip INT_X19Y50 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X19Y50 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X19Y50 NL2END0 -> IMUX_B37 , 
  pip INT_X19Y50 NL2END0 -> NW2BEG0 , 
  pip INT_X19Y50 NR2END2 -> FAN6 , 
  pip INT_X19Y51 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X19Y51 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X19Y51 NW2MID0 -> BYP5 , 
  pip INT_X19Y51 NW2MID0 -> ER2BEG1 , 
  pip INT_X19Y51 NW2MID0 -> IMUX_B19 , 
  pip INT_X19Y51 NW2MID0 -> IMUX_B31 , 
  pip INT_X19Y52 ER2BEG2 -> IMUX_B3 , 
  pip INT_X19Y52 NW5MID1 -> EN2BEG1 , 
  pip INT_X19Y52 NW5MID1 -> ER2BEG2 , 
  pip INT_X1Y45 ES5END0 -> EL2BEG0 , 
  pip INT_X1Y47 LH18 -> WR5BEG0 , 
  pip INT_X1Y47 LH18 -> WS5BEG0 , 
  pip INT_X20Y44 EN2MID1 -> IMUX_B14 , 
  pip INT_X20Y46 ER2MID2 -> IMUX_B17 , 
  pip INT_X20Y46 ER2MID2 -> IMUX_B35 , 
  pip INT_X20Y46 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X20Y48 NE2END2 -> NL2BEG_S0 , 
  pip INT_X20Y49 NL2END0 -> IMUX_B1 , 
  pip INT_X20Y51 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X20Y51 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X20Y51 CTRL_BOUNCE1 -> IMUX_B11 , 
  pip INT_X20Y51 CTRL_BOUNCE2 -> IMUX_B0 , 
  pip INT_X20Y51 ER2MID1 -> CTRL2 , 
  pip INT_X20Y51 NL2END0 -> IMUX_B19 , 
  pip INT_X20Y51 SE2MID1 -> CTRL1 , 
  pip INT_X20Y52 EN2MID1 -> FAN2 , 
  pip INT_X20Y52 EN2MID1 -> SE2BEG1 , 
  pip INT_X20Y52 ER2MID2 -> IMUX_B11 , 
  pip INT_X20Y52 ER2MID2 -> IMUX_B17 , 
  pip INT_X20Y52 ER2MID2 -> IMUX_B5 , 
  pip INT_X20Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y52 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X20Y52 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X21Y41 ER2END2 -> LV0 , 
  pip INT_X21Y53 LV12 -> WL5BEG1 , 
  pip INT_X21Y59 LV18 =- LH0 , 
  pip INT_X2Y45 EL2MID0 -> EN2BEG0 , 
  pip INT_X3Y45 EL2END0 -> IMUX_B13 , 
  pip INT_X3Y45 EL2END0 -> IMUX_B19 , 
  pip INT_X3Y45 EL2END0 -> IMUX_B31 , 
  pip INT_X3Y45 EN2MID0 -> SE2BEG0 , 
  pip INT_X3Y46 EN2END0 -> IMUX_B13 , 
  pip INT_X3Y46 EN2END0 -> IMUX_B25 , 
  pip INT_X3Y46 EN2END0 -> IMUX_B31 , 
  pip INT_X3Y47 EL5END0 -> EN2BEG0 , 
  pip INT_X4Y44 SE2END0 -> IMUX_B1 , 
  pip INT_X4Y45 SR2END0 -> IMUX_B0 , 
  pip INT_X4Y47 EN2MID0 -> IMUX_B24 , 
  pip INT_X4Y47 EN2MID0 -> SR2BEG0 , 
  pip INT_X4Y48 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X4Y48 BYP_BOUNCE4 -> IMUX_B6 , 
  pip INT_X4Y48 EN2END0 -> BYP4 , 
  pip INT_X4Y48 EN2END0 -> IMUX_B37 , 
  pip INT_X4Y48 EN2END0 -> NE2BEG0 , 
  pip INT_X4Y49 NE2MID0 -> IMUX_B26 , 
  ;
net "processor/Mcount_stack_ptr_cy<3>" , 
  outpin "processor/stack_ptr<3>" COUT ,
  inpin "processor/stack_ptr<7>" CIN ,
  pip CLBLM_X3Y45 M_COUT -> M_COUT_N , 
  ;
net "processor/Mcount_stack_ptr_lut<0>" , 
  outpin "processor/RAM_address_to_mem<4>" A ,
  inpin "processor/stack_ptr<3>" A4 ,
  pip CLBLL_X4Y47 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X3Y45 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X3Y45 SW2MID0 -> IMUX_B25 , 
  pip INT_X3Y46 WS2END0 -> SW2BEG0 , 
  pip INT_X4Y47 LOGIC_OUTS12 -> WS2BEG0 , 
  ;
net "processor/N12" , 
  outpin "processor/stack_read_address<3>" A ,
  inpin "processor/stack_read_address<3>" B6 ,
  inpin "processor/stack_read_address<7>" A4 ,
  inpin "processor/stack_read_address<7>" D2 ,
  pip CLBLM_X3Y46 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X3Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X3Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X3Y47 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X3Y46 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X3Y46 LOGIC_OUTS8 -> NW2BEG0 , 
  pip INT_X3Y47 NW2MID0 -> IMUX_B19 , 
  pip INT_X3Y47 NW2MID0 -> IMUX_B25 , 
  ;
net "processor/RAM_address_to_mem<0>" , 
  outpin "processor/RAM_address_to_mem<2>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL4 ,
  pip BRAM_X5Y45 BRAM_IMUX_B2_2 -> RAMBFIFO36_ADDRAL4 , 
  pip CLBLL_X4Y47 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/RAM_address_to_mem<2>" A -> AMUX
  pip CLBLL_X4Y47 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X4Y47 LOGIC_OUTS16 -> EN2BEG1 , 
  pip INT_X5Y47 EN2MID1 -> IMUX_B2 , 
  ;
net "processor/RAM_address_to_mem<1>" , 
  outpin "processor/RAM_address_to_mem<4>" C ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL5 ,
  pip BRAM_X5Y45 BRAM_IMUX_B3_2 -> RAMBFIFO36_ADDRAL5 , 
  pip CLBLL_X4Y47 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X4Y47 LOGIC_OUTS14 -> EL2BEG1 , 
  pip INT_X5Y47 EL2MID1 -> IMUX_B3 , 
  ;
net "processor/RAM_address_to_mem<2>" , 
  outpin "processor/RAM_address_to_mem<2>" C ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL6 ,
  pip BRAM_X5Y45 BRAM_IMUX_B4_2 -> RAMBFIFO36_ADDRAL6 , 
  pip CLBLL_X4Y47 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X4Y47 LOGIC_OUTS10 -> ES2BEG1 , 
  pip INT_X5Y47 ES2MID1 -> FAN5 , 
  pip INT_X5Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X5Y47 FAN_BOUNCE5 -> IMUX_B4 , 
  ;
net "processor/RAM_address_to_mem<3>" , 
  outpin "processor/RAM_address_to_mem<2>" B ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL7 ,
  pip BRAM_X5Y45 BRAM_IMUX_B5_2 -> RAMBFIFO36_ADDRAL7 , 
  pip CLBLL_X4Y47 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "processor/RAM_address_to_mem<2>" B -> BMUX
  pip CLBLL_X4Y47 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip INT_X4Y47 LOGIC_OUTS17 -> ES2BEG2 , 
  pip INT_X5Y47 ES2MID2 -> IMUX_B5 , 
  ;
net "processor/RAM_address_to_mem<4>" , 
  outpin "processor/RAM_address_to_mem<4>" D ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL8 ,
  pip BRAM_X5Y45 BRAM_IMUX_B14_2 -> RAMBFIFO36_ADDRAL8 , 
  pip CLBLL_X4Y47 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X4Y47 LOGIC_OUTS15 -> EN2BEG2 , 
  pip INT_X5Y47 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X5Y47 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X5Y47 EN2MID2 -> BYP6 , 
  ;
net "processor/RAM_address_to_mem<5>" , 
  outpin "processor/RAM_page_to_mem<0>" B ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL9 ,
  pip BRAM_X5Y45 BRAM_IMUX_B15_2 -> RAMBFIFO36_ADDRAL9 , 
  pip CLBLL_X4Y48 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X4Y48 LOGIC_OUTS13 -> SE2BEG1 , 
  pip INT_X5Y47 SE2END1 -> IMUX_B15 , 
  ;
net "processor/RAM_address_to_mem<6>" , 
  outpin "processor/RAM_page_to_mem<2>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL10 ,
  pip BRAM_X5Y45 BRAM_IMUX_B16_2 -> RAMBFIFO36_ADDRAL10 , 
  pip CLBLL_X4Y48 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X4Y48 LOGIC_OUTS8 -> SE2BEG0 , 
  pip INT_X5Y47 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X5Y47 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X5Y47 SE2END0 -> BYP5 , 
  ;
net "processor/RAM_address_to_mem<7>" , 
  outpin "processor/RAM_page_to_mem<2>" B ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL11 ,
  pip BRAM_X5Y45 BRAM_IMUX_B17_2 -> RAMBFIFO36_ADDRAL11 , 
  pip CLBLL_X4Y48 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X4Y48 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X5Y47 FAN_BOUNCE_S0 -> IMUX_B17 , 
  pip INT_X5Y48 EN2MID0 -> FAN0 , 
  pip INT_X5Y48 FAN0 -> FAN_BOUNCE0 , 
  ;
net "processor/RAM_data_to_mem<0>" , 
  outpin "processor/RAM_data_to_mem<0>" D ,
  inpin "RAM_page<2>" AX ,
  inpin "buttons_int_mask<3>" AX ,
  inpin "ext_int_mask<11>" AX ,
  inpin "ext_int_mask<3>" AX ,
  inpin "ext_int_slope<11>" AX ,
  inpin "ext_int_slope<3>" AX ,
  inpin "ext_int_status<3>" A2 ,
  inpin "ext_int_status<8>" C3 ,
  inpin "gpio_A_dir<3>" AX ,
  inpin "gpio_A_out<3>" AX ,
  inpin "gpio_B_dir<3>" AX ,
  inpin "gpio_B_out<3>" AX ,
  inpin "gpio_C_dir<3>" AX ,
  inpin "gpio_C_out<3>" AX ,
  inpin "gpio_D_dir<3>" AX ,
  inpin "gpio_D_out<3>" AX ,
  inpin "gpio_E_dir<3>" AX ,
  inpin "gpio_E_out<3>" AX ,
  inpin "gpio_F_dir<3>" AX ,
  inpin "gpio_F_out<3>" AX ,
  inpin "gpio_G_dir<3>" AX ,
  inpin "gpio_G_out<3>" AX ,
  inpin "i2c_cr<5>" AX ,
  inpin "i2c_ctr<3>" AX ,
  inpin "i2c_prer<11>" AX ,
  inpin "i2c_prer<3>" AX ,
  inpin "i2c_txr<3>" AX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" A2 ,
  inpin "int_mask<3>" AX ,
  inpin "int_status<0>" D5 ,
  inpin "lcd_control<2>" AX ,
  inpin "lcd_value<3>" AX ,
  inpin "led_pwm_mask<1>" CX ,
  inpin "led_switch_mask<3>" AX ,
  inpin "leds_0<3>" AX ,
  inpin "leds_1<3>" AX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL0 ,
  inpin "processor/processor/arith_result<2>" B5 ,
  inpin "processor/processor/arith_result<2>" BX ,
  inpin "processor/processor/logical_result<2>" A5 ,
  inpin "processor/processor/shift_carry" A6 ,
  inpin "processor/processor/shift_result<2>" B2 ,
  inpin "processor/processor/shift_result<2>" C4 ,
  inpin "ps2_int_edge<1>" AX ,
  inpin "ps2_int_mask<1>" AX ,
  inpin "ps2_int_value<1>" AX ,
  inpin "ps2_out<1>" BX ,
  inpin "timer_0_config<3>" AX ,
  inpin "timer_0_interrupt_compare<11>" AX ,
  inpin "timer_0_overflow_compare<11>" AX ,
  inpin "timer_0_register_input<11>" AX ,
  inpin "timer_1_config<3>" AX ,
  inpin "timer_1_interrupt_compare<11>" AX ,
  inpin "timer_1_overflow_compare<11>" AX ,
  inpin "timer_1_register_input<11>" AX ,
  inpin "timers_int_mask<3>" AX ,
  inpin "timers_int_status<3>" A6 ,
  inpin "timers_tmp_wr<3>" AX ,
  inpin "uart0_int_mask<3>" AX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" DI ,
  inpin "uart1_int_mask<3>" AX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" BI ,
  pip BRAM_X5Y45 BRAM_IMUX_B0_1 -> RAMBFIFO36_DIADIL0 , 
  pip CLBLL_X10Y39 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X12Y62 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X12Y68 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y42 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y60 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X19Y35 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X19Y35 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y35 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y47 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X19Y48 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X19Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X21Y39 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X21Y42 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X21Y43 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X21Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X21Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X21Y51 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X21Y52 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X21Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X25Y26 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X25Y40 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X28Y22 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X30Y11 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y12 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y57 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y62 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y29 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X15Y50 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X15Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y52 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y50 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X18Y51 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X18Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y37 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y41 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y42 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y45 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y53 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y57 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X20Y58 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X22Y41 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X22Y43 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X22Y48 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X22Y49 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y33 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X24Y33 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X24Y34 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X24Y43 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X29Y20 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X29Y22 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X6Y62 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X6Y63 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y52 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y54 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y56 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y59 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y63 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y64 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X9Y61 SITE_BYP_B1 -> M_AX , 
  pip INT_BUFS_L_X17Y11 INT_BUFS_WR5MID_B2 -> INT_BUFS_WR5MID2 , 
  pip INT_BUFS_L_X17Y51 INT_BUFS_WL2END_B0 -> INT_BUFS_WL2END0 , 
  pip INT_BUFS_R_X18Y11 INT_BUFS_WR5MID2 -> INT_BUFS_WR5MID_B2 , 
  pip INT_BUFS_R_X18Y51 INT_BUFS_WL2END0 -> INT_BUFS_WL2END_B0 , 
  pip INT_X10Y39 BYP1 -> BYP_B1 , 
  pip INT_X10Y39 EL2END0 -> BYP1 , 
  pip INT_X10Y62 EN5MID0 -> EL2BEG0 , 
  pip INT_X10Y64 EN5END0 -> NL2BEG1 , 
  pip INT_X10Y65 NL2MID1 -> ER2BEG2 , 
  pip INT_X11Y55 ER5MID0 -> EN2BEG0 , 
  pip INT_X12Y56 EN2END0 -> NE2BEG0 , 
  pip INT_X12Y62 BYP1 -> BYP_B1 , 
  pip INT_X12Y62 EL2END0 -> BYP1 , 
  pip INT_X12Y62 EL2END0 -> ES2BEG0 , 
  pip INT_X12Y65 ER2END2 -> NL2BEG_S0 , 
  pip INT_X12Y68 BYP0 -> BYP_B0 , 
  pip INT_X12Y68 NL2END0 -> BYP0 , 
  pip INT_X13Y12 WN2MID2 -> IMUX_B28 , 
  pip INT_X13Y50 SR5END0 -> EL2BEG0 , 
  pip INT_X13Y52 SR5MID0 -> EL2BEG0 , 
  pip INT_X13Y55 ER5END0 -> SR5BEG0 , 
  pip INT_X13Y57 BYP1 -> BYP_B1 , 
  pip INT_X13Y57 NE2END0 -> BYP1 , 
  pip INT_X13Y61 ES2END0 -> SE2BEG0 , 
  pip INT_X13Y62 BYP1 -> BYP_B1 , 
  pip INT_X13Y62 ES2MID0 -> BYP1 , 
  pip INT_X14Y12 WN2END2 -> WN2BEG2 , 
  pip INT_X14Y29 SR5MID1 -> EL2BEG1 , 
  pip INT_X14Y32 LH6 -> SR5BEG1 , 
  pip INT_X14Y42 SL2END0 -> EL2BEG0 , 
  pip INT_X14Y44 SE2MID1 -> SL2BEG0 , 
  pip INT_X14Y45 SR5END1 -> SE2BEG1 , 
  pip INT_X14Y50 LH6 -> SR5BEG1 , 
  pip INT_X14Y60 SE2END0 -> EL2BEG0 , 
  pip INT_X15Y11 WR5END2 -> WN2BEG2 , 
  pip INT_X15Y29 EL2MID1 -> FAN4 , 
  pip INT_X15Y29 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y29 FAN7 -> FAN_B7 , 
  pip INT_X15Y29 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X15Y29 GFAN0 -> FAN7 , 
  pip INT_X15Y50 BYP0 -> BYP_B0 , 
  pip INT_X15Y50 EL2END0 -> BYP0 , 
  pip INT_X15Y52 BYP1 -> BYP_B1 , 
  pip INT_X15Y52 EL2END0 -> BYP1 , 
  pip INT_X15Y52 WL2MID0 -> IMUX_B0 , 
  pip INT_X16Y42 BYP0 -> BYP_B0 , 
  pip INT_X16Y42 EL2END0 -> BYP0 , 
  pip INT_X16Y51 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X16Y60 BYP0 -> BYP_B0 , 
  pip INT_X16Y60 EL2END0 -> BYP0 , 
  pip INT_X17Y51 WL2END0 -> WN2BEG0 , 
  pip INT_X18Y48 WR2END1 -> IMUX_B8 , 
  pip INT_X18Y48 WR2END1 -> NR2BEG0 , 
  pip INT_X18Y50 BYP0 -> BYP_B0 , 
  pip INT_X18Y50 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y50 NR2BEG2 -> FAN7 , 
  pip INT_X18Y50 NR2END0 -> BYP0 , 
  pip INT_X18Y51 BYP1 -> BYP_B1 , 
  pip INT_X18Y51 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y51 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X18Y51 WL2MID0 -> NR2BEG_N2 , 
  pip INT_X18Y51 WN2END_S0 -> FAN7 , 
  pip INT_X18Y52 BYP1 -> BYP_B1 , 
  pip INT_X18Y52 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y52 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X18Y52 NR2END2 -> FAN7 , 
  pip INT_X18Y53 BYP1 -> BYP_B1 , 
  pip INT_X18Y53 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X19Y33 WR2MID1 -> NR2BEG0 , 
  pip INT_X19Y35 BYP0 -> BYP_B0 , 
  pip INT_X19Y35 BYP4 -> BYP_B4 , 
  pip INT_X19Y35 NR2END0 -> BYP0 , 
  pip INT_X19Y35 NR2END0 -> BYP4 , 
  pip INT_X19Y35 SL2END1 -> IMUX_B14 , 
  pip INT_X19Y37 WL2MID2 -> SL2BEG1 , 
  pip INT_X19Y42 SW2MID0 -> SE2BEG0 , 
  pip INT_X19Y43 SL5END0 -> EL2BEG0 , 
  pip INT_X19Y43 SL5END0 -> SE2BEG0 , 
  pip INT_X19Y43 SL5END0 -> SW2BEG0 , 
  pip INT_X19Y47 SW2END2 -> IMUX_B28 , 
  pip INT_X19Y48 BYP0 -> BYP_B0 , 
  pip INT_X19Y48 BYP3 -> BYP_B3 , 
  pip INT_X19Y48 NR2BEG0 -> BYP0 , 
  pip INT_X19Y48 WR2MID1 -> NR2BEG0 , 
  pip INT_X19Y48 WR2MID2 -> BYP3 , 
  pip INT_X19Y48 WS5END0 -> SL5BEG0 , 
  pip INT_X19Y50 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X19Y51 WN2END0 -> WN2BEG0 , 
  pip INT_X20Y11 SE5MID2 -> WR5BEG2 , 
  pip INT_X20Y14 LV0 -> SE5BEG2 , 
  pip INT_X20Y26 LV12 -> ER5BEG0 , 
  pip INT_X20Y32 LH0 -> NW5BEG2 , 
  pip INT_X20Y32 LV0 -> EL5BEG2 , 
  pip INT_X20Y32 LV0 -> NR5BEG1 , 
  pip INT_X20Y32 LV0 =- LH0 , 
  pip INT_X20Y32 LV0 =- LV18 , 
  pip INT_X20Y33 SL5END2 -> WR2BEG1 , 
  pip INT_X20Y35 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X20Y37 BYP0 -> BYP_B0 , 
  pip INT_X20Y37 NL2MID0 -> BYP0 , 
  pip INT_X20Y37 NR5END1 -> ER2BEG2 , 
  pip INT_X20Y37 NR5END1 -> WL2BEG2 , 
  pip INT_X20Y38 LV6 -> EL5BEG2 , 
  pip INT_X20Y38 LV6 -> SL5BEG2 , 
  pip INT_X20Y41 BYP0 -> BYP_B0 , 
  pip INT_X20Y41 SE2END0 -> BYP0 , 
  pip INT_X20Y41 SE2END0 -> EL2BEG0 , 
  pip INT_X20Y42 BYP1 -> BYP_B1 , 
  pip INT_X20Y42 SE2END0 -> BYP1 , 
  pip INT_X20Y42 SE2END0 -> EL2BEG0 , 
  pip INT_X20Y44 LV12 -> ER5BEG0 , 
  pip INT_X20Y45 SL2MID1 -> IMUX_B26 , 
  pip INT_X20Y46 SE2MID2 -> SL2BEG1 , 
  pip INT_X20Y47 SL2END2 -> SE2BEG2 , 
  pip INT_X20Y48 SL2MID2 -> SW2BEG2 , 
  pip INT_X20Y48 SL2MID2 -> WR2BEG1 , 
  pip INT_X20Y49 WS2END0 -> WR2BEG_N2 , 
  pip INT_X20Y50 LV18 -> NL5BEG0 , 
  pip INT_X20Y50 LV18 =- LH0 , 
  pip INT_X20Y50 WL2END0 -> LV18 , 
  pip INT_X20Y50 WL2END0 -> SL2BEG_N2 , 
  pip INT_X20Y50 WL2END0 -> WN2BEG0 , 
  pip INT_X20Y53 BYP0 -> BYP_B0 , 
  pip INT_X20Y53 WN2END1 -> BYP0 , 
  pip INT_X20Y55 NL5END0 -> NE2BEG0 , 
  pip INT_X20Y55 NL5END0 -> NW2BEG0 , 
  pip INT_X20Y56 NE2MID0 -> NR2BEG0 , 
  pip INT_X20Y56 NW2MID0 -> NL2BEG1 , 
  pip INT_X20Y57 NL2MID1 -> IMUX_B21 , 
  pip INT_X20Y58 BYP1 -> BYP_B1 , 
  pip INT_X20Y58 NR2END0 -> BYP1 , 
  pip INT_X21Y37 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X21Y39 BYP0 -> BYP_B0 , 
  pip INT_X21Y39 NL2MID0 -> BYP0 , 
  pip INT_X21Y42 BYP0 -> BYP_B0 , 
  pip INT_X21Y42 EL2MID0 -> BYP0 , 
  pip INT_X21Y42 EL2MID0 -> EN2BEG0 , 
  pip INT_X21Y43 BYP0 -> BYP_B0 , 
  pip INT_X21Y43 EL2END0 -> BYP0 , 
  pip INT_X21Y45 SR2MID2 -> IMUX_B16 , 
  pip INT_X21Y45 SR2MID2 -> IMUX_B34 , 
  pip INT_X21Y46 SE2END2 -> SR2BEG2 , 
  pip INT_X21Y50 WL2MID0 -> WS2BEG0 , 
  pip INT_X21Y51 BYP0 -> BYP_B0 , 
  pip INT_X21Y51 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X21Y51 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X21Y51 WL2MID1 -> FAN2 , 
  pip INT_X21Y52 BYP0 -> BYP_B0 , 
  pip INT_X21Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X21Y52 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X21Y52 WL2MID1 -> FAN2 , 
  pip INT_X21Y52 WL2MID1 -> WN2BEG1 , 
  pip INT_X21Y53 BYP4 -> BYP_B4 , 
  pip INT_X21Y53 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X21Y53 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X21Y53 NW2END0 -> FAN2 , 
  pip INT_X22Y11 SE5END2 -> ES5BEG2 , 
  pip INT_X22Y41 BYP0 -> BYP_B0 , 
  pip INT_X22Y41 EL2END0 -> BYP0 , 
  pip INT_X22Y43 BYP0 -> BYP_B0 , 
  pip INT_X22Y43 EN2END0 -> BYP0 , 
  pip INT_X22Y48 BYP1 -> BYP_B1 , 
  pip INT_X22Y48 SW2MID0 -> BYP1 , 
  pip INT_X22Y49 LOGIC_OUTS15 -> NL2BEG_S0 , 
  pip INT_X22Y49 LOGIC_OUTS15 -> WL2BEG_S0 , 
  pip INT_X22Y49 SE2MID0 -> SW2BEG0 , 
  pip INT_X22Y50 LOGIC_OUTS_N15 -> SE2BEG0 , 
  pip INT_X22Y50 LOGIC_OUTS_N1_15 -> WS5BEG0 , 
  pip INT_X22Y51 NL2MID0 -> WL2BEG1 , 
  pip INT_X22Y52 NL2END0 -> NW2BEG0 , 
  pip INT_X22Y52 NL2END0 -> WL2BEG1 , 
  pip INT_X23Y32 EL5MID2 -> EN2BEG2 , 
  pip INT_X23Y44 ER5MID0 -> ES2BEG0 , 
  pip INT_X24Y33 BYP0 -> BYP_B0 , 
  pip INT_X24Y33 EN2END2 -> FAN6 , 
  pip INT_X24Y33 EN2END2 -> FAN7 , 
  pip INT_X24Y33 FAN2 -> FAN_B2 , 
  pip INT_X24Y33 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X24Y33 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y33 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X24Y33 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X24Y33 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X24Y33 GFAN1 -> FAN2 , 
  pip INT_X24Y34 BYP1 -> BYP_B1 , 
  pip INT_X24Y34 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X24Y43 ES2END0 -> IMUX_B0 , 
  pip INT_X25Y26 BYP0 -> BYP_B0 , 
  pip INT_X25Y26 ER5END0 -> ES5BEG0 , 
  pip INT_X25Y26 ER5END0 -> NL2BEG1 , 
  pip INT_X25Y26 NL2BEG1 -> BYP0 , 
  pip INT_X25Y38 EL5END2 -> NL2BEG_S0 , 
  pip INT_X25Y40 BYP0 -> BYP_B0 , 
  pip INT_X25Y40 NL2MID0 -> BYP0 , 
  pip INT_X25Y9 ES5END2 -> EL5BEG2 , 
  pip INT_X28Y22 BYP1 -> BYP_B1 , 
  pip INT_X28Y22 EL2BEG0 -> BYP1 , 
  pip INT_X28Y22 SR2END0 -> EL2BEG0 , 
  pip INT_X28Y24 ES5END0 -> SR2BEG0 , 
  pip INT_X29Y20 BYP1 -> BYP_B1 , 
  pip INT_X29Y20 EL2BEG0 -> BYP1 , 
  pip INT_X29Y20 SR2END0 -> EL2BEG0 , 
  pip INT_X29Y22 BYP1 -> BYP_B1 , 
  pip INT_X29Y22 EL2MID0 -> BYP1 , 
  pip INT_X29Y22 EL2MID0 -> SR2BEG0 , 
  pip INT_X2Y50 LH18 -> SE5BEG0 , 
  pip INT_X2Y50 LV0 -> EL5BEG2 , 
  pip INT_X2Y50 LV0 =- LH18 , 
  pip INT_X2Y62 LV12 -> ER5BEG0 , 
  pip INT_X30Y11 BYP1 -> BYP_B1 , 
  pip INT_X30Y11 NL2MID0 -> BYP1 , 
  pip INT_X30Y9 EL5END2 -> NL2BEG_S0 , 
  pip INT_X4Y47 SE5END0 -> ES2BEG0 , 
  pip INT_X4Y47 SE5END0 -> ES5BEG0 , 
  pip INT_X5Y46 ES2END0 -> IMUX_B0 , 
  pip INT_X5Y50 EL5MID2 -> NL5BEG2 , 
  pip INT_X5Y53 NL5MID2 -> ER2BEG_S0 , 
  pip INT_X5Y62 ER5MID0 -> EN2BEG0 , 
  pip INT_X5Y62 ER5MID0 -> ES2BEG0 , 
  pip INT_X6Y62 BYP1 -> BYP_B1 , 
  pip INT_X6Y62 ES2MID0 -> BYP1 , 
  pip INT_X6Y62 ES2MID0 -> EN2BEG0 , 
  pip INT_X6Y63 BYP0 -> BYP_B0 , 
  pip INT_X6Y63 EN2END0 -> BYP0 , 
  pip INT_X6Y63 EN2END0 -> NE2BEG0 , 
  pip INT_X7Y40 SR5END0 -> SE2BEG0 , 
  pip INT_X7Y45 ES5END0 -> SR5BEG0 , 
  pip INT_X7Y50 EL5END2 -> NL2BEG_S0 , 
  pip INT_X7Y52 BYP0 -> BYP_B0 , 
  pip INT_X7Y52 BYP1 -> BYP_B1 , 
  pip INT_X7Y52 NL2MID0 -> BYP0 , 
  pip INT_X7Y52 NL2MID0 -> BYP1 , 
  pip INT_X7Y54 BYP0 -> BYP_B0 , 
  pip INT_X7Y54 ER2END0 -> BYP0 , 
  pip INT_X7Y56 BYP0 -> BYP_B0 , 
  pip INT_X7Y56 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X7Y56 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X7Y56 NW2END0 -> FAN2 , 
  pip INT_X7Y59 BYP1 -> BYP_B1 , 
  pip INT_X7Y59 SW2MID0 -> BYP1 , 
  pip INT_X7Y60 SR2END0 -> SW2BEG0 , 
  pip INT_X7Y61 SR2MID0 -> EL2BEG0 , 
  pip INT_X7Y62 ER5END0 -> EN5BEG0 , 
  pip INT_X7Y62 ER5END0 -> SR2BEG0 , 
  pip INT_X7Y63 BYP1 -> BYP_B1 , 
  pip INT_X7Y63 EN2END0 -> BYP1 , 
  pip INT_X7Y64 BYP0 -> BYP_B0 , 
  pip INT_X7Y64 NE2END0 -> BYP0 , 
  pip INT_X8Y39 SE2END0 -> EL2BEG0 , 
  pip INT_X8Y50 LH12 -> NR5BEG0 , 
  pip INT_X8Y55 NR5END0 -> ER5BEG0 , 
  pip INT_X8Y55 NR5END0 -> NW2BEG0 , 
  pip INT_X9Y61 BYP1 -> BYP_B1 , 
  pip INT_X9Y61 EL2END0 -> BYP1 , 
  ;
net "processor/RAM_data_to_mem<1>" , 
  outpin "processor/RAM_data_to_mem<0>" DMUX ,
  inpin "RAM_page<2>" BX ,
  inpin "buttons_int_mask<3>" BX ,
  inpin "ext_int_mask<11>" BX ,
  inpin "ext_int_mask<3>" BX ,
  inpin "ext_int_slope<11>" BX ,
  inpin "ext_int_slope<3>" BX ,
  inpin "ext_int_status<11>" B6 ,
  inpin "ext_int_status<3>" B1 ,
  inpin "gpio_A_dir<3>" BX ,
  inpin "gpio_A_out<3>" BX ,
  inpin "gpio_B_dir<3>" BX ,
  inpin "gpio_B_out<3>" BX ,
  inpin "gpio_C_dir<3>" BX ,
  inpin "gpio_C_out<3>" BX ,
  inpin "gpio_D_dir<3>" BX ,
  inpin "gpio_D_out<3>" BX ,
  inpin "gpio_E_dir<3>" BX ,
  inpin "gpio_E_out<3>" BX ,
  inpin "gpio_F_dir<3>" BX ,
  inpin "gpio_F_out<3>" BX ,
  inpin "gpio_G_dir<3>" BX ,
  inpin "gpio_G_out<3>" BX ,
  inpin "i2c_ctr<3>" BX ,
  inpin "i2c_prer<11>" BX ,
  inpin "i2c_prer<3>" BX ,
  inpin "i2c_txr<3>" BX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" B2 ,
  inpin "int_mask<3>" BX ,
  inpin "int_status<3>" A5 ,
  inpin "lcd_control<2>" BX ,
  inpin "lcd_value<3>" BX ,
  inpin "led_pwm_mask<1>" DX ,
  inpin "led_switch_mask<3>" BX ,
  inpin "leds_0<3>" BX ,
  inpin "leds_1<3>" BX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL1 ,
  inpin "processor/processor/arith_result<2>" C4 ,
  inpin "processor/processor/arith_result<2>" CX ,
  inpin "processor/processor/logical_result<2>" B2 ,
  inpin "processor/processor/shift_result<2>" A1 ,
  inpin "processor/processor/shift_result<2>" D6 ,
  inpin "ps2_int_edge<1>" BX ,
  inpin "ps2_int_mask<1>" BX ,
  inpin "ps2_int_value<1>" BX ,
  inpin "ps2_out<1>" CX ,
  inpin "timer_0_config<3>" BX ,
  inpin "timer_0_interrupt_compare<11>" BX ,
  inpin "timer_0_overflow_compare<11>" BX ,
  inpin "timer_0_register_input<11>" BX ,
  inpin "timer_1_config<3>" BX ,
  inpin "timer_1_interrupt_compare<11>" BX ,
  inpin "timer_1_overflow_compare<11>" BX ,
  inpin "timer_1_register_input<11>" BX ,
  inpin "timers_int_mask<3>" BX ,
  inpin "timers_int_status<3>" B1 ,
  inpin "timers_tmp_wr<3>" BX ,
  inpin "uart0_int_mask<3>" BX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" CI ,
  inpin "uart1_int_mask<3>" BX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" AI ,
  pip BRAM_X5Y45 BRAM_IMUX_B2_0 -> RAMBFIFO36_DIADIL1 , 
  pip CLBLL_X10Y39 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X12Y62 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X12Y68 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y42 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y60 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X19Y35 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y35 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X19Y35 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y48 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X19Y48 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X21Y39 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X21Y42 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X21Y43 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X21Y45 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X21Y45 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X21Y51 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X21Y52 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X21Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X25Y26 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X28Y22 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X30Y11 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y12 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y57 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y62 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y29 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X15Y50 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X15Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y52 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X18Y49 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y50 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X18Y51 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y51 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X18Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y37 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X20Y41 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X20Y42 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y53 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X20Y58 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X22Y41 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X22Y43 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X22Y48 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X22Y49 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X24Y33 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X24Y33 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X24Y34 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X29Y20 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X29Y22 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X6Y62 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X6Y63 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y52 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y54 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y56 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y59 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y63 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y64 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X9Y61 SITE_BYP_B4 -> M_BX , 
  pip INT_BUFS_L_X17Y10 INT_BUFS_WR5MID_B2 -> INT_BUFS_WR5MID2 , 
  pip INT_BUFS_R_X18Y10 INT_BUFS_WR5MID2 -> INT_BUFS_WR5MID_B2 , 
  pip INT_X10Y39 BYP4 -> BYP_B4 , 
  pip INT_X10Y39 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y39 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X10Y39 SR2END1 -> FAN2 , 
  pip INT_X10Y41 EL2END1 -> SR2BEG1 , 
  pip INT_X10Y61 ER5END0 -> ES2BEG0 , 
  pip INT_X10Y69 ER5END0 -> ES2BEG0 , 
  pip INT_X11Y61 ES2MID0 -> NE2BEG0 , 
  pip INT_X11Y68 ES2END0 -> ES2BEG0 , 
  pip INT_X12Y52 NW5END1 -> NR5BEG1 , 
  pip INT_X12Y55 NR5MID1 -> ER2BEG2 , 
  pip INT_X12Y62 BYP4 -> BYP_B4 , 
  pip INT_X12Y62 NE2END0 -> BYP4 , 
  pip INT_X12Y62 NE2END0 -> EN2BEG0 , 
  pip INT_X12Y68 BYP5 -> BYP_B5 , 
  pip INT_X12Y68 ES2MID0 -> BYP5 , 
  pip INT_X13Y12 WL2END2 -> IMUX_B16 , 
  pip INT_X13Y29 SR2END1 -> EL2BEG1 , 
  pip INT_X13Y31 EL5END1 -> SR2BEG1 , 
  pip INT_X13Y55 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X13Y57 BYP4 -> BYP_B4 , 
  pip INT_X13Y57 NL2MID0 -> BYP4 , 
  pip INT_X13Y62 BYP4 -> BYP_B4 , 
  pip INT_X13Y62 EL2BEG0 -> BYP4 , 
  pip INT_X13Y62 EN2MID0 -> EL2BEG0 , 
  pip INT_X14Y44 SR5END1 -> SE2BEG1 , 
  pip INT_X14Y49 LH6 -> NW5BEG1 , 
  pip INT_X14Y49 LH6 -> SR5BEG1 , 
  pip INT_X14Y52 NW5MID1 -> EN2BEG1 , 
  pip INT_X14Y52 NW5MID1 -> ER2BEG2 , 
  pip INT_X15Y10 WR5END2 -> NR2BEG1 , 
  pip INT_X15Y12 NR2END1 -> WL2BEG2 , 
  pip INT_X15Y29 EL2END1 -> FAN5 , 
  pip INT_X15Y29 FAN5 -> FAN_B5 , 
  pip INT_X15Y43 SE2END1 -> ES2BEG1 , 
  pip INT_X15Y50 BYP5 -> BYP_B5 , 
  pip INT_X15Y50 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y50 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X15Y50 SR2END1 -> FAN2 , 
  pip INT_X15Y52 BYP4 -> BYP_B4 , 
  pip INT_X15Y52 EN2MID1 -> FAN2 , 
  pip INT_X15Y52 EN2MID1 -> SR2BEG1 , 
  pip INT_X15Y52 ER2MID2 -> IMUX_B41 , 
  pip INT_X15Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y52 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X15Y61 SR2MID0 -> SE2BEG0 , 
  pip INT_X15Y62 EL2END0 -> SR2BEG0 , 
  pip INT_X16Y42 BYP5 -> BYP_B5 , 
  pip INT_X16Y42 ES2END1 -> FAN2 , 
  pip INT_X16Y42 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y42 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X16Y60 BYP5 -> BYP_B5 , 
  pip INT_X16Y60 SE2END0 -> BYP5 , 
  pip INT_X18Y49 WR2MID0 -> IMUX_B36 , 
  pip INT_X18Y50 BYP5 -> BYP_B5 , 
  pip INT_X18Y50 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y50 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X18Y50 SW2END1 -> FAN2 , 
  pip INT_X18Y51 BYP4 -> BYP_B4 , 
  pip INT_X18Y51 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y51 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X18Y51 WL2MID1 -> FAN2 , 
  pip INT_X18Y51 WL2MID1 -> IMUX_B2 , 
  pip INT_X18Y52 BYP4 -> BYP_B4 , 
  pip INT_X18Y52 WN2END1 -> BYP4 , 
  pip INT_X18Y52 WN2END1 -> NW2BEG0 , 
  pip INT_X18Y53 BYP4 -> BYP_B4 , 
  pip INT_X18Y53 NW2MID0 -> BYP4 , 
  pip INT_X19Y35 BYP3 -> BYP_B3 , 
  pip INT_X19Y35 BYP5 -> BYP_B5 , 
  pip INT_X19Y35 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y35 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X19Y35 NW2END1 -> BYP3 , 
  pip INT_X19Y35 NW2END1 -> IMUX_B34 , 
  pip INT_X19Y35 SL2MID1 -> FAN2 , 
  pip INT_X19Y36 WL2MID2 -> SL2BEG1 , 
  pip INT_X19Y47 FAN_BOUNCE_S0 -> IMUX_B17 , 
  pip INT_X19Y48 BYP5 -> BYP_B5 , 
  pip INT_X19Y48 BYP6 -> BYP_B6 , 
  pip INT_X19Y48 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X19Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y48 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y48 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X19Y48 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X19Y48 SR2BEG1 -> FAN2 , 
  pip INT_X19Y48 SW2MID1 -> FAN5 , 
  pip INT_X19Y48 SW2MID1 -> SR2BEG1 , 
  pip INT_X19Y48 WS2END0 -> FAN0 , 
  pip INT_X19Y49 WN5MID1 -> SW2BEG1 , 
  pip INT_X19Y49 WN5MID1 -> WR2BEG0 , 
  pip INT_X19Y51 WN2MID1 -> SW2BEG1 , 
  pip INT_X19Y51 WN5END1 -> NR5BEG0 , 
  pip INT_X19Y51 WN5END1 -> NW2BEG0 , 
  pip INT_X19Y51 WN5END1 -> WL2BEG1 , 
  pip INT_X19Y51 WN5END1 -> WN2BEG1 , 
  pip INT_X19Y52 NW2MID0 -> NE2BEG0 , 
  pip INT_X19Y56 NR5END0 -> NW2BEG0 , 
  pip INT_X19Y57 NW2MID0 -> NE2BEG0 , 
  pip INT_X20Y10 SE5MID2 -> WR5BEG2 , 
  pip INT_X20Y13 LV0 -> SE5BEG2 , 
  pip INT_X20Y31 LV0 -> NR5BEG1 , 
  pip INT_X20Y31 LV0 =- LH0 , 
  pip INT_X20Y31 LV0 =- LV18 , 
  pip INT_X20Y31 LV18 -> EN5BEG0 , 
  pip INT_X20Y34 NR5MID1 -> NW2BEG1 , 
  pip INT_X20Y36 NR5END1 -> WL2BEG2 , 
  pip INT_X20Y37 BYP5 -> BYP_B5 , 
  pip INT_X20Y37 SW2MID0 -> BYP5 , 
  pip INT_X20Y38 SR5END0 -> SW2BEG0 , 
  pip INT_X20Y40 SR5MID0 -> EL2BEG0 , 
  pip INT_X20Y40 SR5MID0 -> SE2BEG0 , 
  pip INT_X20Y41 BYP5 -> BYP_B5 , 
  pip INT_X20Y41 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y41 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X20Y41 SE2MID1 -> FAN2 , 
  pip INT_X20Y42 BYP4 -> BYP_B4 , 
  pip INT_X20Y42 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y42 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X20Y42 SL2END1 -> FAN2 , 
  pip INT_X20Y42 SL2END1 -> SE2BEG1 , 
  pip INT_X20Y43 LV12 -> SR5BEG0 , 
  pip INT_X20Y44 SE2MID2 -> SL2BEG1 , 
  pip INT_X20Y44 SR5END0 -> SE2BEG0 , 
  pip INT_X20Y45 SL2END2 -> EL2BEG2 , 
  pip INT_X20Y45 SL2END2 -> IMUX_B16 , 
  pip INT_X20Y45 SL2END2 -> SE2BEG2 , 
  pip INT_X20Y48 WS2END0 -> SL2BEG_N2 , 
  pip INT_X20Y49 LV18 -> SR5BEG0 , 
  pip INT_X20Y49 LV18 =- LH0 , 
  pip INT_X20Y49 WR2END0 -> LV18 , 
  pip INT_X20Y49 WR2END0 -> WS2BEG0 , 
  pip INT_X20Y51 WN2END1 -> WN2BEG1 , 
  pip INT_X20Y53 BYP5 -> BYP_B5 , 
  pip INT_X20Y53 NE2END0 -> BYP5 , 
  pip INT_X20Y53 NE2END0 -> ER2BEG1 , 
  pip INT_X20Y58 BYP4 -> BYP_B4 , 
  pip INT_X20Y58 NE2END0 -> BYP4 , 
  pip INT_X21Y39 BYP5 -> BYP_B5 , 
  pip INT_X21Y39 SE2END0 -> BYP5 , 
  pip INT_X21Y40 EL2MID0 -> EN2BEG0 , 
  pip INT_X21Y42 BYP5 -> BYP_B5 , 
  pip INT_X21Y42 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X21Y42 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X21Y42 SL2MID1 -> FAN2 , 
  pip INT_X21Y43 BYP5 -> BYP_B5 , 
  pip INT_X21Y43 SE2END0 -> BYP5 , 
  pip INT_X21Y43 SE2END0 -> ES2BEG0 , 
  pip INT_X21Y43 SE2MID2 -> SL2BEG1 , 
  pip INT_X21Y44 SE2END2 -> SE2BEG2 , 
  pip INT_X21Y45 EL2MID2 -> IMUX_B23 , 
  pip INT_X21Y45 EL2MID2 -> IMUX_B29 , 
  pip INT_X21Y49 WR2MID0 -> WS2BEG0 , 
  pip INT_X21Y50 NW2END0 -> NR2BEG0 , 
  pip INT_X21Y50 NW2END0 -> WN2BEG1 , 
  pip INT_X21Y51 BYP5 -> BYP_B5 , 
  pip INT_X21Y51 NR2MID0 -> BYP5 , 
  pip INT_X21Y52 BYP5 -> BYP_B5 , 
  pip INT_X21Y52 NR2END0 -> BYP5 , 
  pip INT_X21Y53 BYP3 -> BYP_B3 , 
  pip INT_X21Y53 ER2MID1 -> FAN5 , 
  pip INT_X21Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X21Y53 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X22Y10 SE5END2 -> EL5BEG2 , 
  pip INT_X22Y41 BYP5 -> BYP_B5 , 
  pip INT_X22Y41 EN2END0 -> BYP5 , 
  pip INT_X22Y43 BYP5 -> BYP_B5 , 
  pip INT_X22Y43 ES2MID0 -> BYP5 , 
  pip INT_X22Y48 BYP4 -> BYP_B4 , 
  pip INT_X22Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X22Y48 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X22Y48 SE2MID1 -> FAN2 , 
  pip INT_X22Y49 LOGIC_OUTS23 -> NW2BEG0 , 
  pip INT_X22Y49 LOGIC_OUTS23 -> SE2BEG1 , 
  pip INT_X22Y49 LOGIC_OUTS23 -> WN5BEG1 , 
  pip INT_X22Y49 LOGIC_OUTS23 -> WR2BEG0 , 
  pip INT_X23Y26 SR5END0 -> EL2BEG0 , 
  pip INT_X23Y26 SR5END0 -> SE5BEG0 , 
  pip INT_X23Y31 EN5MID0 -> SR5BEG0 , 
  pip INT_X23Y33 EN5END0 -> EN2BEG0 , 
  pip INT_X24Y33 BYP5 -> BYP_B5 , 
  pip INT_X24Y33 EL2BEG0 -> BYP5 , 
  pip INT_X24Y33 EN2MID0 -> EL2BEG0 , 
  pip INT_X24Y33 EN2MID0 -> FAN0 , 
  pip INT_X24Y33 FAN0 -> FAN_B0 , 
  pip INT_X24Y34 BYP4 -> BYP_B4 , 
  pip INT_X24Y34 EN2END0 -> BYP4 , 
  pip INT_X25Y23 SE5END0 -> SE2BEG0 , 
  pip INT_X25Y26 BYP5 -> BYP_B5 , 
  pip INT_X25Y26 EL2END0 -> BYP5 , 
  pip INT_X26Y22 SE2END0 -> EL2BEG0 , 
  pip INT_X27Y10 EL5END2 -> ES2BEG2 , 
  pip INT_X28Y10 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X28Y21 SR2MID0 -> SE2BEG0 , 
  pip INT_X28Y22 BYP4 -> BYP_B4 , 
  pip INT_X28Y22 EL2END0 -> BYP4 , 
  pip INT_X28Y22 EL2END0 -> ES2BEG0 , 
  pip INT_X28Y22 EL2END0 -> SR2BEG0 , 
  pip INT_X29Y20 BYP4 -> BYP_B4 , 
  pip INT_X29Y20 SE2END0 -> BYP4 , 
  pip INT_X29Y22 BYP4 -> BYP_B4 , 
  pip INT_X29Y22 ES2MID0 -> BYP4 , 
  pip INT_X2Y49 LV0 -> EL5BEG2 , 
  pip INT_X2Y49 LV0 =- LH18 , 
  pip INT_X2Y61 LV12 -> ES5BEG0 , 
  pip INT_X2Y67 LV18 -> EN5BEG0 , 
  pip INT_X30Y11 BYP4 -> BYP_B4 , 
  pip INT_X30Y11 ER2END0 -> BYP4 , 
  pip INT_X5Y45 WS2END1 -> IMUX_B2 , 
  pip INT_X5Y59 ES5END0 -> EL2BEG0 , 
  pip INT_X5Y61 ES5MID0 -> ER5BEG0 , 
  pip INT_X5Y61 ES5MID0 -> NE2BEG0 , 
  pip INT_X5Y69 EN5END0 -> ER5BEG0 , 
  pip INT_X6Y46 SW5END1 -> WS2BEG1 , 
  pip INT_X6Y62 BYP4 -> BYP_B4 , 
  pip INT_X6Y62 NE2END0 -> BYP4 , 
  pip INT_X6Y62 NE2END0 -> NE2BEG0 , 
  pip INT_X6Y63 BYP5 -> BYP_B5 , 
  pip INT_X6Y63 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X6Y63 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X6Y63 NE2MID0 -> FAN2 , 
  pip INT_X7Y49 EL5END2 -> NL2BEG_S0 , 
  pip INT_X7Y52 BYP4 -> BYP_B4 , 
  pip INT_X7Y52 BYP5 -> BYP_B5 , 
  pip INT_X7Y52 NL2END0 -> BYP4 , 
  pip INT_X7Y52 NL2END0 -> BYP5 , 
  pip INT_X7Y54 BYP5 -> BYP_B5 , 
  pip INT_X7Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X7Y54 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X7Y54 WL2MID1 -> FAN2 , 
  pip INT_X7Y54 WL2MID1 -> NR2BEG0 , 
  pip INT_X7Y56 BYP5 -> BYP_B5 , 
  pip INT_X7Y56 NR2END0 -> BYP5 , 
  pip INT_X7Y59 BYP4 -> BYP_B4 , 
  pip INT_X7Y59 EL2END0 -> BYP4 , 
  pip INT_X7Y59 EL2END0 -> EN2BEG0 , 
  pip INT_X7Y63 BYP4 -> BYP_B4 , 
  pip INT_X7Y63 NE2END0 -> BYP4 , 
  pip INT_X7Y63 NE2END0 -> NE2BEG0 , 
  pip INT_X7Y64 BYP5 -> BYP_B5 , 
  pip INT_X7Y64 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X7Y64 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X7Y64 NE2MID0 -> FAN2 , 
  pip INT_X8Y31 LH12 -> EL5BEG1 , 
  pip INT_X8Y41 SR5END1 -> EL2BEG1 , 
  pip INT_X8Y46 SW5MID1 -> SR5BEG1 , 
  pip INT_X8Y49 LH12 -> NR5BEG0 , 
  pip INT_X8Y49 LH12 -> SW5BEG1 , 
  pip INT_X8Y54 NR5END0 -> WL2BEG1 , 
  pip INT_X8Y60 EN2END0 -> NE2BEG0 , 
  pip INT_X9Y61 BYP4 -> BYP_B4 , 
  pip INT_X9Y61 NE2END0 -> BYP4 , 
  ;
net "processor/RAM_data_to_mem<2>" , 
  outpin "processor/RAM_data_to_mem<0>" B ,
  inpin "RAM_page<2>" CX ,
  inpin "buttons_int_mask<3>" CX ,
  inpin "ext_int_mask<11>" CX ,
  inpin "ext_int_mask<3>" CX ,
  inpin "ext_int_slope<11>" CX ,
  inpin "ext_int_slope<3>" CX ,
  inpin "ext_int_status<11>" C3 ,
  inpin "ext_int_status<3>" C3 ,
  inpin "gpio_A_dir<3>" CX ,
  inpin "gpio_A_out<3>" CX ,
  inpin "gpio_B_dir<3>" CX ,
  inpin "gpio_B_out<3>" CX ,
  inpin "gpio_C_dir<3>" CX ,
  inpin "gpio_C_out<3>" CX ,
  inpin "gpio_D_dir<3>" CX ,
  inpin "gpio_D_out<3>" CX ,
  inpin "gpio_E_dir<3>" CX ,
  inpin "gpio_E_out<3>" CX ,
  inpin "gpio_F_dir<3>" CX ,
  inpin "gpio_F_out<3>" CX ,
  inpin "gpio_G_dir<3>" CX ,
  inpin "gpio_G_out<3>" CX ,
  inpin "i2c_ctr<3>" CX ,
  inpin "i2c_prer<11>" CX ,
  inpin "i2c_prer<3>" CX ,
  inpin "i2c_txr<3>" CX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" C2 ,
  inpin "int_mask<3>" CX ,
  inpin "int_status<3>" B4 ,
  inpin "lcd_control<2>" CX ,
  inpin "lcd_value<3>" CX ,
  inpin "led_switch_mask<3>" CX ,
  inpin "leds_0<3>" CX ,
  inpin "leds_1<3>" CX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL2 ,
  inpin "processor/processor/arith_result<2>" D3 ,
  inpin "processor/processor/arith_result<2>" DX ,
  inpin "processor/processor/logical_result<2>" C5 ,
  inpin "processor/processor/shift_result<2>" C3 ,
  inpin "processor/processor/shift_result<6>" A3 ,
  inpin "timer_0_config<3>" CX ,
  inpin "timer_0_interrupt_compare<11>" CX ,
  inpin "timer_0_overflow_compare<11>" CX ,
  inpin "timer_0_register_input<11>" CX ,
  inpin "timer_1_config<3>" CX ,
  inpin "timer_1_interrupt_compare<11>" CX ,
  inpin "timer_1_overflow_compare<11>" CX ,
  inpin "timer_1_register_input<11>" CX ,
  inpin "timers_int_mask<3>" CX ,
  inpin "timers_int_status<3>" C6 ,
  inpin "timers_tmp_wr<3>" CX ,
  inpin "uart0_int_mask<3>" CX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" BI ,
  inpin "uart1_int_mask<3>" CX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" DI ,
  pip BRAM_X5Y45 BRAM_IMUX_B3_0 -> RAMBFIFO36_DIADIL2 , 
  pip CLBLL_X10Y39 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X12Y62 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X12Y68 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y42 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y60 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X19Y35 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X19Y35 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X19Y35 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y46 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y47 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y48 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X21Y39 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X21Y42 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X21Y43 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X21Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X25Y26 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X28Y22 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X30Y11 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y12 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X13Y57 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y62 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y29 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y50 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X15Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y49 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y50 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X18Y51 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y51 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X18Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y37 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X20Y41 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X20Y42 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y45 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y58 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X22Y41 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X22Y43 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X22Y48 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X22Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X24Y32 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X24Y33 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X24Y34 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X29Y20 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X29Y22 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X6Y62 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X6Y63 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y52 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y54 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y56 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y59 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y63 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y64 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X9Y61 SITE_BYP_B3 -> M_CX , 
  pip INT_BUFS_L_X17Y12 INT_BUFS_WR2END_B1 -> INT_BUFS_WR2END1 , 
  pip INT_BUFS_R_X18Y12 INT_BUFS_WR2END1 -> INT_BUFS_WR2END_B1 , 
  pip INT_X10Y39 BYP3 -> BYP_B3 , 
  pip INT_X10Y39 EN2MID2 -> BYP3 , 
  pip INT_X10Y51 LH12 -> EL5BEG1 , 
  pip INT_X10Y62 EN2MID1 -> EL2BEG1 , 
  pip INT_X10Y63 EN2END1 -> ER2BEG2 , 
  pip INT_X12Y62 BYP3 -> BYP_B3 , 
  pip INT_X12Y62 EL2END1 -> FAN5 , 
  pip INT_X12Y62 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X12Y62 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X12Y63 ER2END2 -> ES2BEG2 , 
  pip INT_X12Y67 EL5END0 -> NL2BEG1 , 
  pip INT_X12Y68 BYP2 -> BYP_B2 , 
  pip INT_X12Y68 NL2MID1 -> WL2BEG2 , 
  pip INT_X12Y68 WL2BEG2 -> BYP2 , 
  pip INT_X13Y12 WS2MID1 -> IMUX_B31 , 
  pip INT_X13Y51 EL5MID1 -> NL5BEG1 , 
  pip INT_X13Y56 NL5END1 -> NE2BEG1 , 
  pip INT_X13Y57 BYP3 -> BYP_B3 , 
  pip INT_X13Y57 NE2MID1 -> BYP3 , 
  pip INT_X13Y62 BYP3 -> BYP_B3 , 
  pip INT_X13Y62 ES2END2 -> BYP3 , 
  pip INT_X14Y12 WL2END1 -> WS2BEG1 , 
  pip INT_X14Y57 NE2END1 -> NL2BEG2 , 
  pip INT_X14Y59 NL2END2 -> NE2BEG2 , 
  pip INT_X15Y29 FAN2 -> FAN_B2 , 
  pip INT_X15Y29 SW2END1 -> FAN2 , 
  pip INT_X15Y50 BYP2 -> BYP_B2 , 
  pip INT_X15Y50 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X15Y51 EL5END1 -> NL2BEG2 , 
  pip INT_X15Y51 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X15Y51 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y51 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X15Y51 GFAN0 -> FAN0 , 
  pip INT_X15Y51 NL2BEG2 -> FAN4 , 
  pip INT_X15Y52 BYP3 -> BYP_B3 , 
  pip INT_X15Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y52 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y52 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X15Y52 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X15Y52 GFAN1 -> FAN5 , 
  pip INT_X15Y52 NL2MID2 -> FAN6 , 
  pip INT_X15Y52 NL2MID2 -> IMUX_B11 , 
  pip INT_X15Y60 NE2END2 -> EN2BEG2 , 
  pip INT_X16Y12 WS2MID1 -> WL2BEG1 , 
  pip INT_X16Y30 SR5MID1 -> SW2BEG1 , 
  pip INT_X16Y33 LH6 -> SR5BEG1 , 
  pip INT_X16Y42 BYP2 -> BYP_B2 , 
  pip INT_X16Y42 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X16Y43 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X16Y43 SL2END0 -> FAN0 , 
  pip INT_X16Y45 SE2MID1 -> SL2BEG0 , 
  pip INT_X16Y46 SR5END1 -> SE2BEG1 , 
  pip INT_X16Y51 LH6 -> SR5BEG1 , 
  pip INT_X16Y60 BYP2 -> BYP_B2 , 
  pip INT_X16Y60 EN2MID2 -> BYP2 , 
  pip INT_X17Y12 WR2END1 -> WS2BEG1 , 
  pip INT_X18Y49 WN2MID1 -> IMUX_B8 , 
  pip INT_X18Y50 BYP2 -> BYP_B2 , 
  pip INT_X18Y50 WN2END1 -> NW2BEG0 , 
  pip INT_X18Y50 WR2MID2 -> BYP2 , 
  pip INT_X18Y51 BYP3 -> BYP_B3 , 
  pip INT_X18Y51 NW2MID0 -> IMUX_B37 , 
  pip INT_X18Y51 SW2END2 -> BYP3 , 
  pip INT_X18Y52 BYP3 -> BYP_B3 , 
  pip INT_X18Y52 WL2END2 -> BYP3 , 
  pip INT_X18Y53 BYP3 -> BYP_B3 , 
  pip INT_X18Y53 WN2MID2 -> BYP3 , 
  pip INT_X19Y12 SE5MID2 -> WR2BEG1 , 
  pip INT_X19Y15 LV0 -> SE5BEG2 , 
  pip INT_X19Y33 SL2END0 -> LV18 , 
  pip INT_X19Y35 BYP2 -> BYP_B2 , 
  pip INT_X19Y35 BYP6 -> BYP_B6 , 
  pip INT_X19Y35 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X19Y35 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X19Y35 SW2END1 -> IMUX_B20 , 
  pip INT_X19Y35 SW2END1 -> SL2BEG0 , 
  pip INT_X19Y36 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X19Y36 WR2MID0 -> FAN0 , 
  pip INT_X19Y46 SW2MID1 -> IMUX_B27 , 
  pip INT_X19Y46 SW2MID1 -> SE2BEG1 , 
  pip INT_X19Y47 WR2BEG0 -> IMUX_B32 , 
  pip INT_X19Y47 WS5END1 -> SW2BEG1 , 
  pip INT_X19Y47 WS5END1 -> WR2BEG0 , 
  pip INT_X19Y48 BYP2 -> BYP_B2 , 
  pip INT_X19Y48 WS2END2 -> BYP2 , 
  pip INT_X19Y49 WS5MID1 -> WN2BEG1 , 
  pip INT_X19Y51 WS2END0 -> WR2BEG_N2 , 
  pip INT_X19Y52 WN2MID2 -> SW2BEG2 , 
  pip INT_X19Y53 WN2END2 -> WN2BEG2 , 
  pip INT_X20Y35 SW2MID1 -> ES2BEG1 , 
  pip INT_X20Y36 SL5END1 -> SW2BEG1 , 
  pip INT_X20Y36 SL5END1 -> WR2BEG0 , 
  pip INT_X20Y37 BYP2 -> BYP_B2 , 
  pip INT_X20Y37 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y37 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X20Y37 SW2MID1 -> FAN5 , 
  pip INT_X20Y38 SL5MID1 -> SW2BEG1 , 
  pip INT_X20Y41 BYP2 -> BYP_B2 , 
  pip INT_X20Y41 SL2END2 -> BYP2 , 
  pip INT_X20Y41 SL2END2 -> SE2BEG2 , 
  pip INT_X20Y41 SW5END1 -> SL5BEG1 , 
  pip INT_X20Y42 BYP3 -> BYP_B3 , 
  pip INT_X20Y42 SL2MID2 -> BYP3 , 
  pip INT_X20Y44 WR2END0 -> SL2BEG_N2 , 
  pip INT_X20Y45 SE2END1 -> IMUX_B33 , 
  pip INT_X20Y49 WL2END2 -> WS2BEG2 , 
  pip INT_X20Y52 NW5END1 -> NR5BEG1 , 
  pip INT_X20Y52 NW5END1 -> WL2BEG2 , 
  pip INT_X20Y52 NW5END1 -> WN2BEG2 , 
  pip INT_X20Y52 WL2END0 -> WS2BEG0 , 
  pip INT_X20Y57 NR5END1 -> NE2BEG1 , 
  pip INT_X20Y58 BYP3 -> BYP_B3 , 
  pip INT_X20Y58 NE2MID1 -> BYP3 , 
  pip INT_X21Y12 SE5END2 -> ES5BEG2 , 
  pip INT_X21Y35 ES2MID1 -> ER2BEG2 , 
  pip INT_X21Y39 BYP2 -> BYP_B2 , 
  pip INT_X21Y39 SR2MID2 -> BYP2 , 
  pip INT_X21Y40 SE2END2 -> SR2BEG2 , 
  pip INT_X21Y42 BYP2 -> BYP_B2 , 
  pip INT_X21Y42 SL2MID2 -> BYP2 , 
  pip INT_X21Y43 BYP2 -> BYP_B2 , 
  pip INT_X21Y43 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X21Y44 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X21Y44 WR2MID0 -> FAN0 , 
  pip INT_X21Y44 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X21Y45 SW2END1 -> IMUX_B32 , 
  pip INT_X22Y28 SR5END2 -> EL5BEG2 , 
  pip INT_X22Y33 LH0 -> SR5BEG2 , 
  pip INT_X22Y41 BYP2 -> BYP_B2 , 
  pip INT_X22Y41 EL2BEG1 -> FAN5 , 
  pip INT_X22Y41 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X22Y41 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X22Y41 SW5MID1 -> EL2BEG1 , 
  pip INT_X22Y43 BYP2 -> BYP_B2 , 
  pip INT_X22Y43 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X22Y43 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X22Y43 SW2MID1 -> FAN5 , 
  pip INT_X22Y44 SL5END1 -> SW2BEG1 , 
  pip INT_X22Y44 SL5END1 -> SW5BEG1 , 
  pip INT_X22Y44 SL5END1 -> WR2BEG0 , 
  pip INT_X22Y46 SL5MID1 -> SW2BEG1 , 
  pip INT_X22Y48 BYP3 -> BYP_B3 , 
  pip INT_X22Y48 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X22Y48 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X22Y48 SW2MID1 -> FAN5 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> NL2BEG2 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> NW5BEG1 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> SL5BEG1 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> SW2BEG1 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> WL2BEG2 , 
  pip INT_X22Y49 LOGIC_OUTS13 -> WS5BEG1 , 
  pip INT_X22Y51 NL2END2 -> LH0 , 
  pip INT_X22Y51 NL2END2 -> WL2BEG_S0 , 
  pip INT_X23Y33 SR2END2 -> SE2BEG2 , 
  pip INT_X23Y35 ER2END2 -> ES2BEG2 , 
  pip INT_X23Y35 ER2END2 -> SR2BEG2 , 
  pip INT_X24Y12 ES5MID2 -> ER5BEG2 , 
  pip INT_X24Y32 FAN7 -> FAN_B7 , 
  pip INT_X24Y32 SE2END2 -> FAN7 , 
  pip INT_X24Y33 BYP2 -> BYP_B2 , 
  pip INT_X24Y33 SR2MID2 -> BYP2 , 
  pip INT_X24Y34 BYP3 -> BYP_B3 , 
  pip INT_X24Y34 ES2END2 -> BYP3 , 
  pip INT_X24Y34 ES2END2 -> SR2BEG2 , 
  pip INT_X25Y26 BYP2 -> BYP_B2 , 
  pip INT_X25Y26 SR2END2 -> BYP2 , 
  pip INT_X25Y28 EL5MID2 -> SR2BEG2 , 
  pip INT_X27Y23 SR5END2 -> SE2BEG2 , 
  pip INT_X27Y28 EL5END2 -> SR5BEG2 , 
  pip INT_X28Y22 BYP3 -> BYP_B3 , 
  pip INT_X28Y22 SE2END2 -> EL2BEG2 , 
  pip INT_X28Y22 SE2END2 -> ES2BEG2 , 
  pip INT_X28Y22 SE2END2 -> SR2BEG2 , 
  pip INT_X28Y22 SR2BEG2 -> BYP3 , 
  pip INT_X29Y12 ER5END2 -> ES2BEG2 , 
  pip INT_X29Y20 BYP3 -> BYP_B3 , 
  pip INT_X29Y20 SE2MID2 -> BYP3 , 
  pip INT_X29Y21 ES2END2 -> SE2BEG2 , 
  pip INT_X29Y22 BYP3 -> BYP_B3 , 
  pip INT_X29Y22 EL2MID2 -> SR2BEG2 , 
  pip INT_X29Y22 SR2BEG2 -> BYP3 , 
  pip INT_X30Y11 BYP3 -> BYP_B3 , 
  pip INT_X30Y11 ES2END2 -> BYP3 , 
  pip INT_X4Y33 LV0 =- LH18 , 
  pip INT_X4Y39 LV6 -> EL5BEG2 , 
  pip INT_X4Y46 SL5END0 -> SE2BEG0 , 
  pip INT_X4Y51 LH18 -> EL5BEG0 , 
  pip INT_X4Y51 LH18 -> SL5BEG0 , 
  pip INT_X4Y51 LV0 =- LH18 , 
  pip INT_X4Y51 LV18 =- LH18 , 
  pip INT_X4Y57 LV6 -> NR5BEG1 , 
  pip INT_X4Y60 NR5MID1 -> ER2BEG2 , 
  pip INT_X4Y62 NR5END1 -> ER2BEG2 , 
  pip INT_X4Y62 NR5END1 -> ER5BEG1 , 
  pip INT_X4Y62 NR5END1 -> NE2BEG1 , 
  pip INT_X4Y69 LV18 -> ES5BEG0 , 
  pip INT_X5Y45 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X5Y45 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X5Y45 SE2END0 -> BYP1 , 
  pip INT_X5Y63 NE2END1 -> ER2BEG2 , 
  pip INT_X6Y60 ER2END2 -> ES2BEG2 , 
  pip INT_X6Y62 BYP3 -> BYP_B3 , 
  pip INT_X6Y62 ER2END2 -> SR2BEG2 , 
  pip INT_X6Y62 SR2BEG2 -> BYP3 , 
  pip INT_X6Y63 BYP2 -> BYP_B2 , 
  pip INT_X6Y63 ER2MID2 -> EN2BEG2 , 
  pip INT_X6Y63 ER2MID2 -> SR2BEG2 , 
  pip INT_X6Y63 SR2BEG2 -> BYP2 , 
  pip INT_X7Y51 EL5MID0 -> NL2BEG1 , 
  pip INT_X7Y52 BYP2 -> BYP_B2 , 
  pip INT_X7Y52 BYP3 -> BYP_B3 , 
  pip INT_X7Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X7Y52 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X7Y52 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X7Y52 NL2MID1 -> FAN5 , 
  pip INT_X7Y53 NL2END1 -> NE2BEG1 , 
  pip INT_X7Y54 BYP2 -> BYP_B2 , 
  pip INT_X7Y54 NE2MID1 -> BYP2 , 
  pip INT_X7Y56 BYP2 -> BYP_B2 , 
  pip INT_X7Y56 NW2END1 -> BYP2 , 
  pip INT_X7Y59 BYP3 -> BYP_B3 , 
  pip INT_X7Y59 ES2END2 -> BYP3 , 
  pip INT_X7Y63 BYP3 -> BYP_B3 , 
  pip INT_X7Y63 EN2MID2 -> BYP3 , 
  pip INT_X7Y63 ER2END2 -> ES2BEG2 , 
  pip INT_X7Y64 BYP2 -> BYP_B2 , 
  pip INT_X7Y64 EN2END2 -> FAN6 , 
  pip INT_X7Y64 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X7Y64 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y64 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X7Y64 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X7Y64 GFAN1 -> FAN5 , 
  pip INT_X7Y67 ES5END0 -> EL5BEG0 , 
  pip INT_X8Y54 NE2END1 -> NE2BEG1 , 
  pip INT_X8Y55 NE2MID1 -> NW2BEG1 , 
  pip INT_X8Y62 ES2END2 -> ES2BEG2 , 
  pip INT_X9Y39 EL5END2 -> EN2BEG2 , 
  pip INT_X9Y61 BYP3 -> BYP_B3 , 
  pip INT_X9Y61 ES2END2 -> BYP3 , 
  pip INT_X9Y62 ER5END1 -> EN2BEG1 , 
  ;
net "processor/RAM_data_to_mem<3>" , 
  outpin "processor/RAM_data_to_mem<0>" BMUX ,
  inpin "buttons_int_mask<3>" DX ,
  inpin "ext_int_mask<11>" DX ,
  inpin "ext_int_mask<3>" DX ,
  inpin "ext_int_slope<11>" DX ,
  inpin "ext_int_slope<3>" DX ,
  inpin "ext_int_status<11>" D5 ,
  inpin "ext_int_status<3>" D4 ,
  inpin "gpio_A_dir<3>" DX ,
  inpin "gpio_A_out<3>" DX ,
  inpin "gpio_B_dir<3>" DX ,
  inpin "gpio_B_out<3>" DX ,
  inpin "gpio_C_dir<3>" DX ,
  inpin "gpio_C_out<3>" DX ,
  inpin "gpio_D_dir<3>" DX ,
  inpin "gpio_D_out<3>" DX ,
  inpin "gpio_E_dir<3>" DX ,
  inpin "gpio_E_out<3>" DX ,
  inpin "gpio_F_dir<3>" DX ,
  inpin "gpio_F_out<3>" DX ,
  inpin "gpio_G_dir<3>" DX ,
  inpin "gpio_G_out<3>" DX ,
  inpin "i2c_cr<5>" BX ,
  inpin "i2c_ctr<3>" DX ,
  inpin "i2c_prer<11>" DX ,
  inpin "i2c_prer<3>" DX ,
  inpin "i2c_txr<3>" DX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<3>" D6 ,
  inpin "int_mask<3>" DX ,
  inpin "int_status<3>" C6 ,
  inpin "lcd_value<3>" DX ,
  inpin "led_switch_mask<3>" DX ,
  inpin "leds_0<3>" DX ,
  inpin "leds_1<3>" DX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL3 ,
  inpin "processor/processor/arith_result<6>" A5 ,
  inpin "processor/processor/arith_result<6>" AX ,
  inpin "processor/processor/logical_result<5>" A1 ,
  inpin "processor/processor/shift_result<2>" D5 ,
  inpin "processor/processor/shift_result<6>" B2 ,
  inpin "timer_0_config<3>" DX ,
  inpin "timer_0_interrupt_compare<11>" DX ,
  inpin "timer_0_overflow_compare<11>" DX ,
  inpin "timer_0_register_input<11>" DX ,
  inpin "timer_1_config<3>" DX ,
  inpin "timer_1_interrupt_compare<11>" DX ,
  inpin "timer_1_overflow_compare<11>" DX ,
  inpin "timer_1_register_input<11>" DX ,
  inpin "timers_tmp_wr<3>" DX ,
  inpin "uart0_int_mask<3>" DX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" AI ,
  inpin "uart1_int_mask<3>" DX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" CI ,
  pip BRAM_X5Y45 BRAM_IMUX_B4_0 -> RAMBFIFO36_DIADIL3 , 
  pip CLBLL_X10Y39 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X12Y62 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X12Y68 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y42 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y60 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X19Y35 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X19Y36 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y36 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y48 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X21Y39 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X21Y42 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X21Y43 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X21Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X25Y26 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X25Y40 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X28Y22 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X30Y11 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X13Y12 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y57 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X13Y62 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X15Y29 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X18Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X18Y50 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X18Y51 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X18Y51 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X18Y53 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X20Y37 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X20Y41 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X20Y42 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X20Y46 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y58 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X22Y43 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X22Y48 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X22Y49 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X24Y32 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X24Y33 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X24Y34 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X29Y20 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X29Y22 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X6Y62 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X6Y63 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y52 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y54 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y56 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y59 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y63 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y64 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X9Y61 SITE_BYP_B6 -> M_DX , 
  pip INT_X10Y39 BYP6 -> BYP_B6 , 
  pip INT_X10Y39 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X10Y40 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X10Y40 SL2END0 -> FAN0 , 
  pip INT_X10Y42 SE5MID1 -> SL2BEG0 , 
  pip INT_X10Y45 LH12 -> SE5BEG1 , 
  pip INT_X10Y45 LH12 -> WR5BEG1 , 
  pip INT_X10Y61 ES2MID2 -> NE2BEG2 , 
  pip INT_X11Y62 NE2END2 -> EN2BEG2 , 
  pip INT_X12Y13 SR5MID1 -> SE2BEG1 , 
  pip INT_X12Y16 LH6 -> SR5BEG1 , 
  pip INT_X12Y62 BYP6 -> BYP_B6 , 
  pip INT_X12Y62 EN2MID2 -> BYP6 , 
  pip INT_X12Y63 EN5MID0 -> ES2BEG0 , 
  pip INT_X12Y63 EN5MID0 -> SE5BEG0 , 
  pip INT_X12Y65 EN5END0 -> NL2BEG1 , 
  pip INT_X12Y67 NL2END1 -> NE2BEG1 , 
  pip INT_X12Y68 BYP7 -> BYP_B7 , 
  pip INT_X12Y68 NE2MID1 -> BYP7 , 
  pip INT_X13Y12 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y12 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X13Y12 SE2END1 -> FAN5 , 
  pip INT_X13Y57 BYP6 -> BYP_B6 , 
  pip INT_X13Y57 WR2MID2 -> BYP6 , 
  pip INT_X13Y62 BYP6 -> BYP_B6 , 
  pip INT_X13Y62 ES2END0 -> FAN1 , 
  pip INT_X13Y62 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y62 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y62 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X13Y62 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X13Y62 GFAN0 -> FAN5 , 
  pip INT_X14Y58 SR2END0 -> WR2BEG_N2 , 
  pip INT_X14Y60 SE5END0 -> ES2BEG0 , 
  pip INT_X14Y60 SE5END0 -> SR2BEG0 , 
  pip INT_X15Y29 FAN0 -> FAN_B0 , 
  pip INT_X15Y29 SL2END0 -> FAN0 , 
  pip INT_X15Y31 SW2END1 -> SL2BEG0 , 
  pip INT_X15Y60 ES2MID0 -> ER2BEG1 , 
  pip INT_X16Y32 SR5END1 -> SW2BEG1 , 
  pip INT_X16Y37 SW5MID1 -> SR5BEG1 , 
  pip INT_X16Y40 SR5END1 -> SW5BEG1 , 
  pip INT_X16Y42 BYP7 -> BYP_B7 , 
  pip INT_X16Y42 EL2BEG1 -> FAN5 , 
  pip INT_X16Y42 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y42 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X16Y42 SR5MID1 -> EL2BEG1 , 
  pip INT_X16Y45 LH6 -> SR5BEG1 , 
  pip INT_X16Y60 BYP7 -> BYP_B7 , 
  pip INT_X16Y60 ER2MID1 -> FAN5 , 
  pip INT_X16Y60 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y60 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X18Y16 LV0 =- LH0 , 
  pip INT_X18Y16 LV0 =- LH18 , 
  pip INT_X18Y34 LV18 -> ES5BEG0 , 
  pip INT_X18Y34 SL2END0 -> LV18 , 
  pip INT_X18Y36 WR2END1 -> SL2BEG0 , 
  pip INT_X18Y49 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y49 FAN_BOUNCE1 -> IMUX_B45 , 
  pip INT_X18Y49 WS2END0 -> FAN1 , 
  pip INT_X18Y50 BYP7 -> BYP_B7 , 
  pip INT_X18Y50 WN2END_S0 -> NW2BEG2 , 
  pip INT_X18Y50 WS2END2 -> BYP7 , 
  pip INT_X18Y51 BYP6 -> BYP_B6 , 
  pip INT_X18Y51 NW2MID2 -> IMUX_B11 , 
  pip INT_X18Y51 WL2END2 -> BYP6 , 
  pip INT_X18Y51 WL2END2 -> NR2BEG1 , 
  pip INT_X18Y52 BYP6 -> BYP_B6 , 
  pip INT_X18Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y52 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X18Y52 WN2END2 -> FAN5 , 
  pip INT_X18Y53 BYP6 -> BYP_B6 , 
  pip INT_X18Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y53 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X18Y53 NR2END1 -> FAN5 , 
  pip INT_X19Y35 BYP7 -> BYP_B7 , 
  pip INT_X19Y35 SW2END2 -> BYP7 , 
  pip INT_X19Y36 BYP1 -> BYP_B1 , 
  pip INT_X19Y36 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y36 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X19Y36 WR2MID1 -> FAN2 , 
  pip INT_X19Y36 WR2MID1 -> IMUX_B26 , 
  pip INT_X19Y46 SE2MID2 -> IMUX_B16 , 
  pip INT_X19Y47 SL2END2 -> IMUX_B22 , 
  pip INT_X19Y47 SL2END2 -> SE2BEG2 , 
  pip INT_X19Y48 BYP7 -> BYP_B7 , 
  pip INT_X19Y48 SL2MID2 -> BYP7 , 
  pip INT_X19Y50 WL5MID0 -> SL2BEG_N2 , 
  pip INT_X19Y50 WL5MID0 -> WN2BEG0 , 
  pip INT_X19Y50 WL5MID0 -> WS2BEG0 , 
  pip INT_X19Y51 WL2MID2 -> WN2BEG2 , 
  pip INT_X19Y51 WL2MID2 -> WS2BEG2 , 
  pip INT_X20Y36 SL5END2 -> SW2BEG2 , 
  pip INT_X20Y36 SL5END2 -> WR2BEG1 , 
  pip INT_X20Y37 BYP7 -> BYP_B7 , 
  pip INT_X20Y37 SE2MID2 -> BYP7 , 
  pip INT_X20Y38 SL5MID2 -> SE2BEG2 , 
  pip INT_X20Y40 SL2MID1 -> SE2BEG1 , 
  pip INT_X20Y41 BYP7 -> BYP_B7 , 
  pip INT_X20Y41 SL2BEG1 -> BYP7 , 
  pip INT_X20Y41 SW5END2 -> SL2BEG1 , 
  pip INT_X20Y41 SW5END2 -> SL5BEG2 , 
  pip INT_X20Y42 BYP6 -> BYP_B6 , 
  pip INT_X20Y42 WS2END2 -> BYP6 , 
  pip INT_X20Y46 SE2END2 -> IMUX_B5 , 
  pip INT_X20Y51 WN2END2 -> WL2BEG2 , 
  pip INT_X20Y58 BYP6 -> BYP_B6 , 
  pip INT_X20Y58 WL2END2 -> BYP6 , 
  pip INT_X21Y32 ES5END0 -> ES2BEG0 , 
  pip INT_X21Y39 BYP7 -> BYP_B7 , 
  pip INT_X21Y39 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X21Y39 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X21Y39 SE2END1 -> FAN5 , 
  pip INT_X21Y42 BYP7 -> BYP_B7 , 
  pip INT_X21Y42 WS2END2 -> BYP7 , 
  pip INT_X21Y43 BYP7 -> BYP_B7 , 
  pip INT_X21Y43 SW2END2 -> BYP7 , 
  pip INT_X21Y43 SW2END2 -> WS2BEG2 , 
  pip INT_X21Y45 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X21Y45 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X21Y45 SW2END2 -> BYP6 , 
  pip INT_X21Y50 WN2END2 -> WN2BEG2 , 
  pip INT_X22Y32 ES2MID0 -> ER2BEG1 , 
  pip INT_X22Y36 SR5END2 -> EL2BEG2 , 
  pip INT_X22Y36 SR5END2 -> SE5BEG2 , 
  pip INT_X22Y41 SW5MID2 -> SR5BEG2 , 
  pip INT_X22Y43 BYP7 -> BYP_B7 , 
  pip INT_X22Y43 SE2MID2 -> BYP7 , 
  pip INT_X22Y43 SE2MID2 -> WS2BEG2 , 
  pip INT_X22Y44 SR5END2 -> SE2BEG2 , 
  pip INT_X22Y44 SR5END2 -> SW2BEG2 , 
  pip INT_X22Y44 SR5END2 -> SW5BEG2 , 
  pip INT_X22Y45 SW2MID2 -> LH0 , 
  pip INT_X22Y46 SR5MID2 -> SW2BEG2 , 
  pip INT_X22Y48 BYP6 -> BYP_B6 , 
  pip INT_X22Y48 SR2MID2 -> BYP6 , 
  pip INT_X22Y49 LOGIC_OUTS21 -> NW5BEG2 , 
  pip INT_X22Y49 LOGIC_OUTS21 -> SR2BEG2 , 
  pip INT_X22Y49 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X22Y49 LOGIC_OUTS21 -> WL5BEG_S0 , 
  pip INT_X22Y49 LOGIC_OUTS21 -> WN2BEG2 , 
  pip INT_X22Y52 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X22Y55 NL2END0 -> NW2BEG0 , 
  pip INT_X22Y56 NW2MID0 -> NL2BEG1 , 
  pip INT_X22Y58 NL2END1 -> WL2BEG2 , 
  pip INT_X24Y28 SR5END2 -> SE2BEG2 , 
  pip INT_X24Y32 ER2END1 -> FAN5 , 
  pip INT_X24Y32 FAN5 -> FAN_B5 , 
  pip INT_X24Y33 BYP7 -> BYP_B7 , 
  pip INT_X24Y33 SE2MID2 -> BYP7 , 
  pip INT_X24Y33 SE5END2 -> SR5BEG2 , 
  pip INT_X24Y34 BYP6 -> BYP_B6 , 
  pip INT_X24Y34 SR2END2 -> BYP6 , 
  pip INT_X24Y34 SR2END2 -> SE2BEG2 , 
  pip INT_X24Y36 EL2END2 -> NL2BEG_S0 , 
  pip INT_X24Y36 EL2END2 -> SR2BEG2 , 
  pip INT_X24Y39 NL2END0 -> NE2BEG0 , 
  pip INT_X25Y25 SR2END2 -> SE2BEG2 , 
  pip INT_X25Y26 BYP7 -> BYP_B7 , 
  pip INT_X25Y26 SR2MID2 -> BYP7 , 
  pip INT_X25Y27 SE2END2 -> SR2BEG2 , 
  pip INT_X25Y40 BYP5 -> BYP_B5 , 
  pip INT_X25Y40 NE2END0 -> BYP5 , 
  pip INT_X26Y24 SE2END2 -> EL2BEG2 , 
  pip INT_X28Y22 BYP6 -> BYP_B6 , 
  pip INT_X28Y22 SR2END2 -> BYP6 , 
  pip INT_X28Y24 EL2END2 -> SR2BEG2 , 
  pip INT_X29Y20 BYP6 -> BYP_B6 , 
  pip INT_X29Y20 NW2END1 -> BYP6 , 
  pip INT_X29Y22 BYP6 -> BYP_B6 , 
  pip INT_X29Y22 NW2END1 -> BYP6 , 
  pip INT_X30Y11 BYP6 -> BYP_B6 , 
  pip INT_X30Y11 EL2BEG1 -> FAN5 , 
  pip INT_X30Y11 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X30Y11 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X30Y11 SR5END1 -> EL2BEG1 , 
  pip INT_X30Y16 LH6 -> NL5BEG1 , 
  pip INT_X30Y16 LH6 -> SR5BEG1 , 
  pip INT_X30Y19 NL5MID1 -> NW2BEG1 , 
  pip INT_X30Y21 NL5END1 -> NW2BEG1 , 
  pip INT_X4Y45 LH18 -> NR5BEG_N2 , 
  pip INT_X4Y45 LV0 =- LH18 , 
  pip INT_X4Y49 NR5END2 -> NE5BEG2 , 
  pip INT_X4Y57 LV12 -> NE5BEG0 , 
  pip INT_X4Y63 LV18 -> ER5BEG0 , 
  pip INT_X5Y45 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X5Y45 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X5Y45 NR2BEG0 -> BYP5 , 
  pip INT_X5Y45 WR5END1 -> NR2BEG0 , 
  pip INT_X6Y52 NE5END2 -> EN2BEG2 , 
  pip INT_X6Y52 NE5END2 -> ER2BEG_S0 , 
  pip INT_X6Y60 NE5END0 -> EN2BEG0 , 
  pip INT_X6Y60 NE5END0 -> NL2BEG1 , 
  pip INT_X6Y61 NL2MID1 -> ER2BEG2 , 
  pip INT_X6Y62 BYP6 -> BYP_B6 , 
  pip INT_X6Y62 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X6Y62 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X6Y62 NL2END1 -> FAN5 , 
  pip INT_X6Y62 NL2END1 -> NE2BEG1 , 
  pip INT_X6Y63 BYP7 -> BYP_B7 , 
  pip INT_X6Y63 NE2MID1 -> BYP7 , 
  pip INT_X7Y52 BYP6 -> BYP_B6 , 
  pip INT_X7Y52 BYP7 -> BYP_B7 , 
  pip INT_X7Y52 EN2MID2 -> BYP6 , 
  pip INT_X7Y52 EN2MID2 -> BYP7 , 
  pip INT_X7Y53 ER2MID0 -> NL2BEG1 , 
  pip INT_X7Y54 BYP7 -> BYP_B7 , 
  pip INT_X7Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X7Y54 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X7Y54 NL2MID1 -> FAN5 , 
  pip INT_X7Y55 NL2END1 -> NE2BEG1 , 
  pip INT_X7Y56 BYP7 -> BYP_B7 , 
  pip INT_X7Y56 NE2MID1 -> BYP7 , 
  pip INT_X7Y59 BYP6 -> BYP_B6 , 
  pip INT_X7Y59 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X7Y60 EN2MID0 -> FAN0 , 
  pip INT_X7Y60 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X7Y63 BYP6 -> BYP_B6 , 
  pip INT_X7Y63 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X7Y63 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X7Y63 NE2END1 -> FAN5 , 
  pip INT_X7Y63 NE2END1 -> NE2BEG1 , 
  pip INT_X7Y64 BYP7 -> BYP_B7 , 
  pip INT_X7Y64 NE2MID1 -> BYP7 , 
  pip INT_X8Y61 ER2END2 -> EN2BEG2 , 
  pip INT_X9Y61 BYP6 -> BYP_B6 , 
  pip INT_X9Y61 EN2MID2 -> BYP6 , 
  pip INT_X9Y61 EN2MID2 -> ES2BEG2 , 
  pip INT_X9Y63 ER5END0 -> EN5BEG0 , 
  ;
net "processor/RAM_data_to_mem<4>" , 
  outpin "processor/RAM_data_to_mem<4>" D ,
  inpin "buttons_int_mask<7>" AX ,
  inpin "ext_int_mask<15>" AX ,
  inpin "ext_int_mask<7>" AX ,
  inpin "ext_int_slope<15>" AX ,
  inpin "ext_int_slope<7>" AX ,
  inpin "ext_int_status<15>" A2 ,
  inpin "ext_int_status<6>" A5 ,
  inpin "gpio_A_dir<7>" AX ,
  inpin "gpio_A_out<7>" AX ,
  inpin "gpio_B_dir<7>" AX ,
  inpin "gpio_B_out<7>" AX ,
  inpin "gpio_C_dir<7>" AX ,
  inpin "gpio_C_out<7>" AX ,
  inpin "gpio_D_dir<7>" AX ,
  inpin "gpio_D_out<7>" AX ,
  inpin "gpio_E_dir<7>" AX ,
  inpin "gpio_E_out<7>" AX ,
  inpin "gpio_F_dir<7>" AX ,
  inpin "gpio_F_out<7>" AX ,
  inpin "gpio_G_dir<7>" AX ,
  inpin "gpio_G_out<7>" AX ,
  inpin "i2c_cr<5>" CX ,
  inpin "i2c_ctr<7>" AX ,
  inpin "i2c_prer<15>" AX ,
  inpin "i2c_prer<7>" AX ,
  inpin "i2c_txr<7>" AX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" A2 ,
  inpin "int_mask<7>" AX ,
  inpin "int_status<4>" DX ,
  inpin "lcd_value<7>" AX ,
  inpin "led_switch_mask<7>" AX ,
  inpin "leds_0<7>" AX ,
  inpin "leds_1<7>" AX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL4 ,
  inpin "processor/processor/arith_result<6>" B2 ,
  inpin "processor/processor/arith_result<6>" BX ,
  inpin "processor/processor/logical_result<5>" C2 ,
  inpin "processor/processor/shift_result<6>" A6 ,
  inpin "processor/processor/shift_result<6>" C1 ,
  inpin "timer_0_config<7>" AX ,
  inpin "timer_0_interrupt_compare<15>" AX ,
  inpin "timer_0_overflow_compare<15>" AX ,
  inpin "timer_0_register_input<15>" AX ,
  inpin "timer_1_config<7>" AX ,
  inpin "timer_1_interrupt_compare<15>" AX ,
  inpin "timer_1_overflow_compare<15>" AX ,
  inpin "timer_1_register_input<15>" AX ,
  inpin "timers_int_mask<3>" DX ,
  inpin "timers_int_status<3>" D3 ,
  inpin "timers_tmp_wr<7>" AX ,
  inpin "uart0_int_mask<7>" AX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" DI ,
  inpin "uart1_int_mask<7>" AX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" BI ,
  pip BRAM_X5Y45 BRAM_IMUX_B1_1 -> RAMBFIFO36_DIADIL4 , 
  pip CLBLL_X12Y45 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X12Y61 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X14Y53 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X14Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y35 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y37 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y39 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y43 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X16Y54 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X16Y60 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y36 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y36 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X19Y46 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X19Y47 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y54 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X21Y50 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X25Y36 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X25Y40 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X11Y67 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y12 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X13Y55 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X13Y58 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X13Y63 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y30 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X15Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X15Y52 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X18Y36 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X18Y47 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X18Y58 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y41 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X20Y43 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X20Y46 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X20Y49 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X22Y37 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X22Y43 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X24Y26 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X24Y32 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X24Y37 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X27Y22 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X29Y12 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X29Y20 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X29Y24 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X3Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X6Y51 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X6Y62 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X6Y63 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y50 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y56 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y60 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y62 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y63 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X9Y61 SITE_BYP_B0 -> L_AX , 
  pip INT_BUFS_L_X17Y36 INT_BUFS_WR2MID_B2 -> INT_BUFS_WR2MID2 , 
  pip INT_BUFS_R_X18Y36 INT_BUFS_WR2MID2 -> INT_BUFS_WR2MID_B2 , 
  pip INT_X10Y60 ER5END2 -> ES2BEG2 , 
  pip INT_X11Y60 ES2MID2 -> ER2BEG_S0 , 
  pip INT_X11Y62 EN5END2 -> ER2BEG_S0 , 
  pip INT_X11Y67 BYP1 -> BYP_B1 , 
  pip INT_X11Y67 ER2END0 -> BYP1 , 
  pip INT_X12Y45 BYP1 -> BYP_B1 , 
  pip INT_X12Y45 NR2BEG0 -> BYP1 , 
  pip INT_X12Y45 WR5MID1 -> NR2BEG0 , 
  pip INT_X12Y61 BYP1 -> BYP_B1 , 
  pip INT_X12Y61 ER2MID0 -> BYP1 , 
  pip INT_X13Y12 WL2MID2 -> IMUX_B4 , 
  pip INT_X13Y53 WR2MID1 -> NR2BEG0 , 
  pip INT_X13Y55 BYP1 -> BYP_B1 , 
  pip INT_X13Y55 NR2END0 -> BYP1 , 
  pip INT_X13Y55 NR2END0 -> NE2BEG0 , 
  pip INT_X13Y56 NE2MID0 -> NR2BEG0 , 
  pip INT_X13Y58 BYP0 -> BYP_B0 , 
  pip INT_X13Y58 NR2END0 -> BYP0 , 
  pip INT_X13Y63 BYP1 -> BYP_B1 , 
  pip INT_X13Y63 ER2END0 -> BYP1 , 
  pip INT_X14Y12 NR5END1 -> WL2BEG2 , 
  pip INT_X14Y25 LH6 -> LV18 , 
  pip INT_X14Y25 LH6 -> NL5BEG1 , 
  pip INT_X14Y30 NL5END1 -> ER2BEG2 , 
  pip INT_X14Y52 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X14Y52 SW2MID2 -> EL2BEG2 , 
  pip INT_X14Y52 SW2MID2 -> FAN7 , 
  pip INT_X14Y53 BYP0 -> BYP_B0 , 
  pip INT_X14Y53 FAN_BOUNCE_N7 -> BYP0 , 
  pip INT_X14Y53 WN2MID2 -> IMUX_B28 , 
  pip INT_X14Y53 WN2MID2 -> SW2BEG2 , 
  pip INT_X14Y53 WN2MID2 -> WR2BEG1 , 
  pip INT_X14Y7 LV0 -> NR5BEG1 , 
  pip INT_X15Y30 ER2MID2 -> FAN7 , 
  pip INT_X15Y30 FAN7 -> FAN_B7 , 
  pip INT_X15Y40 SL2END0 -> SE2BEG0 , 
  pip INT_X15Y42 SE5MID1 -> SL2BEG0 , 
  pip INT_X15Y45 SR5END1 -> EL2BEG1 , 
  pip INT_X15Y45 SR5END1 -> SE5BEG1 , 
  pip INT_X15Y45 SR5END1 -> WR5BEG1 , 
  pip INT_X15Y50 LH6 -> NE5BEG1 , 
  pip INT_X15Y50 LH6 -> SR5BEG1 , 
  pip INT_X15Y52 BYP6 -> BYP_B6 , 
  pip INT_X15Y52 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X15Y52 BYP_BOUNCE6 -> IMUX_B44 , 
  pip INT_X15Y52 EL2MID2 -> SR2BEG2 , 
  pip INT_X15Y52 SR2BEG2 -> BYP6 , 
  pip INT_X15Y53 NE5MID1 -> NR5BEG1 , 
  pip INT_X15Y53 NE5MID1 -> WN2BEG2 , 
  pip INT_X15Y58 NR5END1 -> ER2BEG2 , 
  pip INT_X16Y35 BYP1 -> BYP_B1 , 
  pip INT_X16Y35 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y35 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X16Y35 SL2MID1 -> FAN2 , 
  pip INT_X16Y36 WR2END2 -> SL2BEG1 , 
  pip INT_X16Y37 BYP0 -> BYP_B0 , 
  pip INT_X16Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y37 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y37 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X16Y37 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X16Y37 GFAN0 -> FAN2 , 
  pip INT_X16Y37 WN2END2 -> FAN4 , 
  pip INT_X16Y39 BYP0 -> BYP_B0 , 
  pip INT_X16Y39 SE2END0 -> BYP0 , 
  pip INT_X16Y43 BYP0 -> BYP_B0 , 
  pip INT_X16Y43 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y43 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X16Y43 SR2END1 -> FAN2 , 
  pip INT_X16Y45 EL2MID1 -> FAN4 , 
  pip INT_X16Y45 EL2MID1 -> SR2BEG1 , 
  pip INT_X16Y45 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y45 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y45 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X16Y45 GFAN0 -> FAN7 , 
  pip INT_X16Y46 BYP1 -> BYP_B1 , 
  pip INT_X16Y46 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X16Y52 EL2END2 -> NL2BEG_S0 , 
  pip INT_X16Y54 BYP0 -> BYP_B0 , 
  pip INT_X16Y54 NL2MID0 -> BYP0 , 
  pip INT_X16Y58 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X16Y60 BYP1 -> BYP_B1 , 
  pip INT_X16Y60 NL2MID0 -> BYP1 , 
  pip INT_X17Y36 WR2MID2 -> WN2BEG2 , 
  pip INT_X18Y36 BYP0 -> BYP_B0 , 
  pip INT_X18Y36 SW2MID0 -> BYP0 , 
  pip INT_X18Y36 SW2MID0 -> ES2BEG0 , 
  pip INT_X18Y37 SL5END0 -> SW2BEG0 , 
  pip INT_X18Y37 SL5END0 -> WR2BEG_N2 , 
  pip INT_X18Y42 SW5END0 -> SL5BEG0 , 
  pip INT_X18Y47 BYP0 -> BYP_B0 , 
  pip INT_X18Y47 NR2BEG0 -> BYP0 , 
  pip INT_X18Y47 WR2END1 -> NR2BEG0 , 
  pip INT_X18Y55 NW5END2 -> NW2BEG2 , 
  pip INT_X18Y56 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X18Y58 BYP0 -> BYP_B0 , 
  pip INT_X18Y58 NL2MID0 -> BYP0 , 
  pip INT_X19Y36 BYP4 -> BYP_B4 , 
  pip INT_X19Y36 ES2MID0 -> BYP4 , 
  pip INT_X19Y36 WR2MID2 -> IMUX_B16 , 
  pip INT_X19Y46 SW2END0 -> IMUX_B24 , 
  pip INT_X19Y46 SW2END0 -> IMUX_B30 , 
  pip INT_X19Y47 WR2MID1 -> IMUX_B2 , 
  pip INT_X19Y54 BYP7 -> BYP_B7 , 
  pip INT_X19Y54 FAN_BOUNCE_S0 -> BYP7 , 
  pip INT_X19Y55 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X19Y55 WL2MID0 -> FAN0 , 
  pip INT_X20Y19 LV0 -> EL5BEG2 , 
  pip INT_X20Y25 LH0 -> ES5BEG2 , 
  pip INT_X20Y25 LV6 -> LH0 , 
  pip INT_X20Y31 LV12 -> ER5BEG0 , 
  pip INT_X20Y37 SR5END0 -> EL2BEG0 , 
  pip INT_X20Y37 SR5END0 -> WR2BEG_N2 , 
  pip INT_X20Y37 WR2BEG_N2 -> LV18 , 
  pip INT_X20Y41 BYP1 -> BYP_B1 , 
  pip INT_X20Y41 SW2MID0 -> BYP1 , 
  pip INT_X20Y42 SE5MID0 -> SW2BEG0 , 
  pip INT_X20Y42 SW5MID0 -> SR5BEG0 , 
  pip INT_X20Y43 BYP0 -> BYP_B0 , 
  pip INT_X20Y43 SW2MID0 -> BYP0 , 
  pip INT_X20Y44 SE2MID0 -> SW2BEG0 , 
  pip INT_X20Y45 SL5END0 -> SE2BEG0 , 
  pip INT_X20Y45 SL5END0 -> SE5BEG0 , 
  pip INT_X20Y45 SL5END0 -> SW5BEG0 , 
  pip INT_X20Y46 SW2MID0 -> IMUX_B7 , 
  pip INT_X20Y47 SL5MID0 -> SW2BEG0 , 
  pip INT_X20Y47 SR2END2 -> WR2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS15 -> ER2BEG_S0 , 
  pip INT_X20Y49 LOGIC_OUTS15 -> NE2BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS15 -> SR2BEG2 , 
  pip INT_X20Y50 LOGIC_OUTS_N1_15 -> NR5BEG_N2 , 
  pip INT_X20Y50 LOGIC_OUTS_N1_15 -> SL5BEG0 , 
  pip INT_X20Y52 NR5MID2 -> NW5BEG2 , 
  pip INT_X20Y54 NR5END2 -> WL2BEG_S0 , 
  pip INT_X21Y44 SE2END0 -> SE2BEG0 , 
  pip INT_X21Y50 BYP0 -> BYP_B0 , 
  pip INT_X21Y50 ER2MID0 -> BYP0 , 
  pip INT_X21Y50 NE2END2 -> LH0 , 
  pip INT_X22Y37 BYP0 -> BYP_B0 , 
  pip INT_X22Y37 EL2END0 -> BYP0 , 
  pip INT_X22Y37 SR5END0 -> EL2BEG0 , 
  pip INT_X22Y37 SR5END0 -> SE2BEG0 , 
  pip INT_X22Y42 SE5END0 -> EL2BEG0 , 
  pip INT_X22Y42 SE5END0 -> SR5BEG0 , 
  pip INT_X22Y43 BYP1 -> BYP_B1 , 
  pip INT_X22Y43 SE2END0 -> BYP1 , 
  pip INT_X23Y19 EL5MID2 -> EN5BEG2 , 
  pip INT_X23Y25 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X23Y31 ER5MID0 -> ES2BEG0 , 
  pip INT_X23Y36 SE2END0 -> EL2BEG0 , 
  pip INT_X24Y26 BYP0 -> BYP_B0 , 
  pip INT_X24Y26 ER2MID0 -> BYP0 , 
  pip INT_X24Y31 ES2MID0 -> NE2BEG0 , 
  pip INT_X24Y32 FAN2 -> FAN_B2 , 
  pip INT_X24Y32 NE2MID0 -> FAN2 , 
  pip INT_X24Y37 BYP1 -> BYP_B1 , 
  pip INT_X24Y37 EL2END0 -> BYP1 , 
  pip INT_X24Y42 EL2END0 -> ES2BEG0 , 
  pip INT_X25Y19 EL5END2 -> ES5BEG2 , 
  pip INT_X25Y36 BYP0 -> BYP_B0 , 
  pip INT_X25Y36 EL2END0 -> BYP0 , 
  pip INT_X25Y40 BYP2 -> BYP_B2 , 
  pip INT_X25Y40 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X25Y41 ES2END0 -> FAN0 , 
  pip INT_X25Y41 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X26Y21 EN5END2 -> ER2BEG_S0 , 
  pip INT_X27Y22 BYP1 -> BYP_B1 , 
  pip INT_X27Y22 ER2MID0 -> BYP1 , 
  pip INT_X27Y22 ER2MID0 -> EN2BEG0 , 
  pip INT_X28Y12 SR5END2 -> SE2BEG2 , 
  pip INT_X28Y17 ES5END2 -> SR5BEG2 , 
  pip INT_X28Y19 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X28Y23 EN2END0 -> EN2BEG0 , 
  pip INT_X29Y11 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X29Y11 SE2END2 -> FAN7 , 
  pip INT_X29Y12 BYP1 -> BYP_B1 , 
  pip INT_X29Y12 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X29Y20 BYP0 -> BYP_B0 , 
  pip INT_X29Y20 ER2MID0 -> BYP0 , 
  pip INT_X29Y24 BYP1 -> BYP_B1 , 
  pip INT_X29Y24 EN2END0 -> BYP1 , 
  pip INT_X3Y47 SW5MID0 -> SE2BEG0 , 
  pip INT_X3Y50 LH18 -> NR5BEG_N2 , 
  pip INT_X3Y50 LH18 -> SW5BEG0 , 
  pip INT_X3Y52 ER2BEG_S0 -> FAN7 , 
  pip INT_X3Y52 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X3Y52 NR5MID2 -> ER2BEG_S0 , 
  pip INT_X3Y52 NR5MID2 -> NE5BEG2 , 
  pip INT_X3Y53 BYP1 -> BYP_B1 , 
  pip INT_X3Y53 FAN_BOUNCE_N7 -> BYP1 , 
  pip INT_X3Y54 NR5END2 -> NE5BEG2 , 
  pip INT_X4Y46 SE2END0 -> ES2BEG0 , 
  pip INT_X5Y46 ES2MID0 -> IMUX_B1 , 
  pip INT_X5Y52 SR2MID0 -> SE2BEG0 , 
  pip INT_X5Y53 ER2END0 -> SR2BEG0 , 
  pip INT_X5Y55 NE5END2 -> ER2BEG_S0 , 
  pip INT_X5Y57 NE5END2 -> NL5BEG2 , 
  pip INT_X5Y60 NL5MID2 -> ER5BEG2 , 
  pip INT_X5Y60 NL5MID2 -> NE2BEG2 , 
  pip INT_X5Y60 NL5MID2 -> NE5BEG2 , 
  pip INT_X5Y62 NL5END2 -> ER2BEG_S0 , 
  pip INT_X6Y51 BYP0 -> BYP_B0 , 
  pip INT_X6Y51 SE2END0 -> BYP0 , 
  pip INT_X6Y51 SE2END0 -> SE2BEG0 , 
  pip INT_X6Y61 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X6Y61 NE2END2 -> ER2BEG_S0 , 
  pip INT_X6Y61 NE2END2 -> FAN7 , 
  pip INT_X6Y62 BYP0 -> BYP_B0 , 
  pip INT_X6Y62 FAN_BOUNCE_N7 -> BYP0 , 
  pip INT_X6Y63 BYP1 -> BYP_B1 , 
  pip INT_X6Y63 ER2MID0 -> BYP1 , 
  pip INT_X7Y50 BYP0 -> BYP_B0 , 
  pip INT_X7Y50 SE2END0 -> BYP0 , 
  pip INT_X7Y56 BYP1 -> BYP_B1 , 
  pip INT_X7Y56 ER2END0 -> BYP1 , 
  pip INT_X7Y60 BYP0 -> BYP_B0 , 
  pip INT_X7Y60 SW2MID0 -> BYP0 , 
  pip INT_X7Y61 SR2END0 -> SW2BEG0 , 
  pip INT_X7Y62 BYP0 -> BYP_B0 , 
  pip INT_X7Y62 ER2MID0 -> BYP0 , 
  pip INT_X7Y63 BYP0 -> BYP_B0 , 
  pip INT_X7Y63 ER2END0 -> BYP0 , 
  pip INT_X7Y63 ER2END0 -> ES2BEG0 , 
  pip INT_X7Y63 ER2END0 -> SR2BEG0 , 
  pip INT_X7Y63 NE5END2 -> NE5BEG2 , 
  pip INT_X8Y60 ER5MID2 -> EN5BEG2 , 
  pip INT_X8Y62 ES2END0 -> SE2BEG0 , 
  pip INT_X9Y61 BYP0 -> BYP_B0 , 
  pip INT_X9Y61 SE2END0 -> BYP0 , 
  pip INT_X9Y66 NE5END2 -> ER2BEG_S0 , 
  ;
net "processor/RAM_data_to_mem<5>" , 
  outpin "processor/RAM_data_to_mem<4>" DMUX ,
  inpin "buttons_int_mask<7>" BX ,
  inpin "ext_int_mask<15>" BX ,
  inpin "ext_int_mask<7>" BX ,
  inpin "ext_int_slope<15>" BX ,
  inpin "ext_int_slope<7>" BX ,
  inpin "ext_int_status<15>" B5 ,
  inpin "ext_int_status<6>" B6 ,
  inpin "gpio_A_dir<7>" BX ,
  inpin "gpio_A_out<7>" BX ,
  inpin "gpio_B_dir<7>" BX ,
  inpin "gpio_B_out<7>" BX ,
  inpin "gpio_C_dir<7>" BX ,
  inpin "gpio_C_out<7>" BX ,
  inpin "gpio_D_dir<7>" BX ,
  inpin "gpio_D_out<7>" BX ,
  inpin "gpio_E_dir<7>" BX ,
  inpin "gpio_E_out<7>" BX ,
  inpin "gpio_F_dir<7>" BX ,
  inpin "gpio_F_out<7>" BX ,
  inpin "gpio_G_dir<7>" BX ,
  inpin "gpio_G_out<7>" BX ,
  inpin "i2c_cr<5>" DX ,
  inpin "i2c_ctr<7>" BX ,
  inpin "i2c_prer<15>" BX ,
  inpin "i2c_prer<7>" BX ,
  inpin "i2c_txr<7>" BX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" B2 ,
  inpin "int_mask<7>" BX ,
  inpin "int_status<6>" C4 ,
  inpin "lcd_value<7>" BX ,
  inpin "led_switch_mask<7>" BX ,
  inpin "leds_0<7>" BX ,
  inpin "leds_1<7>" BX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL5 ,
  inpin "processor/processor/arith_result<6>" C5 ,
  inpin "processor/processor/arith_result<6>" CX ,
  inpin "processor/processor/logical_result<5>" D2 ,
  inpin "processor/processor/shift_result<6>" B6 ,
  inpin "processor/processor/shift_result<6>" D1 ,
  inpin "timer_0_config<7>" BX ,
  inpin "timer_0_interrupt_compare<15>" BX ,
  inpin "timer_0_overflow_compare<15>" BX ,
  inpin "timer_0_register_input<15>" BX ,
  inpin "timer_1_config<7>" BX ,
  inpin "timer_1_interrupt_compare<15>" BX ,
  inpin "timer_1_overflow_compare<15>" BX ,
  inpin "timer_1_register_input<15>" BX ,
  inpin "timers_int_mask<5>" CX ,
  inpin "timers_int_status<4>" C1 ,
  inpin "timers_tmp_wr<7>" BX ,
  inpin "uart0_int_mask<7>" BX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" CI ,
  inpin "uart1_int_mask<7>" BX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" AI ,
  pip BRAM_X5Y45 BRAM_IMUX_B2_1 -> RAMBFIFO36_DIADIL5 , 
  pip CLBLL_X12Y45 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X12Y61 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X14Y53 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X14Y53 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y35 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y37 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y39 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y43 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y54 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X16Y60 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X19Y36 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y36 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X19Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X19Y47 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X21Y50 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X25Y36 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X25Y40 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X11Y67 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y12 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X13Y55 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y58 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X13Y63 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y30 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X15Y53 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X15Y54 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y36 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X18Y47 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X18Y53 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y58 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X20Y41 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X20Y43 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X20Y46 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X20Y49 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X22Y37 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X22Y43 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X24Y26 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X24Y32 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X24Y37 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X27Y22 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X29Y12 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X29Y20 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X29Y24 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X3Y53 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X6Y51 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X6Y62 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X6Y63 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y50 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y56 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y60 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y62 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y63 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X9Y61 SITE_BYP_B5 -> L_BX , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WN5MID_B1 -> INT_BUFS_WN5MID1 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WN5MID1 -> INT_BUFS_WN5MID_B1 , 
  pip INT_X10Y50 LH12 -> SE5BEG1 , 
  pip INT_X10Y50 LH12 -> WR5BEG1 , 
  pip INT_X10Y61 ES2END0 -> EL2BEG0 , 
  pip INT_X10Y67 ES2END0 -> ES2BEG0 , 
  pip INT_X11Y67 BYP4 -> BYP_B4 , 
  pip INT_X11Y67 ES2MID0 -> BYP4 , 
  pip INT_X12Y45 BYP4 -> BYP_B4 , 
  pip INT_X12Y45 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X12Y45 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X12Y45 SR2END1 -> FAN2 , 
  pip INT_X12Y47 SE5END1 -> SR2BEG1 , 
  pip INT_X12Y59 SR2MID0 -> SE2BEG0 , 
  pip INT_X12Y60 ES5END0 -> EL5BEG0 , 
  pip INT_X12Y60 ES5END0 -> SR2BEG0 , 
  pip INT_X12Y61 BYP4 -> BYP_B4 , 
  pip INT_X12Y61 EL2END0 -> BYP4 , 
  pip INT_X12Y62 ES5MID0 -> NE2BEG0 , 
  pip INT_X13Y11 NR5MID1 -> NE2BEG1 , 
  pip INT_X13Y12 NE2MID1 -> IMUX_B40 , 
  pip INT_X13Y26 WR2END0 -> LV18 , 
  pip INT_X13Y54 NW2END0 -> NW2BEG0 , 
  pip INT_X13Y55 BYP4 -> BYP_B4 , 
  pip INT_X13Y55 NW2MID0 -> BYP4 , 
  pip INT_X13Y58 BYP5 -> BYP_B5 , 
  pip INT_X13Y58 SE2END0 -> BYP5 , 
  pip INT_X13Y63 BYP4 -> BYP_B4 , 
  pip INT_X13Y63 NE2END0 -> BYP4 , 
  pip INT_X13Y8 LV0 -> NR5BEG1 , 
  pip INT_X14Y45 SL2END0 -> SE2BEG0 , 
  pip INT_X14Y46 SL2MID0 -> EL2BEG0 , 
  pip INT_X14Y47 WS5END1 -> SL2BEG0 , 
  pip INT_X14Y53 BYP5 -> BYP_B5 , 
  pip INT_X14Y53 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X14Y53 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X14Y53 WL2BEG1 -> FAN2 , 
  pip INT_X14Y53 WL2BEG1 -> IMUX_B14 , 
  pip INT_X14Y53 WN5END1 -> NW2BEG0 , 
  pip INT_X14Y53 WN5END1 -> WL2BEG1 , 
  pip INT_X14Y54 NW2MID0 -> EN2BEG0 , 
  pip INT_X15Y26 SL2END1 -> WR2BEG0 , 
  pip INT_X15Y28 WS2END2 -> SL2BEG1 , 
  pip INT_X15Y29 WS2MID2 -> NW2BEG1 , 
  pip INT_X15Y30 FAN5 -> FAN_B5 , 
  pip INT_X15Y30 NW2MID1 -> FAN5 , 
  pip INT_X15Y35 WR2MID1 -> NR2BEG0 , 
  pip INT_X15Y36 NR2MID0 -> NE2BEG0 , 
  pip INT_X15Y44 SE2END0 -> SE2BEG0 , 
  pip INT_X15Y53 BYP2 -> BYP_B2 , 
  pip INT_X15Y53 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X15Y54 EN2MID0 -> ES2BEG0 , 
  pip INT_X15Y54 EN2MID0 -> FAN0 , 
  pip INT_X15Y54 EN2MID0 -> IMUX_B30 , 
  pip INT_X15Y54 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X15Y60 EL5MID0 -> ES2BEG0 , 
  pip INT_X16Y29 SE5MID2 -> WS2BEG2 , 
  pip INT_X16Y32 LV0 -> SE5BEG2 , 
  pip INT_X16Y34 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y34 SW2MID2 -> FAN7 , 
  pip INT_X16Y35 BYP4 -> BYP_B4 , 
  pip INT_X16Y35 FAN_BOUNCE_N7 -> BYP4 , 
  pip INT_X16Y35 SL5MID2 -> SW2BEG2 , 
  pip INT_X16Y35 SL5MID2 -> WR2BEG1 , 
  pip INT_X16Y37 BYP5 -> BYP_B5 , 
  pip INT_X16Y37 NE2END0 -> BYP5 , 
  pip INT_X16Y38 LV6 -> SL5BEG2 , 
  pip INT_X16Y39 BYP5 -> BYP_B5 , 
  pip INT_X16Y39 EL2BEG0 -> BYP5 , 
  pip INT_X16Y39 SR5END0 -> EL2BEG0 , 
  pip INT_X16Y43 BYP5 -> BYP_B5 , 
  pip INT_X16Y43 SE2END0 -> BYP5 , 
  pip INT_X16Y44 LV12 -> SR5BEG0 , 
  pip INT_X16Y46 BYP4 -> BYP_B4 , 
  pip INT_X16Y46 EL2END0 -> BYP4 , 
  pip INT_X16Y50 LH6 -> LV18 , 
  pip INT_X16Y54 BYP5 -> BYP_B5 , 
  pip INT_X16Y54 ES2MID0 -> BYP5 , 
  pip INT_X16Y60 BYP4 -> BYP_B4 , 
  pip INT_X16Y60 ES2MID0 -> BYP4 , 
  pip INT_X17Y49 WN5MID1 -> WS5BEG1 , 
  pip INT_X17Y51 WN5END1 -> WN5BEG1 , 
  pip INT_X18Y29 LV12 -> ES5BEG0 , 
  pip INT_X18Y35 WR2END0 -> LV18 , 
  pip INT_X18Y36 BYP5 -> BYP_B5 , 
  pip INT_X18Y36 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y36 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X18Y36 SL5END1 -> EL2BEG1 , 
  pip INT_X18Y36 SL5END1 -> WR2BEG0 , 
  pip INT_X18Y36 WR2BEG0 -> FAN2 , 
  pip INT_X18Y38 SL5MID1 -> EL5BEG1 , 
  pip INT_X18Y41 SW5END1 -> SL5BEG1 , 
  pip INT_X18Y47 BYP5 -> BYP_B5 , 
  pip INT_X18Y47 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y47 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X18Y47 WS2END1 -> FAN2 , 
  pip INT_X18Y53 NW2END1 -> IMUX_B10 , 
  pip INT_X18Y57 NW5END0 -> NW2BEG0 , 
  pip INT_X18Y58 BYP5 -> BYP_B5 , 
  pip INT_X18Y58 NW2MID0 -> BYP5 , 
  pip INT_X19Y36 BYP3 -> BYP_B3 , 
  pip INT_X19Y36 EL2MID1 -> FAN5 , 
  pip INT_X19Y36 EL2MID1 -> IMUX_B33 , 
  pip INT_X19Y36 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y36 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X19Y46 SL2END0 -> EL2BEG0 , 
  pip INT_X19Y46 SL2END0 -> IMUX_B12 , 
  pip INT_X19Y46 SL2END0 -> IMUX_B18 , 
  pip INT_X19Y47 SL2MID0 -> IMUX_B36 , 
  pip INT_X19Y48 SW2END1 -> SL2BEG0 , 
  pip INT_X19Y48 SW2END1 -> WS2BEG1 , 
  pip INT_X19Y52 NW2END1 -> NW2BEG1 , 
  pip INT_X1Y51 WN5END_S0 -> NW2BEG2 , 
  pip INT_X1Y52 NW2MID2 -> ER2BEG_S0 , 
  pip INT_X20Y35 SR2MID1 -> WR2BEG0 , 
  pip INT_X20Y36 EL2END1 -> EN2BEG1 , 
  pip INT_X20Y36 EL2END1 -> SR2BEG1 , 
  pip INT_X20Y41 BYP4 -> BYP_B4 , 
  pip INT_X20Y41 WS2MID1 -> BYP4 , 
  pip INT_X20Y43 BYP5 -> BYP_B5 , 
  pip INT_X20Y43 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y43 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X20Y43 SE2MID1 -> FAN2 , 
  pip INT_X20Y44 SL5END1 -> EL2BEG1 , 
  pip INT_X20Y44 SL5END1 -> SE2BEG1 , 
  pip INT_X20Y44 SL5END1 -> SW5BEG1 , 
  pip INT_X20Y46 EL2MID0 -> IMUX_B43 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> NE2BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> NL2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> NR5BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> SL5BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> SW2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS23 -> WN5BEG1 , 
  pip INT_X20Y50 NL2MID1 -> ER2BEG2 , 
  pip INT_X20Y51 NL2END1 -> NW2BEG1 , 
  pip INT_X20Y54 NR5END0 -> NW5BEG0 , 
  pip INT_X21Y22 SR5END0 -> EL5BEG0 , 
  pip INT_X21Y27 ES5END0 -> SE2BEG0 , 
  pip INT_X21Y27 ES5END0 -> SR5BEG0 , 
  pip INT_X21Y36 EN2MID1 -> EL2BEG1 , 
  pip INT_X21Y37 EN2END1 -> EN2BEG1 , 
  pip INT_X21Y41 SW2END1 -> WS2BEG1 , 
  pip INT_X21Y50 BYP5 -> BYP_B5 , 
  pip INT_X21Y50 NE2END0 -> BYP5 , 
  pip INT_X22Y26 SE2END0 -> EL2BEG0 , 
  pip INT_X22Y37 BYP5 -> BYP_B5 , 
  pip INT_X22Y37 EN2MID1 -> FAN2 , 
  pip INT_X22Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X22Y37 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X22Y42 SR2END1 -> SW2BEG1 , 
  pip INT_X22Y43 BYP4 -> BYP_B4 , 
  pip INT_X22Y43 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X22Y43 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X22Y43 SR2MID1 -> FAN2 , 
  pip INT_X22Y44 EL2END1 -> SR2BEG1 , 
  pip INT_X22Y50 ER2END2 -> LH0 , 
  pip INT_X23Y36 EL2END1 -> ES2BEG1 , 
  pip INT_X23Y38 EL5END1 -> ES2BEG1 , 
  pip INT_X24Y26 BYP5 -> BYP_B5 , 
  pip INT_X24Y26 EL2END0 -> BYP5 , 
  pip INT_X24Y32 FAN0 -> FAN_B0 , 
  pip INT_X24Y32 SL2END0 -> FAN0 , 
  pip INT_X24Y34 SE2MID1 -> SL2BEG0 , 
  pip INT_X24Y35 ES2END1 -> SE2BEG1 , 
  pip INT_X24Y37 BYP4 -> BYP_B4 , 
  pip INT_X24Y37 ES2END1 -> ES2BEG1 , 
  pip INT_X24Y37 ES2END1 -> FAN2 , 
  pip INT_X24Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X24Y37 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X24Y38 ES2MID1 -> NE2BEG1 , 
  pip INT_X25Y36 BYP5 -> BYP_B5 , 
  pip INT_X25Y36 ES2END1 -> FAN2 , 
  pip INT_X25Y36 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X25Y36 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X25Y39 NE2END1 -> NE2BEG1 , 
  pip INT_X25Y40 BYP7 -> BYP_B7 , 
  pip INT_X25Y40 NE2MID1 -> BYP7 , 
  pip INT_X26Y17 SR5END0 -> SE5BEG0 , 
  pip INT_X26Y22 EL5END0 -> ES2BEG0 , 
  pip INT_X26Y22 EL5END0 -> SR5BEG0 , 
  pip INT_X27Y21 ES2END0 -> SE2BEG0 , 
  pip INT_X27Y22 BYP4 -> BYP_B4 , 
  pip INT_X27Y22 ES2MID0 -> BYP4 , 
  pip INT_X27Y22 ES2MID0 -> NE2BEG0 , 
  pip INT_X28Y13 SR2MID0 -> SE2BEG0 , 
  pip INT_X28Y14 SE5END0 -> SR2BEG0 , 
  pip INT_X28Y20 SE2END0 -> ES2BEG0 , 
  pip INT_X28Y23 NE2END0 -> NE2BEG0 , 
  pip INT_X29Y12 BYP4 -> BYP_B4 , 
  pip INT_X29Y12 SE2END0 -> BYP4 , 
  pip INT_X29Y20 BYP5 -> BYP_B5 , 
  pip INT_X29Y20 ES2MID0 -> BYP5 , 
  pip INT_X29Y24 BYP4 -> BYP_B4 , 
  pip INT_X29Y24 NE2END0 -> BYP4 , 
  pip INT_X3Y53 BYP4 -> BYP_B4 , 
  pip INT_X3Y53 ER2END0 -> BYP4 , 
  pip INT_X4Y47 SW5MID0 -> SE2BEG0 , 
  pip INT_X4Y50 LH18 -> SW5BEG0 , 
  pip INT_X4Y50 LH18 -> WN5BEG0 , 
  pip INT_X4Y50 LV0 =- LH18 , 
  pip INT_X4Y62 LV12 -> ER5BEG0 , 
  pip INT_X4Y62 LV12 -> ES5BEG0 , 
  pip INT_X4Y63 SR5END0 -> EL2BEG0 , 
  pip INT_X4Y63 SR5END0 -> SE2BEG0 , 
  pip INT_X4Y68 LV18 -> ER5BEG0 , 
  pip INT_X4Y68 LV18 -> SR5BEG0 , 
  pip INT_X5Y46 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X5Y46 BYP_BOUNCE1 -> IMUX_B2 , 
  pip INT_X5Y46 SE2END0 -> BYP1 , 
  pip INT_X5Y62 SE2END0 -> EL2BEG0 , 
  pip INT_X6Y51 BYP5 -> BYP_B5 , 
  pip INT_X6Y51 WN2END1 -> BYP5 , 
  pip INT_X6Y62 BYP5 -> BYP_B5 , 
  pip INT_X6Y62 EL2MID0 -> BYP5 , 
  pip INT_X6Y63 BYP4 -> BYP_B4 , 
  pip INT_X6Y63 EL2END0 -> BYP4 , 
  pip INT_X6Y63 EL2END0 -> ES2BEG0 , 
  pip INT_X7Y50 BYP5 -> BYP_B5 , 
  pip INT_X7Y50 NR2BEG0 -> BYP5 , 
  pip INT_X7Y50 WR5MID1 -> NR2BEG0 , 
  pip INT_X7Y50 WR5MID1 -> NR5BEG0 , 
  pip INT_X7Y50 WR5MID1 -> WN2BEG1 , 
  pip INT_X7Y55 NR5END0 -> NW2BEG0 , 
  pip INT_X7Y56 BYP4 -> BYP_B4 , 
  pip INT_X7Y56 NW2MID0 -> BYP4 , 
  pip INT_X7Y60 BYP5 -> BYP_B5 , 
  pip INT_X7Y60 EL2BEG0 -> BYP5 , 
  pip INT_X7Y60 ES5END0 -> EL2BEG0 , 
  pip INT_X7Y62 BYP5 -> BYP_B5 , 
  pip INT_X7Y62 EL2END0 -> BYP5 , 
  pip INT_X7Y62 ES2END0 -> SE2BEG0 , 
  pip INT_X7Y63 BYP5 -> BYP_B5 , 
  pip INT_X7Y63 ES2MID0 -> BYP5 , 
  pip INT_X8Y61 SE2END0 -> ES2BEG0 , 
  pip INT_X9Y61 BYP5 -> BYP_B5 , 
  pip INT_X9Y61 ES2MID0 -> BYP5 , 
  pip INT_X9Y62 ER5END0 -> ES2BEG0 , 
  pip INT_X9Y62 ER5END0 -> ES5BEG0 , 
  pip INT_X9Y68 ER5END0 -> ES2BEG0 , 
  ;
net "processor/RAM_data_to_mem<6>" , 
  outpin "processor/RAM_data_to_mem<4>" B ,
  inpin "buttons_int_mask<7>" CX ,
  inpin "ext_int_mask<15>" CX ,
  inpin "ext_int_mask<7>" CX ,
  inpin "ext_int_slope<15>" CX ,
  inpin "ext_int_slope<7>" CX ,
  inpin "ext_int_status<15>" C3 ,
  inpin "ext_int_status<6>" C3 ,
  inpin "gpio_A_dir<7>" CX ,
  inpin "gpio_A_out<7>" CX ,
  inpin "gpio_B_dir<7>" CX ,
  inpin "gpio_B_out<7>" CX ,
  inpin "gpio_C_dir<7>" CX ,
  inpin "gpio_C_out<7>" CX ,
  inpin "gpio_D_dir<7>" CX ,
  inpin "gpio_D_out<7>" CX ,
  inpin "gpio_E_dir<7>" CX ,
  inpin "gpio_E_out<7>" CX ,
  inpin "gpio_F_dir<7>" CX ,
  inpin "gpio_F_out<7>" CX ,
  inpin "gpio_G_dir<7>" CX ,
  inpin "gpio_G_out<7>" CX ,
  inpin "i2c_cr<7>" AX ,
  inpin "i2c_ctr<7>" CX ,
  inpin "i2c_prer<15>" CX ,
  inpin "i2c_prer<7>" CX ,
  inpin "i2c_txr<7>" CX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" C4 ,
  inpin "int_mask<7>" CX ,
  inpin "int_status<6>" D5 ,
  inpin "lcd_value<7>" CX ,
  inpin "led_switch_mask<7>" CX ,
  inpin "leds_0<7>" CX ,
  inpin "leds_1<7>" CX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL6 ,
  inpin "processor/processor/arith_result<6>" D1 ,
  inpin "processor/processor/arith_result<6>" DX ,
  inpin "processor/processor/logical_result<7>" A5 ,
  inpin "processor/processor/shift_result<6>" C2 ,
  inpin "processor/processor/shift_result<7>" A3 ,
  inpin "timer_0_config<7>" CX ,
  inpin "timer_0_interrupt_compare<15>" CX ,
  inpin "timer_0_overflow_compare<15>" CX ,
  inpin "timer_0_register_input<15>" CX ,
  inpin "timer_1_config<7>" CX ,
  inpin "timer_1_interrupt_compare<15>" CX ,
  inpin "timer_1_overflow_compare<15>" CX ,
  inpin "timer_1_register_input<15>" CX ,
  inpin "timers_int_mask<5>" DX ,
  inpin "timers_int_status<4>" B2 ,
  inpin "timers_tmp_wr<7>" CX ,
  inpin "uart0_int_mask<7>" CX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" BI ,
  inpin "uart1_int_mask<7>" CX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" BI ,
  pip BRAM_X5Y45 BRAM_IMUX_B3_1 -> RAMBFIFO36_DIADIL6 , 
  pip CLBLL_X12Y45 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X12Y61 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X14Y53 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X14Y53 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X16Y35 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y37 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y39 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y43 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y54 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X16Y60 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X19Y36 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X19Y36 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X19Y46 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X21Y50 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X25Y36 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X28Y40 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X11Y67 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y12 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y55 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X13Y58 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X13Y63 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y30 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y53 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X15Y54 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y36 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X18Y45 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y47 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X18Y53 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X18Y58 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X20Y41 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X20Y43 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X20Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y49 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X22Y37 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X22Y43 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X24Y26 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X24Y30 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X24Y37 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X27Y22 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X29Y12 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X29Y20 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X29Y24 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X3Y53 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X6Y51 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X6Y62 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X6Y63 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y50 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y56 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y60 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y62 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y63 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X9Y61 SITE_BYP_B2 -> L_CX , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_WN2MID_B2 -> INT_BUFS_WN2MID2 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_WN2MID2 -> INT_BUFS_WN2MID_B2 , 
  pip INT_X10Y63 ER5END0 -> EN2BEG0 , 
  pip INT_X11Y46 ES5END1 -> SE2BEG1 , 
  pip INT_X11Y63 EN2MID0 -> ES2BEG0 , 
  pip INT_X11Y64 EN2END0 -> NL2BEG1 , 
  pip INT_X11Y66 NL2END1 -> NE2BEG1 , 
  pip INT_X11Y67 BYP3 -> BYP_B3 , 
  pip INT_X11Y67 NE2MID1 -> BYP3 , 
  pip INT_X12Y45 BYP3 -> BYP_B3 , 
  pip INT_X12Y45 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X12Y45 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X12Y45 SE2END1 -> FAN5 , 
  pip INT_X12Y61 BYP3 -> BYP_B3 , 
  pip INT_X12Y61 FAN_BOUNCE_S0 -> BYP3 , 
  pip INT_X12Y62 ES2END0 -> FAN0 , 
  pip INT_X12Y62 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X12Y63 ES2MID0 -> ER2BEG1 , 
  pip INT_X13Y12 WS2END2 -> IMUX_B10 , 
  pip INT_X13Y55 BYP3 -> BYP_B3 , 
  pip INT_X13Y55 WL2END2 -> BYP3 , 
  pip INT_X13Y58 BYP2 -> BYP_B2 , 
  pip INT_X13Y58 NW2END1 -> BYP2 , 
  pip INT_X13Y63 BYP3 -> BYP_B3 , 
  pip INT_X13Y63 ER2MID1 -> FAN5 , 
  pip INT_X13Y63 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y63 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X14Y13 SE2MID2 -> WS2BEG2 , 
  pip INT_X14Y14 SW5MID2 -> SE2BEG2 , 
  pip INT_X14Y17 SR5END2 -> SW5BEG2 , 
  pip INT_X14Y22 SW5MID2 -> SR5BEG2 , 
  pip INT_X14Y25 SR5END2 -> SW5BEG2 , 
  pip INT_X14Y30 SW5MID2 -> ES2BEG2 , 
  pip INT_X14Y30 SW5MID2 -> SR5BEG2 , 
  pip INT_X14Y33 LV0 -> SW5BEG2 , 
  pip INT_X14Y39 LV6 -> NR5BEG1 , 
  pip INT_X14Y39 LV6 -> SE5BEG2 , 
  pip INT_X14Y44 NR5END1 -> ER2BEG2 , 
  pip INT_X14Y45 LV12 -> ES5BEG0 , 
  pip INT_X14Y51 LH6 -> LV18 , 
  pip INT_X14Y51 LH6 -> NL5BEG1 , 
  pip INT_X14Y53 BYP2 -> BYP_B2 , 
  pip INT_X14Y53 WR2END1 -> IMUX_B32 , 
  pip INT_X14Y53 WS2END2 -> BYP2 , 
  pip INT_X14Y54 NL5MID1 -> NE5BEG1 , 
  pip INT_X14Y56 NL5END1 -> NE2BEG1 , 
  pip INT_X14Y57 NE2MID1 -> NW2BEG1 , 
  pip INT_X15Y30 ES2MID2 -> FAN6 , 
  pip INT_X15Y30 FAN2 -> FAN_B2 , 
  pip INT_X15Y30 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y30 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X15Y30 GFAN1 -> FAN2 , 
  pip INT_X15Y44 ER2MID2 -> ES2BEG2 , 
  pip INT_X15Y53 BYP7 -> BYP_B7 , 
  pip INT_X15Y53 WL2END2 -> BYP7 , 
  pip INT_X15Y54 WN2MID2 -> IMUX_B16 , 
  pip INT_X15Y54 WN2MID2 -> WS2BEG2 , 
  pip INT_X15Y55 WN2END2 -> WL2BEG2 , 
  pip INT_X16Y35 BYP3 -> BYP_B3 , 
  pip INT_X16Y35 SE2MID2 -> BYP3 , 
  pip INT_X16Y36 SE5END2 -> SE2BEG2 , 
  pip INT_X16Y37 BYP2 -> BYP_B2 , 
  pip INT_X16Y37 WR2MID2 -> BYP2 , 
  pip INT_X16Y39 BYP2 -> BYP_B2 , 
  pip INT_X16Y39 WR2MID2 -> BYP2 , 
  pip INT_X16Y43 BYP2 -> BYP_B2 , 
  pip INT_X16Y43 ES2END2 -> BYP2 , 
  pip INT_X16Y46 BYP3 -> BYP_B3 , 
  pip INT_X16Y46 WL2MID2 -> BYP3 , 
  pip INT_X16Y53 WN2MID2 -> WR2BEG1 , 
  pip INT_X16Y54 BYP2 -> BYP_B2 , 
  pip INT_X16Y54 NW2END1 -> BYP2 , 
  pip INT_X16Y54 WN2END2 -> WN2BEG2 , 
  pip INT_X16Y57 NE5END1 -> NL5BEG1 , 
  pip INT_X16Y60 BYP3 -> BYP_B3 , 
  pip INT_X16Y60 NL5MID1 -> WL2BEG2 , 
  pip INT_X16Y60 WL2BEG2 -> BYP3 , 
  pip INT_X17Y38 SR5END0 -> WR2BEG_N2 , 
  pip INT_X17Y40 SR5MID0 -> WR2BEG_N2 , 
  pip INT_X17Y43 ES5END0 -> SR5BEG0 , 
  pip INT_X17Y45 ES5MID0 -> NL2BEG1 , 
  pip INT_X17Y46 NL2MID1 -> WL2BEG2 , 
  pip INT_X17Y53 WN2END2 -> NW2BEG1 , 
  pip INT_X17Y53 WN2END2 -> WL2BEG2 , 
  pip INT_X17Y53 WN2END2 -> WN2BEG2 , 
  pip INT_X18Y36 BYP2 -> BYP_B2 , 
  pip INT_X18Y36 SL2MID2 -> BYP2 , 
  pip INT_X18Y38 WR2END0 -> SL2BEG_N2 , 
  pip INT_X18Y45 SW2MID1 -> IMUX_B3 , 
  pip INT_X18Y46 SW5END1 -> SW2BEG1 , 
  pip INT_X18Y47 BYP2 -> BYP_B2 , 
  pip INT_X18Y47 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X18Y48 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X18Y48 WR2END0 -> FAN0 , 
  pip INT_X18Y52 NW5END1 -> NR5BEG1 , 
  pip INT_X18Y52 NW5END1 -> NW2BEG1 , 
  pip INT_X18Y52 NW5END1 -> WN2BEG2 , 
  pip INT_X18Y53 NW2MID1 -> IMUX_B45 , 
  pip INT_X18Y57 NR5END1 -> NE2BEG1 , 
  pip INT_X18Y58 BYP2 -> BYP_B2 , 
  pip INT_X18Y58 NE2MID1 -> BYP2 , 
  pip INT_X19Y36 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X19Y36 BYP6 -> BYP_B6 , 
  pip INT_X19Y36 BYP_BOUNCE2 -> IMUX_B18 , 
  pip INT_X19Y36 SL2MID2 -> BYP2 , 
  pip INT_X19Y36 SL2MID2 -> BYP6 , 
  pip INT_X19Y38 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X19Y46 WS2MID1 -> IMUX_B31 , 
  pip INT_X19Y47 SW2END1 -> IMUX_B8 , 
  pip INT_X20Y38 SR5END1 -> SE5BEG1 , 
  pip INT_X20Y38 SR5END1 -> WR2BEG0 , 
  pip INT_X20Y40 SR5MID1 -> SE5BEG1 , 
  pip INT_X20Y41 BYP3 -> BYP_B3 , 
  pip INT_X20Y41 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y41 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X20Y41 SW2MID1 -> FAN5 , 
  pip INT_X20Y42 SE2MID1 -> SW2BEG1 , 
  pip INT_X20Y43 BYP2 -> BYP_B2 , 
  pip INT_X20Y43 EL2BEG1 -> FAN5 , 
  pip INT_X20Y43 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y43 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X20Y43 SW5MID1 -> EL2BEG1 , 
  pip INT_X20Y43 SW5MID1 -> SE2BEG1 , 
  pip INT_X20Y43 SW5MID1 -> SR5BEG1 , 
  pip INT_X20Y46 SE2MID1 -> IMUX_B26 , 
  pip INT_X20Y46 SE5MID1 -> SW5BEG1 , 
  pip INT_X20Y46 SE5MID1 -> WS2BEG1 , 
  pip INT_X20Y47 SR2END1 -> SE2BEG1 , 
  pip INT_X20Y48 SR2MID1 -> SW2BEG1 , 
  pip INT_X20Y48 SR2MID1 -> WR2BEG0 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> NE2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> NL2BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> NW5BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> SE5BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> SR2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS13 -> SW5BEG1 , 
  pip INT_X20Y51 NL2END2 -> LH0 , 
  pip INT_X21Y42 SE2END1 -> ES2BEG1 , 
  pip INT_X21Y50 BYP2 -> BYP_B2 , 
  pip INT_X21Y50 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X21Y50 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X21Y50 NE2END1 -> FAN5 , 
  pip INT_X22Y35 SE5END1 -> ES5BEG1 , 
  pip INT_X22Y35 SE5END1 -> SE5BEG1 , 
  pip INT_X22Y37 BYP2 -> BYP_B2 , 
  pip INT_X22Y37 EL2BEG1 -> FAN5 , 
  pip INT_X22Y37 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X22Y37 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X22Y37 SE5END1 -> EL2BEG1 , 
  pip INT_X22Y37 SE5END1 -> EL5BEG1 , 
  pip INT_X22Y42 ES2MID1 -> NE2BEG1 , 
  pip INT_X22Y43 BYP3 -> BYP_B3 , 
  pip INT_X22Y43 NE2MID1 -> BYP3 , 
  pip INT_X24Y26 BYP2 -> BYP_B2 , 
  pip INT_X24Y26 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y26 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X24Y26 SW2MID1 -> FAN5 , 
  pip INT_X24Y27 SR5END1 -> SE5BEG1 , 
  pip INT_X24Y27 SR5END1 -> SW2BEG1 , 
  pip INT_X24Y30 FAN2 -> FAN_B2 , 
  pip INT_X24Y30 SW2END1 -> FAN2 , 
  pip INT_X24Y32 SE5END1 -> SR5BEG1 , 
  pip INT_X24Y37 BYP3 -> BYP_B3 , 
  pip INT_X24Y37 EL2END1 -> FAN5 , 
  pip INT_X24Y37 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y37 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X25Y31 SR2END1 -> SW2BEG1 , 
  pip INT_X25Y33 ES5END1 -> SR2BEG1 , 
  pip INT_X25Y35 ES5MID1 -> NE2BEG1 , 
  pip INT_X25Y36 BYP2 -> BYP_B2 , 
  pip INT_X25Y36 NE2MID1 -> BYP2 , 
  pip INT_X26Y23 SR2MID1 -> SE2BEG1 , 
  pip INT_X26Y24 SE5END1 -> EL2BEG1 , 
  pip INT_X26Y24 SE5END1 -> SE5BEG1 , 
  pip INT_X26Y24 SE5END1 -> SR2BEG1 , 
  pip INT_X27Y22 BYP3 -> BYP_B3 , 
  pip INT_X27Y22 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X27Y22 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X27Y22 SE2END1 -> FAN5 , 
  pip INT_X27Y37 EL5END1 -> NL2BEG2 , 
  pip INT_X27Y39 NL2END2 -> ER2BEG_S0 , 
  pip INT_X28Y21 SE5END1 -> SE2BEG1 , 
  pip INT_X28Y21 SE5END1 -> SE5BEG1 , 
  pip INT_X28Y24 EL2END1 -> ES2BEG1 , 
  pip INT_X28Y40 BYP1 -> BYP_B1 , 
  pip INT_X28Y40 ER2MID0 -> BYP1 , 
  pip INT_X29Y12 BYP3 -> BYP_B3 , 
  pip INT_X29Y12 WR2MID2 -> BYP3 , 
  pip INT_X29Y20 BYP2 -> BYP_B2 , 
  pip INT_X29Y20 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X29Y20 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X29Y20 SE2END1 -> FAN5 , 
  pip INT_X29Y24 BYP3 -> BYP_B3 , 
  pip INT_X29Y24 ES2MID1 -> FAN5 , 
  pip INT_X29Y24 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X29Y24 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X2Y51 LH18 -> EL5BEG0 , 
  pip INT_X2Y51 LV0 -> EL5BEG2 , 
  pip INT_X2Y51 LV0 =- LH18 , 
  pip INT_X2Y57 LV6 -> EL5BEG2 , 
  pip INT_X2Y63 LV12 -> ES5BEG0 , 
  pip INT_X30Y13 SL2END0 -> WR2BEG_N2 , 
  pip INT_X30Y15 SE5MID1 -> SL2BEG0 , 
  pip INT_X30Y18 SE5END1 -> SE5BEG1 , 
  pip INT_X3Y53 BYP3 -> BYP_B3 , 
  pip INT_X3Y53 WL2END2 -> BYP3 , 
  pip INT_X5Y46 SW2MID1 -> IMUX_B3 , 
  pip INT_X5Y47 WS2END1 -> SW2BEG1 , 
  pip INT_X5Y51 EL5MID0 -> NL2BEG1 , 
  pip INT_X5Y51 EL5MID2 -> EN2BEG2 , 
  pip INT_X5Y53 NL2END1 -> WL2BEG2 , 
  pip INT_X5Y63 ES5MID0 -> ER2BEG1 , 
  pip INT_X5Y63 ES5MID0 -> ER5BEG0 , 
  pip INT_X5Y63 ES5MID0 -> NL2BEG1 , 
  pip INT_X5Y64 NL2MID1 -> ER2BEG2 , 
  pip INT_X6Y48 SW5END1 -> WS2BEG1 , 
  pip INT_X6Y51 BYP2 -> BYP_B2 , 
  pip INT_X6Y51 EN2MID2 -> BYP2 , 
  pip INT_X6Y62 BYP2 -> BYP_B2 , 
  pip INT_X6Y62 SR2END2 -> BYP2 , 
  pip INT_X6Y63 BYP3 -> BYP_B3 , 
  pip INT_X6Y63 SR2MID2 -> BYP3 , 
  pip INT_X6Y64 ER2MID2 -> SR2BEG2 , 
  pip INT_X7Y50 BYP2 -> BYP_B2 , 
  pip INT_X7Y50 SR2MID2 -> BYP2 , 
  pip INT_X7Y51 EL5END2 -> SR2BEG2 , 
  pip INT_X7Y56 BYP3 -> BYP_B3 , 
  pip INT_X7Y56 SR2MID2 -> BYP3 , 
  pip INT_X7Y57 EL5END2 -> SR2BEG2 , 
  pip INT_X7Y60 BYP2 -> BYP_B2 , 
  pip INT_X7Y60 WR2MID2 -> BYP2 , 
  pip INT_X7Y62 BYP2 -> BYP_B2 , 
  pip INT_X7Y62 FAN_BOUNCE_S0 -> BYP2 , 
  pip INT_X7Y63 BYP2 -> BYP_B2 , 
  pip INT_X7Y63 ER2END1 -> ES2BEG1 , 
  pip INT_X7Y63 ER2END1 -> FAN4 , 
  pip INT_X7Y63 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X7Y63 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X7Y63 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X7Y63 GFAN0 -> FAN0 , 
  pip INT_X7Y63 SR2MID2 -> BYP2 , 
  pip INT_X7Y64 ER2END2 -> SR2BEG2 , 
  pip INT_X8Y48 SW5MID1 -> ES5BEG1 , 
  pip INT_X8Y51 LH12 -> SW5BEG1 , 
  pip INT_X8Y61 SR2END0 -> WR2BEG_N2 , 
  pip INT_X8Y62 ES2END1 -> SE2BEG1 , 
  pip INT_X8Y63 ER5MID0 -> SR2BEG0 , 
  pip INT_X9Y61 BYP2 -> BYP_B2 , 
  pip INT_X9Y61 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X9Y61 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X9Y61 SE2END1 -> FAN5 , 
  ;
net "processor/RAM_data_to_mem<7>" , 
  outpin "processor/RAM_data_to_mem<4>" BMUX ,
  inpin "buttons_int_mask<7>" DX ,
  inpin "ext_int_mask<15>" DX ,
  inpin "ext_int_mask<7>" DX ,
  inpin "ext_int_slope<15>" DX ,
  inpin "ext_int_slope<7>" DX ,
  inpin "ext_int_status<15>" D5 ,
  inpin "ext_int_status<8>" B5 ,
  inpin "gpio_A_dir<7>" DX ,
  inpin "gpio_A_out<7>" DX ,
  inpin "gpio_B_dir<7>" DX ,
  inpin "gpio_B_out<7>" DX ,
  inpin "gpio_C_dir<7>" DX ,
  inpin "gpio_C_out<7>" DX ,
  inpin "gpio_D_dir<7>" DX ,
  inpin "gpio_D_out<7>" DX ,
  inpin "gpio_E_dir<7>" DX ,
  inpin "gpio_E_out<7>" DX ,
  inpin "gpio_F_dir<7>" DX ,
  inpin "gpio_F_out<7>" DX ,
  inpin "gpio_G_dir<7>" DX ,
  inpin "gpio_G_out<7>" DX ,
  inpin "i2c_cr<7>" BX ,
  inpin "i2c_ctr<7>" DX ,
  inpin "i2c_prer<15>" DX ,
  inpin "i2c_prer<7>" DX ,
  inpin "i2c_txr<7>" DX ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o<7>" D4 ,
  inpin "int_mask<7>" DX ,
  inpin "int_status<6>" B3 ,
  inpin "lcd_value<7>" DX ,
  inpin "led_switch_mask<7>" DX ,
  inpin "leds_0<7>" DX ,
  inpin "leds_1<7>" DX ,
  inpin "processor/internal_mem/ram_2048_x_9" DIAL7 ,
  inpin "processor/processor/arith_carry" A1 ,
  inpin "processor/processor/arith_carry" AX ,
  inpin "processor/processor/logical_result<7>" B2 ,
  inpin "processor/processor/shift_carry" A1 ,
  inpin "processor/processor/shift_result<2>" B1 ,
  inpin "processor/processor/shift_result<6>" D2 ,
  inpin "timer_0_config<7>" DX ,
  inpin "timer_0_interrupt_compare<15>" DX ,
  inpin "timer_0_overflow_compare<15>" DX ,
  inpin "timer_0_register_input<15>" DX ,
  inpin "timer_1_config<7>" DX ,
  inpin "timer_1_interrupt_compare<15>" DX ,
  inpin "timer_1_overflow_compare<15>" DX ,
  inpin "timer_1_register_input<15>" DX ,
  inpin "timers_tmp_wr<7>" DX ,
  inpin "uart0_int_mask<7>" DX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" AI ,
  inpin "uart1_int_mask<7>" DX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" AI ,
  pip BRAM_X5Y45 BRAM_IMUX_B4_1 -> RAMBFIFO36_DIADIL7 , 
  pip CLBLL_X12Y45 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X12Y61 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X14Y53 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X14Y53 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y35 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X16Y37 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y39 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y43 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y46 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X16Y54 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X16Y60 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X19Y37 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X19Y37 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X19Y46 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X21Y45 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X21Y50 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X25Y36 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X28Y40 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X11Y67 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X13Y12 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y55 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X13Y58 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X13Y63 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X15Y30 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X18Y36 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X18Y47 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X18Y48 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y53 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X18Y58 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X20Y41 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X20Y43 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X20Y46 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y49 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X22Y37 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X22Y43 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X24Y26 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X24Y30 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X24Y37 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X24Y43 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X27Y22 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X29Y12 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X29Y20 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X29Y24 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X3Y53 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X6Y51 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X6Y62 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X6Y63 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y50 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y56 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y60 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y62 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y63 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X9Y61 SITE_BYP_B7 -> L_DX , 
  pip INT_X10Y62 ER2END2 -> EN2BEG2 , 
  pip INT_X10Y62 ER2END2 -> NL2BEG_S0 , 
  pip INT_X10Y65 NL2END0 -> NE2BEG0 , 
  pip INT_X11Y62 EN2MID2 -> ES2BEG2 , 
  pip INT_X11Y66 NE2END0 -> NL2BEG1 , 
  pip INT_X11Y67 BYP6 -> BYP_B6 , 
  pip INT_X11Y67 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X11Y67 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X11Y67 NL2MID1 -> FAN5 , 
  pip INT_X12Y42 ER5END0 -> NL2BEG1 , 
  pip INT_X12Y44 NL2END1 -> NE2BEG1 , 
  pip INT_X12Y45 BYP6 -> BYP_B6 , 
  pip INT_X12Y45 NE2MID1 -> BYP6 , 
  pip INT_X12Y61 BYP6 -> BYP_B6 , 
  pip INT_X12Y61 ES2END2 -> BYP6 , 
  pip INT_X13Y12 SR2MID2 -> IMUX_B46 , 
  pip INT_X13Y13 SW2MID2 -> SR2BEG2 , 
  pip INT_X13Y14 SL5END2 -> SW2BEG2 , 
  pip INT_X13Y19 LV0 -> SL5BEG2 , 
  pip INT_X13Y32 SR5END0 -> SE2BEG0 , 
  pip INT_X13Y37 LH6 -> ES5BEG1 , 
  pip INT_X13Y37 LH6 -> LV18 , 
  pip INT_X13Y37 LV18 -> SR5BEG0 , 
  pip INT_X13Y54 SL2MID1 -> SE2BEG1 , 
  pip INT_X13Y55 BYP6 -> BYP_B6 , 
  pip INT_X13Y55 WN2MID2 -> BYP6 , 
  pip INT_X13Y55 WN2MID2 -> SL2BEG1 , 
  pip INT_X13Y58 BYP7 -> BYP_B7 , 
  pip INT_X13Y58 WL2MID2 -> BYP7 , 
  pip INT_X13Y63 BYP6 -> BYP_B6 , 
  pip INT_X13Y63 WN2MID2 -> BYP6 , 
  pip INT_X14Y31 SE2END0 -> ES2BEG0 , 
  pip INT_X14Y47 SR5END1 -> EL2BEG1 , 
  pip INT_X14Y52 LH6 -> NE5BEG1 , 
  pip INT_X14Y52 LH6 -> SR5BEG1 , 
  pip INT_X14Y53 BYP7 -> BYP_B7 , 
  pip INT_X14Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X14Y53 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X14Y53 SE2END1 -> FAN5 , 
  pip INT_X14Y53 SE2END1 -> IMUX_B21 , 
  pip INT_X14Y55 NE5MID1 -> NR5BEG1 , 
  pip INT_X14Y55 NE5MID1 -> NW2BEG1 , 
  pip INT_X14Y55 NE5MID1 -> WN2BEG2 , 
  pip INT_X14Y56 NW2MID1 -> ER2BEG2 , 
  pip INT_X14Y58 NR5MID1 -> WL2BEG2 , 
  pip INT_X14Y60 NR5END1 -> ER2BEG2 , 
  pip INT_X14Y60 NR5END1 -> NE5BEG1 , 
  pip INT_X14Y63 NE5MID1 -> WN2BEG2 , 
  pip INT_X15Y30 ES2END0 -> FAN0 , 
  pip INT_X15Y30 FAN0 -> FAN_B0 , 
  pip INT_X16Y35 BYP6 -> BYP_B6 , 
  pip INT_X16Y35 EL2BEG1 -> FAN5 , 
  pip INT_X16Y35 ES5END1 -> EL2BEG1 , 
  pip INT_X16Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y35 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X16Y37 BYP7 -> BYP_B7 , 
  pip INT_X16Y37 ES5MID1 -> NL2BEG2 , 
  pip INT_X16Y37 ES5MID1 -> NL5BEG1 , 
  pip INT_X16Y37 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y37 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X16Y37 NL2BEG2 -> FAN5 , 
  pip INT_X16Y39 BYP7 -> BYP_B7 , 
  pip INT_X16Y39 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y39 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X16Y39 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X16Y39 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X16Y39 GFAN1 -> FAN5 , 
  pip INT_X16Y39 NL2END2 -> FAN6 , 
  pip INT_X16Y42 NL5END1 -> NE2BEG1 , 
  pip INT_X16Y43 BYP7 -> BYP_B7 , 
  pip INT_X16Y43 NE2MID1 -> BYP7 , 
  pip INT_X16Y46 BYP6 -> BYP_B6 , 
  pip INT_X16Y46 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X16Y47 EL2END1 -> FAN4 , 
  pip INT_X16Y47 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X16Y47 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y47 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X16Y47 GFAN0 -> FAN0 , 
  pip INT_X16Y54 BYP7 -> BYP_B7 , 
  pip INT_X16Y54 SR2END2 -> BYP7 , 
  pip INT_X16Y56 ER2END2 -> SR2BEG2 , 
  pip INT_X16Y60 BYP6 -> BYP_B6 , 
  pip INT_X16Y60 ER2END2 -> SR2BEG2 , 
  pip INT_X16Y60 SR2BEG2 -> BYP6 , 
  pip INT_X18Y36 BYP7 -> BYP_B7 , 
  pip INT_X18Y36 SR2END2 -> BYP7 , 
  pip INT_X18Y38 SW5MID2 -> SE2BEG2 , 
  pip INT_X18Y38 SW5MID2 -> SR2BEG2 , 
  pip INT_X18Y41 SW5END2 -> SW5BEG2 , 
  pip INT_X18Y47 BYP7 -> BYP_B7 , 
  pip INT_X18Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y47 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X18Y47 SW2MID1 -> FAN5 , 
  pip INT_X18Y48 WS2END1 -> IMUX_B38 , 
  pip INT_X18Y48 WS2END1 -> SW2BEG1 , 
  pip INT_X18Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y53 FAN_BOUNCE6 -> IMUX_B39 , 
  pip INT_X18Y53 NR2MID2 -> FAN6 , 
  pip INT_X18Y53 WL2END0 -> NR2BEG_N2 , 
  pip INT_X18Y58 BYP7 -> BYP_B7 , 
  pip INT_X18Y58 WL2END2 -> BYP7 , 
  pip INT_X19Y25 LV6 -> SE5BEG2 , 
  pip INT_X19Y31 LV12 -> ER5BEG0 , 
  pip INT_X19Y37 BYP1 -> BYP_B1 , 
  pip INT_X19Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y37 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X19Y37 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X19Y37 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X19Y37 GFAN1 -> FAN2 , 
  pip INT_X19Y37 LV18 =- LH0 , 
  pip INT_X19Y37 SE2END2 -> FAN6 , 
  pip INT_X19Y37 SE2END2 -> IMUX_B29 , 
  pip INT_X19Y37 SE2END2 -> LH0 , 
  pip INT_X19Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X19Y46 FAN_BOUNCE2 -> IMUX_B19 , 
  pip INT_X19Y46 WR2MID1 -> FAN2 , 
  pip INT_X19Y49 WR2MID1 -> WS2BEG1 , 
  pip INT_X20Y39 SR2END2 -> SE2BEG2 , 
  pip INT_X20Y41 BYP6 -> BYP_B6 , 
  pip INT_X20Y41 SR2BEG2 -> BYP6 , 
  pip INT_X20Y41 SW5MID2 -> ES5BEG2 , 
  pip INT_X20Y41 SW5MID2 -> SR2BEG2 , 
  pip INT_X20Y43 BYP7 -> BYP_B7 , 
  pip INT_X20Y43 SE2MID2 -> BYP7 , 
  pip INT_X20Y44 SR5END2 -> SE2BEG2 , 
  pip INT_X20Y44 SR5END2 -> SW5BEG2 , 
  pip INT_X20Y46 SR5MID2 -> SE2BEG2 , 
  pip INT_X20Y46 SR5MID2 -> SE5BEG2 , 
  pip INT_X20Y46 SR5MID2 -> WR2BEG1 , 
  pip INT_X20Y46 WR2BEG1 -> IMUX_B16 , 
  pip INT_X20Y49 LOGIC_OUTS21 -> NL5BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS21 -> WR2BEG1 , 
  pip INT_X20Y52 ER2BEG_S0 -> LH0 , 
  pip INT_X20Y52 NL5MID2 -> ER2BEG_S0 , 
  pip INT_X20Y52 NL5MID2 -> WL2BEG_S0 , 
  pip INT_X20Y54 NL5END2 -> ER2BEG_S0 , 
  pip INT_X20Y58 NW2END1 -> WL2BEG2 , 
  pip INT_X21Y22 SE5END2 -> EL5BEG2 , 
  pip INT_X21Y38 SE2END2 -> EL2BEG2 , 
  pip INT_X21Y38 SE2END2 -> ES2BEG2 , 
  pip INT_X21Y45 SE2END2 -> IMUX_B17 , 
  pip INT_X21Y50 BYP7 -> BYP_B7 , 
  pip INT_X21Y50 WR2MID2 -> BYP7 , 
  pip INT_X21Y55 ER2MID0 -> NL2BEG1 , 
  pip INT_X21Y57 NL2END1 -> NW2BEG1 , 
  pip INT_X22Y37 BYP7 -> BYP_B7 , 
  pip INT_X22Y37 ES2END2 -> BYP7 , 
  pip INT_X22Y43 BYP6 -> BYP_B6 , 
  pip INT_X22Y43 SE5END2 -> EL2BEG2 , 
  pip INT_X22Y43 SE5END2 -> SR2BEG2 , 
  pip INT_X22Y43 SR2BEG2 -> BYP6 , 
  pip INT_X22Y51 SR2END0 -> WR2BEG_N2 , 
  pip INT_X22Y53 ER2END0 -> SR2BEG0 , 
  pip INT_X23Y38 EL2END2 -> ES2BEG2 , 
  pip INT_X23Y39 ES5END2 -> ES5BEG2 , 
  pip INT_X24Y26 BYP7 -> BYP_B7 , 
  pip INT_X24Y26 SL2MID2 -> BYP7 , 
  pip INT_X24Y28 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X24Y29 SR2END0 -> SE2BEG0 , 
  pip INT_X24Y30 FAN0 -> FAN_B0 , 
  pip INT_X24Y30 SR2MID0 -> FAN0 , 
  pip INT_X24Y31 ER5END0 -> SR2BEG0 , 
  pip INT_X24Y37 BYP6 -> BYP_B6 , 
  pip INT_X24Y37 ES2END2 -> BYP6 , 
  pip INT_X24Y37 ES2END2 -> ES2BEG2 , 
  pip INT_X24Y43 EL2END2 -> IMUX_B5 , 
  pip INT_X25Y36 BYP7 -> BYP_B7 , 
  pip INT_X25Y36 ES2END2 -> BYP7 , 
  pip INT_X26Y17 SR5END2 -> SE5BEG2 , 
  pip INT_X26Y22 EL5END2 -> EN2BEG2 , 
  pip INT_X26Y22 EL5END2 -> SR5BEG2 , 
  pip INT_X26Y39 ES5MID2 -> ER2BEG_S0 , 
  pip INT_X27Y22 BYP6 -> BYP_B6 , 
  pip INT_X27Y22 EN2MID2 -> BYP6 , 
  pip INT_X27Y22 EN2MID2 -> SE2BEG2 , 
  pip INT_X27Y23 EN2END2 -> NE2BEG2 , 
  pip INT_X28Y14 SE5END2 -> SE2BEG2 , 
  pip INT_X28Y21 SE2END2 -> ES2BEG2 , 
  pip INT_X28Y24 NE2END2 -> EN2BEG2 , 
  pip INT_X28Y40 BYP4 -> BYP_B4 , 
  pip INT_X28Y40 ER2END0 -> BYP4 , 
  pip INT_X29Y12 BYP6 -> BYP_B6 , 
  pip INT_X29Y12 SR2MID2 -> BYP6 , 
  pip INT_X29Y13 SE2END2 -> SR2BEG2 , 
  pip INT_X29Y20 BYP7 -> BYP_B7 , 
  pip INT_X29Y20 ES2END2 -> BYP7 , 
  pip INT_X29Y24 BYP6 -> BYP_B6 , 
  pip INT_X29Y24 EN2MID2 -> BYP6 , 
  pip INT_X3Y48 NW5END0 -> NW5BEG0 , 
  pip INT_X3Y51 NW5MID0 -> EN5BEG0 , 
  pip INT_X3Y51 NW5MID0 -> NL2BEG1 , 
  pip INT_X3Y53 BYP6 -> BYP_B6 , 
  pip INT_X3Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X3Y53 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X3Y53 NL2END1 -> FAN5 , 
  pip INT_X5Y45 NW5END0 -> NW2BEG0 , 
  pip INT_X5Y45 NW5END0 -> NW5BEG0 , 
  pip INT_X5Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X5Y46 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X5Y46 NW2MID0 -> BYP5 , 
  pip INT_X5Y48 NW5MID0 -> ER2BEG1 , 
  pip INT_X5Y48 NW5MID0 -> NE2BEG0 , 
  pip INT_X6Y48 ER2MID1 -> EN2BEG1 , 
  pip INT_X6Y49 NE2END0 -> NL2BEG1 , 
  pip INT_X6Y51 BYP7 -> BYP_B7 , 
  pip INT_X6Y51 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X6Y51 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X6Y51 NL2END1 -> FAN5 , 
  pip INT_X6Y53 EN5END0 -> NL5BEG0 , 
  pip INT_X6Y56 NL5MID0 -> ER2BEG1 , 
  pip INT_X6Y58 NL5END0 -> NE2BEG0 , 
  pip INT_X6Y58 NL5END0 -> NE5BEG0 , 
  pip INT_X6Y62 BYP7 -> BYP_B7 , 
  pip INT_X6Y62 WL2END2 -> BYP7 , 
  pip INT_X6Y63 BYP6 -> BYP_B6 , 
  pip INT_X6Y63 WL2END2 -> BYP6 , 
  pip INT_X7Y37 LH12 -> NR5BEG0 , 
  pip INT_X7Y42 NR5END0 -> ER5BEG0 , 
  pip INT_X7Y42 NR5END0 -> NW5BEG0 , 
  pip INT_X7Y49 EN2END1 -> NE2BEG1 , 
  pip INT_X7Y50 BYP7 -> BYP_B7 , 
  pip INT_X7Y50 NE2MID1 -> BYP7 , 
  pip INT_X7Y56 BYP6 -> BYP_B6 , 
  pip INT_X7Y56 ER2MID1 -> FAN5 , 
  pip INT_X7Y56 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X7Y56 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X7Y59 NE2END0 -> NL2BEG1 , 
  pip INT_X7Y60 BYP7 -> BYP_B7 , 
  pip INT_X7Y60 NL2MID1 -> WL2BEG2 , 
  pip INT_X7Y60 WL2BEG2 -> BYP7 , 
  pip INT_X7Y62 BYP7 -> BYP_B7 , 
  pip INT_X7Y62 WL2MID2 -> BYP7 , 
  pip INT_X7Y63 BYP7 -> BYP_B7 , 
  pip INT_X7Y63 WL2MID2 -> BYP7 , 
  pip INT_X8Y61 NE5END0 -> NL2BEG1 , 
  pip INT_X8Y62 NL2MID1 -> ER2BEG2 , 
  pip INT_X8Y62 NL2MID1 -> WL2BEG2 , 
  pip INT_X8Y63 NL2END1 -> WL2BEG2 , 
  pip INT_X9Y61 BYP7 -> BYP_B7 , 
  pip INT_X9Y61 SR2MID2 -> BYP7 , 
  pip INT_X9Y62 ER2MID2 -> SR2BEG2 , 
  ;
net "processor/RAM_data_to_proc<0>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL0 ,
  inpin "processor/processor/input_group<0>" B6 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL0 -> BRAM_LOGIC_OUTS22_0 , 
  pip CLBLM_X20Y44 SITE_IMUX_B12 -> M_B6 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B22 -> INT_INTERFACE_LOGIC_OUTS22 , 
  pip INT_X10Y45 EL5END0 -> ES2BEG0 , 
  pip INT_X11Y44 ES2END0 -> LH18 , 
  pip INT_X20Y44 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X20Y44 CTRL_BOUNCE2 -> IMUX_B12 , 
  pip INT_X20Y44 NR2BEG1 -> CTRL2 , 
  pip INT_X20Y44 WL5MID2 -> NR2BEG1 , 
  pip INT_X23Y44 LH6 -> WL5BEG2 , 
  pip INT_X5Y45 LOGIC_OUTS22 -> EL5BEG0 , 
  ;
net "processor/RAM_data_to_proc<1>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL1 ,
  inpin "processor/processor/input_group<5>" B1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL1 -> BRAM_LOGIC_OUTS4_0 , 
  pip CLBLL_X19Y45 SITE_IMUX_B17 -> M_B1 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B4 -> INT_INTERFACE_LOGIC_OUTS4 , 
  pip INT_X19Y45 NR2MID2 -> IMUX_B17 , 
  pip INT_X19Y45 WL5END0 -> NR2BEG_N2 , 
  pip INT_X24Y44 LH0 -> WL5BEG_S0 , 
  pip INT_X5Y45 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X6Y44 ES2END0 -> LH18 , 
  ;
net "processor/RAM_data_to_proc<2>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL2 ,
  inpin "N430" C6 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL2 -> BRAM_LOGIC_OUTS16_0 , 
  pip CLBLM_X18Y45 SITE_IMUX_B35 -> M_C6 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B16 -> INT_INTERFACE_LOGIC_OUTS16 , 
  pip INT_X18Y45 NR2BEG2 -> IMUX_B35 , 
  pip INT_X18Y46 WL5MID0 -> NR2BEG_N2 , 
  pip INT_X21Y45 LH0 -> WL5BEG_S0 , 
  pip INT_X3Y45 WR2END0 -> LH18 , 
  pip INT_X5Y45 LOGIC_OUTS16 -> WR2BEG0 , 
  ;
net "processor/RAM_data_to_proc<3>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL3 ,
  inpin "ext_int_mask<7>" B4 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL3 -> BRAM_LOGIC_OUTS7_0 , 
  pip CLBLM_X18Y47 SITE_IMUX_B37 -> L_B4 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_INTERFACE_X5Y45 INT_INTERFACE_LOGIC_OUTS_B7 -> INT_INTERFACE_LOGIC_OUTS7 , 
  pip INT_X10Y45 EL5END2 -> ES5BEG2 , 
  pip INT_X13Y43 ES5END2 -> EL5BEG2 , 
  pip INT_X16Y43 EL5MID2 -> NL5BEG2 , 
  pip INT_X16Y46 NL5MID2 -> ER2BEG_S0 , 
  pip INT_X18Y47 ER2END0 -> IMUX_B37 , 
  pip INT_X5Y45 LOGIC_OUTS7 -> EL5BEG2 , 
  ;
net "processor/RAM_data_to_proc<4>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL4 ,
  inpin "processor/processor/input_group<4>" C1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL4 -> BRAM_LOGIC_OUTS12_1 , 
  pip CLBLL_X19Y46 SITE_IMUX_B6 -> L_C1 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B12 -> INT_INTERFACE_LOGIC_OUTS12 , 
  pip INT_X19Y46 WS2END0 -> IMUX_B6 , 
  pip INT_X20Y47 WL5MID0 -> WS2BEG0 , 
  pip INT_X23Y46 LH0 -> WL5BEG_S0 , 
  pip INT_X5Y45 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X5Y46 WL2BEG0 -> LH18 , 
  ;
net "processor/RAM_data_to_proc<5>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL5 ,
  inpin "processor/processor/input_group<5>" D1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL5 -> BRAM_LOGIC_OUTS4_1 , 
  pip CLBLL_X19Y45 SITE_IMUX_B18 -> M_D1 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B4 -> INT_INTERFACE_LOGIC_OUTS4 , 
  pip INT_X19Y45 WN2MID0 -> IMUX_B18 , 
  pip INT_X20Y45 WL5MID0 -> WN2BEG0 , 
  pip INT_X23Y44 LH0 -> WL5BEG_S0 , 
  pip INT_X5Y44 SR2END0 -> LH18 , 
  pip INT_X5Y46 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "processor/RAM_data_to_proc<6>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL6 ,
  inpin "processor/processor/input_group<6>" B1 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL6 -> BRAM_LOGIC_OUTS16_1 , 
  pip CLBLM_X18Y46 SITE_IMUX_B41 -> L_B1 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B16 -> INT_INTERFACE_LOGIC_OUTS16 , 
  pip INT_X18Y46 NR2BEG2 -> IMUX_B41 , 
  pip INT_X18Y47 WL5MID0 -> NR2BEG_N2 , 
  pip INT_X21Y46 LH0 -> WL5BEG_S0 , 
  pip INT_X3Y46 WR2END0 -> LH18 , 
  pip INT_X5Y46 LOGIC_OUTS16 -> WR2BEG0 , 
  ;
net "processor/RAM_data_to_proc<7>" , 
  outpin "processor/internal_mem/ram_2048_x_9" DOAL7 ,
  inpin "ext_int_mask<7>" D6 ,
  pip BRAM_X5Y45 RAMBFIFO36_DOADOL7 -> BRAM_LOGIC_OUTS7_1 , 
  pip CLBLM_X18Y47 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_INTERFACE_X5Y46 INT_INTERFACE_LOGIC_OUTS_B7 -> INT_INTERFACE_LOGIC_OUTS7 , 
  pip INT_X13Y46 EL5END1 -> ES5BEG1 , 
  pip INT_X16Y46 ES5MID1 -> NE2BEG1 , 
  pip INT_X17Y47 NE2END1 -> ER2BEG2 , 
  pip INT_X18Y47 ER2MID2 -> IMUX_B47 , 
  pip INT_X5Y46 LOGIC_OUTS7 -> EN5BEG1 , 
  pip INT_X8Y46 EN5MID1 -> EL5BEG1 , 
  ;
net "processor/RAM_page_to_mem<0>" , 
  outpin "processor/RAM_page_to_mem<0>" C ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL12 ,
  pip BRAM_X5Y45 BRAM_IMUX_B12_3 -> RAMBFIFO36_ADDRAL12 , 
  pip CLBLL_X4Y48 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X4Y48 LOGIC_OUTS14 -> EN2BEG1 , 
  pip INT_X5Y48 EN2MID1 -> FAN2 , 
  pip INT_X5Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X5Y48 FAN_BOUNCE2 -> IMUX_B12 , 
  ;
net "processor/RAM_page_to_mem<1>" , 
  outpin "processor/RAM_page_to_mem<0>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL13 ,
  pip BRAM_X5Y45 BRAM_IMUX_B25_3 -> RAMBFIFO36_ADDRAL13 , 
  pip CLBLL_X4Y48 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X4Y47 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X5Y48 ER2MID0 -> IMUX_B25 , 
  ;
net "processor/RAM_page_to_mem<2>" , 
  outpin "processor/RAM_page_to_mem<2>" D ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRAL14 ,
  pip BRAM_X5Y45 BRAM_IMUX_B24_3 -> RAMBFIFO36_ADDRAL14 , 
  pip CLBLL_X4Y48 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X4Y48 LOGIC_OUTS11 -> EN2BEG2 , 
  pip INT_X5Y48 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X5Y48 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X5Y48 EN2MID2 -> BYP2 , 
  ;
net "processor/RAM_wr_enable_from_proc" , 
  outpin "processor/RAM_wr_enable_from_proc" C ,
  inpin "processor/RAM_wr_enable_to_mem" A2 ,
  pip CLBLL_X4Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y50 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X10Y50 WL5END2 -> WS5BEG2 , 
  pip INT_X15Y50 LOGIC_OUTS14 -> WL5BEG2 , 
  pip INT_X4Y49 WS2END2 -> IMUX_B28 , 
  pip INT_X5Y50 WL2END2 -> WS2BEG2 , 
  pip INT_X7Y50 WS5MID2 -> WL2BEG2 , 
  ;
net "processor/RAM_wr_enable_to_mem" , 
  outpin "processor/RAM_wr_enable_to_mem" A ,
  inpin "processor/internal_mem/ram_2048_x_9" WEAL0 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEAL1 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEAL2 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEAL3 ,
  pip BRAM_X5Y45 BRAM_IMUX_B26_3 -> RAMBFIFO36_WEAL0 , 
  pip BRAM_X5Y45 BRAM_IMUX_B27_3 -> RAMBFIFO36_WEAL2 , 
  pip BRAM_X5Y45 BRAM_IMUX_B32_3 -> RAMBFIFO36_WEAL1 , 
  pip BRAM_X5Y45 BRAM_IMUX_B33_3 -> RAMBFIFO36_WEAL3 , 
  pip CLBLL_X4Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X4Y48 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X5Y48 ES2MID2 -> FAN6 , 
  pip INT_X5Y48 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X5Y48 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X5Y48 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X5Y48 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X5Y48 FAN_BOUNCE6 -> IMUX_B33 , 
  ;
net "processor/address<0>" , 
  outpin "processor/address<3>" AQ ,
  inpin "processor/address<3>" A3 ,
  inpin "processor/processor/stack_pop_data<0>" DX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL5 ,
  pip BRAM_X26Y55 BRAM_IMUX_B3_2 -> RAMBFIFO36_ADDRAL5 , 
  pip CLBLL_X25Y56 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X25Y56 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y56 SITE_BYP_B6 -> M_DX , 
  pip INT_X25Y56 EL2BEG1 -> IMUX_B27 , 
  pip INT_X25Y56 LOGIC_OUTS4 -> EL2BEG1 , 
  pip INT_X25Y56 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X26Y57 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X26Y57 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X26Y57 NE2END0 -> BYP1 , 
  pip INT_X27Y56 BYP6 -> BYP_B6 , 
  pip INT_X27Y56 EL2END1 -> FAN5 , 
  pip INT_X27Y56 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X27Y56 FAN_BOUNCE5 -> BYP6 , 
  ;
net "processor/address<1>" , 
  outpin "processor/address<3>" BQ ,
  inpin "processor/address<3>" B4 ,
  inpin "processor/processor/stack_pop_data<0>" CX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL6 ,
  pip BRAM_X26Y55 BRAM_IMUX_B4_2 -> RAMBFIFO36_ADDRAL6 , 
  pip CLBLL_X25Y56 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X25Y56 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y56 SITE_BYP_B3 -> M_CX , 
  pip INT_X25Y56 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X25Y56 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X26Y57 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X26Y57 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X26Y57 EN2END0 -> BYP5 , 
  pip INT_X26Y57 EN2END0 -> EN2BEG0 , 
  pip INT_X27Y56 BYP3 -> BYP_B3 , 
  pip INT_X27Y56 FAN_BOUNCE_S0 -> BYP3 , 
  pip INT_X27Y57 EN2MID0 -> FAN0 , 
  pip INT_X27Y57 FAN0 -> FAN_BOUNCE0 , 
  ;
net "processor/address<2>" , 
  outpin "processor/address<3>" CQ ,
  inpin "processor/address<3>" C4 ,
  inpin "processor/processor/stack_pop_data<0>" BX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL7 ,
  pip BRAM_X26Y55 BRAM_IMUX_B5_2 -> RAMBFIFO36_ADDRAL7 , 
  pip CLBLL_X25Y56 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X25Y56 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y56 SITE_BYP_B4 -> M_BX , 
  pip INT_X25Y56 LOGIC_OUTS6 -> ER2BEG_S0 , 
  pip INT_X25Y56 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X25Y56 LOGIC_OUTS6 -> NE2BEG2 , 
  pip INT_X26Y56 SR2MID0 -> EL2BEG0 , 
  pip INT_X26Y57 ER2MID0 -> SR2BEG0 , 
  pip INT_X26Y57 NE2END2 -> IMUX_B5 , 
  pip INT_X27Y56 BYP4 -> BYP_B4 , 
  pip INT_X27Y56 EL2MID0 -> BYP4 , 
  ;
net "processor/address<3>" , 
  outpin "processor/address<3>" DQ ,
  inpin "processor/address<3>" D4 ,
  inpin "processor/processor/stack_pop_data<0>" AX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL8 ,
  pip BRAM_X26Y55 BRAM_IMUX_B14_2 -> RAMBFIFO36_ADDRAL8 , 
  pip CLBLL_X25Y56 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X25Y56 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y56 SITE_BYP_B1 -> M_AX , 
  pip INT_X25Y56 LOGIC_OUTS7 -> ES2BEG1 , 
  pip INT_X25Y56 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X25Y56 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X26Y56 ES2MID1 -> EN2BEG1 , 
  pip INT_X26Y57 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X26Y57 FAN_BOUNCE4 -> IMUX_B14 , 
  pip INT_X26Y57 NE2END1 -> FAN4 , 
  pip INT_X27Y56 BYP1 -> BYP_B1 , 
  pip INT_X27Y56 EN2MID1 -> FAN2 , 
  pip INT_X27Y56 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X27Y56 FAN_BOUNCE2 -> BYP1 , 
  ;
net "processor/address<4>" , 
  outpin "processor/address<7>" AQ ,
  inpin "processor/address<7>" A4 ,
  inpin "processor/processor/stack_pop_data<4>" DX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL9 ,
  pip BRAM_X26Y55 BRAM_IMUX_B15_2 -> RAMBFIFO36_ADDRAL9 , 
  pip CLBLL_X25Y57 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X25Y57 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y57 SITE_BYP_B6 -> M_DX , 
  pip INT_X25Y57 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X25Y57 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X26Y57 ER2MID1 -> IMUX_B15 , 
  pip INT_X27Y57 BYP6 -> BYP_B6 , 
  pip INT_X27Y57 ER2END1 -> FAN5 , 
  pip INT_X27Y57 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X27Y57 FAN_BOUNCE5 -> BYP6 , 
  ;
net "processor/address<5>" , 
  outpin "processor/address<7>" BQ ,
  inpin "processor/address<7>" B4 ,
  inpin "processor/processor/stack_pop_data<4>" CX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL10 ,
  pip BRAM_X26Y55 BRAM_IMUX_B16_2 -> RAMBFIFO36_ADDRAL10 , 
  pip CLBLL_X25Y57 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X25Y57 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y57 SITE_BYP_B3 -> M_CX , 
  pip INT_X25Y57 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X25Y57 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X25Y57 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X25Y58 NL2MID1 -> ER2BEG2 , 
  pip INT_X26Y57 BYP_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X26Y58 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X26Y58 NE2END0 -> BYP0 , 
  pip INT_X27Y57 BYP3 -> BYP_B3 , 
  pip INT_X27Y57 SR2MID2 -> BYP3 , 
  pip INT_X27Y58 ER2END2 -> SR2BEG2 , 
  ;
net "processor/address<6>" , 
  outpin "processor/address<7>" CQ ,
  inpin "processor/address<7>" C4 ,
  inpin "processor/processor/stack_pop_data<4>" BX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL11 ,
  pip BRAM_X26Y55 BRAM_IMUX_B17_2 -> RAMBFIFO36_ADDRAL11 , 
  pip CLBLL_X25Y57 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X25Y57 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y57 SITE_BYP_B4 -> M_BX , 
  pip INT_X25Y57 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X25Y57 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X26Y56 ES2END2 -> ES2BEG2 , 
  pip INT_X26Y57 ES2MID2 -> IMUX_B17 , 
  pip INT_X27Y56 ES2MID2 -> FAN7 , 
  pip INT_X27Y56 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X27Y57 BYP4 -> BYP_B4 , 
  pip INT_X27Y57 FAN_BOUNCE_N7 -> BYP4 , 
  ;
net "processor/address<7>" , 
  outpin "processor/address<7>" DQ ,
  inpin "processor/address<7>" D4 ,
  inpin "processor/processor/stack_pop_data<4>" AX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL12 ,
  pip BRAM_X26Y55 BRAM_IMUX_B12_3 -> RAMBFIFO36_ADDRAL12 , 
  pip CLBLL_X25Y57 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X25Y57 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y57 SITE_BYP_B1 -> M_AX , 
  pip INT_X25Y57 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X25Y57 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X26Y57 ER2MID2 -> FAN7 , 
  pip INT_X26Y57 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X26Y58 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X27Y57 BYP1 -> BYP_B1 , 
  pip INT_X27Y57 ER2END2 -> FAN6 , 
  pip INT_X27Y57 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X27Y57 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y57 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X27Y57 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X27Y57 GFAN1 -> FAN2 , 
  ;
net "processor/address<8>" , 
  outpin "processor/address<9>" AQ ,
  inpin "processor/address<9>" A2 ,
  inpin "processor/processor/stack_pop_data<8>" DX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL13 ,
  pip BRAM_X26Y55 BRAM_IMUX_B25_3 -> RAMBFIFO36_ADDRAL13 , 
  pip CLBLL_X25Y58 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X25Y58 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X27Y58 SITE_BYP_B6 -> M_DX , 
  pip INT_X25Y58 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X25Y58 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X25Y58 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X25Y58 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X25Y58 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X26Y57 SE2END1 -> ES2BEG1 , 
  pip INT_X26Y58 ES2MID0 -> IMUX_B25 , 
  pip INT_X27Y57 ES2MID1 -> NE2BEG1 , 
  pip INT_X27Y58 BYP6 -> BYP_B6 , 
  pip INT_X27Y58 NE2MID1 -> BYP6 , 
  ;
net "processor/address<9>" , 
  outpin "processor/address<9>" BQ ,
  inpin "processor/address<9>" B4 ,
  inpin "processor/processor/stack_pop_data<8>" CX ,
  inpin "processor/program/ram_1024_x_18" ADDRAL14 ,
  pip BRAM_X26Y55 BRAM_IMUX_B24_3 -> RAMBFIFO36_ADDRAL14 , 
  pip CLBLL_X25Y58 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X25Y58 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y58 SITE_BYP_B3 -> M_CX , 
  pip INT_X25Y58 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X25Y58 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X25Y58 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X26Y58 EN2MID0 -> IMUX_B24 , 
  pip INT_X27Y58 BYP3 -> BYP_B3 , 
  pip INT_X27Y58 ER2END1 -> FAN5 , 
  pip INT_X27Y58 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X27Y58 FAN_BOUNCE5 -> BYP3 , 
  ;
net "processor/instruction<0>" , 
  outpin "processor/program/ram_1024_x_18" DOAL0 ,
  inpin "port_id<0>" D5 ,
  inpin "processor/processor/int_enable" D5 ,
  inpin "processor/processor/pc_vector_carry<3>" A4 ,
  inpin "processor/processor/shift_result<2>" B4 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL0 -> BRAM_LOGIC_OUTS22_0 , 
  pip CLBLL_X21Y45 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X21Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X28Y56 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y53 SITE_IMUX_B45 -> L_D5 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B22 -> INT_INTERFACE_LOGIC_OUTS22 , 
  pip INT_X20Y46 SL5END0 -> SE2BEG0 , 
  pip INT_X20Y48 SL5MID0 -> EL2BEG0 , 
  pip INT_X20Y51 WS5END0 -> SL5BEG0 , 
  pip INT_X21Y45 SE2END0 -> IMUX_B13 , 
  pip INT_X21Y48 EL2MID0 -> NL2BEG1 , 
  pip INT_X21Y49 NL2MID1 -> IMUX_B45 , 
  pip INT_X22Y52 WR2MID2 -> NR2BEG1 , 
  pip INT_X22Y53 NR2MID1 -> IMUX_B45 , 
  pip INT_X23Y53 WS5END0 -> WR2BEG_N2 , 
  pip INT_X23Y53 WS5END0 -> WS5BEG0 , 
  pip INT_X26Y55 LOGIC_OUTS22 -> EL2BEG0 , 
  pip INT_X26Y55 LOGIC_OUTS22 -> WS5BEG0 , 
  pip INT_X27Y55 EL2MID0 -> EN2BEG0 , 
  pip INT_X28Y56 EN2END0 -> IMUX_B25 , 
  ;
net "processor/instruction<10>" , 
  outpin "processor/program/ram_1024_x_18" DOAL10 ,
  inpin "processor/RAM_data_to_mem<0>" B4 ,
  inpin "processor/RAM_data_to_mem<0>" D4 ,
  inpin "processor/RAM_data_to_mem<4>" B4 ,
  inpin "processor/RAM_data_to_mem<4>" D4 ,
  inpin "processor/processor/condition_met" D1 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL10 -> BRAM_LOGIC_OUTS10_0 , 
  pip CLBLM_X20Y49 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y49 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y49 SITE_IMUX_B18 -> M_D1 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B10 -> INT_INTERFACE_LOGIC_OUTS10 , 
  pip INT_X20Y48 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X20Y48 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y48 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X20Y48 SL2MID1 -> FAN3 , 
  pip INT_X20Y49 CTRL_BOUNCE_N3 -> IMUX_B13 , 
  pip INT_X20Y49 WS2END2 -> IMUX_B22 , 
  pip INT_X20Y49 WS2END2 -> SL2BEG1 , 
  pip INT_X21Y50 WR5END2 -> WS2BEG2 , 
  pip INT_X22Y49 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X22Y49 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X22Y49 WS2END2 -> BYP2 , 
  pip INT_X22Y49 WS2END2 -> IMUX_B22 , 
  pip INT_X23Y50 WR5MID2 -> WS2BEG2 , 
  pip INT_X24Y49 SL2MID0 -> IMUX_B18 , 
  pip INT_X24Y50 WR2END1 -> SL2BEG0 , 
  pip INT_X26Y50 SL5END2 -> WR2BEG1 , 
  pip INT_X26Y50 SL5END2 -> WR5BEG2 , 
  pip INT_X26Y55 LOGIC_OUTS10 -> SL5BEG2 , 
  ;
net "processor/instruction<11>" , 
  outpin "processor/program/ram_1024_x_18" DOAL11 ,
  inpin "processor/RAM_data_to_mem<0>" B5 ,
  inpin "processor/RAM_data_to_mem<0>" D5 ,
  inpin "processor/RAM_data_to_mem<4>" B5 ,
  inpin "processor/RAM_data_to_mem<4>" D5 ,
  inpin "processor/processor/condition_met" D3 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL11 -> BRAM_LOGIC_OUTS3_0 , 
  pip CLBLM_X20Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y49 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X22Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X22Y49 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y49 SITE_IMUX_B20 -> M_D3 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B3 -> INT_INTERFACE_LOGIC_OUTS3 , 
  pip INT_X20Y48 WS2MID2 -> NW2BEG1 , 
  pip INT_X20Y49 NW2MID1 -> IMUX_B21 , 
  pip INT_X20Y49 WR2END1 -> IMUX_B14 , 
  pip INT_X21Y48 WS2END2 -> WS2BEG2 , 
  pip INT_X22Y49 BYP_BOUNCE_S0 -> IMUX_B21 , 
  pip INT_X22Y49 SW5END2 -> WR2BEG1 , 
  pip INT_X22Y49 SW5END2 -> WS2BEG2 , 
  pip INT_X22Y49 WS2END1 -> IMUX_B14 , 
  pip INT_X22Y50 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X22Y50 WS2MID1 -> BYP0 , 
  pip INT_X23Y50 SW2END1 -> WS2BEG1 , 
  pip INT_X24Y49 SE2MID1 -> IMUX_B20 , 
  pip INT_X24Y50 SL2END1 -> SE2BEG1 , 
  pip INT_X24Y51 SL2MID1 -> SW2BEG1 , 
  pip INT_X24Y52 SW5END2 -> SL2BEG1 , 
  pip INT_X24Y52 SW5END2 -> SW5BEG2 , 
  pip INT_X26Y55 LOGIC_OUTS3 -> SW5BEG2 , 
  ;
net "processor/instruction<12>" , 
  outpin "processor/program/ram_1024_x_18" DOAL12 ,
  inpin "port_id<0>" B5 ,
  inpin "port_id<0>" D3 ,
  inpin "port_id<1>" B5 ,
  inpin "port_id<4>" B5 ,
  inpin "port_id<4>" D5 ,
  inpin "port_id<5>" B4 ,
  inpin "port_id<7>" B1 ,
  inpin "processor/processor/condition_met" C4 ,
  inpin "processor/processor/logical_result<5>" B3 ,
  inpin "processor/processor/valid_to_move" B5 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL12 -> BRAM_LOGIC_OUTS0_1 , 
  pip CLBLL_X19Y41 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y49 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X21Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X21Y49 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X21Y49 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y49 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X24Y49 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X24Y57 SITE_IMUX_B14 -> M_B5 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B0 -> INT_INTERFACE_LOGIC_OUTS0 , 
  pip INT_X19Y41 SW2MID2 -> IMUX_B17 , 
  pip INT_X19Y42 WS2END2 -> SW2BEG2 , 
  pip INT_X19Y46 NW2END1 -> NR2BEG1 , 
  pip INT_X19Y48 NR2END1 -> NE2BEG1 , 
  pip INT_X19Y49 WS2MID1 -> IMUX_B13 , 
  pip INT_X20Y43 WR5END2 -> NR2BEG1 , 
  pip INT_X20Y43 WR5END2 -> WS2BEG2 , 
  pip INT_X20Y45 NR2END1 -> NW2BEG1 , 
  pip INT_X20Y46 NW2MID1 -> IMUX_B39 , 
  pip INT_X20Y49 NE2END1 -> IMUX_B45 , 
  pip INT_X20Y49 SL2BEG0 -> IMUX_B38 , 
  pip INT_X20Y49 WL5END1 -> SL2BEG0 , 
  pip INT_X20Y49 WL5END1 -> WS2BEG1 , 
  pip INT_X21Y49 WN2MID1 -> IMUX_B14 , 
  pip INT_X21Y49 WN2MID1 -> IMUX_B38 , 
  pip INT_X21Y49 WN2MID1 -> IMUX_B44 , 
  pip INT_X22Y49 WL5MID1 -> WN2BEG1 , 
  pip INT_X24Y49 NW2END1 -> IMUX_B34 , 
  pip INT_X24Y57 WN2MID1 -> IMUX_B14 , 
  pip INT_X25Y43 LV6 -> NR5BEG1 , 
  pip INT_X25Y43 LV6 -> WR5BEG2 , 
  pip INT_X25Y48 NR5END1 -> NW2BEG1 , 
  pip INT_X25Y49 LV12 -> WL5BEG1 , 
  pip INT_X25Y55 WS2END0 -> LV18 , 
  pip INT_X25Y57 NW2END0 -> WN2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X26Y56 LOGIC_OUTS0 -> WS2BEG0 , 
  ;
net "processor/instruction<13>" , 
  outpin "processor/program/ram_1024_x_18" DOAL13 ,
  inpin "N430" C4 ,
  inpin "ext_int_mask<7>" B6 ,
  inpin "ext_int_mask<7>" D1 ,
  inpin "processor/RAM_wr_enable_from_proc" C1 ,
  inpin "processor/processor/arith_result<2>" A4 ,
  inpin "processor/processor/input_group<0>" B2 ,
  inpin "processor/processor/input_group<4>" C6 ,
  inpin "processor/processor/input_group<5>" B2 ,
  inpin "processor/processor/input_group<5>" D4 ,
  inpin "processor/processor/input_group<6>" B6 ,
  inpin "processor/processor/logical_result<2>" A1 ,
  inpin "processor/processor/logical_result<2>" B1 ,
  inpin "processor/processor/logical_result<2>" C6 ,
  inpin "processor/processor/logical_result<5>" A4 ,
  inpin "processor/processor/logical_result<5>" C6 ,
  inpin "processor/processor/logical_result<5>" D6 ,
  inpin "processor/processor/logical_result<7>" A1 ,
  inpin "processor/processor/logical_result<7>" B5 ,
  inpin "processor/processor/pc_vector_carry<3>" AX ,
  inpin "processor/processor/sel_carry<3>" D1 ,
  inpin "write_strobe" D6 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL13 -> BRAM_LOGIC_OUTS9_1 , 
  pip CLBLL_X16Y44 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X19Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X19Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X19Y46 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X28Y56 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y50 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X18Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y47 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y47 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X20Y44 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y45 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y45 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y45 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X20Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y46 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X20Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y46 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X24Y43 SITE_IMUX_B18 -> M_D1 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_WN2MID_B0 -> INT_BUFS_WN2MID0 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_WN2MID0 -> INT_BUFS_WN2MID_B0 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B9 -> INT_INTERFACE_LOGIC_OUTS9 , 
  pip INT_X15Y50 WL2END0 -> IMUX_B30 , 
  pip INT_X16Y44 SW2MID2 -> IMUX_B47 , 
  pip INT_X16Y45 SW2END2 -> SW2BEG2 , 
  pip INT_X17Y46 SL2END2 -> SW2BEG2 , 
  pip INT_X17Y49 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X17Y49 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X18Y45 SL2END2 -> IMUX_B34 , 
  pip INT_X18Y46 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y46 BYP_BOUNCE2 -> IMUX_B36 , 
  pip INT_X18Y46 SL2MID2 -> BYP2 , 
  pip INT_X18Y47 WS2END0 -> IMUX_B36 , 
  pip INT_X18Y47 WS2END0 -> IMUX_B42 , 
  pip INT_X18Y48 WN2MID0 -> SL2BEG_N2 , 
  pip INT_X18Y49 WN2END0 -> WN2BEG0 , 
  pip INT_X19Y35 SW2MID0 -> IMUX_B25 , 
  pip INT_X19Y36 WS2END0 -> SW2BEG0 , 
  pip INT_X19Y45 SL2END2 -> EL2BEG2 , 
  pip INT_X19Y45 SL2END2 -> IMUX_B16 , 
  pip INT_X19Y45 SL2END2 -> IMUX_B22 , 
  pip INT_X19Y46 EL2BEG2 -> IMUX_B11 , 
  pip INT_X19Y46 SL2MID2 -> EL2BEG2 , 
  pip INT_X19Y48 WR5END0 -> SL2BEG_N2 , 
  pip INT_X19Y48 WR5END0 -> WN2BEG0 , 
  pip INT_X19Y48 WR5END0 -> WS2BEG0 , 
  pip INT_X20Y37 SW5END0 -> WS2BEG0 , 
  pip INT_X20Y44 WR2END2 -> IMUX_B16 , 
  pip INT_X20Y45 EL2MID2 -> FAN7 , 
  pip INT_X20Y45 EL2MID2 -> IMUX_B17 , 
  pip INT_X20Y45 EL2MID2 -> IMUX_B29 , 
  pip INT_X20Y45 EL2MID2 -> IMUX_B35 , 
  pip INT_X20Y45 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y46 EL2MID2 -> FAN6 , 
  pip INT_X20Y46 EL2MID2 -> IMUX_B11 , 
  pip INT_X20Y46 EL2MID2 -> IMUX_B29 , 
  pip INT_X20Y46 EL2MID2 -> IMUX_B47 , 
  pip INT_X20Y46 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X20Y46 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X20Y46 FAN_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X22Y40 SL5END0 -> SW5BEG0 , 
  pip INT_X22Y45 SW5END0 -> SL5BEG0 , 
  pip INT_X22Y45 SW5END0 -> WR2BEG_N2 , 
  pip INT_X24Y43 SR2END0 -> IMUX_B18 , 
  pip INT_X24Y45 SW5MID0 -> SR2BEG0 , 
  pip INT_X24Y48 SW5END0 -> SW5BEG0 , 
  pip INT_X24Y48 SW5END0 -> WR5BEG0 , 
  pip INT_X26Y51 SR5END0 -> SW5BEG0 , 
  pip INT_X26Y56 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X26Y56 LOGIC_OUTS9 -> SR5BEG0 , 
  pip INT_X27Y56 EN2MID0 -> EL2BEG0 , 
  pip INT_X28Y56 BYP1 -> BYP_B1 , 
  pip INT_X28Y56 EL2MID0 -> BYP1 , 
  ;
net "processor/instruction<14>" , 
  outpin "processor/program/ram_1024_x_18" DOAL14 ,
  inpin "processor/RAM_wr_enable_from_proc" C4 ,
  inpin "processor/processor/arith_carry" A4 ,
  inpin "processor/processor/arith_carry" B4 ,
  inpin "processor/processor/arith_result<2>" A5 ,
  inpin "processor/processor/arith_result<2>" B1 ,
  inpin "processor/processor/arith_result<2>" C3 ,
  inpin "processor/processor/arith_result<2>" D6 ,
  inpin "processor/processor/arith_result<6>" A4 ,
  inpin "processor/processor/arith_result<6>" B4 ,
  inpin "processor/processor/arith_result<6>" C2 ,
  inpin "processor/processor/arith_result<6>" D2 ,
  inpin "processor/processor/condition_met" C1 ,
  inpin "processor/processor/flag_write" B2 ,
  inpin "processor/processor/logical_result<2>" A3 ,
  inpin "processor/processor/logical_result<2>" B3 ,
  inpin "processor/processor/logical_result<2>" C3 ,
  inpin "processor/processor/logical_result<5>" A3 ,
  inpin "processor/processor/logical_result<5>" C5 ,
  inpin "processor/processor/logical_result<5>" D4 ,
  inpin "processor/processor/logical_result<7>" A3 ,
  inpin "processor/processor/logical_result<7>" B3 ,
  inpin "processor/processor/push_or_pop_type" D4 ,
  inpin "processor/processor/sel_arith" A3 ,
  inpin "processor/processor/sel_group" C3 ,
  inpin "processor/processor/sel_logical" D1 ,
  inpin "processor/processor/valid_to_move" A3 ,
  inpin "write_strobe" D3 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL14 -> BRAM_LOGIC_OUTS10_1 , 
  pip CLBLL_X16Y44 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X19Y35 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y35 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X19Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y35 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y36 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y36 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y36 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y36 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y37 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y37 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X21Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X23Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y50 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y38 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y44 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X20Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y45 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X20Y46 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X20Y46 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X24Y49 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X24Y57 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y57 SITE_IMUX_B46 -> L_D4 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B10 -> INT_INTERFACE_LOGIC_OUTS10 , 
  pip INT_X15Y47 SR5END1 -> SE2BEG1 , 
  pip INT_X15Y50 CTRL_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X15Y51 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X15Y51 SE2MID1 -> CTRL0 , 
  pip INT_X15Y52 SW5MID1 -> SE2BEG1 , 
  pip INT_X15Y52 SW5MID1 -> SR5BEG1 , 
  pip INT_X15Y55 LH12 -> SW5BEG1 , 
  pip INT_X16Y44 SR2END1 -> IMUX_B44 , 
  pip INT_X16Y46 SE2END1 -> SR2BEG1 , 
  pip INT_X19Y35 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X19Y35 CTRL_BOUNCE1 -> IMUX_B17 , 
  pip INT_X19Y35 CTRL_BOUNCE1 -> IMUX_B23 , 
  pip INT_X19Y35 WR2END1 -> CTRL1 , 
  pip INT_X19Y35 WR2END1 -> IMUX_B26 , 
  pip INT_X19Y35 WR2END1 -> IMUX_B32 , 
  pip INT_X19Y35 WR2END1 -> NR2BEG0 , 
  pip INT_X19Y36 NR2MID0 -> IMUX_B13 , 
  pip INT_X19Y36 NR2MID0 -> IMUX_B19 , 
  pip INT_X19Y36 NR2MID0 -> IMUX_B25 , 
  pip INT_X19Y36 NR2MID0 -> IMUX_B31 , 
  pip INT_X19Y37 NR2END0 -> IMUX_B13 , 
  pip INT_X19Y37 NR2END0 -> IMUX_B25 , 
  pip INT_X20Y38 WN2END2 -> IMUX_B3 , 
  pip INT_X20Y44 SL2MID1 -> IMUX_B8 , 
  pip INT_X20Y45 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X20Y45 BYP_BOUNCE6 -> IMUX_B15 , 
  pip INT_X20Y45 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X20Y45 BYP_BOUNCE6 -> IMUX_B32 , 
  pip INT_X20Y45 WL2MID2 -> BYP6 , 
  pip INT_X20Y45 WL2MID2 -> NR2BEG1 , 
  pip INT_X20Y45 WL2MID2 -> SL2BEG1 , 
  pip INT_X20Y46 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y46 FAN_BOUNCE5 -> IMUX_B46 , 
  pip INT_X20Y46 NR2MID1 -> FAN5 , 
  pip INT_X20Y46 NR2MID1 -> IMUX_B15 , 
  pip INT_X20Y46 NR2MID1 -> IMUX_B27 , 
  pip INT_X20Y46 NR2MID1 -> IMUX_B3 , 
  pip INT_X20Y46 NR2MID1 -> IMUX_B9 , 
  pip INT_X21Y35 WS5END2 -> WR2BEG1 , 
  pip INT_X21Y37 WS5MID2 -> WN2BEG2 , 
  pip INT_X21Y45 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X21Y45 WL2BEG2 -> BYP3 , 
  pip INT_X21Y45 WN5END2 -> WL2BEG2 , 
  pip INT_X21Y46 BYP_BOUNCE_N3 -> IMUX_B18 , 
  pip INT_X23Y46 WL2MID2 -> IMUX_B40 , 
  pip INT_X24Y37 LV0 -> WS5BEG2 , 
  pip INT_X24Y43 LV6 -> NR5BEG1 , 
  pip INT_X24Y43 LV6 -> WN5BEG2 , 
  pip INT_X24Y46 NR5MID1 -> WL2BEG2 , 
  pip INT_X24Y48 NR5END1 -> NE2BEG1 , 
  pip INT_X24Y49 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X24Y49 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X24Y49 NE2MID1 -> BYP2 , 
  pip INT_X24Y55 WR2END0 -> LV18 , 
  pip INT_X24Y56 WL2END2 -> NR2BEG1 , 
  pip INT_X24Y57 NR2MID1 -> IMUX_B27 , 
  pip INT_X26Y55 SR2MID1 -> WR2BEG0 , 
  pip INT_X26Y56 LOGIC_OUTS10 -> ES2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS10 -> SE2BEG2 , 
  pip INT_X26Y56 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS10 -> WL2BEG2 , 
  pip INT_X27Y55 SE2END2 -> LH0 , 
  pip INT_X27Y56 ES2MID1 -> NE2BEG1 , 
  pip INT_X27Y57 NE2MID1 -> IMUX_B46 , 
  ;
net "processor/instruction<15>" , 
  outpin "processor/program/ram_1024_x_18" DOAL15 ,
  inpin "processor/processor/condition_met" C2 ,
  inpin "processor/processor/flag_write" B1 ,
  inpin "processor/processor/inc_pc_vector<9>" A3 ,
  inpin "processor/processor/inc_pc_vector<9>" B2 ,
  inpin "processor/processor/int_update_enable" C4 ,
  inpin "processor/processor/memory_write" C2 ,
  inpin "processor/processor/pc_vector_carry<3>" A1 ,
  inpin "processor/processor/pc_vector_carry<3>" B1 ,
  inpin "processor/processor/pc_vector_carry<3>" C5 ,
  inpin "processor/processor/pc_vector_carry<3>" D3 ,
  inpin "processor/processor/pc_vector_carry<7>" A1 ,
  inpin "processor/processor/pc_vector_carry<7>" B4 ,
  inpin "processor/processor/pc_vector_carry<7>" C2 ,
  inpin "processor/processor/pc_vector_carry<7>" D2 ,
  inpin "processor/processor/push_or_pop_type" D2 ,
  inpin "processor/processor/register_write" A2 ,
  inpin "processor/processor/sel_arith" A4 ,
  inpin "processor/processor/sel_carry<3>" B2 ,
  inpin "processor/processor/sel_carry<3>" D5 ,
  inpin "processor/processor/sel_group" C5 ,
  inpin "processor/processor/sel_logical" D5 ,
  inpin "processor/processor/valid_to_move" A6 ,
  inpin "read_strobe" A3 ,
  inpin "write_strobe" C3 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL15 -> BRAM_LOGIC_OUTS3_1 , 
  pip CLBLL_X14Y44 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y44 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X21Y46 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X23Y46 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X23Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X23Y53 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X28Y56 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X28Y56 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X28Y56 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X28Y56 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X28Y57 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X28Y57 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X28Y57 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X28Y57 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X28Y58 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X28Y58 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y49 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y38 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y44 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X24Y43 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y43 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y49 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X24Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X27Y57 SITE_IMUX_B43 -> L_D2 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B3 -> INT_INTERFACE_LOGIC_OUTS3 , 
  pip INT_X12Y39 LH12 -> NR5BEG0 , 
  pip INT_X12Y44 NR5END0 -> ER2BEG1 , 
  pip INT_X13Y44 ER2MID1 -> NL2BEG2 , 
  pip INT_X13Y46 NL2END2 -> ER2BEG_S0 , 
  pip INT_X14Y44 ER2END1 -> ES2BEG1 , 
  pip INT_X14Y44 ER2END1 -> IMUX_B27 , 
  pip INT_X15Y44 ES2MID1 -> EN2BEG1 , 
  pip INT_X15Y47 ER2END0 -> NL2BEG1 , 
  pip INT_X15Y49 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y49 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X15Y49 NL2END1 -> FAN4 , 
  pip INT_X16Y44 EN2MID1 -> IMUX_B8 , 
  pip INT_X18Y39 LH6 -> EN5BEG1 , 
  pip INT_X20Y38 WS2MID1 -> IMUX_B1 , 
  pip INT_X20Y44 WN2END2 -> IMUX_B9 , 
  pip INT_X21Y38 SE2MID1 -> WS2BEG1 , 
  pip INT_X21Y39 EN5MID1 -> SE2BEG1 , 
  pip INT_X21Y43 WL2END2 -> WN2BEG2 , 
  pip INT_X21Y45 WS5MID2 -> NW2BEG1 , 
  pip INT_X21Y46 NW2MID1 -> ER2BEG2 , 
  pip INT_X21Y46 NW2MID1 -> IMUX_B21 , 
  pip INT_X23Y43 NW2END1 -> WL2BEG2 , 
  pip INT_X23Y46 ER2END2 -> IMUX_B41 , 
  pip INT_X23Y49 NW2END1 -> IMUX_B28 , 
  pip INT_X23Y53 SW2END2 -> IMUX_B10 , 
  pip INT_X24Y39 LV0 -> NR5BEG1 , 
  pip INT_X24Y39 LV0 =- LH0 , 
  pip INT_X24Y42 NR5MID1 -> NE2BEG1 , 
  pip INT_X24Y42 NR5MID1 -> NW2BEG1 , 
  pip INT_X24Y43 NE2MID1 -> IMUX_B16 , 
  pip INT_X24Y43 NW2MID1 -> IMUX_B21 , 
  pip INT_X24Y45 LV6 -> NR5BEG1 , 
  pip INT_X24Y45 LV6 -> WS5BEG2 , 
  pip INT_X24Y48 NR5MID1 -> NW2BEG1 , 
  pip INT_X24Y49 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X24Y49 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X24Y49 NW2MID1 -> FAN4 , 
  pip INT_X24Y54 SL2END2 -> SW2BEG2 , 
  pip INT_X24Y57 WL2END0 -> IMUX_B24 , 
  pip INT_X24Y57 WL2END0 -> LV18 , 
  pip INT_X24Y57 WL2END0 -> SL2BEG_N2 , 
  pip INT_X26Y56 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X26Y56 LOGIC_OUTS3 -> ER2BEG_S0 , 
  pip INT_X26Y56 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X27Y57 ER2MID0 -> IMUX_B43 , 
  pip INT_X28Y56 EL2END2 -> FAN6 , 
  pip INT_X28Y56 EL2END2 -> IMUX_B17 , 
  pip INT_X28Y56 EL2END2 -> IMUX_B29 , 
  pip INT_X28Y56 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X28Y56 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X28Y56 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X28Y57 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X28Y57 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X28Y57 ER2END0 -> BYP5 , 
  pip INT_X28Y57 ER2END0 -> IMUX_B13 , 
  pip INT_X28Y57 ER2END0 -> IMUX_B19 , 
  pip INT_X28Y57 ER2END0 -> IMUX_B31 , 
  pip INT_X28Y57 ER2END0 -> NL2BEG1 , 
  pip INT_X28Y58 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X28Y58 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X28Y58 NL2MID1 -> FAN5 , 
  pip INT_X28Y58 NL2MID1 -> IMUX_B27 , 
  ;
net "processor/instruction<16>" , 
  outpin "processor/program/ram_1024_x_18" DOPAL0 ,
  inpin "processor/processor/condition_met" C5 ,
  inpin "processor/processor/flag_write" B3 ,
  inpin "processor/processor/int_update_enable" C2 ,
  inpin "processor/processor/memory_write" C5 ,
  inpin "processor/processor/push_or_pop_type" D3 ,
  inpin "processor/processor/register_write" A3 ,
  inpin "processor/processor/sel_arith" A6 ,
  inpin "processor/processor/sel_carry<3>" C2 ,
  inpin "processor/processor/sel_carry<3>" D4 ,
  inpin "processor/processor/sel_group" C4 ,
  inpin "processor/processor/sel_logical" D3 ,
  inpin "processor/processor/valid_to_move" A5 ,
  inpin "processor/processor/zero_flag" C4 ,
  inpin "write_strobe" D1 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOPADOPL0 -> BRAM_LOGIC_OUTS15_0 , 
  pip CLBLL_X16Y44 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X21Y46 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X23Y46 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X23Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X23Y53 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y49 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X20Y38 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y44 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X20Y47 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X24Y43 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y43 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X24Y49 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y57 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y57 SITE_IMUX_B44 -> L_D3 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B15 -> INT_INTERFACE_LOGIC_OUTS15 , 
  pip INT_X14Y47 SL2END0 -> SE2BEG0 , 
  pip INT_X14Y49 SE2MID1 -> SL2BEG0 , 
  pip INT_X14Y50 SL5END1 -> SE2BEG1 , 
  pip INT_X14Y55 LH12 -> SL5BEG1 , 
  pip INT_X15Y46 SE2END0 -> ES2BEG0 , 
  pip INT_X15Y49 SE2END1 -> IMUX_B33 , 
  pip INT_X16Y44 SR2MID0 -> IMUX_B42 , 
  pip INT_X16Y45 ES2END0 -> SR2BEG0 , 
  pip INT_X20Y38 SL2MID0 -> IMUX_B0 , 
  pip INT_X20Y39 WR2END1 -> SL2BEG0 , 
  pip INT_X20Y44 WS2END2 -> IMUX_B10 , 
  pip INT_X20Y47 WN2MID2 -> IMUX_B10 , 
  pip INT_X21Y45 WS5END2 -> WS2BEG2 , 
  pip INT_X21Y46 WR2END1 -> IMUX_B20 , 
  pip INT_X21Y47 WS5MID2 -> WN2BEG2 , 
  pip INT_X22Y39 SL5END2 -> WR2BEG1 , 
  pip INT_X22Y44 SW5END2 -> SL5BEG2 , 
  pip INT_X23Y46 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X23Y46 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X23Y46 WS2END2 -> BYP6 , 
  pip INT_X23Y46 WS2END2 -> WR2BEG1 , 
  pip INT_X23Y47 WS2MID2 -> NR2BEG1 , 
  pip INT_X23Y48 NR2MID1 -> NE2BEG1 , 
  pip INT_X23Y49 NR2END1 -> IMUX_B27 , 
  pip INT_X23Y53 WN2END1 -> IMUX_B7 , 
  pip INT_X24Y43 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X24Y43 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X24Y43 SR2MID2 -> BYP2 , 
  pip INT_X24Y43 SR2MID2 -> IMUX_B22 , 
  pip INT_X24Y44 SW5MID2 -> SR2BEG2 , 
  pip INT_X24Y47 SW5END2 -> SW5BEG2 , 
  pip INT_X24Y47 SW5END2 -> WS2BEG2 , 
  pip INT_X24Y47 SW5END2 -> WS5BEG2 , 
  pip INT_X24Y49 NE2END1 -> IMUX_B33 , 
  pip INT_X24Y52 WR2END1 -> WN2BEG1 , 
  pip INT_X24Y57 WL2END1 -> IMUX_B26 , 
  pip INT_X26Y50 SR5END2 -> SW5BEG2 , 
  pip INT_X26Y52 SR5MID2 -> WR2BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS15 -> NL2BEG_S0 , 
  pip INT_X26Y55 LOGIC_OUTS15 -> SR5BEG2 , 
  pip INT_X26Y55 NL2BEG_S0 -> LH0 , 
  pip INT_X26Y57 NL2MID0 -> ER2BEG1 , 
  pip INT_X26Y57 NL2MID0 -> WL2BEG1 , 
  pip INT_X27Y57 ER2MID1 -> FAN4 , 
  pip INT_X27Y57 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y57 FAN_BOUNCE4 -> IMUX_B44 , 
  ;
net "processor/instruction<17>" , 
  outpin "processor/program/ram_1024_x_18" DOPAL1 ,
  inpin "processor/processor/condition_met" C3 ,
  inpin "processor/processor/flag_write" B6 ,
  inpin "processor/processor/int_update_enable" C3 ,
  inpin "processor/processor/logical_result<2>" D3 ,
  inpin "processor/processor/memory_write" C3 ,
  inpin "processor/processor/push_or_pop_type" D6 ,
  inpin "processor/processor/register_write" A4 ,
  inpin "processor/processor/sel_carry<3>" A2 ,
  inpin "processor/processor/sel_carry<3>" C4 ,
  inpin "processor/processor/sel_group" C1 ,
  inpin "processor/processor/sel_logical" D2 ,
  inpin "processor/processor/valid_to_move" A1 ,
  inpin "processor/processor/zero_flag" C2 ,
  inpin "read_strobe" A6 ,
  inpin "write_strobe" C4 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOPADOPL1 -> BRAM_LOGIC_OUTS15_1 , 
  pip CLBLL_X14Y44 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y44 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X21Y46 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X23Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X23Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X23Y53 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X15Y49 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y44 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X20Y45 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X20Y47 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X24Y43 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y43 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X24Y49 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y57 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y57 SITE_IMUX_B47 -> L_D6 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B15 -> INT_INTERFACE_LOGIC_OUTS15 , 
  pip INT_X14Y44 WR2MID0 -> IMUX_B24 , 
  pip INT_X14Y47 EL5END0 -> NL2BEG1 , 
  pip INT_X14Y49 NL2END1 -> ER2BEG2 , 
  pip INT_X15Y44 SL5MID1 -> EL2BEG1 , 
  pip INT_X15Y44 SL5MID1 -> WR2BEG0 , 
  pip INT_X15Y47 LH12 -> SL5BEG1 , 
  pip INT_X15Y49 ER2MID2 -> FAN6 , 
  pip INT_X15Y49 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y49 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X16Y44 EL2MID1 -> FAN5 , 
  pip INT_X16Y44 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y44 FAN_BOUNCE5 -> IMUX_B10 , 
  pip INT_X20Y44 SL2MID0 -> IMUX_B6 , 
  pip INT_X20Y45 WR2END1 -> IMUX_B20 , 
  pip INT_X20Y45 WR2END1 -> NR2BEG0 , 
  pip INT_X20Y45 WR2END1 -> SL2BEG0 , 
  pip INT_X20Y47 NR2END0 -> IMUX_B7 , 
  pip INT_X21Y45 WR2MID1 -> NR2BEG0 , 
  pip INT_X21Y46 NR2MID0 -> IMUX_B19 , 
  pip INT_X22Y45 SW5END2 -> WR2BEG1 , 
  pip INT_X23Y46 SL2END0 -> IMUX_B36 , 
  pip INT_X23Y48 WR2MID1 -> NR2BEG0 , 
  pip INT_X23Y48 WR2MID1 -> SL2BEG0 , 
  pip INT_X23Y49 NR2MID0 -> IMUX_B25 , 
  pip INT_X23Y53 WN2MID1 -> IMUX_B8 , 
  pip INT_X24Y43 SR2END2 -> IMUX_B28 , 
  pip INT_X24Y43 SR2END2 -> IMUX_B34 , 
  pip INT_X24Y45 SW5MID2 -> SR2BEG2 , 
  pip INT_X24Y48 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X24Y48 SW5END2 -> SW5BEG2 , 
  pip INT_X24Y48 SW5END2 -> WR2BEG1 , 
  pip INT_X24Y48 WR2BEG1 -> BYP7 , 
  pip INT_X24Y49 BYP_BOUNCE_N7 -> IMUX_B32 , 
  pip INT_X24Y53 WR2END1 -> WN2BEG1 , 
  pip INT_X24Y57 WN2END_S0 -> IMUX_B29 , 
  pip INT_X25Y57 WS2MID0 -> WN2BEG0 , 
  pip INT_X26Y48 SW5MID2 -> SE2BEG2 , 
  pip INT_X26Y51 SR5END2 -> SW5BEG2 , 
  pip INT_X26Y53 SR5MID2 -> WR2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS15 -> NE2BEG2 , 
  pip INT_X26Y56 LOGIC_OUTS15 -> SR5BEG2 , 
  pip INT_X26Y57 LOGIC_OUTS_N15 -> WS2BEG0 , 
  pip INT_X27Y47 SE2END2 -> LH0 , 
  pip INT_X27Y57 NE2END2 -> IMUX_B47 , 
  pip INT_X9Y47 LH18 -> EL5BEG0 , 
  ;
net "processor/instruction<1>" , 
  outpin "processor/program/ram_1024_x_18" DOAL1 ,
  inpin "port_id<1>" B3 ,
  inpin "processor/processor/pc_vector_carry<3>" B3 ,
  inpin "processor/processor/shift_result<2>" B5 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL1 -> BRAM_LOGIC_OUTS4_0 , 
  pip CLBLL_X21Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X21Y49 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X28Y56 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B4 -> INT_INTERFACE_LOGIC_OUTS4 , 
  pip INT_X21Y45 SR2END1 -> IMUX_B14 , 
  pip INT_X21Y47 SW5MID1 -> SR2BEG1 , 
  pip INT_X21Y49 SW2MID1 -> IMUX_B15 , 
  pip INT_X21Y50 SW5END1 -> SW2BEG1 , 
  pip INT_X21Y50 SW5END1 -> SW5BEG1 , 
  pip INT_X23Y53 WS5END1 -> SW5BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS4 -> WS5BEG1 , 
  pip INT_X27Y55 ER2MID1 -> EN2BEG1 , 
  pip INT_X28Y56 EN2END1 -> IMUX_B15 , 
  ;
net "processor/instruction<2>" , 
  outpin "processor/program/ram_1024_x_18" DOAL2 ,
  inpin "port_id<0>" B2 ,
  inpin "processor/processor/pc_vector_carry<3>" C3 ,
  inpin "processor/processor/shift_result<2>" B6 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL2 -> BRAM_LOGIC_OUTS16_0 , 
  pip CLBLL_X21Y45 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X21Y49 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X28Y56 SITE_IMUX_B32 -> M_C3 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B16 -> INT_INTERFACE_LOGIC_OUTS16 , 
  pip INT_X21Y45 SL2END0 -> IMUX_B12 , 
  pip INT_X21Y47 SE5MID1 -> SL2BEG0 , 
  pip INT_X21Y49 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X21Y49 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X21Y49 SE2MID1 -> FAN3 , 
  pip INT_X21Y50 SL5END1 -> SE2BEG1 , 
  pip INT_X21Y50 SL5END1 -> SE5BEG1 , 
  pip INT_X21Y55 WR5END1 -> SL5BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS16 -> NE2BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS16 -> WR5BEG1 , 
  pip INT_X27Y56 NE2END1 -> EN2BEG1 , 
  pip INT_X28Y56 EN2MID1 -> IMUX_B32 , 
  ;
net "processor/instruction<3>" , 
  outpin "processor/program/ram_1024_x_18" DOAL3 ,
  inpin "processor/processor/logical_result<5>" B2 ,
  inpin "processor/processor/pc_vector_carry<3>" D2 ,
  inpin "processor/processor/shift_carry" A2 ,
  inpin "processor/processor/shift_result<2>" A2 ,
  inpin "processor/processor/shift_result<2>" C2 ,
  inpin "processor/processor/shift_result<2>" D4 ,
  inpin "processor/processor/shift_result<6>" A5 ,
  inpin "processor/processor/shift_result<6>" B5 ,
  inpin "processor/processor/shift_result<6>" C3 ,
  inpin "processor/processor/shift_result<6>" D3 ,
  inpin "processor/processor/shift_result<7>" A1 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL3 -> BRAM_LOGIC_OUTS7_0 , 
  pip CLBLL_X19Y46 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X19Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X21Y45 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X21Y45 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X21Y45 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X28Y56 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X24Y43 SITE_IMUX_B4 -> L_A2 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B7 -> INT_INTERFACE_LOGIC_OUTS7 , 
  pip INT_X18Y45 SW2MID2 -> IMUX_B5 , 
  pip INT_X18Y46 WS2END2 -> SW2BEG2 , 
  pip INT_X19Y46 SL2MID1 -> IMUX_B14 , 
  pip INT_X19Y46 SL2MID1 -> IMUX_B20 , 
  pip INT_X19Y46 SL2MID1 -> IMUX_B26 , 
  pip INT_X19Y46 SL2MID1 -> IMUX_B32 , 
  pip INT_X19Y47 SW5END2 -> SL2BEG1 , 
  pip INT_X19Y47 SW5END2 -> WS2BEG2 , 
  pip INT_X20Y46 SW2END2 -> IMUX_B40 , 
  pip INT_X21Y45 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X21Y45 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X21Y45 SR2END2 -> BYP2 , 
  pip INT_X21Y45 SR2END2 -> EL2BEG2 , 
  pip INT_X21Y45 SR2END2 -> IMUX_B22 , 
  pip INT_X21Y45 SR2END2 -> IMUX_B28 , 
  pip INT_X21Y47 SL5MID2 -> SW2BEG2 , 
  pip INT_X21Y47 SW5MID2 -> SR2BEG2 , 
  pip INT_X21Y50 SW5END2 -> SL5BEG2 , 
  pip INT_X21Y50 SW5END2 -> SW5BEG2 , 
  pip INT_X23Y45 EL2END2 -> ES2BEG2 , 
  pip INT_X23Y53 WS5END2 -> SW5BEG2 , 
  pip INT_X24Y43 SE2MID2 -> IMUX_B4 , 
  pip INT_X24Y44 ES2END2 -> SE2BEG2 , 
  pip INT_X26Y55 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X26Y55 LOGIC_OUTS7 -> WS5BEG2 , 
  pip INT_X28Y55 ER2END2 -> FAN7 , 
  pip INT_X28Y55 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X28Y56 FAN_BOUNCE_N7 -> IMUX_B19 , 
  ;
net "processor/instruction<4>" , 
  outpin "processor/program/ram_1024_x_18" DOAL4 ,
  inpin "port_id<4>" D4 ,
  inpin "processor/RAM_data_to_mem<0>" A2 ,
  inpin "processor/RAM_data_to_mem<0>" C2 ,
  inpin "processor/RAM_data_to_mem<4>" A2 ,
  inpin "processor/RAM_data_to_mem<4>" C2 ,
  inpin "processor/processor/pc_vector_carry<7>" A4 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL4 -> BRAM_LOGIC_OUTS12_1 , 
  pip CLBLL_X28Y57 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y49 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y49 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X22Y49 SITE_IMUX_B31 -> M_C2 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B12 -> INT_INTERFACE_LOGIC_OUTS12 , 
  pip INT_X20Y49 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y49 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X20Y49 SL2END2 -> BYP2 , 
  pip INT_X20Y49 SL2END2 -> IMUX_B28 , 
  pip INT_X20Y49 SL2END2 -> IMUX_B46 , 
  pip INT_X20Y50 SL2MID2 -> EL2BEG2 , 
  pip INT_X20Y52 WS5END0 -> SL2BEG_N2 , 
  pip INT_X21Y50 EL2MID2 -> ES2BEG2 , 
  pip INT_X22Y49 ES2END2 -> IMUX_B28 , 
  pip INT_X22Y49 SW2MID0 -> IMUX_B31 , 
  pip INT_X22Y50 SW5END0 -> SW2BEG0 , 
  pip INT_X23Y54 WS5END0 -> WS5BEG0 , 
  pip INT_X24Y53 SW5END0 -> SW5BEG0 , 
  pip INT_X26Y55 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X26Y56 LOGIC_OUTS12 -> SW5BEG0 , 
  pip INT_X26Y56 LOGIC_OUTS12 -> WS5BEG0 , 
  pip INT_X27Y56 ER2MID0 -> EN2BEG0 , 
  pip INT_X28Y57 EN2END0 -> IMUX_B25 , 
  ;
net "processor/instruction<5>" , 
  outpin "processor/program/ram_1024_x_18" DOAL5 ,
  inpin "port_id<5>" B5 ,
  inpin "processor/RAM_data_to_mem<0>" A3 ,
  inpin "processor/RAM_data_to_mem<0>" C3 ,
  inpin "processor/RAM_data_to_mem<4>" A3 ,
  inpin "processor/RAM_data_to_mem<4>" C3 ,
  inpin "processor/processor/pc_vector_carry<7>" B1 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL5 -> BRAM_LOGIC_OUTS4_1 , 
  pip CLBLL_X19Y49 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X28Y57 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X22Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X22Y49 SITE_IMUX_B32 -> M_C3 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B4 -> INT_INTERFACE_LOGIC_OUTS4 , 
  pip INT_X19Y49 SW2END1 -> IMUX_B14 , 
  pip INT_X20Y49 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y49 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X20Y49 SW2MID1 -> FAN4 , 
  pip INT_X20Y49 SW2MID1 -> IMUX_B27 , 
  pip INT_X20Y50 SW2END1 -> SW2BEG1 , 
  pip INT_X21Y50 SW2MID1 -> ES2BEG1 , 
  pip INT_X21Y51 SL5END1 -> SW2BEG1 , 
  pip INT_X21Y56 WR5END1 -> SL5BEG1 , 
  pip INT_X22Y49 ES2END1 -> FAN3 , 
  pip INT_X22Y49 ES2END1 -> IMUX_B32 , 
  pip INT_X22Y49 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X22Y49 FAN_BOUNCE3 -> IMUX_B27 , 
  pip INT_X26Y56 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS4 -> WR5BEG1 , 
  pip INT_X28Y56 ER2END1 -> NL2BEG2 , 
  pip INT_X28Y57 NL2MID2 -> IMUX_B17 , 
  ;
net "processor/instruction<6>" , 
  outpin "processor/program/ram_1024_x_18" DOAL6 ,
  inpin "port_id<4>" B4 ,
  inpin "processor/RAM_data_to_mem<0>" A4 ,
  inpin "processor/RAM_data_to_mem<0>" C4 ,
  inpin "processor/RAM_data_to_mem<4>" A4 ,
  inpin "processor/RAM_data_to_mem<4>" C4 ,
  inpin "processor/processor/pc_vector_carry<7>" C3 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL6 -> BRAM_LOGIC_OUTS16_1 , 
  pip CLBLL_X28Y57 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y49 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y49 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B34 -> M_C4 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B16 -> INT_INTERFACE_LOGIC_OUTS16 , 
  pip INT_X20Y49 CTRL_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X20Y49 EL2BEG0 -> IMUX_B25 , 
  pip INT_X20Y49 EL2BEG0 -> IMUX_B37 , 
  pip INT_X20Y49 SL2MID0 -> EL2BEG0 , 
  pip INT_X20Y50 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X20Y50 WS2END1 -> CTRL0 , 
  pip INT_X20Y50 WS2END1 -> SL2BEG0 , 
  pip INT_X21Y49 SL2END0 -> EL2BEG0 , 
  pip INT_X21Y51 WS5END1 -> SL2BEG0 , 
  pip INT_X21Y51 WS5END1 -> WS2BEG1 , 
  pip INT_X22Y49 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X22Y49 BYP_BOUNCE5 -> IMUX_B34 , 
  pip INT_X22Y49 EL2MID0 -> BYP5 , 
  pip INT_X22Y49 EL2MID0 -> IMUX_B25 , 
  pip INT_X24Y53 SW5END1 -> WS5BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS16 -> NE2BEG1 , 
  pip INT_X26Y56 LOGIC_OUTS16 -> SW5BEG1 , 
  pip INT_X27Y57 NE2END1 -> EN2BEG1 , 
  pip INT_X28Y57 EN2MID1 -> IMUX_B32 , 
  ;
net "processor/instruction<7>" , 
  outpin "processor/program/ram_1024_x_18" DOAL7 ,
  inpin "port_id<7>" B2 ,
  inpin "processor/RAM_data_to_mem<0>" A5 ,
  inpin "processor/RAM_data_to_mem<0>" C5 ,
  inpin "processor/RAM_data_to_mem<4>" A5 ,
  inpin "processor/RAM_data_to_mem<4>" C5 ,
  inpin "processor/processor/pc_vector_carry<7>" D1 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL7 -> BRAM_LOGIC_OUTS7_1 , 
  pip CLBLL_X19Y41 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X28Y57 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y49 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X22Y49 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X22Y49 SITE_IMUX_B33 -> M_C5 , 
  pip INT_INTERFACE_X26Y56 INT_INTERFACE_LOGIC_OUTS_B7 -> INT_INTERFACE_LOGIC_OUTS7 , 
  pip INT_X19Y41 SW2END2 -> IMUX_B16 , 
  pip INT_X20Y42 SL5END2 -> SW2BEG2 , 
  pip INT_X20Y47 SW5END2 -> SL5BEG2 , 
  pip INT_X20Y49 WR2MID1 -> IMUX_B26 , 
  pip INT_X20Y49 WS2MID2 -> IMUX_B33 , 
  pip INT_X21Y49 SW2END2 -> WR2BEG1 , 
  pip INT_X21Y49 SW2END2 -> WS2BEG2 , 
  pip INT_X22Y49 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X22Y49 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X22Y49 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X22Y49 SW2MID2 -> FAN6 , 
  pip INT_X22Y50 SW5END2 -> SW2BEG2 , 
  pip INT_X22Y50 SW5END2 -> SW5BEG2 , 
  pip INT_X24Y53 SW5END2 -> SW5BEG2 , 
  pip INT_X26Y56 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X26Y56 LOGIC_OUTS7 -> SW5BEG2 , 
  pip INT_X28Y56 ER2END2 -> FAN7 , 
  pip INT_X28Y56 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X28Y57 FAN_BOUNCE_N7 -> IMUX_B18 , 
  ;
net "processor/instruction<8>" , 
  outpin "processor/program/ram_1024_x_18" DOAL8 ,
  inpin "processor/RAM_data_to_mem<0>" B2 ,
  inpin "processor/RAM_data_to_mem<0>" D2 ,
  inpin "processor/RAM_data_to_mem<4>" B2 ,
  inpin "processor/RAM_data_to_mem<4>" D2 ,
  inpin "processor/processor/inc_pc_vector<9>" A4 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL8 -> BRAM_LOGIC_OUTS0_0 , 
  pip CLBLL_X28Y58 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y49 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y49 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X22Y49 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X22Y49 SITE_IMUX_B19 -> M_D2 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B0 -> INT_INTERFACE_LOGIC_OUTS0 , 
  pip INT_X20Y49 SW2MID0 -> IMUX_B19 , 
  pip INT_X20Y49 WR2MID2 -> IMUX_B16 , 
  pip INT_X20Y50 WS2END0 -> SW2BEG0 , 
  pip INT_X21Y50 SL5END0 -> SE2BEG0 , 
  pip INT_X21Y50 SL5END0 -> WR2BEG_N2 , 
  pip INT_X21Y51 SE2MID0 -> WS2BEG0 , 
  pip INT_X21Y52 SL5MID0 -> SE2BEG0 , 
  pip INT_X21Y55 WR5END0 -> SL5BEG0 , 
  pip INT_X22Y49 SE2END0 -> IMUX_B19 , 
  pip INT_X22Y49 WR2MID2 -> IMUX_B16 , 
  pip INT_X23Y50 SL5END0 -> WR2BEG_N2 , 
  pip INT_X23Y55 WR5MID0 -> SL5BEG0 , 
  pip INT_X26Y55 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X26Y55 LOGIC_OUTS0 -> WR5BEG0 , 
  pip INT_X26Y57 NR5MID2 -> ER2BEG_S0 , 
  pip INT_X28Y58 ER2END0 -> IMUX_B25 , 
  ;
net "processor/instruction<9>" , 
  outpin "processor/program/ram_1024_x_18" DOAL9 ,
  inpin "processor/RAM_data_to_mem<0>" B3 ,
  inpin "processor/RAM_data_to_mem<0>" D3 ,
  inpin "processor/RAM_data_to_mem<4>" B3 ,
  inpin "processor/RAM_data_to_mem<4>" D3 ,
  inpin "processor/processor/inc_pc_vector<9>" B3 ,
  pip BRAM_X26Y55 RAMBFIFO36_DOADOL9 -> BRAM_LOGIC_OUTS9_0 , 
  pip CLBLL_X28Y58 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y49 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X22Y49 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X22Y49 SITE_IMUX_B20 -> M_D3 , 
  pip INT_INTERFACE_X26Y55 INT_INTERFACE_LOGIC_OUTS_B9 -> INT_INTERFACE_LOGIC_OUTS9 , 
  pip INT_X20Y49 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y49 FAN_BOUNCE3 -> IMUX_B15 , 
  pip INT_X20Y49 WS2END1 -> FAN3 , 
  pip INT_X20Y49 WS2END1 -> IMUX_B20 , 
  pip INT_X21Y50 WS5END1 -> WS2BEG1 , 
  pip INT_X22Y48 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X22Y48 WS2END2 -> BYP7 , 
  pip INT_X22Y49 BYP_BOUNCE_N7 -> IMUX_B20 , 
  pip INT_X22Y49 WS2MID2 -> IMUX_B15 , 
  pip INT_X23Y49 WR2MID2 -> WS2BEG2 , 
  pip INT_X24Y50 SL2END0 -> WR2BEG_N2 , 
  pip INT_X24Y52 SW5END1 -> SL2BEG0 , 
  pip INT_X24Y52 SW5END1 -> WS5BEG1 , 
  pip INT_X26Y55 LOGIC_OUTS9 -> NW5BEG0 , 
  pip INT_X26Y55 LOGIC_OUTS9 -> SW5BEG1 , 
  pip INT_X26Y58 NW5MID0 -> ER2BEG1 , 
  pip INT_X28Y58 ER2END1 -> IMUX_B15 , 
  ;
net "processor/processor/active_interrupt" , 
  outpin "processor/processor/active_interrupt" AQ ,
  inpin "interrupt_ack" DX ,
  inpin "processor/address<3>" DX ,
  inpin "processor/address<7>" DX ,
  inpin "processor/address<9>" DX ,
  inpin "processor/processor/active_interrupt" A4 ,
  inpin "processor/processor/int_enable" D2 ,
  inpin "processor/processor/int_update_enable" C1 ,
  inpin "processor/processor/memory_write" C1 ,
  inpin "processor/processor/not_active_interrupt" A5 ,
  inpin "processor/processor/register_write" A1 ,
  inpin "processor/processor/shadow_carry" CE ,
  inpin "processor/processor/shadow_zero" CE ,
  inpin "write_strobe" D2 ,
  pip CLBLL_X16Y44 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X23Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X23Y53 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X23Y63 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X25Y56 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X25Y57 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X25Y58 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X15Y49 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X22Y47 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X22Y53 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X22Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y53 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y45 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y60 SITE_IMUX_B2 -> L_A5 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_WS2MID_B1 -> INT_BUFS_WS2MID1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_WS2MID1 -> INT_BUFS_WS2MID_B1 , 
  pip INT_X15Y49 WR2END0 -> IMUX_B30 , 
  pip INT_X16Y44 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y44 FAN_BOUNCE2 -> IMUX_B43 , 
  pip INT_X16Y44 SL2END1 -> FAN2 , 
  pip INT_X16Y46 WR2MID2 -> SL2BEG1 , 
  pip INT_X17Y47 SL2END0 -> WR2BEG_N2 , 
  pip INT_X17Y49 WS2END1 -> SL2BEG0 , 
  pip INT_X17Y49 WS2END1 -> WR2BEG0 , 
  pip INT_X18Y50 WS2END1 -> WS2BEG1 , 
  pip INT_X19Y51 WS5END1 -> WS2BEG1 , 
  pip INT_X22Y47 CTRL0 -> CTRL_B0 , 
  pip INT_X22Y47 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X22Y47 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X22Y47 SL2END0 -> FAN1 , 
  pip INT_X22Y49 SE2MID1 -> SL2BEG0 , 
  pip INT_X22Y50 SW5MID1 -> SE2BEG1 , 
  pip INT_X22Y50 SW5MID1 -> SE5BEG1 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> IMUX_B43 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> SW5BEG1 , 
  pip INT_X22Y53 LOGIC_OUTS4 -> WS5BEG1 , 
  pip INT_X22Y58 NR5END0 -> ER5BEG0 , 
  pip INT_X22Y58 NR5END0 -> NE5BEG0 , 
  pip INT_X23Y49 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X23Y49 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X23Y49 SE2END1 -> FAN5 , 
  pip INT_X23Y53 EN2MID0 -> IMUX_B6 , 
  pip INT_X23Y63 BYP7 -> BYP_B7 , 
  pip INT_X23Y63 NW2END1 -> BYP7 , 
  pip INT_X24Y45 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y45 SR2END1 -> CTRL1 , 
  pip INT_X24Y47 SE5END1 -> SR2BEG1 , 
  pip INT_X24Y61 NE5END0 -> ER2BEG1 , 
  pip INT_X24Y61 NE5END0 -> NL2BEG1 , 
  pip INT_X24Y62 NL2MID1 -> NW2BEG1 , 
  pip INT_X25Y56 BYP6 -> BYP_B6 , 
  pip INT_X25Y56 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X25Y57 BYP6 -> BYP_B6 , 
  pip INT_X25Y57 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X25Y57 FAN_BOUNCE_S0 -> BYP6 , 
  pip INT_X25Y57 SR2MID0 -> FAN0 , 
  pip INT_X25Y58 BYP6 -> BYP_B6 , 
  pip INT_X25Y58 ER5MID0 -> SR2BEG0 , 
  pip INT_X25Y58 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X25Y58 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X25Y58 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X25Y58 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X25Y58 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X25Y58 GFAN0 -> FAN5 , 
  pip INT_X25Y58 SR2BEG0 -> FAN0 , 
  pip INT_X25Y58 SR2BEG0 -> FAN1 , 
  pip INT_X26Y61 ER2END1 -> ES2BEG1 , 
  pip INT_X27Y60 ES2END1 -> IMUX_B2 , 
  ;
net "processor/processor/alu_result<0>" , 
  outpin "processor/processor/input_group<0>" A ,
  inpin "processor/RAM_data_to_mem<0>" CI ,
  inpin "processor/RAM_data_to_mem<0>" DI ,
  inpin "processor/processor/zero_flag" A5 ,
  pip CLBLM_X20Y44 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y47 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X22Y49 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X22Y49 SITE_FAN_B7 -> M_DI , 
  pip INT_X20Y43 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X20Y46 NL2END0 -> NE2BEG0 , 
  pip INT_X20Y47 NE2MID0 -> IMUX_B2 , 
  pip INT_X21Y47 NE2END0 -> ER2BEG1 , 
  pip INT_X21Y47 NE2END0 -> NE2BEG0 , 
  pip INT_X22Y47 ER2MID1 -> NL2BEG2 , 
  pip INT_X22Y48 NE2END0 -> NL2BEG1 , 
  pip INT_X22Y49 FAN5 -> FAN_B5 , 
  pip INT_X22Y49 FAN7 -> FAN_B7 , 
  pip INT_X22Y49 NL2END2 -> FAN7 , 
  pip INT_X22Y49 NL2MID1 -> FAN5 , 
  ;
net "processor/processor/alu_result<1>" , 
  outpin "processor/processor/input_group<5>" A ,
  inpin "processor/RAM_data_to_mem<0>" DX ,
  inpin "processor/processor/zero_flag" A4 ,
  pip CLBLL_X19Y45 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y47 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X22Y49 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y44 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X19Y46 NL2MID0 -> NE2BEG0 , 
  pip INT_X19Y47 NL2END0 -> ER2BEG1 , 
  pip INT_X20Y47 NE2END0 -> IMUX_B1 , 
  pip INT_X21Y47 ER2END1 -> EN2BEG1 , 
  pip INT_X22Y48 EN2END1 -> NE2BEG1 , 
  pip INT_X22Y49 BYP6 -> BYP_B6 , 
  pip INT_X22Y49 NE2MID1 -> BYP6 , 
  ;
net "processor/processor/alu_result<2>" , 
  outpin "N430" B ,
  inpin "processor/RAM_data_to_mem<0>" AI ,
  inpin "processor/RAM_data_to_mem<0>" BI ,
  inpin "processor/processor/zero_flag" A3 ,
  pip CLBLM_X18Y45 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X20Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X22Y49 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X22Y49 SITE_FAN_B2 -> M_BI , 
  pip INT_X18Y45 LOGIC_OUTS13 -> EN2BEG1 , 
  pip INT_X19Y46 EN2END1 -> NE2BEG1 , 
  pip INT_X19Y46 EN2END1 -> NL2BEG2 , 
  pip INT_X19Y48 NL2END2 -> ER2BEG_S0 , 
  pip INT_X20Y47 NE2END1 -> IMUX_B3 , 
  pip INT_X21Y49 ER2END0 -> EN2BEG0 , 
  pip INT_X22Y49 EN2MID0 -> FAN0 , 
  pip INT_X22Y49 EN2MID0 -> FAN1 , 
  pip INT_X22Y49 FAN0 -> FAN_B0 , 
  pip INT_X22Y49 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X22Y49 FAN2 -> FAN_B2 , 
  pip INT_X22Y49 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X22Y49 GFAN0 -> FAN2 , 
  ;
net "processor/processor/alu_result<3>" , 
  outpin "ext_int_mask<7>" A ,
  inpin "processor/RAM_data_to_mem<0>" BX ,
  inpin "processor/processor/zero_flag" A1 ,
  pip CLBLM_X18Y47 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y47 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X22Y49 SITE_BYP_B4 -> M_BX , 
  pip INT_X18Y47 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X20Y47 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y47 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X20Y47 EL2END0 -> BYP5 , 
  pip INT_X20Y47 EL2END0 -> EN2BEG0 , 
  pip INT_X21Y48 EN2END0 -> NE2BEG0 , 
  pip INT_X22Y49 BYP4 -> BYP_B4 , 
  pip INT_X22Y49 NE2END0 -> BYP4 , 
  ;
net "processor/processor/alu_result<4>" , 
  outpin "processor/processor/input_group<4>" B ,
  inpin "processor/RAM_data_to_mem<4>" CI ,
  inpin "processor/RAM_data_to_mem<4>" DI ,
  inpin "processor/processor/zero_flag" B4 ,
  pip CLBLL_X19Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X20Y47 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X20Y49 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X20Y49 SITE_FAN_B7 -> M_DI , 
  pip INT_X19Y46 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X19Y46 LOGIC_OUTS9 -> ER2BEG1 , 
  pip INT_X20Y47 EN2END0 -> IMUX_B37 , 
  pip INT_X20Y47 EN2END0 -> NL2BEG1 , 
  pip INT_X20Y49 FAN5 -> FAN_B5 , 
  pip INT_X20Y49 FAN7 -> FAN_B7 , 
  pip INT_X20Y49 NL2END1 -> FAN5 , 
  pip INT_X20Y49 NR2MID2 -> FAN7 , 
  pip INT_X20Y49 WL2MID0 -> NR2BEG_N2 , 
  pip INT_X21Y46 ER2END1 -> NL2BEG2 , 
  pip INT_X21Y48 NL2END2 -> WL2BEG_S0 , 
  ;
net "processor/processor/alu_result<5>" , 
  outpin "processor/processor/input_group<5>" C ,
  inpin "processor/RAM_data_to_mem<4>" DX ,
  inpin "processor/processor/zero_flag" B2 ,
  pip CLBLL_X19Y45 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X20Y47 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X20Y49 SITE_BYP_B6 -> M_DX , 
  pip INT_X19Y45 LOGIC_OUTS14 -> EN2BEG1 , 
  pip INT_X20Y46 EN2END1 -> NE2BEG1 , 
  pip INT_X20Y47 NE2MID1 -> IMUX_B40 , 
  pip INT_X20Y49 BYP6 -> BYP_B6 , 
  pip INT_X20Y49 NW2END1 -> BYP6 , 
  pip INT_X21Y47 NE2END1 -> NE2BEG1 , 
  pip INT_X21Y48 NE2MID1 -> NW2BEG1 , 
  ;
net "processor/processor/alu_result<6>" , 
  outpin "processor/processor/input_group<6>" A ,
  inpin "processor/RAM_data_to_mem<4>" AI ,
  inpin "processor/RAM_data_to_mem<4>" BI ,
  inpin "processor/processor/zero_flag" B3 ,
  pip CLBLM_X18Y46 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y47 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X20Y49 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y49 SITE_FAN_B2 -> M_BI , 
  pip INT_X18Y46 LOGIC_OUTS8 -> ER2BEG1 , 
  pip INT_X19Y46 ER2MID1 -> EN2BEG1 , 
  pip INT_X20Y46 ER2END1 -> NL2BEG2 , 
  pip INT_X20Y47 EN2END1 -> IMUX_B39 , 
  pip INT_X20Y47 NL2MID2 -> NE2BEG2 , 
  pip INT_X20Y48 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X20Y49 FAN0 -> FAN_B0 , 
  pip INT_X20Y49 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y49 FAN2 -> FAN_B2 , 
  pip INT_X20Y49 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X20Y49 GFAN0 -> FAN2 , 
  pip INT_X20Y49 NE2MID_N2 -> FAN0 , 
  pip INT_X20Y49 NE2MID_N2 -> FAN1 , 
  ;
net "processor/processor/alu_result<7>" , 
  outpin "ext_int_mask<7>" C ,
  inpin "processor/RAM_data_to_mem<4>" BX ,
  inpin "processor/processor/zero_flag" B1 ,
  pip CLBLM_X18Y47 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "ext_int_mask<7>" C -> CMUX
  pip CLBLM_X18Y47 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X18Y47 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X20Y47 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X20Y49 SITE_BYP_B4 -> M_BX , 
  pip INT_X18Y46 LOGIC_OUTS_S18 -> ES2BEG2 , 
  pip INT_X18Y47 LOGIC_OUTS10 -> ER2BEG2 , 
  pip INT_X19Y46 ES2MID2 -> NL2BEG_S0 , 
  pip INT_X19Y48 NL2MID0 -> NE2BEG0 , 
  pip INT_X20Y47 ER2END2 -> IMUX_B41 , 
  pip INT_X20Y49 BYP4 -> BYP_B4 , 
  pip INT_X20Y49 NE2END0 -> BYP4 , 
  ;
net "processor/processor/arith_carry" , 
  outpin "processor/processor/arith_carry" BQ ,
  inpin "processor/processor/sel_carry<3>" CX ,
  pip CLBLL_X19Y37 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X24Y43 SITE_BYP_B3 -> M_CX , 
  pip INT_X19Y37 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X19Y42 NL5END0 -> ER5BEG0 , 
  pip INT_X24Y42 ER5END0 -> NL2BEG1 , 
  pip INT_X24Y43 BYP3 -> BYP_B3 , 
  pip INT_X24Y43 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y43 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X24Y43 NL2MID1 -> FAN5 , 
  ;
net "processor/processor/arith_internal_carry<2>" , 
  outpin "processor/processor/arith_result<2>" COUT ,
  inpin "processor/processor/arith_result<6>" CIN ,
  pip CLBLL_X19Y35 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/arith_internal_carry<6>" , 
  outpin "processor/processor/arith_result<6>" COUT ,
  inpin "processor/processor/arith_carry" CIN ,
  pip CLBLL_X19Y36 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/arith_result<0>" , 
  outpin "processor/processor/arith_result<2>" BQ ,
  inpin "processor/processor/input_group<0>" A4 ,
  pip CLBLL_X19Y35 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X20Y44 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X19Y35 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X19Y38 NW5MID0 -> NL5BEG0 , 
  pip INT_X19Y43 NL5END0 -> NE2BEG0 , 
  pip INT_X20Y44 NE2END0 -> IMUX_B25 , 
  ;
net "processor/processor/arith_result<1>" , 
  outpin "processor/processor/arith_result<2>" CQ ,
  inpin "processor/processor/input_group<5>" A1 ,
  pip CLBLL_X19Y35 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X19Y45 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X19Y35 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X19Y40 NR5END1 -> NW5BEG1 , 
  pip INT_X19Y43 NW5MID1 -> NL2BEG2 , 
  pip INT_X19Y45 NL2END2 -> IMUX_B29 , 
  ;
net "processor/processor/arith_result<2>" , 
  outpin "processor/processor/arith_result<2>" DQ ,
  inpin "N430" B6 ,
  pip CLBLL_X19Y35 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y45 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X18Y44 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X18Y44 NW2END1 -> BYP3 , 
  pip INT_X18Y45 BYP_BOUNCE_N3 -> IMUX_B12 , 
  pip INT_X19Y35 LOGIC_OUTS7 -> NL5BEG1 , 
  pip INT_X19Y40 NL5END1 -> NE5BEG1 , 
  pip INT_X19Y43 NE5MID1 -> NW2BEG1 , 
  ;
net "processor/processor/arith_result<3>" , 
  outpin "processor/processor/arith_result<6>" AQ ,
  inpin "ext_int_mask<7>" A2 ,
  pip CLBLL_X19Y36 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X18Y47 NW2END1 -> IMUX_B4 , 
  pip INT_X19Y36 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X19Y41 NR5END0 -> NW5BEG0 , 
  pip INT_X19Y44 NW5MID0 -> NL2BEG1 , 
  pip INT_X19Y46 NL2END1 -> NW2BEG1 , 
  ;
net "processor/processor/arith_result<4>" , 
  outpin "processor/processor/arith_result<6>" BQ ,
  inpin "processor/processor/input_group<4>" B4 ,
  pip CLBLL_X19Y36 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X19Y36 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X19Y41 NL5END0 -> NE5BEG0 , 
  pip INT_X19Y44 NE5MID0 -> NR2BEG0 , 
  pip INT_X19Y46 NR2END0 -> IMUX_B37 , 
  ;
net "processor/processor/arith_result<5>" , 
  outpin "processor/processor/arith_result<6>" CQ ,
  inpin "processor/processor/input_group<5>" C2 ,
  pip CLBLL_X19Y36 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X19Y45 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X19Y36 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X19Y41 NL5END2 -> NW2BEG2 , 
  pip INT_X19Y42 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X19Y45 NL2END0 -> IMUX_B31 , 
  ;
net "processor/processor/arith_result<6>" , 
  outpin "processor/processor/arith_result<6>" DQ ,
  inpin "processor/processor/input_group<6>" A6 ,
  pip CLBLL_X19Y36 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y46 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X18Y46 NW2END_N2 -> IMUX_B0 , 
  pip INT_X19Y36 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X19Y41 NR5END1 -> NW2BEG1 , 
  pip INT_X19Y42 NW2MID1 -> NL2BEG2 , 
  pip INT_X19Y44 NL2END2 -> NW2BEG2 , 
  ;
net "processor/processor/arith_result<7>" , 
  outpin "processor/processor/arith_carry" AQ ,
  inpin "ext_int_mask<7>" C2 ,
  pip CLBLL_X19Y37 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X18Y46 NW2END0 -> NW2BEG0 , 
  pip INT_X18Y47 NW2MID0 -> IMUX_B7 , 
  pip INT_X19Y37 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X19Y40 NW5MID0 -> NL5BEG0 , 
  pip INT_X19Y45 NL5END0 -> NW2BEG0 , 
  ;
net "processor/processor/call_type" , 
  outpin "processor/processor/valid_to_move" A ,
  inpin "processor/processor/stack_address<3>" B2 ,
  inpin "processor/processor/stack_address<3>" C4 ,
  inpin "processor/processor/stack_address<3>" D4 ,
  inpin "processor/processor/stack_address<4>" A1 ,
  pip CLBLM_X24Y57 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X27Y59 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y59 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y59 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y60 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X24Y56 LOGIC_OUTS_S1_12 -> NE5BEG2 , 
  pip INT_X26Y59 NE5END2 -> EN2BEG2 , 
  pip INT_X27Y59 EN2MID2 -> IMUX_B16 , 
  pip INT_X27Y59 EN2MID2 -> IMUX_B22 , 
  pip INT_X27Y59 EN2MID2 -> IMUX_B34 , 
  pip INT_X27Y60 EN2END2 -> IMUX_B29 , 
  ;
net "processor/processor/carry_flag" , 
  outpin "processor/processor/carry_flag" AQ ,
  inpin "processor/processor/arith_result<2>" A1 ,
  inpin "processor/processor/condition_met" D5 ,
  inpin "processor/processor/shadow_carry" DX ,
  inpin "processor/processor/shift_result<2>" B3 ,
  pip CLBLL_X19Y35 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X21Y45 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y44 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X24Y45 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X24Y49 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X19Y35 SW2MID2 -> IMUX_B29 , 
  pip INT_X19Y36 SL2END2 -> SW2BEG2 , 
  pip INT_X19Y39 WR5END0 -> SL2BEG_N2 , 
  pip INT_X21Y45 WS2MID2 -> IMUX_B15 , 
  pip INT_X22Y45 WL2END2 -> WS2BEG2 , 
  pip INT_X24Y39 SR5END0 -> WR5BEG0 , 
  pip INT_X24Y44 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X24Y44 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X24Y44 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X24Y45 BYP6 -> BYP_B6 , 
  pip INT_X24Y45 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y45 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X24Y45 NL2MID1 -> FAN5 , 
  pip INT_X24Y45 NL2MID1 -> WL2BEG2 , 
  pip INT_X24Y47 NW5MID0 -> NL2BEG1 , 
  pip INT_X24Y49 NL2END1 -> IMUX_B21 , 
  ;
net "processor/processor/clean_int" , 
  outpin "processor/processor/clean_int" AQ ,
  inpin "processor/processor/active_interrupt" A3 ,
  pip CLBLL_X19Y53 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X22Y53 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X19Y53 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X21Y53 ER2END1 -> ES2BEG1 , 
  pip INT_X22Y53 ES2MID1 -> IMUX_B27 , 
  ;
net "processor/processor/condition_met" , 
  outpin "processor/processor/condition_met" D ,
  inpin "processor/processor/condition_met" C6 ,
  inpin "processor/processor/valid_to_move" B4 ,
  pip CLBLM_X24Y49 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y49 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X24Y57 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X24Y49 LOGIC_OUTS15 -> IMUX_B35 , 
  pip INT_X24Y50 LOGIC_OUTS_N1_15 -> NR5BEG_N2 , 
  pip INT_X24Y54 NR5END2 -> NW2BEG2 , 
  pip INT_X24Y55 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X24Y57 NL2MID0 -> IMUX_B13 , 
  ;
net "processor/processor/flag_enable" , 
  outpin "processor/processor/flag_enable" A ,
  inpin "processor/processor/carry_flag" CE ,
  inpin "processor/processor/zero_flag" CE ,
  pip CLBLL_X23Y46 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/flag_enable" A -> AMUX
  pip CLBLL_X23Y46 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X23Y46 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X20Y47 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y44 SITE_CTRL_B1 -> M_CE , 
  pip INT_X20Y47 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y47 WS2END1 -> CTRL0 , 
  pip INT_X21Y48 WL2END1 -> WS2BEG1 , 
  pip INT_X23Y45 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X23Y46 LOGIC_OUTS20 -> ES2BEG1 , 
  pip INT_X23Y48 NL2END0 -> WL2BEG1 , 
  pip INT_X24Y44 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y44 SE2MID1 -> CTRL1 , 
  pip INT_X24Y45 ES2END1 -> SE2BEG1 , 
  ;
net "processor/processor/flag_write" , 
  outpin "processor/processor/flag_write" BQ ,
  inpin "processor/processor/flag_enable" A4 ,
  pip CLBLL_X23Y46 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X23Y46 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X23Y46 LOGIC_OUTS1 -> IMUX_B25 , 
  ;
net "processor/processor/inc_pc_vector<0>" , 
  outpin "processor/processor/pc_vector_carry<3>" AMUX ,
  inpin "processor/address<3>" A4 ,
  pip CLBLL_X25Y56 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X28Y56 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X25Y56 WS2MID1 -> IMUX_B25 , 
  pip INT_X26Y56 WR2END1 -> WS2BEG1 , 
  pip INT_X28Y56 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "processor/processor/inc_pc_vector<1>" , 
  outpin "processor/processor/pc_vector_carry<3>" BMUX ,
  inpin "processor/address<3>" B2 ,
  pip CLBLL_X25Y56 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X28Y56 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X25Y56 WL2END2 -> IMUX_B16 , 
  pip INT_X27Y56 WS2MID2 -> WL2BEG2 , 
  pip INT_X28Y56 LOGIC_OUTS21 -> WS2BEG2 , 
  ;
net "processor/processor/inc_pc_vector<2>" , 
  outpin "processor/processor/pc_vector_carry<3>" CMUX ,
  inpin "processor/address<3>" C3 ,
  pip CLBLL_X25Y56 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X28Y56 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X25Y56 WN2MID1 -> IMUX_B32 , 
  pip INT_X26Y56 WL2END1 -> WN2BEG1 , 
  pip INT_X28Y56 LOGIC_OUTS22 -> WL2BEG1 , 
  ;
net "processor/processor/inc_pc_vector<3>" , 
  outpin "processor/processor/pc_vector_carry<3>" DMUX ,
  inpin "processor/address<3>" D1 ,
  pip CLBLL_X25Y56 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X28Y56 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X25Y56 WN2MID0 -> IMUX_B18 , 
  pip INT_X26Y56 WR2END0 -> WN2BEG0 , 
  pip INT_X28Y56 LOGIC_OUTS23 -> WR2BEG0 , 
  ;
net "processor/processor/inc_pc_vector<4>" , 
  outpin "processor/processor/pc_vector_carry<7>" AMUX ,
  inpin "processor/address<7>" A5 ,
  pip CLBLL_X25Y57 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X28Y57 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X25Y57 WN2MID1 -> IMUX_B26 , 
  pip INT_X26Y57 WR2END1 -> WN2BEG1 , 
  pip INT_X28Y57 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "processor/processor/inc_pc_vector<5>" , 
  outpin "processor/processor/pc_vector_carry<7>" BMUX ,
  inpin "processor/address<7>" B2 ,
  pip CLBLL_X25Y57 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X28Y57 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X25Y57 WL2END2 -> IMUX_B16 , 
  pip INT_X27Y57 WS2MID2 -> WL2BEG2 , 
  pip INT_X28Y57 LOGIC_OUTS21 -> WS2BEG2 , 
  ;
net "processor/processor/inc_pc_vector<6>" , 
  outpin "processor/processor/pc_vector_carry<7>" CMUX ,
  inpin "processor/address<7>" C2 ,
  pip CLBLL_X25Y57 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X28Y57 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X25Y57 WS2MID1 -> IMUX_B31 , 
  pip INT_X26Y57 WL2END1 -> WS2BEG1 , 
  pip INT_X28Y57 LOGIC_OUTS22 -> WL2BEG1 , 
  ;
net "processor/processor/inc_pc_vector<7>" , 
  outpin "processor/processor/pc_vector_carry<7>" DMUX ,
  inpin "processor/address<7>" D1 ,
  pip CLBLL_X25Y57 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X28Y57 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X25Y57 WN2MID0 -> IMUX_B18 , 
  pip INT_X26Y57 WR2END0 -> WN2BEG0 , 
  pip INT_X28Y57 LOGIC_OUTS23 -> WR2BEG0 , 
  ;
net "processor/processor/inc_pc_vector<8>" , 
  outpin "processor/processor/inc_pc_vector<9>" AMUX ,
  inpin "processor/address<9>" A4 ,
  pip CLBLL_X25Y58 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X28Y58 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X25Y58 WS2MID1 -> IMUX_B25 , 
  pip INT_X26Y58 WR2END1 -> WS2BEG1 , 
  pip INT_X28Y58 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "processor/processor/inc_pc_vector<9>" , 
  outpin "processor/processor/inc_pc_vector<9>" BMUX ,
  inpin "processor/address<9>" B2 ,
  pip CLBLL_X25Y58 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X28Y58 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X25Y58 WL2END2 -> IMUX_B16 , 
  pip INT_X27Y58 WS2MID2 -> WL2BEG2 , 
  pip INT_X28Y58 LOGIC_OUTS21 -> WS2BEG2 , 
  ;
net "processor/processor/input_group<0>" , 
  outpin "processor/processor/input_group<0>" B ,
  inpin "processor/processor/input_group<0>" A5 ,
  pip CLBLM_X20Y44 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X20Y44 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X20Y44 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "processor/processor/input_group<1>" , 
  outpin "processor/processor/input_group<5>" B ,
  inpin "processor/processor/input_group<5>" A5 ,
  pip CLBLL_X19Y45 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X19Y45 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X19Y45 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "processor/processor/input_group<2>" , 
  outpin "N430" C ,
  inpin "N430" B3 ,
  pip CLBLM_X18Y45 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X18Y45 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X18Y45 LOGIC_OUTS14 -> IMUX_B15 , 
  ;
net "processor/processor/input_group<3>" , 
  outpin "ext_int_mask<7>" B ,
  inpin "ext_int_mask<7>" A5 ,
  pip CLBLM_X18Y47 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X18Y47 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X18Y47 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "processor/processor/input_group<4>" , 
  outpin "processor/processor/input_group<4>" C ,
  inpin "processor/processor/input_group<4>" B3 ,
  pip CLBLL_X19Y46 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X19Y46 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X19Y46 LOGIC_OUTS10 -> IMUX_B39 , 
  ;
net "processor/processor/input_group<5>" , 
  outpin "processor/processor/input_group<5>" D ,
  inpin "processor/processor/input_group<5>" C6 ,
  pip CLBLL_X19Y45 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X19Y45 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X19Y45 LOGIC_OUTS15 -> IMUX_B35 , 
  ;
net "processor/processor/input_group<6>" , 
  outpin "processor/processor/input_group<6>" B ,
  inpin "processor/processor/input_group<6>" A5 ,
  pip CLBLM_X18Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X18Y46 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X18Y46 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "processor/processor/input_group<7>" , 
  outpin "ext_int_mask<7>" D ,
  inpin "ext_int_mask<7>" C6 ,
  pip CLBLM_X18Y47 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X18Y47 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X18Y47 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "processor/processor/int_enable" , 
  outpin "processor/processor/int_enable" DQ ,
  inpin "processor/processor/active_interrupt" A2 ,
  pip CLBLM_X22Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X22Y53 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X22Y53 LOGIC_OUTS3 -> IMUX_B28 , 
  ;
net "processor/processor/int_update_enable" , 
  outpin "processor/processor/int_update_enable" C ,
  inpin "processor/processor/int_enable" CE ,
  pip CLBLL_X23Y53 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X22Y53 SITE_CTRL_B0 -> L_CE , 
  pip INT_X22Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X22Y53 WR2MID1 -> CTRL0 , 
  pip INT_X23Y53 LOGIC_OUTS10 -> WR2BEG1 , 
  ;
net "processor/processor/internal_reset" , 
  outpin "processor/processor/reset_delay" AQ ,
  inpin "processor/address<3>" SR ,
  inpin "processor/address<7>" SR ,
  inpin "processor/address<9>" SR ,
  inpin "processor/processor/active_interrupt" SR ,
  inpin "processor/processor/carry_flag" SR ,
  inpin "processor/processor/clean_int" SR ,
  inpin "processor/processor/int_enable" SR ,
  inpin "processor/processor/stack_address<3>" SR ,
  inpin "processor/processor/stack_address<4>" SR ,
  inpin "processor/processor/t_state" SR ,
  inpin "processor/processor/zero_flag" SR ,
  inpin "read_strobe" SR ,
  inpin "write_strobe" SR ,
  pip CLBLL_X14Y44 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X16Y44 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X19Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X23Y52 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y56 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y57 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X25Y58 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y47 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X22Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X22Y53 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X22Y53 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X24Y44 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y59 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X27Y60 SITE_CTRL_B3 -> M_SR , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_WR5MID_B1 -> INT_BUFS_WR5MID1 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_WR5MID1 -> INT_BUFS_WR5MID_B1 , 
  pip INT_X14Y44 CTRL3 -> CTRL_B3 , 
  pip INT_X14Y44 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X14Y44 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X14Y44 WN2MID1 -> FAN3 , 
  pip INT_X15Y44 WR5END1 -> WN2BEG1 , 
  pip INT_X16Y44 CTRL2 -> CTRL_B2 , 
  pip INT_X16Y44 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y44 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X16Y44 WN2MID1 -> FAN3 , 
  pip INT_X17Y44 WR5MID1 -> WN2BEG1 , 
  pip INT_X19Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X19Y53 WS2MID2 -> CTRL2 , 
  pip INT_X20Y44 SW5END1 -> WR5BEG1 , 
  pip INT_X20Y47 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y47 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y47 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X20Y47 GFAN0 -> CTRL2 , 
  pip INT_X20Y47 WR2END0 -> FAN1 , 
  pip INT_X20Y53 WL2END2 -> WS2BEG2 , 
  pip INT_X22Y44 SW5MID1 -> EL2BEG1 , 
  pip INT_X22Y47 SL5END1 -> SW5BEG1 , 
  pip INT_X22Y47 SL5END1 -> WR2BEG0 , 
  pip INT_X22Y52 LOGIC_OUTS4 -> EN5BEG0 , 
  pip INT_X22Y52 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X22Y52 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X22Y52 LOGIC_OUTS4 -> SL5BEG1 , 
  pip INT_X22Y53 CTRL2 -> CTRL_B2 , 
  pip INT_X22Y53 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y53 NL2MID1 -> CTRL2 , 
  pip INT_X22Y53 NL2MID1 -> CTRL3 , 
  pip INT_X22Y53 NL2MID1 -> WL2BEG2 , 
  pip INT_X23Y52 CTRL3 -> CTRL_B3 , 
  pip INT_X23Y52 ER2MID1 -> CTRL3 , 
  pip INT_X24Y44 CTRL3 -> CTRL_B3 , 
  pip INT_X24Y44 EL2END1 -> CTRL3 , 
  pip INT_X25Y54 EN5END0 -> NL2BEG1 , 
  pip INT_X25Y54 EN5END0 -> NL5BEG0 , 
  pip INT_X25Y56 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y56 NL2END1 -> CTRL3 , 
  pip INT_X25Y56 NL2END1 -> NW2BEG1 , 
  pip INT_X25Y57 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y57 NW2MID1 -> CTRL3 , 
  pip INT_X25Y57 NW2MID1 -> NL2BEG2 , 
  pip INT_X25Y58 CTRL3 -> CTRL_B3 , 
  pip INT_X25Y58 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y58 FAN_BOUNCE6 -> CTRL3 , 
  pip INT_X25Y58 NL2MID2 -> FAN6 , 
  pip INT_X25Y59 NL5END0 -> ER2BEG1 , 
  pip INT_X26Y59 ER2MID1 -> EN2BEG1 , 
  pip INT_X27Y59 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y59 ER2END1 -> CTRL3 , 
  pip INT_X27Y60 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y60 EN2END1 -> CTRL3 , 
  ;
net "processor/processor/io_initial_decode" , 
  outpin "write_strobe" D ,
  inpin "read_strobe" A5 ,
  inpin "write_strobe" C6 ,
  pip CLBLL_X14Y44 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y44 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y44 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X14Y44 WR2END1 -> IMUX_B26 , 
  pip INT_X16Y44 LOGIC_OUTS11 -> IMUX_B11 , 
  pip INT_X16Y44 LOGIC_OUTS11 -> WR2BEG1 , 
  ;
net "processor/processor/logical_result<0>" , 
  outpin "processor/processor/logical_result<2>" AQ ,
  inpin "processor/processor/input_group<0>" A3 ,
  inpin "processor/processor/parity" A3 ,
  pip CLBLM_X20Y44 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y45 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y45 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X20Y44 SW2MID1 -> IMUX_B27 , 
  pip INT_X20Y45 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X20Y45 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X20Y45 LOGIC_OUTS4 -> BYP1 , 
  pip INT_X20Y45 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "processor/processor/logical_result<1>" , 
  outpin "processor/processor/logical_result<2>" BQ ,
  inpin "processor/processor/input_group<5>" A2 ,
  inpin "processor/processor/parity" A4 ,
  pip CLBLL_X19Y45 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y45 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X20Y45 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X19Y45 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y45 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X19Y45 WL2MID1 -> FAN3 , 
  pip INT_X20Y45 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X20Y45 LOGIC_OUTS5 -> WL2BEG1 , 
  ;
net "processor/processor/logical_result<2>" , 
  outpin "processor/processor/logical_result<2>" CQ ,
  inpin "N430" B5 ,
  inpin "processor/processor/parity" A2 ,
  pip CLBLM_X18Y45 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y45 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X20Y45 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X18Y45 WR2MID1 -> IMUX_B14 , 
  pip INT_X19Y45 WN2MID2 -> WR2BEG1 , 
  pip INT_X20Y45 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X20Y45 LOGIC_OUTS6 -> WN2BEG2 , 
  pip INT_X20Y45 SR2BEG2 -> IMUX_B4 , 
  ;
net "processor/processor/logical_result<3>" , 
  outpin "processor/processor/logical_result<5>" AQ ,
  inpin "ext_int_mask<7>" A1 ,
  inpin "processor/processor/parity" A1 ,
  pip CLBLM_X18Y47 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y45 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y46 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X18Y47 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X18Y47 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X18Y47 WN2MID1 -> CTRL1 , 
  pip INT_X19Y47 NW2END0 -> WN2BEG1 , 
  pip INT_X20Y45 NR2BEG2 -> IMUX_B5 , 
  pip INT_X20Y46 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X20Y46 LOGIC_OUTS0 -> NW2BEG0 , 
  ;
net "processor/processor/logical_result<4>" , 
  outpin "processor/processor/logical_result<5>" CQ ,
  inpin "processor/processor/input_group<4>" B2 ,
  inpin "processor/processor/parity" B5 ,
  pip CLBLL_X19Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X20Y45 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y46 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X19Y46 WN2MID2 -> IMUX_B40 , 
  pip INT_X20Y45 SR2MID1 -> IMUX_B38 , 
  pip INT_X20Y46 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X20Y46 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "processor/processor/logical_result<5>" , 
  outpin "processor/processor/logical_result<5>" DQ ,
  inpin "processor/processor/input_group<5>" C4 ,
  inpin "processor/processor/parity" B1 ,
  pip CLBLL_X19Y45 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y45 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X20Y46 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X19Y45 SW2END2 -> IMUX_B34 , 
  pip INT_X20Y45 SW2MID2 -> IMUX_B41 , 
  pip INT_X20Y46 LOGIC_OUTS3 -> SW2BEG2 , 
  ;
net "processor/processor/logical_result<6>" , 
  outpin "processor/processor/logical_result<7>" AQ ,
  inpin "processor/processor/input_group<6>" A2 ,
  inpin "processor/processor/parity" B3 ,
  pip CLBLM_X18Y46 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X20Y45 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X20Y46 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X18Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y46 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X18Y46 WL2END1 -> FAN3 , 
  pip INT_X20Y45 SW2MID1 -> IMUX_B39 , 
  pip INT_X20Y46 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X20Y46 LOGIC_OUTS4 -> WL2BEG1 , 
  ;
net "processor/processor/logical_result<7>" , 
  outpin "processor/processor/logical_result<7>" BQ ,
  inpin "ext_int_mask<7>" C1 ,
  inpin "processor/processor/parity" B4 ,
  pip CLBLM_X18Y47 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X20Y45 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X20Y46 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X18Y47 WN2MID0 -> IMUX_B6 , 
  pip INT_X19Y47 WN2END0 -> WN2BEG0 , 
  pip INT_X20Y45 SW2MID0 -> IMUX_B37 , 
  pip INT_X20Y46 LOGIC_OUTS5 -> SW2BEG0 , 
  pip INT_X20Y46 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "processor/processor/memory_write" , 
  outpin "processor/processor/memory_write" CQ ,
  inpin "processor/RAM_wr_enable_from_proc" C5 ,
  pip CLBLM_X15Y49 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y50 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X15Y49 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X15Y50 NR2MID1 -> IMUX_B33 , 
  ;
net "processor/processor/normal_count" , 
  outpin "processor/processor/condition_met" C ,
  inpin "processor/address<3>" A1 ,
  inpin "processor/address<3>" AX ,
  inpin "processor/address<3>" B1 ,
  inpin "processor/address<3>" C5 ,
  inpin "processor/address<3>" D5 ,
  inpin "processor/address<7>" A1 ,
  inpin "processor/address<7>" B1 ,
  inpin "processor/address<7>" C5 ,
  inpin "processor/address<7>" D5 ,
  inpin "processor/address<9>" A1 ,
  inpin "processor/address<9>" B1 ,
  pip CLBLL_X25Y56 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X25Y56 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X25Y56 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X25Y56 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X25Y56 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X25Y57 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X25Y57 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X25Y57 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X25Y57 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X25Y58 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X25Y58 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X24Y49 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X24Y49 LOGIC_OUTS14 -> NL5BEG1 , 
  pip INT_X24Y54 NL5END1 -> ER2BEG2 , 
  pip INT_X24Y54 NL5END1 -> NE2BEG1 , 
  pip INT_X25Y54 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X25Y55 NE2END1 -> NL2BEG2 , 
  pip INT_X25Y56 BYP1 -> BYP_B1 , 
  pip INT_X25Y56 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y56 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X25Y56 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X25Y56 NL2MID0 -> BYP1 , 
  pip INT_X25Y56 NL2MID2 -> FAN6 , 
  pip INT_X25Y56 NL2MID2 -> IMUX_B17 , 
  pip INT_X25Y56 NL2MID2 -> IMUX_B29 , 
  pip INT_X25Y57 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X25Y57 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X25Y57 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X25Y57 NL2END2 -> FAN6 , 
  pip INT_X25Y57 NL2END2 -> IMUX_B17 , 
  pip INT_X25Y57 NL2END2 -> IMUX_B29 , 
  pip INT_X25Y57 NL2END2 -> NW2BEG2 , 
  pip INT_X25Y58 NW2MID2 -> IMUX_B17 , 
  pip INT_X25Y58 NW2MID2 -> IMUX_B29 , 
  ;
net "processor/processor/not_active_interrupt" , 
  outpin "processor/processor/not_active_interrupt" A ,
  inpin "processor/processor/stack_address<3>" CE ,
  inpin "processor/processor/stack_address<4>" CE ,
  pip CLBLM_X27Y59 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y60 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/not_active_interrupt" A -> AMUX
  pip CLBLM_X27Y60 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X27Y60 SITE_CTRL_B1 -> M_CE , 
  pip INT_X27Y59 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y59 SR2MID1 -> CTRL1 , 
  pip INT_X27Y60 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y60 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X27Y60 SR2BEG1 -> CTRL1 , 
  ;
net "processor/processor/parity" , 
  outpin "processor/processor/parity" BMUX ,
  inpin "processor/processor/sel_carry<3>" DX ,
  pip CLBLM_X20Y45 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X24Y43 SITE_BYP_B6 -> M_DX , 
  pip INT_X20Y45 LOGIC_OUTS17 -> ES2BEG2 , 
  pip INT_X21Y44 ES2END2 -> EL2BEG2 , 
  pip INT_X23Y44 EL2END2 -> ES2BEG2 , 
  pip INT_X24Y43 BYP6 -> BYP_B6 , 
  pip INT_X24Y43 ES2END2 -> BYP6 , 
  ;
net "processor/processor/pc_enable" , 
  outpin "processor/processor/pc_enable" A ,
  inpin "processor/address<3>" CE ,
  inpin "processor/address<7>" CE ,
  inpin "processor/address<9>" CE ,
  pip CLBLL_X25Y56 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X25Y57 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X25Y58 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X24Y58 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/pc_enable" A -> AMUX
  pip CLBLM_X24Y58 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X24Y58 LOGIC_OUTS20 -> ES2BEG1 , 
  pip INT_X25Y56 CTRL1 -> CTRL_B1 , 
  pip INT_X25Y56 SR2MID1 -> CTRL1 , 
  pip INT_X25Y57 CTRL1 -> CTRL_B1 , 
  pip INT_X25Y57 ES2END1 -> CTRL1 , 
  pip INT_X25Y57 ES2END1 -> SR2BEG1 , 
  pip INT_X25Y58 CTRL1 -> CTRL_B1 , 
  pip INT_X25Y58 ES2MID1 -> FAN4 , 
  pip INT_X25Y58 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X25Y58 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "processor/processor/pc_value_carry<3>" , 
  outpin "processor/address<3>" COUT ,
  inpin "processor/address<7>" CIN ,
  pip CLBLL_X25Y56 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/pc_value_carry<7>" , 
  outpin "processor/address<7>" COUT ,
  inpin "processor/address<9>" CIN ,
  pip CLBLL_X25Y57 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/pc_vector_carry<3>" , 
  outpin "processor/processor/pc_vector_carry<3>" COUT ,
  inpin "processor/processor/pc_vector_carry<7>" CIN ,
  pip CLBLL_X28Y56 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/pc_vector_carry<7>" , 
  outpin "processor/processor/pc_vector_carry<7>" COUT ,
  inpin "processor/processor/inc_pc_vector<9>" CIN ,
  pip CLBLL_X28Y57 LL_COUT -> M_COUT_N , 
  ;
net "processor/processor/push_or_pop_type" , 
  outpin "processor/processor/push_or_pop_type" D ,
  inpin "processor/processor/stack_address<3>" A3 ,
  pip CLBLM_X27Y57 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X27Y59 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X27Y57 LOGIC_OUTS11 -> NR2BEG1 , 
  pip INT_X27Y59 NR2END1 -> IMUX_B27 , 
  ;
net "processor/processor/register_enable" , 
  outpin "processor/processor/register_enable" A ,
  inpin "processor/RAM_data_to_mem<0>" CE ,
  inpin "processor/RAM_data_to_mem<4>" CE ,
  pip CLBLM_X20Y49 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X22Y49 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X22Y49 SITE_CTRL_B1 -> M_CE , 
  pip INT_X20Y49 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y49 WL2END1 -> CTRL1 , 
  pip INT_X22Y49 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y49 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X22Y49 WL2BEG1 -> CTRL1 , 
  ;
net "processor/processor/register_write" , 
  outpin "processor/processor/register_write" AQ ,
  inpin "processor/processor/register_enable" A4 ,
  pip CLBLL_X23Y49 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X22Y49 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X22Y49 WS2MID1 -> IMUX_B1 , 
  pip INT_X23Y49 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "processor/processor/reset_delay" , 
  outpin "processor/processor/reset_delay" BQ ,
  inpin "processor/processor/reset_delay" AX ,
  pip CLBLM_X22Y52 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X22Y52 SITE_BYP_B1 -> M_AX , 
  pip INT_X22Y52 BYP1 -> BYP_B1 , 
  pip INT_X22Y52 EL2BEG0 -> BYP1 , 
  pip INT_X22Y52 LOGIC_OUTS5 -> EL2BEG0 , 
  ;
net "processor/processor/sel_arith" , 
  outpin "processor/processor/sel_arith" A ,
  inpin "processor/processor/arith_carry" SR ,
  inpin "processor/processor/arith_result<2>" SR ,
  inpin "processor/processor/arith_result<6>" SR ,
  pip CLBLL_X19Y35 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y36 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X19Y37 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y38 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/sel_arith" A -> AMUX
  pip CLBLM_X20Y38 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X20Y38 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X19Y35 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y35 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y35 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X19Y35 WR2MID1 -> FAN3 , 
  pip INT_X19Y35 WR2MID2 -> NR2BEG1 , 
  pip INT_X19Y36 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y36 NR2MID1 -> CTRL3 , 
  pip INT_X19Y37 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y37 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X19Y37 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X19Y37 WS2END1 -> FAN3 , 
  pip INT_X20Y35 SL2END2 -> WR2BEG1 , 
  pip INT_X20Y36 SR2END0 -> WR2BEG_N2 , 
  pip INT_X20Y38 LOGIC_OUTS16 -> WS2BEG1 , 
  pip INT_X20Y38 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X20Y38 LOGIC_OUTS8 -> SR2BEG0 , 
  ;
net "processor/processor/sel_carry<3>" , 
  outpin "processor/processor/sel_carry<3>" COUT ,
  inpin "processor/processor/carry_flag" CIN ,
  pip CLBLM_X24Y43 M_COUT -> M_COUT_N , 
  ;
net "processor/processor/sel_group" , 
  outpin "processor/processor/sel_group" CQ ,
  inpin "N430" B2 ,
  inpin "ext_int_mask<7>" A3 ,
  inpin "ext_int_mask<7>" C5 ,
  inpin "processor/processor/input_group<0>" A6 ,
  inpin "processor/processor/input_group<4>" B6 ,
  inpin "processor/processor/input_group<5>" A3 ,
  inpin "processor/processor/input_group<5>" C5 ,
  inpin "processor/processor/input_group<6>" A4 ,
  pip CLBLL_X19Y45 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X19Y45 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X18Y45 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y47 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X20Y44 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X20Y44 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X18Y45 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y45 WL2MID2 -> BYP7 , 
  pip INT_X18Y45 WL2MID2 -> IMUX_B16 , 
  pip INT_X18Y45 WL2MID2 -> NR2BEG1 , 
  pip INT_X18Y46 BYP_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X18Y47 NR2END1 -> IMUX_B3 , 
  pip INT_X18Y47 NR2END1 -> IMUX_B9 , 
  pip INT_X19Y45 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X19Y45 WL2BEG2 -> BYP3 , 
  pip INT_X19Y45 WN2END2 -> IMUX_B27 , 
  pip INT_X19Y45 WN2END2 -> IMUX_B33 , 
  pip INT_X19Y45 WN2END2 -> WL2BEG2 , 
  pip INT_X19Y46 BYP_BOUNCE_N3 -> IMUX_B36 , 
  pip INT_X20Y44 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y44 BYP_BOUNCE2 -> IMUX_B24 , 
  pip INT_X20Y44 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X20Y44 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "processor/processor/sel_logical" , 
  outpin "processor/processor/sel_logical" D ,
  inpin "processor/processor/logical_result<2>" SR ,
  inpin "processor/processor/logical_result<5>" SR ,
  inpin "processor/processor/logical_result<7>" SR ,
  pip CLBLL_X21Y46 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "processor/processor/sel_logical" D -> DMUX
  pip CLBLL_X21Y46 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLL_X21Y46 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X20Y45 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X20Y46 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y46 SITE_CTRL_B3 -> M_SR , 
  pip INT_X20Y45 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y45 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y45 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X20Y45 WS2END1 -> FAN3 , 
  pip INT_X20Y46 CTRL2 -> CTRL_B2 , 
  pip INT_X20Y46 CTRL3 -> CTRL_B3 , 
  pip INT_X20Y46 NR2BEG1 -> CTRL2 , 
  pip INT_X20Y46 NR2BEG1 -> CTRL3 , 
  pip INT_X20Y46 WR2MID2 -> NR2BEG1 , 
  pip INT_X21Y46 LOGIC_OUTS23 -> WS2BEG1 , 
  pip INT_X21Y47 LOGIC_OUTS_N15 -> WR2BEG_N2 , 
  ;
net "processor/processor/sel_shift" , 
  outpin "processor/processor/logical_result<2>" D ,
  inpin "processor/processor/shift_result<2>" SR ,
  inpin "processor/processor/shift_result<6>" SR ,
  inpin "processor/processor/shift_result<7>" SR ,
  pip CLBLL_X19Y46 SITE_CTRL_B3 -> M_SR , 
  pip CLBLL_X21Y45 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X18Y45 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X20Y45 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "processor/processor/logical_result<2>" D -> DMUX
  pip CLBLM_X20Y45 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X20Y45 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X18Y45 CTRL2 -> CTRL_B2 , 
  pip INT_X18Y45 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y45 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X18Y45 GFAN0 -> CTRL2 , 
  pip INT_X18Y45 WR2END0 -> FAN1 , 
  pip INT_X19Y46 CTRL3 -> CTRL_B3 , 
  pip INT_X19Y46 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y46 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X19Y46 GFAN0 -> CTRL3 , 
  pip INT_X19Y46 WL2MID0 -> FAN1 , 
  pip INT_X20Y45 LOGIC_OUTS15 -> WL2BEG_S0 , 
  pip INT_X20Y45 LOGIC_OUTS23 -> ER2BEG1 , 
  pip INT_X20Y45 LOGIC_OUTS23 -> WR2BEG0 , 
  pip INT_X21Y45 CTRL3 -> CTRL_B3 , 
  pip INT_X21Y45 ER2MID1 -> CTRL3 , 
  ;
net "processor/processor/shadow_carry" , 
  outpin "processor/processor/shadow_carry" DQ ,
  inpin "processor/processor/sel_carry<3>" AX ,
  pip CLBLM_X24Y43 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X24Y45 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X24Y43 BYP1 -> BYP_B1 , 
  pip INT_X24Y43 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X24Y43 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X24Y43 SR2END1 -> FAN2 , 
  pip INT_X24Y45 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "processor/processor/shadow_zero" , 
  outpin "processor/processor/shadow_zero" AQ ,
  inpin "processor/processor/zero_flag" CX ,
  pip CLBLM_X20Y47 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X22Y47 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X20Y47 BYP2 -> BYP_B2 , 
  pip INT_X20Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y47 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X20Y47 WN2END2 -> FAN5 , 
  pip INT_X21Y46 WR2MID2 -> WN2BEG2 , 
  pip INT_X22Y47 LOGIC_OUTS0 -> WR2BEG_N2 , 
  ;
net "processor/processor/shift_carry" , 
  outpin "processor/processor/shift_carry" AQ ,
  inpin "processor/processor/sel_carry<3>" BX ,
  pip CLBLM_X24Y43 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y43 SITE_BYP_B4 -> M_BX , 
  pip INT_X24Y43 BYP4 -> BYP_B4 , 
  pip INT_X24Y43 LOGIC_OUTS0 -> BYP4 , 
  ;
net "processor/processor/shift_in" , 
  outpin "processor/processor/shift_result<2>" B ,
  inpin "processor/processor/shift_result<2>" A5 ,
  inpin "processor/processor/shift_result<7>" A6 ,
  pip CLBLL_X21Y45 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X21Y45 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y45 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X18Y45 WN2MID0 -> IMUX_B0 , 
  pip INT_X19Y45 WR2END0 -> WN2BEG0 , 
  pip INT_X21Y45 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X21Y45 LOGIC_OUTS13 -> WR2BEG0 , 
  ;
net "processor/processor/shift_result<0>" , 
  outpin "processor/processor/shift_result<2>" AQ ,
  inpin "processor/processor/input_group<0>" A2 ,
  pip CLBLL_X21Y45 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y44 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y44 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y44 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X20Y44 WS2END1 -> FAN3 , 
  pip INT_X21Y45 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "processor/processor/shift_result<1>" , 
  outpin "processor/processor/shift_result<2>" CQ ,
  inpin "processor/processor/input_group<5>" A6 ,
  pip CLBLL_X19Y45 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X21Y45 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X19Y45 WS2END0 -> IMUX_B24 , 
  pip INT_X20Y46 WL2MID0 -> WS2BEG0 , 
  pip INT_X21Y45 LOGIC_OUTS6 -> WL2BEG_S0 , 
  ;
net "processor/processor/shift_result<2>" , 
  outpin "processor/processor/shift_result<2>" DQ ,
  inpin "N430" B4 ,
  pip CLBLL_X21Y45 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y45 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X18Y45 WS2MID1 -> IMUX_B13 , 
  pip INT_X19Y45 WR2END1 -> WS2BEG1 , 
  pip INT_X21Y45 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "processor/processor/shift_result<3>" , 
  outpin "processor/processor/shift_result<6>" AQ ,
  inpin "ext_int_mask<7>" A4 ,
  pip CLBLL_X19Y46 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X18Y47 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X18Y47 WN2END1 -> IMUX_B1 , 
  pip INT_X19Y46 LOGIC_OUTS4 -> WN2BEG1 , 
  ;
net "processor/processor/shift_result<4>" , 
  outpin "processor/processor/shift_result<6>" BQ ,
  inpin "processor/processor/input_group<4>" B5 ,
  pip CLBLL_X19Y46 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X19Y46 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X19Y46 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X19Y46 WL2BEG1 -> IMUX_B38 , 
  ;
net "processor/processor/shift_result<5>" , 
  outpin "processor/processor/shift_result<6>" CQ ,
  inpin "processor/processor/input_group<5>" C3 ,
  pip CLBLL_X19Y45 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X19Y46 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X19Y45 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X19Y45 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X19Y45 SW2MID2 -> FAN6 , 
  pip INT_X19Y46 LOGIC_OUTS6 -> SW2BEG2 , 
  ;
net "processor/processor/shift_result<6>" , 
  outpin "processor/processor/shift_result<6>" DQ ,
  inpin "processor/processor/input_group<6>" A3 ,
  pip CLBLL_X19Y46 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X18Y46 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X18Y46 WS2MID2 -> IMUX_B3 , 
  pip INT_X19Y46 LOGIC_OUTS7 -> WS2BEG2 , 
  ;
net "processor/processor/shift_result<7>" , 
  outpin "processor/processor/shift_result<7>" AQ ,
  inpin "ext_int_mask<7>" C3 ,
  pip CLBLM_X18Y45 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y47 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X18Y45 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X18Y47 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y47 FAN_BOUNCE4 -> IMUX_B8 , 
  pip INT_X18Y47 NL2END1 -> FAN4 , 
  ;
net "processor/processor/stack_address<0>" , 
  outpin "processor/processor/stack_address<3>" AQ ,
  inpin "processor/processor/stack_address<3>" A1 ,
  inpin "processor/processor/stack_address<3>" AX ,
  inpin "processor/processor/stack_pop_data<0>" A2 ,
  inpin "processor/processor/stack_pop_data<0>" B2 ,
  inpin "processor/processor/stack_pop_data<0>" C2 ,
  inpin "processor/processor/stack_pop_data<0>" D2 ,
  inpin "processor/processor/stack_pop_data<4>" A2 ,
  inpin "processor/processor/stack_pop_data<4>" B2 ,
  inpin "processor/processor/stack_pop_data<4>" C2 ,
  inpin "processor/processor/stack_pop_data<4>" D2 ,
  inpin "processor/processor/stack_pop_data<8>" C2 ,
  inpin "processor/processor/stack_pop_data<8>" D2 ,
  pip CLBLM_X27Y56 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y56 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y56 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X27Y56 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y57 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y57 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y57 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X27Y57 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y58 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y58 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y59 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X27Y59 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X27Y59 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X27Y56 CTRL_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X27Y56 CTRL_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X27Y56 SW2MID0 -> IMUX_B19 , 
  pip INT_X27Y56 SW2MID0 -> IMUX_B31 , 
  pip INT_X27Y57 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X27Y57 EL2BEG0 -> IMUX_B19 , 
  pip INT_X27Y57 EL2BEG0 -> IMUX_B31 , 
  pip INT_X27Y57 FAN_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X27Y57 FAN_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X27Y57 SE2MID1 -> CTRL0 , 
  pip INT_X27Y57 SL2END0 -> EL2BEG0 , 
  pip INT_X27Y57 SL2END0 -> SW2BEG0 , 
  pip INT_X27Y58 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X27Y58 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y58 FAN_BOUNCE4 -> IMUX_B19 , 
  pip INT_X27Y58 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X27Y58 SL2MID0 -> FAN0 , 
  pip INT_X27Y58 SW2MID1 -> FAN4 , 
  pip INT_X27Y58 SW2MID1 -> SE2BEG1 , 
  pip INT_X27Y59 BYP1 -> BYP_B1 , 
  pip INT_X27Y59 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X27Y59 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X27Y59 LOGIC_OUTS4 -> BYP1 , 
  pip INT_X27Y59 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X27Y59 LOGIC_OUTS4 -> SL2BEG0 , 
  pip INT_X27Y59 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "processor/processor/stack_address<1>" , 
  outpin "processor/processor/stack_address<3>" BQ ,
  inpin "processor/processor/stack_address<3>" B6 ,
  inpin "processor/processor/stack_address<3>" BX ,
  inpin "processor/processor/stack_pop_data<0>" A3 ,
  inpin "processor/processor/stack_pop_data<0>" B3 ,
  inpin "processor/processor/stack_pop_data<0>" C3 ,
  inpin "processor/processor/stack_pop_data<0>" D3 ,
  inpin "processor/processor/stack_pop_data<4>" A3 ,
  inpin "processor/processor/stack_pop_data<4>" B3 ,
  inpin "processor/processor/stack_pop_data<4>" C3 ,
  inpin "processor/processor/stack_pop_data<4>" D3 ,
  inpin "processor/processor/stack_pop_data<8>" C3 ,
  inpin "processor/processor/stack_pop_data<8>" D3 ,
  pip CLBLM_X27Y56 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X27Y56 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X27Y56 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y56 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X27Y57 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X27Y57 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X27Y57 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y57 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X27Y58 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X27Y58 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X27Y59 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X27Y59 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X27Y59 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X27Y56 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X27Y56 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X27Y56 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X27Y56 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X27Y56 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X27Y56 SE2MID0 -> FAN1 , 
  pip INT_X27Y57 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X27Y57 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X27Y57 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X27Y57 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X27Y57 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X27Y57 SR2END0 -> FAN1 , 
  pip INT_X27Y57 SR2END0 -> SE2BEG0 , 
  pip INT_X27Y58 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X27Y58 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X27Y58 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X27Y58 SR2MID0 -> FAN1 , 
  pip INT_X27Y59 BYP4 -> BYP_B4 , 
  pip INT_X27Y59 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X27Y59 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X27Y59 SR2BEG0 -> IMUX_B12 , 
  ;
net "processor/processor/stack_address<2>" , 
  outpin "processor/processor/stack_address<3>" CQ ,
  inpin "processor/processor/stack_address<3>" C6 ,
  inpin "processor/processor/stack_address<3>" CX ,
  inpin "processor/processor/stack_pop_data<0>" A4 ,
  inpin "processor/processor/stack_pop_data<0>" B4 ,
  inpin "processor/processor/stack_pop_data<0>" C4 ,
  inpin "processor/processor/stack_pop_data<0>" D4 ,
  inpin "processor/processor/stack_pop_data<4>" A4 ,
  inpin "processor/processor/stack_pop_data<4>" B4 ,
  inpin "processor/processor/stack_pop_data<4>" C4 ,
  inpin "processor/processor/stack_pop_data<4>" D4 ,
  inpin "processor/processor/stack_pop_data<8>" C4 ,
  inpin "processor/processor/stack_pop_data<8>" D4 ,
  pip CLBLM_X27Y56 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y56 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y56 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y56 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y57 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y57 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y57 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y57 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y58 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X27Y58 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X27Y59 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X27Y59 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X27Y59 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X27Y56 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X27Y56 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X27Y56 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X27Y56 SE2MID2 -> BYP2 , 
  pip INT_X27Y56 SE2MID2 -> IMUX_B22 , 
  pip INT_X27Y56 SE2MID2 -> IMUX_B34 , 
  pip INT_X27Y57 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X27Y57 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X27Y57 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X27Y57 SR2END2 -> BYP2 , 
  pip INT_X27Y57 SR2END2 -> IMUX_B22 , 
  pip INT_X27Y57 SR2END2 -> IMUX_B34 , 
  pip INT_X27Y57 SR2END2 -> SE2BEG2 , 
  pip INT_X27Y58 SR2MID2 -> IMUX_B22 , 
  pip INT_X27Y58 SR2MID2 -> IMUX_B34 , 
  pip INT_X27Y59 BYP3 -> BYP_B3 , 
  pip INT_X27Y59 EL2BEG2 -> IMUX_B35 , 
  pip INT_X27Y59 LOGIC_OUTS6 -> BYP3 , 
  pip INT_X27Y59 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X27Y59 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "processor/processor/stack_address<3>" , 
  outpin "processor/processor/stack_address<3>" DQ ,
  inpin "processor/processor/stack_address<3>" D1 ,
  inpin "processor/processor/stack_address<3>" DX ,
  inpin "processor/processor/stack_pop_data<0>" A5 ,
  inpin "processor/processor/stack_pop_data<0>" B5 ,
  inpin "processor/processor/stack_pop_data<0>" C5 ,
  inpin "processor/processor/stack_pop_data<0>" D5 ,
  inpin "processor/processor/stack_pop_data<4>" A5 ,
  inpin "processor/processor/stack_pop_data<4>" B5 ,
  inpin "processor/processor/stack_pop_data<4>" C5 ,
  inpin "processor/processor/stack_pop_data<4>" D5 ,
  inpin "processor/processor/stack_pop_data<8>" C5 ,
  inpin "processor/processor/stack_pop_data<8>" D5 ,
  pip CLBLM_X27Y56 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X27Y56 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y56 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y56 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X27Y57 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X27Y57 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y57 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y57 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X27Y58 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y58 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X27Y59 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X27Y59 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X27Y59 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X27Y56 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X27Y56 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X27Y56 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X27Y56 SE2MID1 -> FAN3 , 
  pip INT_X27Y56 SE2MID1 -> IMUX_B14 , 
  pip INT_X27Y56 SE2MID1 -> IMUX_B26 , 
  pip INT_X27Y57 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X27Y57 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X27Y57 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X27Y57 SR2END1 -> FAN3 , 
  pip INT_X27Y57 SR2END1 -> IMUX_B14 , 
  pip INT_X27Y57 SR2END1 -> IMUX_B26 , 
  pip INT_X27Y57 SR2END1 -> SE2BEG1 , 
  pip INT_X27Y58 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y58 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X27Y58 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X27Y58 SW2MID2 -> FAN6 , 
  pip INT_X27Y59 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X27Y59 BYP6 -> BYP_B6 , 
  pip INT_X27Y59 BYP_BOUNCE2 -> IMUX_B18 , 
  pip INT_X27Y59 LOGIC_OUTS7 -> BYP2 , 
  pip INT_X27Y59 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X27Y59 LOGIC_OUTS7 -> SR2BEG1 , 
  pip INT_X27Y59 LOGIC_OUTS7 -> SW2BEG2 , 
  ;
net "processor/processor/stack_address<4>" , 
  outpin "processor/processor/stack_address<4>" AQ ,
  inpin "processor/processor/stack_address<4>" A6 ,
  inpin "processor/processor/stack_pop_data<0>" A6 ,
  inpin "processor/processor/stack_pop_data<0>" B6 ,
  inpin "processor/processor/stack_pop_data<0>" C6 ,
  inpin "processor/processor/stack_pop_data<0>" D6 ,
  inpin "processor/processor/stack_pop_data<4>" A6 ,
  inpin "processor/processor/stack_pop_data<4>" B6 ,
  inpin "processor/processor/stack_pop_data<4>" C6 ,
  inpin "processor/processor/stack_pop_data<4>" D6 ,
  inpin "processor/processor/stack_pop_data<8>" C6 ,
  inpin "processor/processor/stack_pop_data<8>" D6 ,
  pip CLBLM_X27Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X27Y56 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y56 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X27Y56 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X27Y57 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X27Y57 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y57 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X27Y57 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X27Y58 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y58 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X27Y60 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X27Y60 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X26Y57 SL2END2 -> SE2BEG2 , 
  pip INT_X26Y60 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X27Y56 SE2END2 -> IMUX_B23 , 
  pip INT_X27Y56 SE2END2 -> IMUX_B35 , 
  pip INT_X27Y56 SR2MID0 -> IMUX_B12 , 
  pip INT_X27Y56 SR2MID0 -> IMUX_B24 , 
  pip INT_X27Y57 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X27Y57 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X27Y57 BYP_BOUNCE5 -> IMUX_B35 , 
  pip INT_X27Y57 SR2BEG0 -> IMUX_B12 , 
  pip INT_X27Y57 SR2BEG0 -> IMUX_B24 , 
  pip INT_X27Y57 SW2MID0 -> BYP5 , 
  pip INT_X27Y57 SW2MID0 -> SR2BEG0 , 
  pip INT_X27Y58 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X27Y58 FAN_BOUNCE_S0 -> IMUX_B35 , 
  pip INT_X27Y58 SR2END0 -> SW2BEG0 , 
  pip INT_X27Y59 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X27Y59 SR2MID0 -> FAN0 , 
  pip INT_X27Y60 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X27Y60 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X27Y60 SR2BEG0 -> IMUX_B24 , 
  ;
net "processor/processor/stack_address_carry<3>" , 
  outpin "processor/processor/stack_address<3>" COUT ,
  inpin "processor/processor/stack_address<4>" CIN ,
  pip CLBLM_X27Y59 M_COUT -> M_COUT_N , 
  ;
net "processor/processor/stack_pop_data<0>" , 
  outpin "processor/processor/stack_pop_data<0>" DQ ,
  inpin "processor/processor/pc_vector_carry<3>" A3 ,
  pip CLBLL_X28Y56 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y56 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X27Y56 LOGIC_OUTS7 -> ES2BEG1 , 
  pip INT_X28Y56 ES2MID1 -> IMUX_B27 , 
  ;
net "processor/processor/stack_pop_data<1>" , 
  outpin "processor/processor/stack_pop_data<0>" CQ ,
  inpin "processor/processor/pc_vector_carry<3>" B2 ,
  pip CLBLL_X28Y56 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y56 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X27Y56 LOGIC_OUTS6 -> EN2BEG2 , 
  pip INT_X28Y56 EN2MID2 -> IMUX_B16 , 
  ;
net "processor/processor/stack_pop_data<2>" , 
  outpin "processor/processor/stack_pop_data<0>" BQ ,
  inpin "processor/processor/pc_vector_carry<3>" C2 ,
  pip CLBLL_X28Y56 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y56 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X27Y56 LOGIC_OUTS5 -> ES2BEG0 , 
  pip INT_X28Y56 ES2MID0 -> IMUX_B31 , 
  ;
net "processor/processor/stack_pop_data<3>" , 
  outpin "processor/processor/stack_pop_data<0>" AQ ,
  inpin "processor/processor/pc_vector_carry<3>" D5 ,
  pip CLBLL_X28Y56 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y56 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X27Y56 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X28Y56 ER2MID1 -> IMUX_B21 , 
  ;
net "processor/processor/stack_pop_data<4>" , 
  outpin "processor/processor/stack_pop_data<4>" DQ ,
  inpin "processor/processor/pc_vector_carry<7>" A3 ,
  pip CLBLL_X28Y57 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X27Y57 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X27Y57 LOGIC_OUTS7 -> ES2BEG1 , 
  pip INT_X28Y57 ES2MID1 -> IMUX_B27 , 
  ;
net "processor/processor/stack_pop_data<5>" , 
  outpin "processor/processor/stack_pop_data<4>" CQ ,
  inpin "processor/processor/pc_vector_carry<7>" B2 ,
  pip CLBLL_X28Y57 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X27Y57 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X27Y57 LOGIC_OUTS6 -> EN2BEG2 , 
  pip INT_X28Y57 EN2MID2 -> IMUX_B16 , 
  ;
net "processor/processor/stack_pop_data<6>" , 
  outpin "processor/processor/stack_pop_data<4>" BQ ,
  inpin "processor/processor/pc_vector_carry<7>" C1 ,
  pip CLBLL_X28Y57 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X27Y57 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X27Y57 LOGIC_OUTS5 -> EN2BEG0 , 
  pip INT_X28Y57 EN2MID0 -> IMUX_B30 , 
  ;
net "processor/processor/stack_pop_data<7>" , 
  outpin "processor/processor/stack_pop_data<4>" AQ ,
  inpin "processor/processor/pc_vector_carry<7>" D5 ,
  pip CLBLL_X28Y57 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X27Y57 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X27Y57 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X28Y57 ER2MID1 -> IMUX_B21 , 
  ;
net "processor/processor/stack_pop_data<8>" , 
  outpin "processor/processor/stack_pop_data<8>" DQ ,
  inpin "processor/processor/inc_pc_vector<9>" A1 ,
  pip CLBLL_X28Y58 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y58 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X27Y58 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X28Y58 ER2MID2 -> IMUX_B29 , 
  ;
net "processor/processor/stack_pop_data<9>" , 
  outpin "processor/processor/stack_pop_data<8>" CQ ,
  inpin "processor/processor/inc_pc_vector<9>" B1 ,
  pip CLBLL_X28Y58 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X27Y58 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X27Y58 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X28Y58 ES2MID2 -> IMUX_B17 , 
  ;
net "processor/processor/stack_write_enable" , 
  outpin "processor/processor/stack_write_enable" A ,
  inpin "processor/processor/stack_pop_data<0>" CE ,
  inpin "processor/processor/stack_pop_data<4>" CE ,
  inpin "processor/processor/stack_pop_data<8>" CE ,
  pip CLBLM_X27Y56 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y57 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y58 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/processor/stack_write_enable" A -> AMUX
  pip CLBLM_X27Y58 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X27Y58 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X27Y58 SITE_CTRL_B1 -> M_CE , 
  pip INT_X27Y56 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y56 SR2END1 -> CTRL1 , 
  pip INT_X27Y57 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y57 SR2MID1 -> CTRL1 , 
  pip INT_X27Y58 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y58 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X27Y58 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X27Y58 WL2BEG1 -> CTRL1 , 
  ;
net "processor/processor/sy<0>" , 
  outpin "processor/RAM_data_to_mem<0>" C ,
  inpin "port_id<0>" D6 ,
  pip CLBLL_X21Y49 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X22Y49 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X21Y49 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X21Y49 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X21Y49 WS2MID1 -> BYP5 , 
  pip INT_X22Y49 LOGIC_OUTS14 -> WS2BEG1 , 
  ;
net "processor/processor/sy<1>" , 
  outpin "processor/RAM_data_to_mem<0>" CMUX ,
  inpin "port_id<1>" B6 ,
  pip CLBLL_X21Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X22Y49 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X21Y49 WN2MID0 -> IMUX_B12 , 
  pip INT_X22Y49 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "processor/processor/sy<2>" , 
  outpin "processor/RAM_data_to_mem<0>" A ,
  inpin "port_id<0>" B6 ,
  pip CLBLL_X21Y49 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X22Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X21Y49 WL2MID0 -> IMUX_B36 , 
  pip INT_X22Y48 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  ;
net "processor/processor/sy<3>" , 
  outpin "processor/RAM_data_to_mem<0>" AMUX ,
  inpin "processor/processor/logical_result<5>" B6 ,
  pip CLBLM_X20Y46 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X22Y49 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X20Y46 WR2END0 -> IMUX_B36 , 
  pip INT_X22Y46 SR5MID1 -> WR2BEG0 , 
  pip INT_X22Y49 LOGIC_OUTS20 -> SR5BEG1 , 
  ;
net "processor/processor/sy<4>" , 
  outpin "processor/RAM_data_to_mem<4>" C ,
  inpin "port_id<4>" D3 ,
  pip CLBLM_X20Y49 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X20Y49 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X20Y49 LOGIC_OUTS14 -> WR2BEG0 , 
  pip INT_X20Y49 WR2BEG0 -> IMUX_B44 , 
  ;
net "processor/processor/sy<5>" , 
  outpin "processor/RAM_data_to_mem<4>" CMUX ,
  inpin "port_id<5>" B6 ,
  pip CLBLL_X19Y49 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y49 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X19Y49 WN2MID0 -> IMUX_B12 , 
  pip INT_X20Y49 LOGIC_OUTS22 -> WN2BEG0 , 
  ;
net "processor/processor/sy<6>" , 
  outpin "processor/RAM_data_to_mem<4>" A ,
  inpin "port_id<4>" B6 ,
  pip CLBLM_X20Y49 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y49 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X20Y48 LOGIC_OUTS_S12 -> WL2BEG_S0 , 
  pip INT_X20Y49 WL2BEG0 -> IMUX_B36 , 
  ;
net "processor/processor/sy<7>" , 
  outpin "processor/RAM_data_to_mem<4>" AMUX ,
  inpin "port_id<7>" B6 ,
  pip CLBLL_X19Y41 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X20Y49 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X19Y41 SL2END0 -> IMUX_B12 , 
  pip INT_X19Y43 SW2END1 -> SL2BEG0 , 
  pip INT_X20Y44 SR5END1 -> SW2BEG1 , 
  pip INT_X20Y49 LOGIC_OUTS20 -> SR5BEG1 , 
  ;
net "processor/processor/t_state" , 
  outpin "processor/processor/t_state" BQ ,
  inpin "processor/RAM_wr_enable_from_proc" C2 ,
  inpin "processor/processor/active_interrupt" A5 ,
  inpin "processor/processor/flag_enable" A6 ,
  inpin "processor/processor/pc_enable" A5 ,
  inpin "processor/processor/register_enable" A2 ,
  inpin "processor/processor/stack_address<3>" A5 ,
  inpin "processor/processor/stack_address<3>" B5 ,
  inpin "processor/processor/stack_address<3>" C3 ,
  inpin "processor/processor/stack_address<3>" D3 ,
  inpin "processor/processor/stack_address<4>" A3 ,
  inpin "processor/processor/stack_write_enable" A4 ,
  inpin "processor/processor/t_state" B4 ,
  inpin "read_strobe" A2 ,
  inpin "write_strobe" C2 ,
  pip CLBLL_X14Y44 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y44 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X23Y46 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X23Y52 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y52 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y50 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X22Y49 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X22Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y58 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y58 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X27Y59 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X27Y59 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X27Y59 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X27Y59 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X27Y60 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_WS2MID_B0 -> INT_BUFS_WS2MID0 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_WS2MID0 -> INT_BUFS_WS2MID_B0 , 
  pip INT_X14Y44 WR2END2 -> IMUX_B28 , 
  pip INT_X15Y46 WN2END_S0 -> NW2BEG2 , 
  pip INT_X15Y47 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X15Y50 NL2END0 -> IMUX_B31 , 
  pip INT_X16Y44 SW2MID0 -> IMUX_B7 , 
  pip INT_X16Y45 WS2END0 -> SW2BEG0 , 
  pip INT_X16Y45 WS2END0 -> WR2BEG_N2 , 
  pip INT_X16Y46 WS2MID0 -> WN2BEG0 , 
  pip INT_X17Y46 WS2END0 -> WS2BEG0 , 
  pip INT_X18Y47 WR5END0 -> WS2BEG0 , 
  pip INT_X22Y49 SW2END2 -> IMUX_B4 , 
  pip INT_X22Y53 NW2END0 -> IMUX_B26 , 
  pip INT_X23Y46 SE2MID0 -> IMUX_B24 , 
  pip INT_X23Y47 SR5END0 -> SE2BEG0 , 
  pip INT_X23Y47 SR5END0 -> WR5BEG0 , 
  pip INT_X23Y50 SL2MID2 -> SW2BEG2 , 
  pip INT_X23Y52 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X23Y52 LOGIC_OUTS5 -> NE5BEG0 , 
  pip INT_X23Y52 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X23Y52 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X23Y52 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X24Y58 WN2MID1 -> IMUX_B26 , 
  pip INT_X25Y55 NE5END0 -> NE5BEG0 , 
  pip INT_X25Y58 NE5MID0 -> WN2BEG1 , 
  pip INT_X27Y58 NE5END0 -> NE2BEG0 , 
  pip INT_X27Y58 NE5END0 -> NL2BEG1 , 
  pip INT_X27Y58 NL2BEG1 -> IMUX_B1 , 
  pip INT_X27Y59 NE2MID0 -> IMUX_B14 , 
  pip INT_X27Y59 NE2MID0 -> IMUX_B20 , 
  pip INT_X27Y59 NE2MID0 -> IMUX_B26 , 
  pip INT_X27Y59 NE2MID0 -> IMUX_B32 , 
  pip INT_X27Y60 NL2END1 -> IMUX_B27 , 
  ;
net "processor/processor/valid_to_move" , 
  outpin "processor/processor/valid_to_move" B ,
  inpin "processor/processor/stack_address<3>" A4 ,
  inpin "processor/processor/stack_address<3>" B4 ,
  inpin "processor/processor/stack_address<3>" C2 ,
  inpin "processor/processor/stack_address<3>" D2 ,
  inpin "processor/processor/stack_address<4>" A4 ,
  pip CLBLM_X24Y57 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "processor/processor/valid_to_move" B -> BMUX
  pip CLBLM_X24Y57 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X27Y59 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X27Y59 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X27Y59 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X27Y59 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y60 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X24Y57 LOGIC_OUTS21 -> NE2BEG2 , 
  pip INT_X25Y58 NE2END2 -> ER2BEG_S0 , 
  pip INT_X26Y59 ER2MID0 -> EN2BEG0 , 
  pip INT_X27Y59 ER2END0 -> IMUX_B13 , 
  pip INT_X27Y59 ER2END0 -> IMUX_B19 , 
  pip INT_X27Y59 ER2END0 -> IMUX_B25 , 
  pip INT_X27Y59 ER2END0 -> IMUX_B31 , 
  pip INT_X27Y60 EN2END0 -> IMUX_B25 , 
  ;
net "processor/processor/zero_flag" , 
  outpin "processor/processor/zero_flag" DQ ,
  inpin "processor/processor/condition_met" D4 ,
  inpin "processor/processor/shadow_zero" AX ,
  pip CLBLM_X20Y47 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X22Y47 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X24Y49 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X20Y47 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X20Y47 LOGIC_OUTS3 -> EN5BEG2 , 
  pip INT_X22Y47 BYP0 -> BYP_B0 , 
  pip INT_X22Y47 EL2END2 -> FAN6 , 
  pip INT_X22Y47 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X22Y47 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X22Y47 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X22Y47 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X22Y47 GFAN1 -> FAN2 , 
  pip INT_X23Y49 EN5END2 -> EN2BEG2 , 
  pip INT_X24Y49 EN2MID2 -> IMUX_B22 , 
  ;
net "processor/stack_ptr<0>" , 
  outpin "processor/stack_ptr<3>" AQ ,
  inpin "processor/RAM_address_to_mem<2>" A3 ,
  inpin "processor/RAM_address_to_mem<4>" A1 ,
  inpin "processor/stack_ptr<3>" A1 ,
  inpin "processor/stack_read_address<0>" A4 ,
  inpin "processor/stack_read_address<1>" A4 ,
  inpin "processor/stack_read_address<3>" A3 ,
  inpin "processor/stack_read_address<3>" C5 ,
  inpin "processor/stack_read_address<4>" B4 ,
  inpin "processor/stack_read_address<4>" C2 ,
  pip CLBLL_X4Y45 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X4Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X4Y46 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X4Y46 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X4Y47 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X4Y47 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y45 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X3Y45 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y46 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y46 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X3Y45 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y45 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X3Y45 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X3Y45 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X3Y45 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X3Y45 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X3Y46 NL2MID1 -> IMUX_B3 , 
  pip INT_X3Y46 NL2MID1 -> IMUX_B9 , 
  pip INT_X4Y45 ES2MID0 -> IMUX_B25 , 
  pip INT_X4Y45 ES2MID0 -> NL2BEG1 , 
  pip INT_X4Y46 EN2END0 -> IMUX_B25 , 
  pip INT_X4Y46 EN2END0 -> IMUX_B37 , 
  pip INT_X4Y46 EN2END0 -> IMUX_B7 , 
  pip INT_X4Y47 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X4Y47 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X4Y47 NL2END1 -> FAN5 , 
  pip INT_X4Y47 NL2END1 -> IMUX_B3 , 
  ;
net "processor/stack_ptr<1>" , 
  outpin "processor/stack_ptr<3>" BQ ,
  inpin "processor/RAM_address_to_mem<4>" C5 ,
  inpin "processor/stack_ptr<3>" B1 ,
  inpin "processor/stack_ptr<3>" BX ,
  inpin "processor/stack_read_address<1>" A1 ,
  inpin "processor/stack_read_address<3>" A4 ,
  inpin "processor/stack_read_address<3>" C2 ,
  inpin "processor/stack_read_address<4>" B2 ,
  inpin "processor/stack_read_address<4>" C4 ,
  pip CLBLL_X4Y46 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X4Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X4Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X4Y47 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y45 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X3Y45 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X3Y45 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X3Y46 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X3Y45 BYP4 -> BYP_B4 , 
  pip INT_X3Y45 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X3Y45 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X3Y45 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X3Y45 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X3Y45 NR2MID2 -> IMUX_B17 , 
  pip INT_X3Y46 NW2MID0 -> IMUX_B1 , 
  pip INT_X3Y46 NW2MID0 -> IMUX_B7 , 
  pip INT_X4Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X4Y46 BYP_BOUNCE5 -> IMUX_B10 , 
  pip INT_X4Y46 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X4Y46 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X4Y46 NE2END0 -> BYP5 , 
  pip INT_X4Y46 NE2END0 -> NL2BEG1 , 
  pip INT_X4Y47 NL2MID1 -> IMUX_B33 , 
  ;
net "processor/stack_ptr<2>" , 
  outpin "processor/stack_ptr<3>" CQ ,
  inpin "processor/RAM_address_to_mem<2>" C1 ,
  inpin "processor/stack_ptr<3>" C6 ,
  inpin "processor/stack_ptr<3>" CX ,
  inpin "processor/stack_read_address<3>" A6 ,
  inpin "processor/stack_read_address<3>" C1 ,
  inpin "processor/stack_read_address<4>" B1 ,
  inpin "processor/stack_read_address<4>" C6 ,
  pip CLBLL_X4Y46 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y46 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X4Y47 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X3Y45 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X3Y45 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X3Y45 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X3Y46 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X3Y46 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X3Y45 BYP3 -> BYP_B3 , 
  pip INT_X3Y45 EL2BEG2 -> IMUX_B35 , 
  pip INT_X3Y45 LOGIC_OUTS6 -> BYP3 , 
  pip INT_X3Y45 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X3Y45 LOGIC_OUTS6 -> NE2BEG2 , 
  pip INT_X3Y45 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X3Y46 WL2BEG0 -> IMUX_B0 , 
  pip INT_X3Y46 WL2BEG0 -> IMUX_B6 , 
  pip INT_X4Y46 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X4Y46 NE2END2 -> FAN7 , 
  pip INT_X4Y46 NE2END2 -> IMUX_B11 , 
  pip INT_X4Y46 NE2END2 -> IMUX_B41 , 
  pip INT_X4Y47 FAN_BOUNCE_N7 -> IMUX_B6 , 
  ;
net "processor/stack_ptr<3>" , 
  outpin "processor/stack_ptr<3>" DQ ,
  inpin "processor/RAM_address_to_mem<2>" B4 ,
  inpin "processor/stack_ptr<3>" D6 ,
  inpin "processor/stack_ptr<3>" DX ,
  inpin "processor/stack_read_address<3>" A2 ,
  inpin "processor/stack_read_address<3>" C4 ,
  inpin "processor/stack_read_address<4>" C5 ,
  pip CLBLL_X4Y46 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X4Y47 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X3Y45 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X3Y45 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X3Y45 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X3Y46 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X3Y45 BYP6 -> BYP_B6 , 
  pip INT_X3Y45 ER2BEG2 -> FAN5 , 
  pip INT_X3Y45 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X3Y45 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X3Y45 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X3Y45 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X3Y45 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X3Y46 NE2MID1 -> IMUX_B10 , 
  pip INT_X3Y46 NE2MID1 -> IMUX_B4 , 
  pip INT_X4Y46 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X4Y46 NE2END1 -> CTRL3 , 
  pip INT_X4Y46 NE2END1 -> IMUX_B9 , 
  pip INT_X4Y47 CTRL_BOUNCE_N3 -> IMUX_B37 , 
  ;
net "processor/stack_ptr<4>" , 
  outpin "processor/stack_ptr<7>" AQ ,
  inpin "processor/RAM_address_to_mem<4>" D2 ,
  inpin "processor/stack_ptr<7>" A1 ,
  inpin "processor/stack_ptr<7>" AX ,
  inpin "processor/stack_read_address<3>" B4 ,
  inpin "processor/stack_read_address<4>" C1 ,
  inpin "processor/stack_read_address<7>" A1 ,
  inpin "processor/stack_read_address<7>" D4 ,
  pip CLBLL_X4Y46 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X4Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X3Y46 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X3Y46 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X3Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y46 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X3Y47 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y47 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X3Y46 BYP1 -> BYP_B1 , 
  pip INT_X3Y46 BYP_BOUNCE_S4 -> IMUX_B29 , 
  pip INT_X3Y46 LOGIC_OUTS4 -> BYP1 , 
  pip INT_X3Y46 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X3Y46 LOGIC_OUTS4 -> IMUX_B37 , 
  pip INT_X3Y46 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X3Y47 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X3Y47 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y47 BYP_BOUNCE5 -> IMUX_B22 , 
  pip INT_X3Y47 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X3Y47 NR2MID0 -> BYP4 , 
  pip INT_X3Y47 NR2MID0 -> BYP5 , 
  pip INT_X4Y46 EN2MID0 -> IMUX_B6 , 
  pip INT_X4Y47 EN2END0 -> IMUX_B19 , 
  ;
net "processor/stack_ptr<5>" , 
  outpin "processor/stack_ptr<7>" BQ ,
  inpin "processor/RAM_page_to_mem<0>" B3 ,
  inpin "processor/stack_ptr<7>" B1 ,
  inpin "processor/stack_ptr<7>" BX ,
  inpin "processor/stack_read_address<3>" B1 ,
  inpin "processor/stack_read_address<7>" A3 ,
  inpin "processor/stack_read_address<7>" D5 ,
  pip CLBLL_X4Y48 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y46 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X3Y46 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X3Y46 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X3Y46 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X3Y47 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X3Y47 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X3Y46 BYP4 -> BYP_B4 , 
  pip INT_X3Y46 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y46 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X3Y46 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X3Y46 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X3Y46 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X3Y46 NL2BEG1 -> BYP5 , 
  pip INT_X3Y46 NR2MID2 -> IMUX_B41 , 
  pip INT_X3Y47 NL2MID1 -> IMUX_B21 , 
  pip INT_X3Y47 NL2MID1 -> IMUX_B27 , 
  pip INT_X3Y47 NL2MID1 -> NE2BEG1 , 
  pip INT_X4Y48 NE2END1 -> IMUX_B15 , 
  ;
net "processor/stack_ptr<6>" , 
  outpin "processor/stack_ptr<7>" CQ ,
  inpin "processor/RAM_page_to_mem<2>" A1 ,
  inpin "processor/stack_ptr<7>" C4 ,
  inpin "processor/stack_ptr<7>" CX ,
  inpin "processor/stack_read_address<7>" A6 ,
  inpin "processor/stack_read_address<7>" D1 ,
  pip CLBLL_X4Y48 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X3Y46 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X3Y46 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X3Y46 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X3Y47 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X3Y47 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X3Y46 BYP3 -> BYP_B3 , 
  pip INT_X3Y46 LOGIC_OUTS6 -> BYP3 , 
  pip INT_X3Y46 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X3Y46 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X3Y46 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X3Y47 WL2BEG0 -> IMUX_B18 , 
  pip INT_X3Y47 WL2BEG0 -> IMUX_B24 , 
  pip INT_X3Y48 NR2END1 -> ER2BEG2 , 
  pip INT_X4Y48 ER2MID2 -> IMUX_B5 , 
  ;
net "processor/stack_ptr<7>" , 
  outpin "processor/stack_ptr<7>" DQ ,
  inpin "processor/RAM_page_to_mem<2>" B1 ,
  inpin "processor/stack_ptr<7>" D4 ,
  inpin "processor/stack_read_address<7>" D6 ,
  pip CLBLL_X4Y48 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X3Y46 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X3Y46 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y47 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X3Y46 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X3Y46 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X3Y47 NL2MID2 -> IMUX_B23 , 
  pip INT_X3Y47 NL2MID2 -> NE2BEG2 , 
  pip INT_X4Y48 NE2END2 -> IMUX_B41 , 
  ;
net "processor/stack_ptr_or0000" , 
  outpin "N124" A ,
  inpin "processor/stack_ptr<3>" CE ,
  inpin "processor/stack_ptr<7>" CE ,
  pip CLBLL_X4Y44 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X3Y45 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X3Y46 SITE_CTRL_B1 -> M_CE , 
  pip INT_X3Y45 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y45 NW2END0 -> CTRL1 , 
  pip INT_X3Y46 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y46 NW2END0 -> CTRL1 , 
  pip INT_X4Y44 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X4Y44 LOGIC_OUTS8 -> NW2BEG0 , 
  pip INT_X4Y45 NE2MID0 -> NW2BEG0 , 
  ;
net "processor/stack_read_address<0>" , 
  outpin "processor/stack_read_address<0>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL4 ,
  pip BRAM_X5Y45 BRAM_IMUX_B26_2 -> RAMBFIFO36_ADDRBL4 , 
  pip CLBLL_X4Y45 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X4Y44 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  pip INT_X5Y45 ER2MID0 -> NL2BEG1 , 
  pip INT_X5Y47 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X5Y47 FAN_BOUNCE4 -> IMUX_B26 , 
  pip INT_X5Y47 NL2END1 -> FAN4 , 
  ;
net "processor/stack_read_address<1>" , 
  outpin "processor/stack_read_address<1>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL5 ,
  pip BRAM_X5Y45 BRAM_IMUX_B27_2 -> RAMBFIFO36_ADDRBL5 , 
  pip CLBLL_X4Y46 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/stack_read_address<1>" A -> AMUX
  pip CLBLL_X4Y46 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X4Y46 LOGIC_OUTS20 -> NE2BEG1 , 
  pip INT_X5Y47 NE2END1 -> IMUX_B27 , 
  ;
net "processor/stack_read_address<2>" , 
  outpin "processor/stack_read_address<4>" B ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL6 ,
  pip BRAM_X5Y45 BRAM_IMUX_B28_2 -> RAMBFIFO36_ADDRBL6 , 
  pip CLBLL_X4Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X4Y46 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X4Y47 NR2MID0 -> NE2BEG0 , 
  pip INT_X5Y47 BYP_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X5Y48 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X5Y48 NE2END0 -> BYP0 , 
  ;
net "processor/stack_read_address<3>" , 
  outpin "processor/stack_read_address<3>" C ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL7 ,
  pip BRAM_X5Y45 BRAM_IMUX_B29_2 -> RAMBFIFO36_ADDRBL7 , 
  pip CLBLM_X3Y46 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X3Y46 LOGIC_OUTS10 -> NE2BEG1 , 
  pip INT_X4Y47 NE2END1 -> ER2BEG2 , 
  pip INT_X5Y47 ER2MID2 -> IMUX_B29 , 
  ;
net "processor/stack_read_address<4>" , 
  outpin "processor/stack_read_address<4>" C ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL8 ,
  pip BRAM_X5Y45 BRAM_IMUX_B38_2 -> RAMBFIFO36_ADDRBL8 , 
  pip CLBLL_X4Y46 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X4Y46 LOGIC_OUTS10 -> ES2BEG1 , 
  pip INT_X5Y46 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X5Y46 ES2MID1 -> FAN5 , 
  pip INT_X5Y46 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X5Y46 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X5Y47 BYP_BOUNCE_N7 -> IMUX_B38 , 
  ;
net "processor/stack_read_address<5>" , 
  outpin "processor/stack_read_address<3>" B ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL9 ,
  pip BRAM_X5Y45 BRAM_IMUX_B39_2 -> RAMBFIFO36_ADDRBL9 , 
  pip CLBLM_X3Y46 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X3Y46 LOGIC_OUTS9 -> NE2BEG0 , 
  pip INT_X4Y47 NE2END0 -> ER2BEG1 , 
  pip INT_X5Y47 ER2MID1 -> IMUX_B39 , 
  ;
net "processor/stack_read_address<6>" , 
  outpin "processor/stack_read_address<7>" A ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL10 ,
  pip BRAM_X5Y45 BRAM_IMUX_B40_2 -> RAMBFIFO36_ADDRBL10 , 
  pip CLBLM_X3Y47 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/stack_read_address<7>" A -> AMUX
  pip CLBLM_X3Y47 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X3Y47 LOGIC_OUTS20 -> ER2BEG2 , 
  pip INT_X5Y47 ER2END2 -> SR2BEG2 , 
  pip INT_X5Y47 SR2BEG2 -> IMUX_B40 , 
  ;
net "processor/stack_read_address<7>" , 
  outpin "processor/stack_read_address<7>" D ,
  inpin "processor/internal_mem/ram_2048_x_9" ADDRBL11 ,
  pip BRAM_X5Y45 BRAM_IMUX_B41_2 -> RAMBFIFO36_ADDRBL11 , 
  pip CLBLM_X3Y47 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X3Y47 LOGIC_OUTS15 -> EN2BEG2 , 
  pip INT_X4Y47 EN2MID2 -> EL2BEG2 , 
  pip INT_X5Y47 EL2MID2 -> IMUX_B41 , 
  ;
net "processor/stack_write_strobe" , 
  outpin "processor/RAM_page_to_mem<2>" C ,
  inpin "processor/RAM_address_to_mem<2>" A1 ,
  inpin "processor/RAM_address_to_mem<2>" B1 ,
  inpin "processor/RAM_address_to_mem<2>" C6 ,
  inpin "processor/RAM_address_to_mem<4>" C6 ,
  inpin "processor/RAM_address_to_mem<4>" D6 ,
  inpin "processor/RAM_page_to_mem<0>" A3 ,
  inpin "processor/RAM_page_to_mem<0>" B6 ,
  inpin "processor/RAM_page_to_mem<0>" C5 ,
  inpin "processor/RAM_page_to_mem<2>" A6 ,
  inpin "processor/RAM_page_to_mem<2>" B3 ,
  inpin "processor/RAM_page_to_mem<2>" D5 ,
  inpin "processor/stack_ptr<7>" D6 ,
  pip CLBLL_X4Y47 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X4Y47 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X4Y47 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X4Y48 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "processor/RAM_page_to_mem<2>" C -> CMUX
  pip CLBLL_X4Y48 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X4Y48 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X4Y48 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y48 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X4Y48 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X4Y48 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X4Y48 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X4Y48 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X3Y46 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X3Y46 SW2MID2 -> IMUX_B23 , 
  pip INT_X3Y47 WS2END2 -> SW2BEG2 , 
  pip INT_X4Y47 SW2MID2 -> IMUX_B11 , 
  pip INT_X4Y47 SW2MID2 -> IMUX_B23 , 
  pip INT_X4Y47 SW2MID2 -> IMUX_B35 , 
  pip INT_X4Y47 SW2MID2 -> IMUX_B41 , 
  pip INT_X4Y47 SW2MID2 -> IMUX_B5 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> IMUX_B27 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> IMUX_B33 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> IMUX_B39 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> SW2BEG2 , 
  pip INT_X4Y48 LOGIC_OUTS10 -> WS2BEG2 , 
  pip INT_X4Y48 LOGIC_OUTS18 -> IMUX_B0 , 
  pip INT_X4Y48 LOGIC_OUTS18 -> IMUX_B12 , 
  ;
net "processor/stack_write_strobe_inv" , 
  outpin "processor/stack_write_strobe_inv" A ,
  inpin "processor/stack_ptr<3>" AX ,
  pip CLBLL_X4Y45 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "processor/stack_write_strobe_inv" A -> AMUX
  pip CLBLL_X4Y45 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X3Y45 SITE_BYP_B1 -> M_AX , 
  pip INT_X3Y45 BYP1 -> BYP_B1 , 
  pip INT_X3Y45 WS2MID1 -> BYP1 , 
  pip INT_X4Y45 LOGIC_OUTS16 -> WS2BEG1 , 
  ;
net "ps2<0>" , cfg " _BELSIG:PAD,PAD,ps2<0>:ps2<0>",
  ;
net "ps2<1>" , cfg " _BELSIG:PAD,PAD,ps2<1>:ps2<1>",
  ;
net "ps2_int_edge<0>" , 
  outpin "ps2_int_edge<1>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" B5 ,
  inpin "int_status_mux0000<1>78" A4 ,
  pip CLBLL_X21Y51 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y55 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X20Y51 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X20Y51 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X20Y51 WN2END_S0 -> FAN6 , 
  pip INT_X21Y51 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X21Y51 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X21Y54 NL5MID0 -> NW2BEG0 , 
  pip INT_X21Y55 NW2MID0 -> IMUX_B25 , 
  ;
net "ps2_int_edge<1>" , 
  outpin "ps2_int_edge<1>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" B5 ,
  inpin "ps2_out<1>" B2 ,
  pip CLBLL_X19Y50 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X21Y51 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X21Y53 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X19Y50 SW2END1 -> IMUX_B14 , 
  pip INT_X20Y51 WN2MID1 -> SW2BEG1 , 
  pip INT_X21Y51 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X21Y51 LOGIC_OUTS1 -> WN2BEG1 , 
  pip INT_X21Y53 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X21Y53 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X21Y53 NR2END0 -> BYP5 , 
  ;
net "ps2_int_edge_not0001" , 
  outpin "ps2_int_edge_not0001" D ,
  inpin "ps2_int_edge<1>" CE ,
  pip CLBLL_X21Y51 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y51 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "ps2_int_edge_not0001" D -> DMUX
  pip CLBLM_X20Y51 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip INT_X20Y51 LOGIC_OUTS19 -> EN2BEG1 , 
  pip INT_X21Y51 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y51 EN2MID1 -> CTRL0 , 
  ;
net "ps2_int_mask<0>" , 
  outpin "ps2_int_mask<1>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C1 ,
  inpin "int_status_mux0000<1>78" A3 ,
  pip CLBLL_X21Y52 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y55 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y51 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X20Y51 WS2END0 -> IMUX_B30 , 
  pip INT_X21Y52 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X21Y52 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X21Y53 NW2MID0 -> NL2BEG1 , 
  pip INT_X21Y55 NL2END1 -> IMUX_B27 , 
  ;
net "ps2_int_mask<1>" , 
  outpin "ps2_int_mask<1>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C4 ,
  inpin "ps2_out<1>" B4 ,
  pip CLBLL_X19Y50 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X21Y52 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X21Y53 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X19Y50 WR2END2 -> IMUX_B34 , 
  pip INT_X21Y51 SR2MID0 -> WR2BEG_N2 , 
  pip INT_X21Y52 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X21Y52 LOGIC_OUTS1 -> SR2BEG0 , 
  pip INT_X21Y53 NR2MID0 -> IMUX_B13 , 
  ;
net "ps2_int_mask_not0001" , 
  outpin "ps2_int_mask_not0001" D ,
  inpin "ps2_int_mask<1>" CE ,
  pip CLBLL_X21Y52 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y52 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "ps2_int_mask_not0001" D -> DMUX
  pip CLBLM_X20Y52 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip INT_X20Y52 LOGIC_OUTS19 -> EN2BEG1 , 
  pip INT_X21Y52 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y52 EN2MID1 -> CTRL0 , 
  ;
net "ps2_int_value<0>" , 
  outpin "ps2_int_value<1>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<3>" C4 ,
  inpin "int_status_mux0000<1>78" A5 ,
  pip CLBLL_X21Y55 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y51 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y53 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X20Y51 SL2MID2 -> IMUX_B34 , 
  pip INT_X20Y53 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X20Y53 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X21Y54 EN2END0 -> NE2BEG0 , 
  pip INT_X21Y55 NE2MID0 -> IMUX_B26 , 
  ;
net "ps2_int_value<1>" , 
  outpin "ps2_int_value<1>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<3>" C1 ,
  inpin "ps2_out<1>" B3 ,
  pip CLBLL_X19Y50 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X21Y53 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X19Y50 SL2END0 -> IMUX_B30 , 
  pip INT_X19Y52 WS2END1 -> SL2BEG0 , 
  pip INT_X20Y53 LOGIC_OUTS1 -> EL2BEG1 , 
  pip INT_X20Y53 LOGIC_OUTS1 -> WS2BEG1 , 
  pip INT_X21Y53 EL2MID1 -> IMUX_B15 , 
  ;
net "ps2_int_value_not0001" , 
  outpin "ps2_int_mask_not0001" B ,
  inpin "ps2_int_value<1>" CE ,
  pip CLBLM_X20Y52 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X20Y53 SITE_CTRL_B0 -> L_CE , 
  pip INT_X20Y52 LOGIC_OUTS9 -> NE2BEG0 , 
  pip INT_X20Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y53 NE2MID0 -> CTRL0 , 
  ;
net "ps2_out<0>" , 
  outpin "ps2_out<1>" BQ ,
  inpin "ps2<0>" T ,
  pip CLBLL_X21Y53 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X21Y53 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X21Y58 NL5END0 -> NE2BEG0 , 
  pip INT_X22Y59 NE2END0 -> NL2BEG1 , 
  pip INT_X22Y61 NL2END1 -> NE2BEG1 , 
  pip INT_X23Y100 LV0 =- LV18 , 
  pip INT_X23Y112 LV12 -> ER5BEG0 , 
  pip INT_X23Y62 NE2END1 -> NL2BEG2 , 
  pip INT_X23Y64 NL2END2 -> LV0 , 
  pip INT_X23Y82 LV0 =- LV18 , 
  pip INT_X28Y112 ER5END0 -> EN5BEG0 , 
  pip INT_X31Y112 EN5MID0 -> SR2BEG0 , 
  pip INT_X31Y112 SR2BEG0 -> IMUX_B24 , 
  pip IOI_X31Y112 IOI_IMUX_B24 -> IOI_T11 , 
  pip IOI_X31Y112 IOI_T11 -> IOI_T_PINWIRE1 ,  #  _ROUTETHROUGH:T1:TQ "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y224" T1 -> TQ
  pip IOI_X31Y112 IOI_T_PINWIRE1 -> IOI_T1 , 
  ;
net "ps2_out<1>" , 
  outpin "ps2_out<1>" CQ ,
  inpin "ps2<1>" T ,
  pip CLBLL_X21Y53 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X21Y53 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X21Y58 NR5END1 -> NE2BEG1 , 
  pip INT_X22Y115 LV18 -> ES5BEG0 , 
  pip INT_X22Y59 NE2END1 -> NL2BEG2 , 
  pip INT_X22Y61 NL2END2 -> LV0 , 
  pip INT_X22Y79 LV0 =- LV18 , 
  pip INT_X22Y97 LV0 =- LV18 , 
  pip INT_X25Y113 ES5END0 -> EL5BEG0 , 
  pip INT_X30Y113 EL5END0 -> ES2BEG0 , 
  pip INT_X31Y112 ES2END0 -> IMUX_B30 , 
  pip IOI_X31Y112 IOI_IMUX_B30 -> IOI_T10 , 
  pip IOI_X31Y112 IOI_T10 -> IOI_T_PINWIRE0 ,  #  _ROUTETHROUGH:T1:TQ "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y225" T1 -> TQ
  pip IOI_X31Y112 IOI_T_PINWIRE0 -> IOI_T0 , 
  ;
net "ps2_out_not0001" , 
  outpin "ps2_int_edge_not0001" B ,
  inpin "ps2_out<1>" CE ,
  pip CLBLL_X21Y53 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y51 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X20Y51 LOGIC_OUTS9 -> EN2BEG0 , 
  pip INT_X21Y52 EN2END0 -> NE2BEG0 , 
  pip INT_X21Y53 CTRL1 -> CTRL_B1 , 
  pip INT_X21Y53 NE2MID0 -> CTRL1 , 
  ;
net "ps2_synchro[0].ps2_0/fifo<0>" , 
  outpin "ps2_synchro[0].ps2_0/fifo<3>" AQ ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" BX ,
  pip CLBLL_X23Y72 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X23Y72 SITE_BYP_B5 -> L_BX , 
  pip INT_X23Y72 BYP5 -> BYP_B5 , 
  pip INT_X23Y72 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X23Y72 NL2BEG1 -> BYP5 , 
  ;
net "ps2_synchro[0].ps2_0/fifo<1>" , 
  outpin "ps2_synchro[0].ps2_0/fifo<3>" BQ ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" CX ,
  pip CLBLL_X23Y72 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X23Y72 SITE_BYP_B2 -> L_CX , 
  pip INT_X23Y72 BYP2 -> BYP_B2 , 
  pip INT_X23Y72 EL2BEG1 -> FAN5 , 
  pip INT_X23Y72 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X23Y72 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X23Y72 LOGIC_OUTS1 -> EL2BEG1 , 
  ;
net "ps2_synchro[0].ps2_0/fifo<2>" , 
  outpin "ps2_synchro[0].ps2_0/fifo<3>" CQ ,
  inpin "int_status_mux0000<1>78" A2 ,
  inpin "ps2_synchro[0].ps2_0/fifo<3>" DX ,
  pip CLBLL_X21Y55 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X23Y72 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X23Y72 SITE_BYP_B7 -> L_DX , 
  pip INT_X21Y55 SR2MID2 -> IMUX_B28 , 
  pip INT_X21Y56 SW5MID2 -> SR2BEG2 , 
  pip INT_X21Y59 SL5END2 -> SW5BEG2 , 
  pip INT_X21Y64 SW5END2 -> SL5BEG2 , 
  pip INT_X23Y67 SL5END2 -> SW5BEG2 , 
  pip INT_X23Y72 BYP7 -> BYP_B7 , 
  pip INT_X23Y72 LOGIC_OUTS2 -> SL5BEG2 , 
  pip INT_X23Y72 LOGIC_OUTS2 -> WL2BEG2 , 
  pip INT_X23Y72 WL2BEG2 -> BYP7 , 
  ;
net "ps2_synchro[0].ps2_0/fifo<3>" , 
  outpin "ps2_synchro[0].ps2_0/fifo<3>" DQ ,
  inpin "int_status_mux0000<1>78" A1 ,
  pip CLBLL_X21Y55 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X23Y72 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X21Y55 SW2MID2 -> IMUX_B29 , 
  pip INT_X21Y56 SL5END2 -> SW2BEG2 , 
  pip INT_X21Y61 LV6 -> SL5BEG2 , 
  pip INT_X21Y73 WL2END0 -> LV18 , 
  pip INT_X23Y72 LOGIC_OUTS3 -> WL2BEG_S0 , 
  ;
net "ps2_synchro[1].ps2_0/fifo<0>" , 
  outpin "ps2_synchro[1].ps2_0/fifo<3>" AQ ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" BX ,
  pip CLBLL_X23Y72 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y72 SITE_BYP_B4 -> M_BX , 
  pip INT_X23Y72 BYP4 -> BYP_B4 , 
  pip INT_X23Y72 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X23Y72 NR2BEG0 -> BYP4 , 
  ;
net "ps2_synchro[1].ps2_0/fifo<1>" , 
  outpin "ps2_synchro[1].ps2_0/fifo<3>" BQ ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" CX ,
  pip CLBLL_X23Y72 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y72 SITE_BYP_B3 -> M_CX , 
  pip INT_X23Y72 BYP3 -> BYP_B3 , 
  pip INT_X23Y72 FAN_BOUNCE_S0 -> BYP3 , 
  pip INT_X23Y72 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X23Y73 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X23Y73 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X23Y73 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X23Y73 GFAN1 -> FAN0 , 
  pip INT_X23Y73 NR2END2 -> FAN6 , 
  ;
net "ps2_synchro[1].ps2_0/fifo<2>" , 
  outpin "ps2_synchro[1].ps2_0/fifo<3>" CQ ,
  inpin "ps2_out<1>" B5 ,
  inpin "ps2_synchro[1].ps2_0/fifo<3>" DX ,
  pip CLBLL_X21Y53 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X23Y72 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X23Y72 SITE_BYP_B6 -> M_DX , 
  pip INT_X21Y53 WR2MID1 -> IMUX_B14 , 
  pip INT_X22Y53 SL5MID2 -> WR2BEG1 , 
  pip INT_X22Y56 LV0 -> SL5BEG2 , 
  pip INT_X22Y74 NW2END_N2 -> LV18 , 
  pip INT_X23Y72 BYP6 -> BYP_B6 , 
  pip INT_X23Y72 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X23Y72 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X23Y72 SR2BEG2 -> BYP6 , 
  ;
net "ps2_synchro[1].ps2_0/fifo<3>" , 
  outpin "ps2_synchro[1].ps2_0/fifo<3>" DQ ,
  inpin "ps2_out<1>" B1 ,
  pip CLBLL_X21Y53 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X23Y72 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X21Y53 EL2BEG2 -> IMUX_B17 , 
  pip INT_X21Y53 SL5END2 -> EL2BEG2 , 
  pip INT_X21Y58 LV6 -> SL5BEG2 , 
  pip INT_X21Y70 SL2END0 -> LV18 , 
  pip INT_X21Y72 WR2END1 -> SL2BEG0 , 
  pip INT_X23Y72 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "read_from_uart0" , 
  outpin "uart0_transmit_receive/receive/buf_0/valid_write" A ,
  inpin "uart0_status_port<4>" C3 ,
  inpin "uart0_status_port<5>" A5 ,
  inpin "uart0_status_port<5>" B5 ,
  inpin "uart0_status_port<5>" C3 ,
  inpin "uart0_status_port<5>" D3 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" B6 ,
  pip CLBLL_X16Y40 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y40 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X15Y40 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y40 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y40 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y40 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y40 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X15Y40 WL2MID1 -> IMUX_B14 , 
  pip INT_X15Y40 WL2MID1 -> IMUX_B20 , 
  pip INT_X15Y40 WL2MID1 -> IMUX_B26 , 
  pip INT_X15Y40 WL2MID1 -> IMUX_B32 , 
  pip INT_X15Y40 WL2MID1 -> IMUX_B8 , 
  pip INT_X16Y40 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X16Y40 LOGIC_OUTS8 -> WL2BEG1 , 
  ;
net "read_from_uart1" , 
  outpin "N286" A ,
  inpin "N286" B6 ,
  inpin "uart1_status_port<4>" D2 ,
  inpin "uart1_status_port<5>" A3 ,
  inpin "uart1_status_port<5>" B3 ,
  inpin "uart1_status_port<5>" C5 ,
  inpin "uart1_status_port<5>" D5 ,
  pip CLBLL_X19Y36 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y37 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X19Y37 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X19Y37 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y37 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X18Y37 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X18Y37 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X18Y37 LOGIC_OUTS8 -> ER2BEG1 , 
  pip INT_X18Y37 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X18Y37 LOGIC_OUTS8 -> SE2BEG0 , 
  pip INT_X19Y36 SE2END0 -> IMUX_B43 , 
  pip INT_X19Y37 ER2MID1 -> IMUX_B3 , 
  pip INT_X19Y37 ER2MID1 -> IMUX_B39 , 
  pip INT_X19Y37 ER2MID1 -> IMUX_B45 , 
  pip INT_X19Y37 ER2MID1 -> IMUX_B9 , 
  ;
net "read_strobe" , 
  outpin "read_strobe" AQ ,
  inpin "N124" B3 ,
  inpin "N126" A2 ,
  inpin "N286" A4 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<3>" A4 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B5 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A6 ,
  inpin "port_id<7>" A6 ,
  inpin "processor/stack_read_address<0>" A6 ,
  inpin "processor/stack_read_address<1>" A5 ,
  inpin "processor/stack_read_address<3>" A5 ,
  inpin "processor/stack_read_address<3>" C3 ,
  inpin "processor/stack_read_address<4>" B5 ,
  inpin "processor/stack_read_address<4>" C3 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" A4 ,
  pip CLBLL_X14Y23 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X14Y44 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y28 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y29 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y33 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y40 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y41 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X4Y44 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X4Y45 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X4Y46 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X4Y46 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X4Y46 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X3Y46 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X3Y46 SITE_IMUX_B8 -> L_C3 , 
  pip INT_BUFS_L_X17Y37 INT_BUFS_SE2MID0 -> INT_BUFS_SE2MID_B0 , 
  pip INT_BUFS_L_X17Y41 INT_BUFS_NE2MID0 -> INT_BUFS_NE2MID_B0 , 
  pip INT_BUFS_R_X18Y37 INT_BUFS_SE2MID_B0 -> INT_BUFS_SE2MID0 , 
  pip INT_BUFS_R_X18Y41 INT_BUFS_NE2MID_B0 -> INT_BUFS_NE2MID0 , 
  pip INT_X14Y23 SL2MID0 -> IMUX_B0 , 
  pip INT_X14Y24 WR2END1 -> SL2BEG0 , 
  pip INT_X14Y32 LV6 -> SE5BEG2 , 
  pip INT_X14Y33 SR5END0 -> EL2BEG0 , 
  pip INT_X14Y38 LV12 -> EN5BEG0 , 
  pip INT_X14Y38 LV12 -> SR5BEG0 , 
  pip INT_X14Y42 SR2END0 -> SE2BEG0 , 
  pip INT_X14Y44 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X14Y44 LOGIC_OUTS4 -> WR5BEG1 , 
  pip INT_X14Y44 SR2BEG0 -> LV18 , 
  pip INT_X15Y41 SE2END0 -> SE2BEG0 , 
  pip INT_X16Y24 SR5END2 -> WR2BEG1 , 
  pip INT_X16Y28 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X16Y28 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X16Y28 SR2MID2 -> BYP6 , 
  pip INT_X16Y29 SE5END2 -> SR2BEG2 , 
  pip INT_X16Y29 SE5END2 -> SR5BEG2 , 
  pip INT_X16Y29 SR2BEG2 -> IMUX_B28 , 
  pip INT_X16Y33 EL2END0 -> IMUX_B25 , 
  pip INT_X16Y40 SE2END0 -> IMUX_B1 , 
  pip INT_X17Y38 EN5MID0 -> SE2BEG0 , 
  pip INT_X17Y40 EN5END0 -> NE2BEG0 , 
  pip INT_X18Y37 SE2END0 -> IMUX_B1 , 
  pip INT_X18Y41 NE2END0 -> EN2BEG0 , 
  pip INT_X19Y41 EN2MID0 -> IMUX_B24 , 
  pip INT_X3Y46 WN2MID1 -> IMUX_B2 , 
  pip INT_X3Y46 WN2MID1 -> IMUX_B8 , 
  pip INT_X4Y44 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X4Y44 FAN_BOUNCE1 -> IMUX_B39 , 
  pip INT_X4Y44 SL2END0 -> FAN1 , 
  pip INT_X4Y45 SL2MID0 -> IMUX_B24 , 
  pip INT_X4Y46 WL2END1 -> IMUX_B26 , 
  pip INT_X4Y46 WL2END1 -> IMUX_B38 , 
  pip INT_X4Y46 WL2END1 -> IMUX_B8 , 
  pip INT_X4Y46 WL2END1 -> SL2BEG0 , 
  pip INT_X4Y46 WL2END1 -> WN2BEG1 , 
  pip INT_X6Y46 WN5END1 -> WL2BEG1 , 
  pip INT_X9Y44 WR5END1 -> WN5BEG1 , 
  ;
net "switch<0>" , cfg " _BELSIG:PAD,PAD,switch<0>:switch<0>",
  ;
net "switch<1>" , cfg " _BELSIG:PAD,PAD,switch<1>:switch<1>",
  ;
net "switch<2>" , cfg " _BELSIG:PAD,PAD,switch<2>:switch<2>",
  ;
net "switch<3>" , cfg " _BELSIG:PAD,PAD,switch<3>:switch<3>",
  ;
net "switch<4>" , cfg " _BELSIG:PAD,PAD,switch<4>:switch<4>",
  ;
net "switch<5>" , cfg " _BELSIG:PAD,PAD,switch<5>:switch<5>",
  ;
net "switch<6>" , cfg " _BELSIG:PAD,PAD,switch<6>:switch<6>",
  ;
net "switch<7>" , cfg " _BELSIG:PAD,PAD,switch<7>:switch<7>",
  ;
net "switch_0_IBUF" , 
  outpin "switch<0>" I ,
  inpin "in_port_reg<0>" B5 ,
  inpin "leds_before_pwm_and000862" D3 ,
  pip CLBLL_X16Y65 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X20Y55 SITE_IMUX_B14 -> M_B5 , 
  pip INT_INTERFACE_X17Y86 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y63 SL2END0 -> LH18 , 
  pip INT_X15Y65 WR2END1 -> SL2BEG0 , 
  pip INT_X16Y65 WR2MID1 -> IMUX_B44 , 
  pip INT_X17Y65 SR5END2 -> WR2BEG1 , 
  pip INT_X17Y70 SW5MID2 -> SR5BEG2 , 
  pip INT_X17Y73 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y78 SW5MID2 -> SR5BEG2 , 
  pip INT_X17Y81 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y86 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X20Y55 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y55 FAN_BOUNCE1 -> IMUX_B14 , 
  pip INT_X20Y55 SL2END0 -> FAN1 , 
  pip INT_X20Y57 SW2END1 -> SL2BEG0 , 
  pip INT_X21Y58 SL5END1 -> SW2BEG1 , 
  pip INT_X21Y63 LH12 -> SL5BEG1 , 
  pip IOI_X17Y86 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y86_ILOGIC_X1Y172" D -> O
  pip IOI_X17Y86 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y86 IOI_IBUF1 -> IOI_D1 , 
  ;
net "switch_1_IBUF" , 
  outpin "switch<1>" I ,
  inpin "in_port_reg<1>" B5 ,
  inpin "leds_before_pwm_and000862" C1 ,
  pip CLBLL_X16Y65 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X19Y54 SITE_IMUX_B14 -> M_B5 , 
  pip INT_BUFS_L_X17Y64 INT_BUFS_SE5MID2 -> INT_BUFS_SE5MID_B2 , 
  pip INT_BUFS_R_X18Y64 INT_BUFS_SE5MID_B2 -> INT_BUFS_SE5MID2 , 
  pip INT_INTERFACE_X17Y88 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X16Y65 SL2END0 -> IMUX_B6 , 
  pip INT_X16Y67 WR2MID1 -> SL2BEG0 , 
  pip INT_X17Y67 SR5END2 -> SE5BEG2 , 
  pip INT_X17Y67 SR5END2 -> WR2BEG1 , 
  pip INT_X17Y72 SW5MID2 -> SR5BEG2 , 
  pip INT_X17Y75 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y80 SW5MID2 -> SR5BEG2 , 
  pip INT_X17Y83 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y88 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X19Y54 SL2END1 -> IMUX_B14 , 
  pip INT_X19Y56 SE5MID2 -> SL2BEG1 , 
  pip INT_X19Y59 SR5END2 -> SE5BEG2 , 
  pip INT_X19Y64 SE5END2 -> SR5BEG2 , 
  pip IOI_X17Y88 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y88_ILOGIC_X1Y176" D -> O
  pip IOI_X17Y88 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y88 IOI_IBUF1 -> IOI_D1 , 
  ;
net "switch_2_IBUF" , 
  outpin "switch<2>" I ,
  inpin "in_port_reg<2>" A6 ,
  inpin "leds_before_pwm_and000824" A1 ,
  pip CLBLL_X16Y69 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y50 SITE_IMUX_B24 -> M_A6 , 
  pip INT_INTERFACE_X17Y86 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X15Y51 LV0 =- LH18 , 
  pip INT_X15Y69 LV0 =- LV18 , 
  pip INT_X15Y70 SL5END2 -> SE2BEG2 , 
  pip INT_X15Y75 LV6 -> SL5BEG2 , 
  pip INT_X15Y87 WL2END0 -> LV18 , 
  pip INT_X16Y69 SE2END2 -> IMUX_B29 , 
  pip INT_X17Y86 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X18Y50 SL2MID0 -> IMUX_B24 , 
  pip INT_X18Y51 WR5MID1 -> SL2BEG0 , 
  pip INT_X21Y51 LH12 -> WR5BEG1 , 
  pip IOI_X17Y86 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y86_ILOGIC_X1Y173" D -> O
  pip IOI_X17Y86 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y86 IOI_IBUF0 -> IOI_D0 , 
  ;
net "switch_3_IBUF" , 
  outpin "switch<3>" I ,
  inpin "in_port_reg<3>" B4 ,
  inpin "leds_before_pwm_and000824" A6 ,
  pip CLBLL_X16Y69 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y48 SITE_IMUX_B13 -> M_B4 , 
  pip INT_INTERFACE_X17Y89 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y48 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y48 FAN_BOUNCE2 -> IMUX_B13 , 
  pip INT_X15Y48 SL2END1 -> FAN2 , 
  pip INT_X15Y50 SE2MID2 -> SL2BEG1 , 
  pip INT_X15Y51 SW2MID2 -> SE2BEG2 , 
  pip INT_X15Y52 SL5END2 -> SW2BEG2 , 
  pip INT_X15Y57 SE5MID2 -> SL5BEG2 , 
  pip INT_X15Y60 SL5END2 -> SE5BEG2 , 
  pip INT_X15Y65 SE5MID2 -> SL5BEG2 , 
  pip INT_X15Y68 SL5END2 -> EL2BEG2 , 
  pip INT_X15Y68 SL5END2 -> SE5BEG2 , 
  pip INT_X15Y73 SE5MID2 -> SL5BEG2 , 
  pip INT_X15Y76 SL5END2 -> SE5BEG2 , 
  pip INT_X15Y81 SW5END2 -> SL5BEG2 , 
  pip INT_X16Y68 EL2MID2 -> FAN7 , 
  pip INT_X16Y68 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X16Y69 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X17Y84 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y89 LOGIC_OUTS21 -> SR5BEG2 , 
  pip IOI_X17Y89 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y89_ILOGIC_X1Y178" D -> O
  pip IOI_X17Y89 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y89 IOI_IBUF1 -> IOI_D1 , 
  ;
net "switch_4_IBUF" , 
  outpin "switch<4>" I ,
  inpin "in_port_reg<4>" A2 ,
  inpin "leds_before_pwm_and000824" A5 ,
  pip CLBLL_X16Y53 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y69 SITE_IMUX_B26 -> M_A5 , 
  pip INT_INTERFACE_X17Y89 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X16Y53 SW2END2 -> IMUX_B4 , 
  pip INT_X16Y69 WR2MID1 -> IMUX_B26 , 
  pip INT_X17Y54 SR2END2 -> SW2BEG2 , 
  pip INT_X17Y56 SW5MID2 -> SR2BEG2 , 
  pip INT_X17Y59 SR5END2 -> SW5BEG2 , 
  pip INT_X17Y64 SW5MID2 -> SR5BEG2 , 
  pip INT_X17Y67 SL5END2 -> SW5BEG2 , 
  pip INT_X17Y69 SL5MID2 -> WR2BEG1 , 
  pip INT_X17Y72 LV0 -> SL5BEG2 , 
  pip INT_X17Y89 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip INT_X17Y90 WL2BEG0 -> LV18 , 
  pip IOI_X17Y89 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y89_ILOGIC_X1Y179" D -> O
  pip IOI_X17Y89 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y89 IOI_IBUF0 -> IOI_D0 , 
  ;
net "switch_5_IBUF" , 
  outpin "switch<5>" I ,
  inpin "in_port_reg<5>" A2 ,
  inpin "leds_before_pwm_and000862" D6 ,
  pip CLBLL_X16Y54 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y65 SITE_IMUX_B47 -> L_D6 , 
  pip INT_INTERFACE_X17Y88 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X15Y66 SL5END2 -> SE2BEG2 , 
  pip INT_X15Y66 SL5END2 -> SE5BEG2 , 
  pip INT_X15Y71 LV0 -> SL5BEG2 , 
  pip INT_X15Y89 WL2END0 -> LV18 , 
  pip INT_X16Y54 SW2END2 -> IMUX_B28 , 
  pip INT_X16Y65 SE2END2 -> IMUX_B47 , 
  pip INT_X17Y55 SE5MID2 -> SW2BEG2 , 
  pip INT_X17Y58 SR5END2 -> SE5BEG2 , 
  pip INT_X17Y63 SE5END2 -> SR5BEG2 , 
  pip INT_X17Y88 LOGIC_OUTS11 -> WL2BEG_S0 , 
  pip IOI_X17Y88 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y88_ILOGIC_X1Y177" D -> O
  pip IOI_X17Y88 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y88 IOI_IBUF0 -> IOI_D0 , 
  ;
net "switch_6_IBUF" , 
  outpin "switch<6>" I ,
  inpin "in_port_reg<6>" A5 ,
  inpin "leds_before_pwm_and000862" C2 ,
  pip CLBLL_X14Y50 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y65 SITE_IMUX_B7 -> L_C2 , 
  pip INT_INTERFACE_X17Y87 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X14Y50 WR2MID1 -> IMUX_B26 , 
  pip INT_X15Y50 SL5END2 -> WR2BEG1 , 
  pip INT_X15Y55 LV6 -> SL5BEG2 , 
  pip INT_X15Y61 LV12 -> NL5BEG0 , 
  pip INT_X15Y64 NL5MID0 -> NE2BEG0 , 
  pip INT_X15Y67 LV0 =- LV18 , 
  pip INT_X15Y85 WR2END0 -> LV18 , 
  pip INT_X16Y65 NE2END0 -> IMUX_B7 , 
  pip INT_X17Y85 SL2END1 -> WR2BEG0 , 
  pip INT_X17Y87 LOGIC_OUTS21 -> SL2BEG1 , 
  pip IOI_X17Y87 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y87_ILOGIC_X1Y174" D -> O
  pip IOI_X17Y87 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y87 IOI_IBUF1 -> IOI_D1 , 
  ;
net "switch_7_IBUF" , 
  outpin "switch<7>" I ,
  inpin "in_port_reg<7>" B3 ,
  inpin "leds_before_pwm_and000862" D5 ,
  pip CLBLL_X16Y65 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y48 SITE_IMUX_B15 -> M_B3 , 
  pip INT_INTERFACE_X17Y87 INT_INTERFACE_LOGIC_OUTS_B11 -> INT_INTERFACE_LOGIC_OUTS11 , 
  pip INT_X13Y48 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y48 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X13Y48 SW2MID2 -> FAN6 , 
  pip INT_X13Y49 SL5MID2 -> SW2BEG2 , 
  pip INT_X13Y52 LV6 -> SL5BEG2 , 
  pip INT_X13Y64 LV0 =- LV18 , 
  pip INT_X13Y64 LV18 -> ES5BEG0 , 
  pip INT_X13Y82 SL2END0 -> LV18 , 
  pip INT_X13Y84 WR2END1 -> SL2BEG0 , 
  pip INT_X15Y84 SW5END2 -> WR2BEG1 , 
  pip INT_X16Y64 ES5MID0 -> NL2BEG1 , 
  pip INT_X16Y65 NL2MID1 -> IMUX_B45 , 
  pip INT_X17Y87 LOGIC_OUTS11 -> SW5BEG2 , 
  pip IOI_X17Y87 IOI_D0 -> IOI_I0 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y87_ILOGIC_X1Y175" D -> O
  pip IOI_X17Y87 IOI_I0 -> IOI_LOGIC_OUTS11 , 
  pip IOI_X17Y87 IOI_IBUF0 -> IOI_D0 , 
  ;
net "timer_0/Madd_TR_share0000_cy<11>" , 
  outpin "timer_0/Madd_TR_share0000_cy<11>" COUT ,
  inpin "timer_0/TR_share0000<15>" CIN ,
  pip CLBLM_X1Y57 M_COUT -> M_COUT_N , 
  ;
net "timer_0/Madd_TR_share0000_cy<3>" , 
  outpin "timer_0/Madd_TR_share0000_cy<3>" COUT ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" CIN ,
  pip CLBLM_X1Y55 M_COUT -> M_COUT_N , 
  ;
net "timer_0/Madd_TR_share0000_cy<7>" , 
  outpin "timer_0/Madd_TR_share0000_cy<7>" COUT ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" CIN ,
  pip CLBLM_X1Y56 M_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" , 
  outpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_0/sTSR<2>" CIN ,
  pip CLBLM_X1Y52 M_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" , 
  outpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" CIN ,
  pip CLBLL_X2Y28 L_COUT -> L_COUT_N , 
  ;
net "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" , 
  outpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_0/sTSR<1>" CIN ,
  pip CLBLM_X1Y52 L_COUT -> L_COUT_N , 
  ;
net "timer_0/Mcount_prescaler_cnt_cy<11>" , 
  outpin "timer_0/prescaler_cnt<11>" COUT ,
  inpin "timer_0/prescaler_cnt<15>" CIN ,
  pip CLBLL_X2Y27 LL_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcount_prescaler_cnt_cy<15>" , 
  outpin "timer_0/prescaler_cnt<15>" COUT ,
  inpin "timer_0/prescaler_cnt<19>" CIN ,
  pip CLBLL_X2Y28 LL_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcount_prescaler_cnt_cy<19>" , 
  outpin "timer_0/prescaler_cnt<19>" COUT ,
  inpin "timer_0/prescaler_cnt<23>" CIN ,
  pip CLBLL_X2Y29 LL_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcount_prescaler_cnt_cy<3>" , 
  outpin "timer_0/prescaler_cnt<3>" COUT ,
  inpin "timer_0/prescaler_cnt<7>" CIN ,
  pip CLBLL_X2Y25 LL_COUT -> M_COUT_N , 
  ;
net "timer_0/Mcount_prescaler_cnt_cy<7>" , 
  outpin "timer_0/prescaler_cnt<7>" COUT ,
  inpin "timer_0/prescaler_cnt<11>" CIN ,
  pip CLBLL_X2Y26 LL_COUT -> M_COUT_N , 
  ;
net "timer_0/TR<0>" , 
  outpin "timer_0/TR<3>" AQ ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" A5 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A2 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A2 ,
  inpin "timer_0/sTSR<0>" A4 ,
  inpin "timers_tmp_rd_mux0000<2>38" C5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X1Y52 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y55 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y55 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X3Y56 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y58 ER5END0 -> NL2BEG1 , 
  pip INT_X10Y59 NL2MID1 -> IMUX_B9 , 
  pip INT_X1Y52 WR2END2 -> IMUX_B28 , 
  pip INT_X1Y52 WR2END2 -> IMUX_B4 , 
  pip INT_X1Y55 WL2END1 -> IMUX_B26 , 
  pip INT_X3Y53 SR2END0 -> WR2BEG_N2 , 
  pip INT_X3Y55 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS4 -> WL2BEG1 , 
  pip INT_X3Y56 NR2MID0 -> IMUX_B25 , 
  pip INT_X5Y58 NE5END0 -> ER5BEG0 , 
  ;
net "timer_0/TR<10>" , 
  outpin "timer_0/TR<11>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C5 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" C5 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D1 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D1 ,
  inpin "timer_0/sTSR<0>" D5 ,
  pip CLBLM_X18Y47 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y52 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y57 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y55 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X3Y56 SITE_IMUX_B21 -> M_D5 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_NE2MID1 -> INT_BUFS_NE2MID_B1 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_NE2MID_B1 -> INT_BUFS_NE2MID1 , 
  pip INT_X10Y47 EL5END1 -> ES5BEG1 , 
  pip INT_X13Y45 ES5END1 -> EL5BEG1 , 
  pip INT_X16Y45 EL5MID1 -> EN2BEG1 , 
  pip INT_X17Y46 EN2END1 -> NE2BEG1 , 
  pip INT_X18Y47 NE2END1 -> IMUX_B33 , 
  pip INT_X1Y52 WR2END0 -> IMUX_B18 , 
  pip INT_X1Y52 WR2END0 -> IMUX_B42 , 
  pip INT_X1Y57 WN2END2 -> IMUX_B33 , 
  pip INT_X2Y56 WN2END2 -> WN2BEG2 , 
  pip INT_X3Y50 SR5END1 -> SE5BEG1 , 
  pip INT_X3Y52 SR5MID1 -> WR2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS2 -> WN2BEG2 , 
  pip INT_X3Y56 NW2MID1 -> IMUX_B21 , 
  pip INT_X5Y47 SE5END1 -> EL5BEG1 , 
  ;
net "timer_0/TR<11>" , 
  outpin "timer_0/TR<11>" DQ ,
  inpin "N443" C6 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" D4 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_0/sTSR<0>" D1 ,
  pip CLBLL_X14Y51 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X1Y52 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X1Y57 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y55 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X13Y50 EL5END2 -> EN2BEG2 , 
  pip INT_X14Y51 EN2END2 -> IMUX_B11 , 
  pip INT_X1Y52 WR2MID1 -> IMUX_B20 , 
  pip INT_X1Y52 WR2MID1 -> IMUX_B44 , 
  pip INT_X1Y57 WL2END2 -> IMUX_B22 , 
  pip INT_X2Y52 SW2END2 -> WR2BEG1 , 
  pip INT_X3Y53 SR2END2 -> SW2BEG2 , 
  pip INT_X3Y55 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X3Y55 LOGIC_OUTS3 -> BYP3 , 
  pip INT_X3Y55 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS3 -> SE5BEG2 , 
  pip INT_X3Y55 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X3Y56 BYP_BOUNCE_N3 -> IMUX_B18 , 
  pip INT_X3Y57 NR2END1 -> WL2BEG2 , 
  pip INT_X5Y52 SE5END2 -> ES5BEG2 , 
  pip INT_X8Y50 ES5END2 -> EL5BEG2 , 
  ;
net "timer_0/TR<12>" , 
  outpin "timer_0/TR<15>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C3 ,
  inpin "timer_0/TR_share0000<15>" A5 ,
  inpin "timer_0/sTSR<0>" D2 ,
  inpin "timer_0/sTSR<1>" A5 ,
  inpin "timer_0/sTSR<2>" A5 ,
  pip CLBLL_X16Y50 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y53 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X1Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X1Y58 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y53 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X3Y56 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X10Y50 EL5END0 -> ES5BEG0 , 
  pip INT_X13Y50 ES5MID0 -> ER2BEG1 , 
  pip INT_X15Y50 ER2END1 -> ES2BEG1 , 
  pip INT_X16Y50 ES2MID1 -> FAN4 , 
  pip INT_X16Y50 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y50 FAN_BOUNCE4 -> IMUX_B8 , 
  pip INT_X1Y53 WL2END1 -> IMUX_B2 , 
  pip INT_X1Y53 WL2END1 -> IMUX_B26 , 
  pip INT_X1Y58 WL2END1 -> IMUX_B26 , 
  pip INT_X3Y53 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X3Y53 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X3Y53 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X3Y56 ER2BEG1 -> IMUX_B19 , 
  pip INT_X3Y56 NL5MID0 -> ER2BEG1 , 
  pip INT_X3Y58 NL5END0 -> WL2BEG1 , 
  pip INT_X5Y50 SE5END0 -> EL5BEG0 , 
  ;
net "timer_0/TR<13>" , 
  outpin "timer_0/TR<15>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C3 ,
  inpin "timer_0/TR_share0000<15>" B4 ,
  inpin "timer_0/sTSR<0>" D4 ,
  inpin "timer_0/sTSR<1>" A6 ,
  inpin "timer_0/sTSR<2>" A6 ,
  pip CLBLL_X16Y51 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y53 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X1Y53 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y58 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X3Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X3Y56 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X13Y53 LH6 -> ES5BEG1 , 
  pip INT_X16Y51 ES5END1 -> SR2BEG1 , 
  pip INT_X16Y51 SR2BEG1 -> IMUX_B32 , 
  pip INT_X1Y53 WR2END0 -> IMUX_B0 , 
  pip INT_X1Y53 WR2END0 -> IMUX_B24 , 
  pip INT_X1Y53 WR2END0 -> LH18 , 
  pip INT_X1Y56 NW5END0 -> NR2BEG0 , 
  pip INT_X1Y58 NR2END0 -> IMUX_B13 , 
  pip INT_X3Y53 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X3Y53 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X3Y53 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X3Y56 NW2END1 -> IMUX_B22 , 
  pip INT_X4Y54 NE2END0 -> NL2BEG1 , 
  pip INT_X4Y55 NL2MID1 -> NW2BEG1 , 
  ;
net "timer_0/TR<14>" , 
  outpin "timer_0/TR<15>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C3 ,
  inpin "timer_0/TR_share0000<15>" C5 ,
  inpin "timer_0/sTSR<0>" D3 ,
  inpin "timer_0/sTSR<1>" A2 ,
  inpin "timer_0/sTSR<2>" A2 ,
  pip CLBLL_X14Y47 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X1Y53 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X1Y58 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y53 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X3Y56 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X12Y47 EL5END2 -> EN2BEG2 , 
  pip INT_X13Y47 EN2MID2 -> EL2BEG2 , 
  pip INT_X14Y47 EL2MID2 -> FAN6 , 
  pip INT_X14Y47 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X14Y47 FAN_BOUNCE6 -> IMUX_B32 , 
  pip INT_X1Y53 WL2END2 -> IMUX_B28 , 
  pip INT_X1Y53 WL2END2 -> IMUX_B4 , 
  pip INT_X1Y56 NW5END1 -> NR2BEG1 , 
  pip INT_X1Y58 NR2END1 -> IMUX_B33 , 
  pip INT_X3Y53 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X3Y53 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X3Y53 LOGIC_OUTS2 -> WL2BEG2 , 
  pip INT_X3Y56 ER2BEG2 -> FAN4 , 
  pip INT_X3Y56 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X3Y56 FAN_BOUNCE4 -> IMUX_B20 , 
  pip INT_X3Y56 NW5MID1 -> ER2BEG2 , 
  pip INT_X5Y50 SE5END2 -> SE5BEG2 , 
  pip INT_X7Y47 SE5END2 -> EL5BEG2 , 
  ;
net "timer_0/TR<15>" , 
  outpin "timer_0/TR<15>" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A1 ,
  inpin "timer_0/TR_share0000<15>" D4 ,
  inpin "timer_0/sTSR<0>" D6 ,
  inpin "timer_0/sTSR<1>" B5 ,
  inpin "timer_0/sTSR<2>" B5 ,
  pip CLBLM_X13Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y53 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X1Y53 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X1Y58 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X10Y48 EL2END2 -> ES2BEG2 , 
  pip INT_X11Y47 ES2END2 -> SE2BEG2 , 
  pip INT_X12Y46 SE2END2 -> EL2BEG2 , 
  pip INT_X13Y46 EL2MID2 -> IMUX_B29 , 
  pip INT_X1Y53 WR2END1 -> IMUX_B14 , 
  pip INT_X1Y53 WR2END1 -> IMUX_B38 , 
  pip INT_X1Y58 WL2END2 -> IMUX_B22 , 
  pip INT_X3Y53 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X3Y53 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X3Y53 LOGIC_OUTS3 -> NR5BEG1 , 
  pip INT_X3Y53 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X3Y56 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y56 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X3Y56 NL2END0 -> BYP5 , 
  pip INT_X3Y58 NR5END1 -> WL2BEG2 , 
  pip INT_X8Y48 SR5END2 -> EL2BEG2 , 
  pip INT_X8Y53 ER5END2 -> SR5BEG2 , 
  ;
net "timer_0/TR<1>" , 
  outpin "timer_0/TR<3>" BQ ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" B3 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A1 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A1 ,
  inpin "timer_0/sTSR<0>" A3 ,
  inpin "timers_tmp_rd_mux0000<3>38" A3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y55 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y55 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X3Y56 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X10Y59 ER2MID1 -> IMUX_B27 , 
  pip INT_X1Y52 SW2MID2 -> IMUX_B29 , 
  pip INT_X1Y52 SW2MID2 -> IMUX_B5 , 
  pip INT_X1Y53 WS2END2 -> SW2BEG2 , 
  pip INT_X1Y54 WR2END2 -> NR2BEG1 , 
  pip INT_X1Y55 NR2MID1 -> IMUX_B15 , 
  pip INT_X2Y54 WR2MID2 -> WS2BEG2 , 
  pip INT_X3Y55 LOGIC_OUTS5 -> EN5BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS5 -> WR2BEG_N2 , 
  pip INT_X3Y56 NL2MID1 -> IMUX_B27 , 
  pip INT_X6Y57 EN5END0 -> EN5BEG0 , 
  pip INT_X9Y59 EN5END0 -> ER2BEG1 , 
  ;
net "timer_0/TR<2>" , 
  outpin "timer_0/TR<3>" CQ ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" C3 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_0/sTSR<0>" A5 ,
  inpin "timers_tmp_rd_mux0000<2>38" D1 ,
  pip CLBLL_X10Y59 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X1Y52 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X1Y55 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X3Y55 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X10Y58 ER5END2 -> NL2BEG_S0 , 
  pip INT_X10Y58 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X10Y58 NL2BEG_S0 -> FAN7 , 
  pip INT_X10Y59 FAN_BOUNCE_N7 -> IMUX_B42 , 
  pip INT_X1Y52 SW2MID0 -> IMUX_B1 , 
  pip INT_X1Y52 SW2MID0 -> IMUX_B25 , 
  pip INT_X1Y53 SL2END0 -> SW2BEG0 , 
  pip INT_X1Y55 WR2END1 -> IMUX_B32 , 
  pip INT_X1Y55 WR2END1 -> SL2BEG0 , 
  pip INT_X3Y55 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X3Y55 LOGIC_OUTS6 -> BYP7 , 
  pip INT_X3Y55 LOGIC_OUTS6 -> NE5BEG2 , 
  pip INT_X3Y55 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X3Y56 BYP_BOUNCE_N7 -> IMUX_B26 , 
  pip INT_X5Y58 NE5END2 -> ER5BEG2 , 
  ;
net "timer_0/TR<3>" , 
  outpin "timer_0/TR<3>" DQ ,
  inpin "timer_0/Madd_TR_share0000_cy<3>" D4 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B2 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B2 ,
  inpin "timer_0/sTSR<0>" A2 ,
  inpin "timers_tmp_rd_mux0000<3>38" D3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X1Y55 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y55 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X3Y56 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X10Y59 EN2MID1 -> IMUX_B20 , 
  pip INT_X1Y52 SL2BEG1 -> IMUX_B16 , 
  pip INT_X1Y52 SL2BEG1 -> IMUX_B40 , 
  pip INT_X1Y52 SW5END2 -> SL2BEG1 , 
  pip INT_X1Y55 WL2END2 -> IMUX_B22 , 
  pip INT_X3Y55 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS7 -> SW5BEG2 , 
  pip INT_X3Y55 LOGIC_OUTS7 -> WL2BEG2 , 
  pip INT_X3Y56 NE2MID1 -> IMUX_B28 , 
  pip INT_X5Y58 NE5END1 -> ER5BEG1 , 
  pip INT_X8Y58 ER5MID1 -> EN2BEG1 , 
  pip INT_X9Y59 EN2END1 -> EN2BEG1 , 
  ;
net "timer_0/TR<4>" , 
  outpin "timer_0/TR<7>" AQ ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" A3 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B3 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B3 ,
  inpin "timer_0/sTSR<0>" A1 ,
  inpin "timers_tmp_rd_mux0000<3>38" C1 ,
  pip CLBLL_X10Y59 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y56 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X3Y56 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X3Y56 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y59 ER5END0 -> SR2BEG0 , 
  pip INT_X10Y59 SR2BEG0 -> IMUX_B30 , 
  pip INT_X1Y52 SW2MID1 -> IMUX_B15 , 
  pip INT_X1Y52 SW2MID1 -> IMUX_B39 , 
  pip INT_X1Y53 SL2END1 -> SW2BEG1 , 
  pip INT_X1Y55 WR2END2 -> NR2BEG1 , 
  pip INT_X1Y55 WR2END2 -> SL2BEG1 , 
  pip INT_X1Y56 NR2MID1 -> IMUX_B27 , 
  pip INT_X3Y56 LOGIC_OUTS0 -> NE5BEG0 , 
  pip INT_X3Y56 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X3Y56 LOGIC_OUTS0 -> WR2BEG_N2 , 
  pip INT_X3Y56 NR2MID2 -> IMUX_B29 , 
  pip INT_X5Y59 NE5END0 -> ER5BEG0 , 
  ;
net "timer_0/TR<5>" , 
  outpin "timer_0/TR<7>" BQ ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" B5 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B6 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B6 ,
  inpin "timer_0/sTSR<0>" C5 ,
  inpin "timers_tmp_rd_mux0000<2>38" B2 ,
  pip CLBLL_X10Y59 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X1Y52 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X1Y56 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X3Y56 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X3Y56 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X10Y59 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y59 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X10Y59 ER2END0 -> BYP5 , 
  pip INT_X1Y52 SL2MID0 -> IMUX_B12 , 
  pip INT_X1Y52 SL2MID0 -> IMUX_B36 , 
  pip INT_X1Y53 SW5END1 -> SL2BEG0 , 
  pip INT_X1Y56 WL2END1 -> IMUX_B14 , 
  pip INT_X3Y56 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X3Y56 BYP_BOUNCE1 -> IMUX_B33 , 
  pip INT_X3Y56 LOGIC_OUTS1 -> BYP1 , 
  pip INT_X3Y56 LOGIC_OUTS1 -> EL5BEG1 , 
  pip INT_X3Y56 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X3Y56 LOGIC_OUTS1 -> WL2BEG1 , 
  pip INT_X8Y56 EL5END1 -> NL2BEG2 , 
  pip INT_X8Y58 NL2END2 -> ER2BEG_S0 , 
  ;
net "timer_0/TR<6>" , 
  outpin "timer_0/TR<7>" CQ ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" C4 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C2 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C2 ,
  inpin "timer_0/sTSR<0>" C4 ,
  inpin "timers_tmp_rd_mux0000<3>38" B3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y56 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X3Y56 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X3Y56 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y59 ER5END1 -> NL2BEG2 , 
  pip INT_X10Y59 NL2BEG2 -> IMUX_B15 , 
  pip INT_X1Y52 WN2END1 -> IMUX_B31 , 
  pip INT_X1Y52 WN2END1 -> IMUX_B7 , 
  pip INT_X1Y56 WL2END2 -> IMUX_B34 , 
  pip INT_X2Y51 WR2MID1 -> WN2BEG1 , 
  pip INT_X3Y51 SL5END2 -> WR2BEG1 , 
  pip INT_X3Y56 LOGIC_OUTS2 -> NE5BEG1 , 
  pip INT_X3Y56 LOGIC_OUTS2 -> SL5BEG2 , 
  pip INT_X3Y56 LOGIC_OUTS2 -> WL2BEG2 , 
  pip INT_X3Y56 WL2BEG2 -> IMUX_B34 , 
  pip INT_X5Y59 NE5END1 -> ER5BEG1 , 
  ;
net "timer_0/TR<7>" , 
  outpin "timer_0/TR<7>" DQ ,
  inpin "timer_0/Madd_TR_share0000_cy<7>" D3 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C3 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C3 ,
  inpin "timer_0/sTSR<0>" C1 ,
  inpin "timers_tmp_rd_mux0000<2>38" A3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X1Y56 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X3Y56 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X10Y59 ER5END2 -> NL2BEG_S0 , 
  pip INT_X10Y59 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y59 FAN_BOUNCE6 -> IMUX_B3 , 
  pip INT_X10Y59 NL2BEG_S0 -> FAN6 , 
  pip INT_X1Y52 SL2MID1 -> IMUX_B32 , 
  pip INT_X1Y52 SL2MID1 -> IMUX_B8 , 
  pip INT_X1Y53 SW5END2 -> SL2BEG1 , 
  pip INT_X1Y56 WR2END1 -> IMUX_B20 , 
  pip INT_X3Y56 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X3Y56 BYP_BOUNCE2 -> IMUX_B30 , 
  pip INT_X3Y56 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X3Y56 LOGIC_OUTS3 -> SW5BEG2 , 
  pip INT_X3Y56 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X3Y56 WR2BEG1 -> BYP2 , 
  pip INT_X5Y59 NE5END2 -> ER5BEG2 , 
  ;
net "timer_0/TR<8>" , 
  outpin "timer_0/TR<11>" AQ ,
  inpin "int_mask<7>" D5 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" A5 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C1 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C1 ,
  inpin "timer_0/sTSR<0>" C2 ,
  pip CLBLL_X16Y54 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X1Y52 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X1Y57 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y55 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X3Y56 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X11Y53 ES5END0 -> EL5BEG0 , 
  pip INT_X16Y53 EL5END0 -> NL2BEG1 , 
  pip INT_X16Y54 NL2MID1 -> IMUX_B45 , 
  pip INT_X1Y52 SL2BEG_N2 -> IMUX_B30 , 
  pip INT_X1Y52 SL2BEG_N2 -> IMUX_B6 , 
  pip INT_X1Y52 SW5END0 -> SL2BEG_N2 , 
  pip INT_X1Y57 NW2END0 -> IMUX_B26 , 
  pip INT_X2Y56 NW2END0 -> NW2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS0 -> SW5BEG0 , 
  pip INT_X3Y56 NW2MID0 -> IMUX_B31 , 
  pip INT_X8Y55 ER5END0 -> ES5BEG0 , 
  ;
net "timer_0/TR<9>" , 
  outpin "timer_0/TR<11>" BQ ,
  inpin "ext_int_slope_15_not0001" A1 ,
  inpin "timer_0/Madd_TR_share0000_cy<11>" B4 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D4 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D4 ,
  inpin "timer_0/sTSR<0>" C3 ,
  pip CLBLL_X16Y55 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X1Y52 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X1Y57 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X3Y55 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X3Y56 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X11Y53 ES5END1 -> EL5BEG1 , 
  pip INT_X16Y53 EL5END1 -> NL2BEG2 , 
  pip INT_X16Y55 NL2END2 -> IMUX_B5 , 
  pip INT_X1Y52 SL2END2 -> IMUX_B22 , 
  pip INT_X1Y52 SL2END2 -> IMUX_B46 , 
  pip INT_X1Y55 WR2END0 -> SL2BEG_N2 , 
  pip INT_X1Y57 WN2END1 -> IMUX_B13 , 
  pip INT_X2Y56 WN2END1 -> WN2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS1 -> EL5BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X3Y55 LOGIC_OUTS1 -> WN2BEG1 , 
  pip INT_X3Y55 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X3Y56 NE2MID0 -> IMUX_B32 , 
  pip INT_X8Y55 EL5END1 -> ES5BEG1 , 
  ;
net "timer_0/TR_cmp_eq0000" , 
  outpin "timer_0/sTSR<2>" BMUX ,
  inpin "timer_0/TR<11>" A3 ,
  inpin "timer_0/TR<11>" B3 ,
  inpin "timer_0/TR<11>" C5 ,
  inpin "timer_0/TR<11>" D2 ,
  inpin "timer_0/TR<15>" A6 ,
  inpin "timer_0/TR<15>" B6 ,
  inpin "timer_0/TR<15>" C1 ,
  inpin "timer_0/TR<15>" D1 ,
  inpin "timer_0/TR<3>" A4 ,
  inpin "timer_0/TR<3>" B4 ,
  inpin "timer_0/TR<3>" C2 ,
  inpin "timer_0/TR<3>" D2 ,
  inpin "timer_0/TR<7>" A3 ,
  inpin "timer_0/TR<7>" B3 ,
  inpin "timer_0/TR<7>" C5 ,
  inpin "timer_0/TR<7>" D5 ,
  inpin "timer_0/i_timer_pwm" A2 ,
  inpin "timer_0/i_timer_pwm_not0001" D6 ,
  inpin "timer_0/sTSR<0>" B3 ,
  inpin "timer_0/sTSR_1_not0001" D4 ,
  pip CLBLM_X1Y53 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X3Y53 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X3Y53 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X3Y53 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X3Y53 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X3Y56 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X3Y56 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X6Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X7Y49 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X7Y50 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X1Y53 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X1Y53 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X2Y54 ER2MID0 -> EN2BEG0 , 
  pip INT_X2Y54 ER2MID0 -> ES2BEG0 , 
  pip INT_X3Y53 ES2END0 -> IMUX_B0 , 
  pip INT_X3Y53 ES2END0 -> IMUX_B36 , 
  pip INT_X3Y53 ES2END0 -> IMUX_B42 , 
  pip INT_X3Y53 ES2END0 -> IMUX_B6 , 
  pip INT_X3Y54 ER2END0 -> NL2BEG1 , 
  pip INT_X3Y55 EN2END0 -> IMUX_B13 , 
  pip INT_X3Y55 EN2END0 -> IMUX_B19 , 
  pip INT_X3Y55 EN2END0 -> IMUX_B25 , 
  pip INT_X3Y55 EN2END0 -> IMUX_B31 , 
  pip INT_X3Y55 EN2END0 -> IMUX_B43 , 
  pip INT_X3Y55 NL2MID1 -> IMUX_B3 , 
  pip INT_X3Y55 NL2MID1 -> IMUX_B39 , 
  pip INT_X3Y55 NL2MID1 -> IMUX_B9 , 
  pip INT_X3Y56 NL2END1 -> IMUX_B15 , 
  pip INT_X3Y56 NL2END1 -> IMUX_B3 , 
  pip INT_X3Y56 NL2END1 -> IMUX_B39 , 
  pip INT_X3Y56 NL2END1 -> IMUX_B45 , 
  pip INT_X3Y56 NL2END1 -> IMUX_B9 , 
  pip INT_X6Y51 SR2END2 -> SE2BEG2 , 
  pip INT_X6Y52 SR2MID2 -> IMUX_B22 , 
  pip INT_X6Y53 ER5END2 -> SR2BEG2 , 
  pip INT_X7Y49 SR2MID2 -> IMUX_B28 , 
  pip INT_X7Y50 SE2END2 -> IMUX_B23 , 
  pip INT_X7Y50 SE2END2 -> SR2BEG2 , 
  ;
net "timer_0/TR_cmp_eq0001" , 
  outpin "timer_0/sTSR<0>" A ,
  inpin "timer_0/TR<11>" A4 ,
  inpin "timer_0/TR<11>" B4 ,
  inpin "timer_0/TR<11>" C2 ,
  inpin "timer_0/TR<11>" D1 ,
  inpin "timer_0/TR<15>" A2 ,
  inpin "timer_0/TR<15>" B2 ,
  inpin "timer_0/TR<15>" C4 ,
  inpin "timer_0/TR<15>" D4 ,
  inpin "timer_0/TR<3>" A5 ,
  inpin "timer_0/TR<3>" B6 ,
  inpin "timer_0/TR<3>" C1 ,
  inpin "timer_0/TR<3>" D1 ,
  inpin "timer_0/TR<7>" A6 ,
  inpin "timer_0/TR<7>" B6 ,
  inpin "timer_0/TR<7>" C1 ,
  inpin "timer_0/TR<7>" D1 ,
  inpin "timer_0/i_timer_pwm" A1 ,
  inpin "timer_0/i_timer_pwm_not0001" D3 ,
  inpin "timer_0/sTSR<0>" B6 ,
  inpin "timer_0/sTSR_1_not0001" D6 ,
  inpin "timer_0/sTSR_2_not0001" A2 ,
  pip CLBLL_X2Y53 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y53 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X3Y53 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y53 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X3Y53 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X3Y55 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y55 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X3Y56 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0/sTSR<0>" A -> AMUX
  pip CLBLM_X3Y56 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X3Y56 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X3Y56 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X3Y56 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X6Y52 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X7Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y50 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X2Y53 SW2END2 -> IMUX_B28 , 
  pip INT_X3Y53 SL2END2 -> IMUX_B10 , 
  pip INT_X3Y53 SL2END2 -> IMUX_B4 , 
  pip INT_X3Y53 SL2END2 -> IMUX_B40 , 
  pip INT_X3Y53 SL2END2 -> IMUX_B46 , 
  pip INT_X3Y53 SL2END2 -> SE2BEG2 , 
  pip INT_X3Y54 SL2MID2 -> SW2BEG2 , 
  pip INT_X3Y55 SE2MID0 -> IMUX_B12 , 
  pip INT_X3Y55 SE2MID0 -> IMUX_B18 , 
  pip INT_X3Y55 SE2MID0 -> IMUX_B30 , 
  pip INT_X3Y55 SE2MID0 -> IMUX_B42 , 
  pip INT_X3Y55 SR2MID1 -> IMUX_B26 , 
  pip INT_X3Y55 SW2MID0 -> IMUX_B1 , 
  pip INT_X3Y55 SW2MID0 -> IMUX_B37 , 
  pip INT_X3Y55 SW2MID0 -> IMUX_B7 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> IMUX_B0 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> IMUX_B6 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> SE2BEG0 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> SL2BEG_N2 , 
  pip INT_X3Y56 LOGIC_OUTS12 -> SW2BEG0 , 
  pip INT_X3Y56 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X3Y56 SL2BEG_N2 -> IMUX_B36 , 
  pip INT_X3Y56 SL2BEG_N2 -> IMUX_B42 , 
  pip INT_X4Y52 SE2END2 -> EL2BEG2 , 
  pip INT_X6Y50 SR2END2 -> EL2BEG2 , 
  pip INT_X6Y50 SR2END2 -> SE2BEG2 , 
  pip INT_X6Y52 EL2END2 -> IMUX_B23 , 
  pip INT_X6Y52 EL2END2 -> SR2BEG2 , 
  pip INT_X7Y49 SE2END2 -> IMUX_B29 , 
  pip INT_X7Y50 EL2MID2 -> FAN6 , 
  pip INT_X7Y50 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y50 FAN_BOUNCE6 -> IMUX_B20 , 
  ;
net "timer_0/TR_cmp_eq000126" , 
  outpin "timer_0/sTSR<0>" D ,
  inpin "timer_0/sTSR<0>" C6 ,
  pip CLBLM_X3Y56 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X3Y56 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X3Y56 LOGIC_OUTS15 -> IMUX_B35 , 
  ;
net "timer_0/TR_not0001" , 
  outpin "timer_0/TR_not0001" D ,
  inpin "timer_0/TR<11>" CE ,
  inpin "timer_0/TR<15>" CE ,
  inpin "timer_0/TR<3>" CE ,
  inpin "timer_0/TR<7>" CE ,
  pip CLBLM_X3Y53 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X3Y55 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X3Y55 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X3Y56 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y53 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_0/TR_not0001" D -> DMUX
  pip CLBLM_X6Y53 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X6Y53 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X3Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X3Y53 WN2MID1 -> CTRL0 , 
  pip INT_X3Y55 CTRL0 -> CTRL_B0 , 
  pip INT_X3Y55 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y55 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X3Y55 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X3Y55 FAN_BOUNCE1 -> CTRL1 , 
  pip INT_X3Y55 WL2END0 -> FAN1 , 
  pip INT_X3Y56 CTRL0 -> CTRL_B0 , 
  pip INT_X3Y56 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X3Y56 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X3Y56 WL2MID0 -> FAN1 , 
  pip INT_X4Y53 WL2END1 -> WN2BEG1 , 
  pip INT_X4Y55 WN2END_S0 -> WL2BEG_S0 , 
  pip INT_X5Y54 NW2END2 -> WL2BEG_S0 , 
  pip INT_X5Y55 NW2END_N2 -> WN2BEG0 , 
  pip INT_X6Y53 LOGIC_OUTS15 -> NW2BEG2 , 
  pip INT_X6Y53 LOGIC_OUTS23 -> WL2BEG1 , 
  ;
net "timer_0/TR_share0000<0>" , 
  outpin "timer_0/Madd_TR_share0000_cy<3>" AMUX ,
  inpin "timer_0/TR<3>" A1 ,
  pip CLBLM_X1Y55 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X3Y55 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X1Y55 LOGIC_OUTS20 -> ER2BEG2 , 
  pip INT_X3Y55 ER2END2 -> IMUX_B29 , 
  ;
net "timer_0/TR_share0000<10>" , 
  outpin "timer_0/Madd_TR_share0000_cy<11>" CMUX ,
  inpin "timer_0/TR<11>" C1 ,
  pip CLBLM_X1Y57 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X3Y55 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X1Y57 LOGIC_OUTS22 -> EL2BEG0 , 
  pip INT_X3Y55 SR2END0 -> IMUX_B6 , 
  pip INT_X3Y57 EL2END0 -> SR2BEG0 , 
  ;
net "timer_0/TR_share0000<11>" , 
  outpin "timer_0/Madd_TR_share0000_cy<11>" DMUX ,
  inpin "timer_0/TR<11>" D5 ,
  pip CLBLM_X1Y57 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X3Y55 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X1Y57 LOGIC_OUTS23 -> SE2BEG1 , 
  pip INT_X2Y56 SE2END1 -> SE2BEG1 , 
  pip INT_X3Y55 SE2END1 -> IMUX_B45 , 
  ;
net "timer_0/TR_share0000<12>" , 
  outpin "timer_0/TR_share0000<15>" AMUX ,
  inpin "timer_0/TR<15>" A3 ,
  pip CLBLM_X1Y58 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X3Y53 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X1Y53 SR5END1 -> EL2BEG1 , 
  pip INT_X1Y58 LOGIC_OUTS20 -> SR5BEG1 , 
  pip INT_X3Y53 EL2END1 -> IMUX_B3 , 
  ;
net "timer_0/TR_share0000<13>" , 
  outpin "timer_0/TR_share0000<15>" BMUX ,
  inpin "timer_0/TR<15>" B1 ,
  pip CLBLM_X1Y58 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X3Y53 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X1Y53 SR5END2 -> EL2BEG2 , 
  pip INT_X1Y58 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X3Y53 EL2END2 -> IMUX_B41 , 
  ;
net "timer_0/TR_share0000<14>" , 
  outpin "timer_0/TR_share0000<15>" CMUX ,
  inpin "timer_0/TR<15>" C2 ,
  pip CLBLM_X1Y58 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X3Y53 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X1Y53 SL5END0 -> EL2BEG0 , 
  pip INT_X1Y58 LOGIC_OUTS22 -> SL5BEG0 , 
  pip INT_X3Y53 EL2END0 -> IMUX_B7 , 
  ;
net "timer_0/TR_share0000<15>" , 
  outpin "timer_0/TR_share0000<15>" DMUX ,
  inpin "timer_0/TR<15>" D3 ,
  pip CLBLM_X1Y58 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X3Y53 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X1Y58 LOGIC_OUTS23 -> SE5BEG1 , 
  pip INT_X3Y53 SR2END1 -> IMUX_B44 , 
  pip INT_X3Y55 SE5END1 -> SR2BEG1 , 
  ;
net "timer_0/TR_share0000<1>" , 
  outpin "timer_0/Madd_TR_share0000_cy<3>" BMUX ,
  inpin "timer_0/TR<3>" B1 ,
  pip CLBLM_X1Y55 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X3Y55 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X1Y55 LOGIC_OUTS21 -> EL2BEG2 , 
  pip INT_X3Y55 EL2END2 -> IMUX_B17 , 
  ;
net "timer_0/TR_share0000<2>" , 
  outpin "timer_0/Madd_TR_share0000_cy<3>" CMUX ,
  inpin "timer_0/TR<3>" C5 ,
  pip CLBLM_X1Y55 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X3Y55 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X1Y55 LOGIC_OUTS22 -> ER2BEG1 , 
  pip INT_X3Y55 ER2END1 -> IMUX_B33 , 
  ;
net "timer_0/TR_share0000<3>" , 
  outpin "timer_0/Madd_TR_share0000_cy<3>" DMUX ,
  inpin "timer_0/TR<3>" D5 ,
  pip CLBLM_X1Y55 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X3Y55 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X1Y55 LOGIC_OUTS23 -> EL2BEG1 , 
  pip INT_X3Y55 EL2END1 -> IMUX_B21 , 
  ;
net "timer_0/TR_share0000<4>" , 
  outpin "timer_0/Madd_TR_share0000_cy<7>" AMUX ,
  inpin "timer_0/TR<7>" A1 ,
  pip CLBLM_X1Y56 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X3Y56 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X1Y56 LOGIC_OUTS20 -> ER2BEG2 , 
  pip INT_X3Y56 ER2END2 -> IMUX_B5 , 
  ;
net "timer_0/TR_share0000<5>" , 
  outpin "timer_0/Madd_TR_share0000_cy<7>" BMUX ,
  inpin "timer_0/TR<7>" B1 ,
  pip CLBLM_X1Y56 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X3Y56 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X1Y56 LOGIC_OUTS21 -> EL2BEG2 , 
  pip INT_X3Y56 EL2END2 -> IMUX_B41 , 
  ;
net "timer_0/TR_share0000<6>" , 
  outpin "timer_0/Madd_TR_share0000_cy<7>" CMUX ,
  inpin "timer_0/TR<7>" C2 ,
  pip CLBLM_X1Y56 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X3Y56 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X1Y56 LOGIC_OUTS22 -> EL2BEG0 , 
  pip INT_X3Y56 EL2END0 -> IMUX_B7 , 
  ;
net "timer_0/TR_share0000<7>" , 
  outpin "timer_0/Madd_TR_share0000_cy<7>" DMUX ,
  inpin "timer_0/TR<7>" D4 ,
  pip CLBLM_X1Y56 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X3Y56 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X1Y56 LOGIC_OUTS23 -> EL2BEG1 , 
  pip INT_X3Y56 EL2END1 -> FAN5 , 
  pip INT_X3Y56 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X3Y56 FAN_BOUNCE5 -> IMUX_B46 , 
  ;
net "timer_0/TR_share0000<8>" , 
  outpin "timer_0/Madd_TR_share0000_cy<11>" AMUX ,
  inpin "timer_0/TR<11>" A1 ,
  pip CLBLM_X1Y57 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X3Y55 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X1Y57 LOGIC_OUTS20 -> SE2BEG2 , 
  pip INT_X2Y56 SE2END2 -> SE2BEG2 , 
  pip INT_X3Y55 SE2END2 -> IMUX_B5 , 
  ;
net "timer_0/TR_share0000<9>" , 
  outpin "timer_0/Madd_TR_share0000_cy<11>" BMUX ,
  inpin "timer_0/TR<11>" B2 ,
  pip CLBLM_X1Y57 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X3Y55 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X1Y57 LOGIC_OUTS21 -> ES2BEG2 , 
  pip INT_X2Y56 ES2END2 -> ES2BEG2 , 
  pip INT_X3Y55 ES2END2 -> IMUX_B40 , 
  ;
net "timer_0/TSR<0>" , 
  outpin "timer_0/TSR<0>" AQ ,
  inpin "timer_1/iclk1" A3 ,
  inpin "timers_int_status<3>" A3 ,
  pip CLBLL_X10Y67 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y52 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X9Y57 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X10Y67 NE2END1 -> IMUX_B3 , 
  pip INT_X11Y54 SE5END0 -> ES2BEG0 , 
  pip INT_X12Y54 ES2MID0 -> ER2BEG1 , 
  pip INT_X14Y52 SR2END1 -> EL2BEG1 , 
  pip INT_X14Y54 ER2END1 -> SR2BEG1 , 
  pip INT_X15Y52 EL2MID1 -> IMUX_B3 , 
  pip INT_X9Y57 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X9Y57 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X9Y62 NL5END0 -> NW5BEG0 , 
  pip INT_X9Y65 NW5MID0 -> NL2BEG1 , 
  pip INT_X9Y66 NL2MID1 -> NE2BEG1 , 
  ;
net "timer_0/TSR<1>" , 
  outpin "timer_0/TSR<1>" AQ ,
  inpin "timers_int_status<3>" B6 ,
  pip CLBLM_X15Y52 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X6Y52 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X11Y52 ER5END0 -> ES5BEG0 , 
  pip INT_X14Y52 ES5MID0 -> EN2BEG0 , 
  pip INT_X15Y52 EN2MID0 -> IMUX_B36 , 
  pip INT_X6Y52 LOGIC_OUTS0 -> ER5BEG0 , 
  ;
net "timer_0/TSR<2>" , 
  outpin "timer_0/TSR<2>" AQ ,
  inpin "timers_int_status<3>" C3 ,
  pip CLBLL_X4Y52 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y52 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X12Y52 ES5MID0 -> NE2BEG0 , 
  pip INT_X13Y53 NE2END0 -> ER2BEG1 , 
  pip INT_X15Y52 SR2MID1 -> IMUX_B8 , 
  pip INT_X15Y53 ER2END1 -> SR2BEG1 , 
  pip INT_X4Y52 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X9Y52 EL5END0 -> ES5BEG0 , 
  ;
net "timer_0/a_update_TR" , 
  outpin "timer_0/a_update_TR" AQ ,
  inpin "timer_0/TR_not0001" D3 ,
  inpin "timer_0_overflow_compare<7>" A4 ,
  inpin "timer_0_register_input<11>" A5 ,
  pip CLBLM_X6Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X6Y54 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X7Y54 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X7Y54 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X6Y53 WS2END1 -> IMUX_B20 , 
  pip INT_X6Y54 WS2MID1 -> IMUX_B1 , 
  pip INT_X7Y54 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X7Y54 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X7Y54 WR2BEG0 -> IMUX_B2 , 
  ;
net "timer_0/a_update_TR_not0001_inv" , 
  outpin "timer_0_overflow_compare<7>" A ,
  inpin "timer_0/a_update_TR" CE ,
  pip CLBLM_X6Y54 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0_overflow_compare<7>" A -> AMUX
  pip CLBLM_X6Y54 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X7Y54 SITE_CTRL_B1 -> M_CE , 
  pip INT_X6Y54 LOGIC_OUTS16 -> EN2BEG1 , 
  pip INT_X7Y54 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y54 EN2MID1 -> CTRL1 , 
  ;
net "timer_0/bTSR<0>" , 
  outpin "timer_0/bTSR<0>" AQ ,
  inpin "timer_0/TSR<0>" A6 ,
  inpin "timer_0/bTSR_0_and0000_inv" A5 ,
  pip CLBLL_X4Y57 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X4Y57 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X9Y57 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X4Y57 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X4Y57 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X4Y57 WL2BEG1 -> IMUX_B26 , 
  pip INT_X9Y57 ER5END0 -> SR2BEG0 , 
  pip INT_X9Y57 SR2BEG0 -> IMUX_B0 , 
  ;
net "timer_0/bTSR<1>" , 
  outpin "timer_0/bTSR<1>" AQ ,
  inpin "timer_0/TSR<1>" A3 ,
  inpin "timer_0/bTSR_1_and0000_inv" B4 ,
  pip CLBLM_X3Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X3Y52 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X6Y52 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X3Y52 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X3Y52 LOGIC_OUTS4 -> IMUX_B37 , 
  pip INT_X5Y52 ER2END1 -> ES2BEG1 , 
  pip INT_X6Y52 ES2MID1 -> IMUX_B3 , 
  ;
net "timer_0/bTSR<2>" , 
  outpin "timer_0/bTSR<2>" AQ ,
  inpin "timer_0/TSR<2>" A1 ,
  inpin "timer_0/bTSR_1_and0000_inv" A4 ,
  pip CLBLL_X4Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X4Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X3Y52 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X3Y52 WS2MID1 -> IMUX_B1 , 
  pip INT_X4Y52 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X4Y52 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X4Y52 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X4Y52 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "timer_0/bTSR_0_and0000_inv" , 
  outpin "timer_0/bTSR_0_and0000_inv" A ,
  inpin "timer_0/bTSR<0>" CE ,
  pip CLBLL_X4Y57 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0/bTSR_0_and0000_inv" A -> AMUX
  pip CLBLL_X4Y57 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X4Y57 SITE_CTRL_B0 -> L_CE , 
  pip INT_X4Y57 CTRL0 -> CTRL_B0 , 
  pip INT_X4Y57 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X4Y57 SR2BEG1 -> CTRL0 , 
  ;
net "timer_0/bTSR_1_and0000_inv" , 
  outpin "timer_0/bTSR_1_and0000_inv" B ,
  inpin "timer_0/bTSR<1>" CE ,
  pip CLBLM_X3Y52 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X3Y52 SITE_CTRL_B1 -> M_CE , 
  pip INT_X3Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y52 LOGIC_OUTS9 -> SL2BEG0 , 
  pip INT_X3Y52 SL2BEG0 -> CTRL1 , 
  ;
net "timer_0/bTSR_2_and0000_inv" , 
  outpin "timer_0/bTSR_1_and0000_inv" A ,
  inpin "timer_0/bTSR<2>" CE ,
  pip CLBLL_X4Y52 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X3Y52 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0/bTSR_1_and0000_inv" A -> AMUX
  pip CLBLM_X3Y52 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X3Y52 LOGIC_OUTS16 -> EN2BEG1 , 
  pip INT_X4Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X4Y52 EN2MID1 -> CTRL1 , 
  ;
net "timer_0/i_timer_pwm" , 
  outpin "timer_0/i_timer_pwm" AQ ,
  inpin "N26" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" D5 ,
  pip CLBLL_X16Y43 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X20Y36 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y49 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_BUFS_L_X17Y36 INT_BUFS_EL2BEG1 -> INT_BUFS_EL2BEG_B1 , 
  pip INT_BUFS_R_X18Y36 INT_BUFS_EL2BEG_B1 -> INT_BUFS_EL2BEG1 , 
  pip INT_X10Y44 ES5END1 -> EL5BEG1 , 
  pip INT_X15Y39 SR5END1 -> SE5BEG1 , 
  pip INT_X15Y44 EL5END1 -> ES2BEG1 , 
  pip INT_X15Y44 EL5END1 -> SR5BEG1 , 
  pip INT_X16Y43 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X16Y43 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X16Y43 ES2END1 -> CTRL1 , 
  pip INT_X17Y36 SE5END1 -> EL2BEG1 , 
  pip INT_X19Y36 EL2END1 -> ES2BEG1 , 
  pip INT_X20Y36 ES2MID1 -> IMUX_B21 , 
  pip INT_X7Y46 SW5MID1 -> ES5BEG1 , 
  pip INT_X7Y49 LOGIC_OUTS4 -> SW5BEG1 , 
  ;
net "timer_0/i_timer_pwm_not0001" , 
  outpin "timer_0/i_timer_pwm_not0001" D ,
  inpin "timer_0/i_timer_pwm" CE ,
  pip CLBLM_X7Y49 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y50 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_0/i_timer_pwm_not0001" D -> DMUX
  pip CLBLM_X7Y50 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X7Y49 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y49 SE2MID1 -> CTRL1 , 
  pip INT_X7Y50 LOGIC_OUTS23 -> SE2BEG1 , 
  ;
net "timer_0/iclk" , 
  outpin "timer_0/iclk_BUFG" O ,
  inpin "timer_0/TR<11>" CLK ,
  inpin "timer_0/TR<15>" CLK ,
  inpin "timer_0/TR<3>" CLK ,
  inpin "timer_0/TR<7>" CLK ,
  inpin "timer_0/a_update_TR" CLK ,
  inpin "timer_0/i_timer_pwm" CLK ,
  inpin "timer_0/sTSR<0>" CLK ,
  inpin "timer_0/sTSR<1>" CLK ,
  inpin "timer_0/sTSR<2>" CLK ,
  pip CLBLM_X1Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X1Y53 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y53 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X3Y55 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X3Y55 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X3Y56 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X3Y56 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y49 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X7Y54 SITE_CLK_B1 -> M_CLK , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_POSTMUX_GCLKP1 -> CLK_BUFGMUX_GCLKP1 , 
  pip CLK_HROW_X17Y49 CLK_HROW_GCLK_BUF1 -> CLK_HROW_HCLKL_P1 , 
  pip HCLK_X1Y49 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip HCLK_X3Y49 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip HCLK_X7Y49 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip INT_X1Y53 GCLK1 -> CLK_B0 , 
  pip INT_X1Y53 GCLK1 -> CLK_B1 , 
  pip INT_X3Y53 GCLK1 -> CLK_B0 , 
  pip INT_X3Y55 GCLK1 -> CLK_B0 , 
  pip INT_X3Y55 GCLK1 -> CLK_B1 , 
  pip INT_X3Y56 GCLK1 -> CLK_B0 , 
  pip INT_X3Y56 GCLK1 -> CLK_B1 , 
  pip INT_X7Y49 GCLK1 -> CLK_B1 , 
  pip INT_X7Y54 GCLK1 -> CLK_B1 , 
  ;
net "timer_0/iclk1" , 
  outpin "timer_0/iclk1" CMUX ,
  inpin "timer_0/iclk_BUFG" I0 ,
  pip CFG_CENTER_X47Y66 CFG_CENTER_IMUX_B9_2 -> CFG_CENTER_CKINT0_1 , 
  pip CLBLM_X11Y52 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_CKINT0_1 -> CLK_BUFGMUX_PREMUX0_CLK1 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_PREMUX0_CLK1 -> CLK_BUFGMUX_CLKP0_1 , 
  pip INT_X11Y51 LOGIC_OUTS_S1_18 -> ER5BEG2 , 
  pip INT_X16Y51 ER5END2 -> EN2BEG2 , 
  pip INT_X17Y52 EN2END2 -> FAN6 , 
  pip INT_X17Y52 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X17Y52 FAN_BOUNCE6 -> IMUX_B9 , 
  ;
net "timer_0/prescaler_clk" , 
  outpin "timer_0/prescaler_clk" DQ ,
  inpin "timer_0/iclk1" C4 ,
  inpin "timer_0/iclk1" D3 ,
  inpin "timer_0/prescaler_clk" D4 ,
  pip CLBLM_X11Y52 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X11Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X11Y52 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X11Y52 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X11Y52 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X11Y52 BYP_BOUNCE6 -> IMUX_B44 , 
  pip INT_X11Y52 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X11Y52 LOGIC_OUTS7 -> IMUX_B10 , 
  pip INT_X11Y52 LOGIC_OUTS7 -> IMUX_B22 , 
  ;
net "timer_0/prescaler_cnt<0>" , 
  outpin "timer_0/prescaler_cnt<3>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A5 ,
  inpin "timer_0/prescaler_cnt<3>" A4 ,
  pip CLBLL_X2Y25 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y25 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X2Y25 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X2Y25 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X2Y27 NR2END0 -> NE2BEG0 , 
  pip INT_X2Y28 NE2MID0 -> IMUX_B2 , 
  ;
net "timer_0/prescaler_cnt<10>" , 
  outpin "timer_0/prescaler_cnt<11>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_0/prescaler_cnt<11>" C5 ,
  pip CLBLL_X2Y27 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y27 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X2Y28 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X2Y27 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X2Y27 LOGIC_OUTS6 -> BYP7 , 
  pip INT_X2Y27 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X2Y27 NR2BEG1 -> IMUX_B33 , 
  pip INT_X2Y28 BYP_BOUNCE_N7 -> IMUX_B44 , 
  ;
net "timer_0/prescaler_cnt<11>" , 
  outpin "timer_0/prescaler_cnt<11>" DQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D6 ,
  inpin "timer_0/prescaler_cnt<11>" D5 ,
  pip CLBLL_X2Y27 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y27 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X2Y28 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X2Y27 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X2Y27 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X2Y27 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X2Y27 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X2Y28 NL2MID2 -> IMUX_B47 , 
  ;
net "timer_0/prescaler_cnt<12>" , 
  outpin "timer_0/prescaler_cnt<15>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D2 ,
  inpin "timer_0/prescaler_cnt<15>" A4 ,
  pip CLBLL_X2Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X2Y28 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X2Y28 LOGIC_OUTS4 -> IMUX_B43 , 
  ;
net "timer_0/prescaler_cnt<13>" , 
  outpin "timer_0/prescaler_cnt<15>" BQ ,
  inpin "timer_0/prescaler_cnt<15>" B4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A4 ,
  pip CLBLL_X2Y28 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y28 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X2Y28 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X2Y28 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X2Y29 NW2MID0 -> IMUX_B1 , 
  ;
net "timer_0/prescaler_cnt<14>" , 
  outpin "timer_0/prescaler_cnt<15>" CQ ,
  inpin "timer_0/prescaler_cnt<15>" C5 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A1 ,
  pip CLBLL_X2Y28 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y28 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X2Y29 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X2Y28 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X2Y28 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X2Y28 NR2BEG1 -> IMUX_B33 , 
  pip INT_X2Y29 NW2MID2 -> IMUX_B5 , 
  ;
net "timer_0/prescaler_cnt<15>" , 
  outpin "timer_0/prescaler_cnt<15>" DQ ,
  inpin "timer_0/prescaler_cnt<15>" D5 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A3 ,
  pip CLBLL_X2Y28 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y28 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X2Y29 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X2Y28 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X2Y28 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X2Y28 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X2Y28 LOGIC_OUTS7 -> NW2BEG1 , 
  pip INT_X2Y29 NW2MID1 -> IMUX_B3 , 
  ;
net "timer_0/prescaler_cnt<16>" , 
  outpin "timer_0/prescaler_cnt<19>" AQ ,
  inpin "timer_0/prescaler_cnt<19>" A1 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" B4 ,
  pip CLBLL_X2Y29 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X2Y29 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X2Y29 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X2Y29 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X2Y29 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X2Y29 LOGIC_OUTS4 -> IMUX_B37 , 
  ;
net "timer_0/prescaler_cnt<17>" , 
  outpin "timer_0/prescaler_cnt<19>" BQ ,
  inpin "timer_0/prescaler_cnt<19>" B5 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" B5 ,
  pip CLBLL_X2Y29 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y29 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X2Y29 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X2Y29 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X2Y29 WL2BEG1 -> IMUX_B14 , 
  pip INT_X2Y29 WL2BEG1 -> IMUX_B38 , 
  ;
net "timer_0/prescaler_cnt<18>" , 
  outpin "timer_0/prescaler_cnt<19>" CQ ,
  inpin "timer_0/prescaler_cnt<19>" C4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" B1 ,
  pip CLBLL_X2Y29 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y29 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X2Y29 EL2BEG2 -> IMUX_B41 , 
  pip INT_X2Y29 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X2Y29 LOGIC_OUTS6 -> IMUX_B34 , 
  ;
net "timer_0/prescaler_cnt<19>" , 
  outpin "timer_0/prescaler_cnt<19>" DQ ,
  inpin "timer_0/prescaler_cnt<19>" D4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C1 ,
  pip CLBLL_X2Y29 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y29 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X2Y29 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X2Y29 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X2Y29 LOGIC_OUTS7 -> BYP2 , 
  pip INT_X2Y29 LOGIC_OUTS7 -> IMUX_B22 , 
  ;
net "timer_0/prescaler_cnt<1>" , 
  outpin "timer_0/prescaler_cnt<3>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A1 ,
  inpin "timer_0/prescaler_cnt<3>" B4 ,
  pip CLBLL_X2Y25 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y25 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X2Y25 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X2Y25 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X2Y27 NR5MID2 -> NW2BEG2 , 
  pip INT_X2Y28 NW2MID2 -> IMUX_B5 , 
  ;
net "timer_0/prescaler_cnt<20>" , 
  outpin "timer_0/prescaler_cnt<23>" AQ ,
  inpin "timer_0/prescaler_cnt<23>" A1 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C5 ,
  pip CLBLL_X2Y29 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X2Y30 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y30 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X2Y29 SW2MID1 -> IMUX_B9 , 
  pip INT_X2Y30 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X2Y30 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X2Y30 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X2Y30 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "timer_0/prescaler_cnt<21>" , 
  outpin "timer_0/prescaler_cnt<23>" BQ ,
  inpin "timer_0/prescaler_cnt<23>" B1 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C2 ,
  pip CLBLL_X2Y29 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X2Y30 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y30 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X2Y29 SW2MID0 -> IMUX_B7 , 
  pip INT_X2Y30 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X2Y30 LOGIC_OUTS5 -> SW2BEG0 , 
  pip INT_X2Y30 NR2MID2 -> IMUX_B17 , 
  ;
net "timer_0/prescaler_cnt<22>" , 
  outpin "timer_0/prescaler_cnt<23>" CQ ,
  inpin "timer_0/prescaler_cnt<23>" C4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C4 ,
  pip CLBLL_X2Y29 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X2Y30 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y30 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X2Y29 SR2MID2 -> IMUX_B10 , 
  pip INT_X2Y30 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X2Y30 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "timer_0/prescaler_cnt<23>" , 
  outpin "timer_0/prescaler_cnt<23>" DQ ,
  inpin "timer_0/prescaler_cnt<23>" D4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" C3 ,
  pip CLBLL_X2Y29 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X2Y30 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y30 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X2Y29 SR2MID1 -> IMUX_B8 , 
  pip INT_X2Y30 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X2Y30 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "timer_0/prescaler_cnt<2>" , 
  outpin "timer_0/prescaler_cnt<3>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_0/prescaler_cnt<3>" C4 ,
  pip CLBLL_X2Y25 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y25 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X2Y25 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X2Y25 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X2Y28 NL2END0 -> IMUX_B1 , 
  ;
net "timer_0/prescaler_cnt<3>" , 
  outpin "timer_0/prescaler_cnt<3>" DQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B2 ,
  inpin "timer_0/prescaler_cnt<3>" D4 ,
  pip CLBLL_X2Y25 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y25 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X2Y25 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X2Y25 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X2Y27 NR2END1 -> NE2BEG1 , 
  pip INT_X2Y28 NE2MID1 -> IMUX_B40 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_0" gnd, 
  outpin "XDL_DUMMY_INT_X15Y16_TIEOFF_X15Y16" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<7>" AI ,
  pip CLBLM_X15Y16 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y16 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X15Y16 FAN0 -> FAN_B0 , 
  pip INT_X15Y16 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y16 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y16 GND_WIRE -> FAN0 , 
  pip INT_X15Y16 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_1" gnd, 
  outpin "XDL_DUMMY_INT_X15Y15_TIEOFF_X15Y15" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<1>" D2 ,
  pip CLBLM_X15Y15 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y15 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X15Y15 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y15 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y15 FAN_BOUNCE2 -> IMUX_B19 , 
  pip INT_X15Y15 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y15 GND_WIRE -> FAN2 , 
  pip INT_X15Y15 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_2" gnd, 
  outpin "XDL_DUMMY_INT_X15Y14_TIEOFF_X15Y14" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<0>" A2 ,
  pip CLBLM_X15Y14 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X15Y14 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y14 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y14 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_3" gnd, 
  outpin "XDL_DUMMY_INT_X15Y13_TIEOFF_X15Y13" HARD0 ,
  inpin "inst_wbs_uart/rx_data_out<2>" CE ,
  pip CLBLM_X15Y13 SITE_CTRL_B1 -> M_CE , 
  pip INT_X15Y13 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y13 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y13 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y13 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_4" gnd, 
  outpin "XDL_DUMMY_INT_X15Y42_TIEOFF_X15Y42" HARD0 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" A2 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" B2 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" C2 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" D2 ,
  pip CLBLM_X15Y42 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y42 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y42 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y42 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X15Y42 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y42 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y42 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X15Y42 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X15Y42 FAN_BOUNCE4 -> IMUX_B19 , 
  pip INT_X15Y42 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X15Y42 GND_WIRE -> FAN3 , 
  pip INT_X15Y42 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_5" gnd, 
  outpin "XDL_DUMMY_INT_X15Y41_TIEOFF_X15Y41" HARD0 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" A2 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" B2 ,
  pip CLBLM_X15Y41 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y41 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X15Y41 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y41 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X15Y41 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y41 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_6" gnd, 
  outpin "XDL_DUMMY_INT_X15Y38_TIEOFF_X15Y38" HARD0 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" A2 ,
  pip CLBLM_X15Y38 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X15Y38 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y38 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y38 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_7" gnd, 
  outpin "XDL_DUMMY_INT_X15Y36_TIEOFF_X15Y36" HARD0 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B3 ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" B5 ,
  pip CLBLM_X15Y36 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y36 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X15Y36 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y36 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X15Y36 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X15Y36 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_8" gnd, 
  outpin "XDL_DUMMY_INT_X13Y26_TIEOFF_X13Y26" HARD0 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" A3 ,
  pip CLBLM_X13Y26 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X13Y26 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y26 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X13Y26 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_9" gnd, 
  outpin "XDL_DUMMY_INT_X13Y16_TIEOFF_X13Y16" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<6>" A2 ,
  pip CLBLM_X13Y16 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X13Y16 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y16 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X13Y16 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_10" gnd, 
  outpin "XDL_DUMMY_INT_X13Y15_TIEOFF_X13Y15" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" B2 ,
  inpin "inst_wbs_uart/inst_uart_rx/uart_data_out<5>" C2 ,
  pip CLBLM_X13Y15 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X13Y15 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X13Y15 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X13Y15 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y15 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y15 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X13Y15 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X13Y15 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X13Y15 GND_WIRE -> FAN3 , 
  pip INT_X13Y15 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_11" gnd, 
  outpin "XDL_DUMMY_INT_X13Y14_TIEOFF_X13Y14" HARD0 ,
  inpin "inst_wbs_uart/rx_data_out<7>" CE ,
  pip CLBLM_X13Y14 SITE_CTRL_B1 -> M_CE , 
  pip INT_X13Y14 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y14 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y14 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X13Y14 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_12" gnd, 
  outpin "XDL_DUMMY_INT_X13Y13_TIEOFF_X13Y13" HARD0 ,
  inpin "inst_wbs_uart/rx_data_out<3>" CE ,
  pip CLBLM_X13Y13 SITE_CTRL_B1 -> M_CE , 
  pip INT_X13Y13 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y13 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y13 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X13Y13 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_13" gnd, 
  outpin "XDL_DUMMY_INT_X13Y41_TIEOFF_X13Y41" HARD0 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" A2 ,
  pip CLBLM_X13Y41 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X13Y41 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y41 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X13Y41 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_14" gnd, 
  outpin "XDL_DUMMY_INT_X13Y39_TIEOFF_X13Y39" HARD0 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" A2 ,
  pip CLBLM_X13Y39 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X13Y39 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y39 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X13Y39 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_15" gnd, 
  outpin "XDL_DUMMY_INT_X13Y35_TIEOFF_X13Y35" HARD0 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" A2 ,
  pip CLBLM_X13Y35 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X13Y35 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y35 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X13Y35 GND_WIRE -> FAN3 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_16" gnd, 
  outpin "XDL_DUMMY_INT_X11Y14_TIEOFF_X11Y14" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_tx/kcuart/hot_state" A3 ,
  pip CLBLM_X11Y14 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X11Y14 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X11Y14 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X11Y14 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_17" gnd, 
  outpin "XDL_DUMMY_INT_X10Y5_TIEOFF_X10Y5" HARD0 ,
  inpin "inst_wbs_uart/en_16_x_baud_cmp_eq0000" AX ,
  pip CLBLL_X10Y5 SITE_BYP_B0 -> L_AX , 
  pip INT_X10Y5 BYP0 -> BYP_B0 , 
  pip INT_X10Y5 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y5 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X10Y5 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_18" gnd, 
  outpin "XDL_DUMMY_INT_X10Y4_TIEOFF_X10Y4" HARD0 ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" AX ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" BX ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" CX ,
  inpin "inst_wbs_uart/Mcompar_en_16_x_baud_cmp_eq0000_cy<3>" DX ,
  pip CLBLL_X10Y4 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y4 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y4 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X10Y4 SITE_BYP_B7 -> L_DX , 
  pip INT_X10Y4 BYP0 -> BYP_B0 , 
  pip INT_X10Y4 BYP2 -> BYP_B2 , 
  pip INT_X10Y4 BYP5 -> BYP_B5 , 
  pip INT_X10Y4 BYP7 -> BYP_B7 , 
  pip INT_X10Y4 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y4 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y4 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X10Y4 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X10Y4 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X10Y4 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X10Y4 GND_WIRE -> FAN2 , 
  pip INT_X10Y4 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_19" gnd, 
  outpin "XDL_DUMMY_INT_X10Y71_TIEOFF_X10Y71" HARD0 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" AX ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" BX ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" CX ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" DX ,
  pip CLBLL_X10Y71 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y71 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y71 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X10Y71 SITE_BYP_B7 -> L_DX , 
  pip INT_X10Y71 BYP0 -> BYP_B0 , 
  pip INT_X10Y71 BYP2 -> BYP_B2 , 
  pip INT_X10Y71 BYP5 -> BYP_B5 , 
  pip INT_X10Y71 BYP7 -> BYP_B7 , 
  pip INT_X10Y71 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y71 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y71 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X10Y71 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X10Y71 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X10Y71 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X10Y71 GND_WIRE -> FAN2 , 
  pip INT_X10Y71 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_20" gnd, 
  outpin "XDL_DUMMY_INT_X10Y72_TIEOFF_X10Y72" HARD0 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" AX ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" BX ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" CX ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" DX ,
  inpin "timer_1/sTSR<1>" AX ,
  pip CLBLL_X10Y72 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y72 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X10Y72 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X10Y72 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X10Y72 SITE_BYP_B6 -> M_DX , 
  pip INT_X10Y72 BYP0 -> BYP_B0 , 
  pip INT_X10Y72 BYP1 -> BYP_B1 , 
  pip INT_X10Y72 BYP3 -> BYP_B3 , 
  pip INT_X10Y72 BYP4 -> BYP_B4 , 
  pip INT_X10Y72 BYP6 -> BYP_B6 , 
  pip INT_X10Y72 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y72 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y72 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X10Y72 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X10Y72 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X10Y72 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X10Y72 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X10Y72 GND_WIRE -> FAN2 , 
  pip INT_X10Y72 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_21" gnd, 
  outpin "XDL_DUMMY_INT_X10Y73_TIEOFF_X10Y73" HARD0 ,
  inpin "timer_1/sTSR<2>" AX ,
  pip CLBLL_X10Y73 SITE_BYP_B1 -> M_AX , 
  pip INT_X10Y73 BYP1 -> BYP_B1 , 
  pip INT_X10Y73 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y73 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X10Y73 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_22" gnd, 
  outpin "XDL_DUMMY_INT_X10Y86_TIEOFF_X10Y86" HARD0 ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" AX ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" BX ,
  pip CLBLL_X10Y87 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y87 SITE_BYP_B5 -> L_BX , 
  pip INT_X10Y86 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X10Y86 GND_WIRE -> FAN7 , 
  pip INT_X10Y87 BYP0 -> BYP_B0 , 
  pip INT_X10Y87 BYP5 -> BYP_B5 , 
  pip INT_X10Y87 FAN_BOUNCE_N7 -> BYP0 , 
  pip INT_X10Y87 FAN_BOUNCE_N7 -> BYP5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_23" gnd, 
  outpin "XDL_DUMMY_INT_X10Y87_TIEOFF_X10Y87" HARD0 ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" CX ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" DX ,
  pip CLBLL_X10Y87 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y87 SITE_BYP_B7 -> L_DX , 
  pip INT_X10Y87 BYP2 -> BYP_B2 , 
  pip INT_X10Y87 BYP7 -> BYP_B7 , 
  pip INT_X10Y87 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y87 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X10Y87 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X10Y87 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_24" gnd, 
  outpin "XDL_DUMMY_INT_X10Y88_TIEOFF_X10Y88" HARD0 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" AX ,
  pip CLBLL_X10Y88 SITE_BYP_B0 -> L_AX , 
  pip INT_X10Y88 BYP0 -> BYP_B0 , 
  pip INT_X10Y88 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y88 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X10Y88 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_25" gnd, 
  outpin "XDL_DUMMY_INT_X6Y6_TIEOFF_X6Y6" HARD0 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" A2 ,
  inpin "inst_wbs_uart/inst_uart_rx/kcuart/valid_reg_delay<8>" AI ,
  pip CLBLM_X6Y6 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X6Y6 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X6Y6 FAN0 -> FAN_B0 , 
  pip INT_X6Y6 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X6Y6 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X6Y6 GND_WIRE -> FAN0 , 
  pip INT_X6Y6 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_26" gnd, 
  outpin "XDL_DUMMY_INT_X5Y48_TIEOFF_X5Y48" HARD0 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIPAL0 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIPBL0 ,
  inpin "processor/internal_mem/ram_2048_x_9" SSRAL ,
  inpin "processor/internal_mem/ram_2048_x_9" SSRBL ,
  pip BRAM_X5Y45 BRAM_CTRL_B0_3 -> RAMBFIFO36_SSRARSTL , 
  pip BRAM_X5Y45 BRAM_CTRL_B2_3 -> RAMBFIFO36_SSRBL , 
  pip BRAM_X5Y45 BRAM_IMUX_B28_3 -> RAMBFIFO36_DIPADIPL0 , 
  pip BRAM_X5Y45 BRAM_IMUX_B34_3 -> RAMBFIFO36_DIPBDIPL0 , 
  pip INT_X5Y48 CTRL0 -> CTRL_B0 , 
  pip INT_X5Y48 CTRL2 -> CTRL_B2 , 
  pip INT_X5Y48 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X5Y48 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X5Y48 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X5Y48 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X5Y48 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X5Y48 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X5Y48 GND_WIRE -> FAN3 , 
  pip INT_X5Y48 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_27" gnd, 
  outpin "XDL_DUMMY_INT_X5Y47_TIEOFF_X5Y47" HARD0 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL0 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL1 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL2 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL3 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL4 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL5 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL6 ,
  inpin "processor/internal_mem/ram_2048_x_9" WEBL7 ,
  pip BRAM_X5Y45 BRAM_IMUX_B0_2 -> RAMBFIFO36_WEBL4 , 
  pip BRAM_X5Y45 BRAM_IMUX_B12_2 -> RAMBFIFO36_WEBL5 , 
  pip BRAM_X5Y45 BRAM_IMUX_B13_2 -> RAMBFIFO36_WEBL1 , 
  pip BRAM_X5Y45 BRAM_IMUX_B1_2 -> RAMBFIFO36_WEBL0 , 
  pip BRAM_X5Y45 BRAM_IMUX_B24_2 -> RAMBFIFO36_WEBL6 , 
  pip BRAM_X5Y45 BRAM_IMUX_B25_2 -> RAMBFIFO36_WEBL2 , 
  pip BRAM_X5Y45 BRAM_IMUX_B36_2 -> RAMBFIFO36_WEBL7 , 
  pip BRAM_X5Y45 BRAM_IMUX_B37_2 -> RAMBFIFO36_WEBL3 , 
  pip INT_X5Y47 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B1 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B13 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B36 , 
  pip INT_X5Y47 FAN_BOUNCE2 -> IMUX_B37 , 
  pip INT_X5Y47 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_28" gnd, 
  outpin "XDL_DUMMY_INT_X5Y46_TIEOFF_X5Y46" HARD0 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL0 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL4 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL5 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL6 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL7 ,
  inpin "processor/internal_mem/ram_2048_x_9" REGCEAL ,
  inpin "processor/internal_mem/ram_2048_x_9" REGCEBL ,
  pip BRAM_X5Y45 BRAM_CTRL_B0_1 -> RAMBFIFO36_REGCEAL , 
  pip BRAM_X5Y45 BRAM_CTRL_B2_1 -> RAMBFIFO36_REGCEBL , 
  pip BRAM_X5Y45 BRAM_IMUX_B10_1 -> RAMBFIFO36_DIBDIL7 , 
  pip BRAM_X5Y45 BRAM_IMUX_B12_1 -> RAMBFIFO36_DIBDIL0 , 
  pip BRAM_X5Y45 BRAM_IMUX_B7_1 -> RAMBFIFO36_DIBDIL4 , 
  pip BRAM_X5Y45 BRAM_IMUX_B8_1 -> RAMBFIFO36_DIBDIL5 , 
  pip BRAM_X5Y45 BRAM_IMUX_B9_1 -> RAMBFIFO36_DIBDIL6 , 
  pip INT_X5Y46 CTRL0 -> CTRL_B0 , 
  pip INT_X5Y46 CTRL2 -> CTRL_B2 , 
  pip INT_X5Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X5Y46 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X5Y46 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X5Y46 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X5Y46 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X5Y46 FAN_BOUNCE2 -> IMUX_B7 , 
  pip INT_X5Y46 FAN_BOUNCE3 -> IMUX_B10 , 
  pip INT_X5Y46 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X5Y46 FAN_BOUNCE6 -> CTRL2 , 
  pip INT_X5Y46 FAN_BOUNCE6 -> IMUX_B8 , 
  pip INT_X5Y46 FAN_BOUNCE6 -> IMUX_B9 , 
  pip INT_X5Y46 GND_WIRE -> FAN2 , 
  pip INT_X5Y46 GND_WIRE -> FAN3 , 
  pip INT_X5Y46 GND_WIRE -> FAN4 , 
  pip INT_X5Y46 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_29" gnd, 
  outpin "XDL_DUMMY_INT_X5Y45_TIEOFF_X5Y45" HARD0 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL1 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL2 ,
  inpin "processor/internal_mem/ram_2048_x_9" DIBL3 ,
  pip BRAM_X5Y45 BRAM_IMUX_B10_0 -> RAMBFIFO36_DIBDIL3 , 
  pip BRAM_X5Y45 BRAM_IMUX_B8_0 -> RAMBFIFO36_DIBDIL1 , 
  pip BRAM_X5Y45 BRAM_IMUX_B9_0 -> RAMBFIFO36_DIBDIL2 , 
  pip INT_X5Y45 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X5Y45 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X5Y45 FAN_BOUNCE3 -> IMUX_B10 , 
  pip INT_X5Y45 FAN_BOUNCE6 -> IMUX_B8 , 
  pip INT_X5Y45 FAN_BOUNCE6 -> IMUX_B9 , 
  pip INT_X5Y45 GND_WIRE -> FAN3 , 
  pip INT_X5Y45 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_30" gnd, 
  outpin "XDL_DUMMY_INT_X2Y28_TIEOFF_X2Y28" HARD0 ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" AX ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" BX ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" CX ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" DX ,
  pip CLBLL_X2Y28 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X2Y28 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X2Y28 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X2Y28 SITE_BYP_B7 -> L_DX , 
  pip INT_X2Y28 BYP0 -> BYP_B0 , 
  pip INT_X2Y28 BYP2 -> BYP_B2 , 
  pip INT_X2Y28 BYP5 -> BYP_B5 , 
  pip INT_X2Y28 BYP7 -> BYP_B7 , 
  pip INT_X2Y28 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X2Y28 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X2Y28 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X2Y28 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X2Y28 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X2Y28 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X2Y28 GND_WIRE -> FAN2 , 
  pip INT_X2Y28 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_31" gnd, 
  outpin "XDL_DUMMY_INT_X2Y29_TIEOFF_X2Y29" HARD0 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" AX ,
  pip CLBLL_X2Y29 SITE_BYP_B0 -> L_AX , 
  pip INT_X2Y29 BYP0 -> BYP_B0 , 
  pip INT_X2Y29 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X2Y29 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X2Y29 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_32" gnd, 
  outpin "XDL_DUMMY_INT_X1Y53_TIEOFF_X1Y53" HARD0 ,
  inpin "timer_0/sTSR<1>" AX ,
  inpin "timer_0/sTSR<2>" AX ,
  pip CLBLM_X1Y53 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X1Y53 SITE_BYP_B1 -> M_AX , 
  pip INT_X1Y53 BYP0 -> BYP_B0 , 
  pip INT_X1Y53 BYP1 -> BYP_B1 , 
  pip INT_X1Y53 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X1Y53 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X1Y53 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X1Y53 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_33" gnd, 
  outpin "XDL_DUMMY_INT_X1Y52_TIEOFF_X1Y52" HARD0 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" AX ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" BX ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" CX ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" DX ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" AX ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" BX ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" CX ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" DX ,
  pip CLBLM_X1Y52 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X1Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X1Y52 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X1Y52 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X1Y52 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X1Y52 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X1Y52 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X1Y52 SITE_BYP_B7 -> L_DX , 
  pip INT_X1Y52 BYP0 -> BYP_B0 , 
  pip INT_X1Y52 BYP1 -> BYP_B1 , 
  pip INT_X1Y52 BYP2 -> BYP_B2 , 
  pip INT_X1Y52 BYP3 -> BYP_B3 , 
  pip INT_X1Y52 BYP4 -> BYP_B4 , 
  pip INT_X1Y52 BYP5 -> BYP_B5 , 
  pip INT_X1Y52 BYP6 -> BYP_B6 , 
  pip INT_X1Y52 BYP7 -> BYP_B7 , 
  pip INT_X1Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X1Y52 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X1Y52 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X1Y52 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X1Y52 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X1Y52 FAN_BOUNCE2 -> BYP5 , 
  pip INT_X1Y52 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X1Y52 FAN_BOUNCE5 -> BYP3 , 
  pip INT_X1Y52 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X1Y52 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X1Y52 GND_WIRE -> FAN2 , 
  pip INT_X1Y52 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_34" gnd, 
  outpin "XDL_DUMMY_INT_X18Y38_TIEOFF_X18Y38" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" A2 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" B2 ,
  pip CLBLM_X18Y38 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y38 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X18Y38 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y38 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X18Y38 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X18Y38 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_35" gnd, 
  outpin "XDL_DUMMY_INT_X18Y35_TIEOFF_X18Y35" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" A2 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" B2 ,
  pip CLBLM_X18Y35 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y35 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X18Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X18Y35 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X18Y35 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X18Y35 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_36" gnd, 
  outpin "XDL_DUMMY_INT_X22Y25_TIEOFF_X22Y25" HARD0 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" A2 ,
  pip CLBLM_X22Y25 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X22Y25 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X22Y25 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X22Y25 GND_WIRE -> FAN3 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_37" gnd, 
  outpin "XDL_DUMMY_INT_X22Y52_TIEOFF_X22Y52" HARD0 ,
  inpin "processor/processor/reset_delay" BX ,
  pip CLBLM_X22Y52 SITE_BYP_B4 -> M_BX , 
  pip INT_X22Y52 BYP4 -> BYP_B4 , 
  pip INT_X22Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X22Y52 FAN_BOUNCE2 -> BYP4 , 
  pip INT_X22Y52 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_38" gnd, 
  outpin "XDL_DUMMY_INT_X22Y50_TIEOFF_X22Y50" HARD0 ,
  inpin "processor/RAM_data_to_mem<0>" A1 ,
  inpin "processor/RAM_data_to_mem<0>" B1 ,
  pip CLBLM_X22Y49 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X22Y49 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X22Y49 FAN_BOUNCE_S0 -> IMUX_B17 , 
  pip INT_X22Y49 FAN_BOUNCE_S0 -> IMUX_B29 , 
  pip INT_X22Y50 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X22Y50 GND_WIRE -> FAN0 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_39" gnd, 
  outpin "XDL_DUMMY_INT_X22Y48_TIEOFF_X22Y48" HARD0 ,
  inpin "processor/RAM_data_to_mem<0>" C1 ,
  inpin "processor/RAM_data_to_mem<0>" D1 ,
  pip CLBLM_X22Y49 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X22Y49 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X22Y48 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X22Y48 GND_WIRE -> FAN7 , 
  pip INT_X22Y49 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X22Y49 FAN_BOUNCE_N7 -> IMUX_B30 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_40" gnd, 
  outpin "XDL_DUMMY_INT_X26Y56_TIEOFF_X26Y56" HARD0 ,
  inpin "processor/program/ram_1024_x_18" DIAL0 ,
  inpin "processor/program/ram_1024_x_18" DIAL12 ,
  inpin "processor/program/ram_1024_x_18" DIAL13 ,
  inpin "processor/program/ram_1024_x_18" DIAL14 ,
  inpin "processor/program/ram_1024_x_18" DIAL15 ,
  inpin "processor/program/ram_1024_x_18" DIAL4 ,
  inpin "processor/program/ram_1024_x_18" DIAL5 ,
  inpin "processor/program/ram_1024_x_18" DIAL6 ,
  inpin "processor/program/ram_1024_x_18" DIAL7 ,
  inpin "processor/program/ram_1024_x_18" DIPAL1 ,
  inpin "processor/program/ram_1024_x_18" REGCEAL ,
  pip BRAM_X26Y55 BRAM_CTRL_B0_1 -> RAMBFIFO36_REGCEAL , 
  pip BRAM_X26Y55 BRAM_IMUX_B0_1 -> RAMBFIFO36_DIADIL0 , 
  pip BRAM_X26Y55 BRAM_IMUX_B13_1 -> RAMBFIFO36_DIADIL12 , 
  pip BRAM_X26Y55 BRAM_IMUX_B14_1 -> RAMBFIFO36_DIADIL13 , 
  pip BRAM_X26Y55 BRAM_IMUX_B15_1 -> RAMBFIFO36_DIADIL14 , 
  pip BRAM_X26Y55 BRAM_IMUX_B16_1 -> RAMBFIFO36_DIADIL15 , 
  pip BRAM_X26Y55 BRAM_IMUX_B1_1 -> RAMBFIFO36_DIADIL4 , 
  pip BRAM_X26Y55 BRAM_IMUX_B26_1 -> RAMBFIFO36_DIPADIPL1 , 
  pip BRAM_X26Y55 BRAM_IMUX_B2_1 -> RAMBFIFO36_DIADIL5 , 
  pip BRAM_X26Y55 BRAM_IMUX_B3_1 -> RAMBFIFO36_DIADIL6 , 
  pip BRAM_X26Y55 BRAM_IMUX_B4_1 -> RAMBFIFO36_DIADIL7 , 
  pip INT_X26Y56 CTRL0 -> CTRL_B0 , 
  pip INT_X26Y56 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X26Y56 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X26Y56 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X26Y56 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X26Y56 FAN_BOUNCE3 -> IMUX_B15 , 
  pip INT_X26Y56 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X26Y56 FAN_BOUNCE3 -> IMUX_B3 , 
  pip INT_X26Y56 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> IMUX_B13 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> IMUX_B14 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> IMUX_B2 , 
  pip INT_X26Y56 FAN_BOUNCE4 -> IMUX_B26 , 
  pip INT_X26Y56 GND_WIRE -> FAN2 , 
  pip INT_X26Y56 GND_WIRE -> FAN3 , 
  pip INT_X26Y56 GND_WIRE -> FAN4 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_41" gnd, 
  outpin "XDL_DUMMY_INT_X26Y55_TIEOFF_X26Y55" HARD0 ,
  inpin "processor/program/ram_1024_x_18" DIAL1 ,
  inpin "processor/program/ram_1024_x_18" DIAL10 ,
  inpin "processor/program/ram_1024_x_18" DIAL11 ,
  inpin "processor/program/ram_1024_x_18" DIAL2 ,
  inpin "processor/program/ram_1024_x_18" DIAL3 ,
  inpin "processor/program/ram_1024_x_18" DIAL8 ,
  inpin "processor/program/ram_1024_x_18" DIAL9 ,
  pip BRAM_X26Y55 BRAM_IMUX_B13_0 -> RAMBFIFO36_DIADIL8 , 
  pip BRAM_X26Y55 BRAM_IMUX_B14_0 -> RAMBFIFO36_DIADIL9 , 
  pip BRAM_X26Y55 BRAM_IMUX_B15_0 -> RAMBFIFO36_DIADIL10 , 
  pip BRAM_X26Y55 BRAM_IMUX_B16_0 -> RAMBFIFO36_DIADIL11 , 
  pip BRAM_X26Y55 BRAM_IMUX_B2_0 -> RAMBFIFO36_DIADIL1 , 
  pip BRAM_X26Y55 BRAM_IMUX_B3_0 -> RAMBFIFO36_DIADIL2 , 
  pip BRAM_X26Y55 BRAM_IMUX_B4_0 -> RAMBFIFO36_DIADIL3 , 
  pip INT_X26Y55 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X26Y55 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X26Y55 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X26Y55 FAN_BOUNCE4 -> IMUX_B13 , 
  pip INT_X26Y55 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X26Y55 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X26Y55 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X26Y55 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X26Y55 FAN_BOUNCE6 -> IMUX_B2 , 
  pip INT_X26Y55 FAN_BOUNCE6 -> IMUX_B3 , 
  pip INT_X26Y55 GND_WIRE -> FAN4 , 
  pip INT_X26Y55 GND_WIRE -> FAN5 , 
  pip INT_X26Y55 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_42" gnd, 
  outpin "XDL_DUMMY_INT_X26Y58_TIEOFF_X26Y58" HARD0 ,
  inpin "processor/program/ram_1024_x_18" DIPAL0 ,
  inpin "processor/program/ram_1024_x_18" SSRAL ,
  inpin "processor/program/ram_1024_x_18" WEAL0 ,
  inpin "processor/program/ram_1024_x_18" WEAL1 ,
  inpin "processor/program/ram_1024_x_18" WEAL2 ,
  inpin "processor/program/ram_1024_x_18" WEAL3 ,
  pip BRAM_X26Y55 BRAM_CTRL_B0_3 -> RAMBFIFO36_SSRARSTL , 
  pip BRAM_X26Y55 BRAM_IMUX_B26_3 -> RAMBFIFO36_WEAL0 , 
  pip BRAM_X26Y55 BRAM_IMUX_B27_3 -> RAMBFIFO36_WEAL2 , 
  pip BRAM_X26Y55 BRAM_IMUX_B28_3 -> RAMBFIFO36_DIPADIPL0 , 
  pip BRAM_X26Y55 BRAM_IMUX_B32_3 -> RAMBFIFO36_WEAL1 , 
  pip BRAM_X26Y55 BRAM_IMUX_B33_3 -> RAMBFIFO36_WEAL3 , 
  pip INT_X26Y58 CTRL0 -> CTRL_B0 , 
  pip INT_X26Y58 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X26Y58 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X26Y58 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X26Y58 FAN_BOUNCE1 -> IMUX_B26 , 
  pip INT_X26Y58 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X26Y58 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X26Y58 FAN_BOUNCE1 -> IMUX_B33 , 
  pip INT_X26Y58 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X26Y58 GND_WIRE -> FAN1 , 
  pip INT_X26Y58 GND_WIRE -> FAN3 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_43" gnd, 
  outpin "XDL_DUMMY_INT_X26Y57_TIEOFF_X26Y57" HARD0 ,
  inpin "processor/program/ram_1024_x_18" WEBL0 ,
  inpin "processor/program/ram_1024_x_18" WEBL1 ,
  inpin "processor/program/ram_1024_x_18" WEBL2 ,
  inpin "processor/program/ram_1024_x_18" WEBL3 ,
  inpin "processor/program/ram_1024_x_18" WEBL4 ,
  inpin "processor/program/ram_1024_x_18" WEBL5 ,
  inpin "processor/program/ram_1024_x_18" WEBL6 ,
  inpin "processor/program/ram_1024_x_18" WEBL7 ,
  pip BRAM_X26Y55 BRAM_IMUX_B0_2 -> RAMBFIFO36_WEBL4 , 
  pip BRAM_X26Y55 BRAM_IMUX_B12_2 -> RAMBFIFO36_WEBL5 , 
  pip BRAM_X26Y55 BRAM_IMUX_B13_2 -> RAMBFIFO36_WEBL1 , 
  pip BRAM_X26Y55 BRAM_IMUX_B1_2 -> RAMBFIFO36_WEBL0 , 
  pip BRAM_X26Y55 BRAM_IMUX_B24_2 -> RAMBFIFO36_WEBL6 , 
  pip BRAM_X26Y55 BRAM_IMUX_B25_2 -> RAMBFIFO36_WEBL2 , 
  pip BRAM_X26Y55 BRAM_IMUX_B36_2 -> RAMBFIFO36_WEBL7 , 
  pip BRAM_X26Y55 BRAM_IMUX_B37_2 -> RAMBFIFO36_WEBL3 , 
  pip INT_X26Y57 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B0 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B1 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B12 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B13 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B36 , 
  pip INT_X26Y57 FAN_BOUNCE2 -> IMUX_B37 , 
  pip INT_X26Y57 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_44" gnd, 
  outpin "XDL_DUMMY_INT_X27Y27_TIEOFF_X27Y27" HARD0 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" B3 ,
  pip CLBLM_X27Y27 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X27Y27 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X27Y27 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X27Y27 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_45" gnd, 
  outpin "XDL_DUMMY_INT_X27Y55_TIEOFF_X27Y55" HARD0 ,
  inpin "processor/processor/stack_pop_data<0>" B1 ,
  inpin "processor/processor/stack_pop_data<0>" C1 ,
  inpin "processor/processor/stack_pop_data<0>" D1 ,
  pip CLBLM_X27Y56 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X27Y56 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X27Y56 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X27Y55 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X27Y55 GND_WIRE -> FAN7 , 
  pip INT_X27Y56 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X27Y56 BYP_BOUNCE5 -> IMUX_B17 , 
  pip INT_X27Y56 FAN_BOUNCE_N7 -> BYP5 , 
  pip INT_X27Y56 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X27Y56 FAN_BOUNCE_N7 -> IMUX_B30 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_46" gnd, 
  outpin "XDL_DUMMY_INT_X27Y58_TIEOFF_X27Y58" HARD0 ,
  inpin "processor/processor/stack_pop_data<8>" C1 ,
  inpin "processor/processor/stack_pop_data<8>" D1 ,
  pip CLBLM_X27Y58 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X27Y58 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X27Y58 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X27Y58 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X27Y58 FAN_BOUNCE2 -> IMUX_B30 , 
  pip INT_X27Y58 GND_WIRE -> FAN2 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_47" gnd, 
  outpin "XDL_DUMMY_INT_X31Y17_TIEOFF_X31Y17" HARD0 ,
  inpin "i2c_scl" O ,
  pip INT_X31Y17 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y17 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X31Y17 GND_WIRE -> FAN5 , 
  pip IOI_X31Y17 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y17 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y17_OLOGIC_X2Y34" D1 -> OQ
  pip IOI_X31Y17 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_48" gnd, 
  outpin "XDL_DUMMY_INT_X31Y13_TIEOFF_X31Y13" HARD0 ,
  inpin "i2c_sda" O ,
  pip INT_X31Y13 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y13 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X31Y13 GND_WIRE -> FAN5 , 
  pip IOI_X31Y13 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y13 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y13_OLOGIC_X2Y27" D1 -> OQ
  pip IOI_X31Y13 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_49" gnd, 
  outpin "XDL_DUMMY_INT_X31Y112_TIEOFF_X31Y112" HARD0 ,
  inpin "ps2<0>" O ,
  inpin "ps2<1>" O ,
  pip INT_X31Y112 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X31Y112 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X31Y112 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X31Y112 GND_WIRE -> FAN5 , 
  pip IOI_X31Y112 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y112 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y112 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y225" D1 -> OQ
  pip IOI_X31Y112 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y112_OLOGIC_X2Y224" D1 -> OQ
  pip IOI_X31Y112 IOI_O_PINWIRE0 -> IOI_O0 , 
  pip IOI_X31Y112 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_50" gnd, 
  outpin "XDL_DUMMY_INT_X20Y28_TIEOFF_X20Y28" HARD0 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A3 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" A5 ,
  pip CLBLM_X20Y28 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y28 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X20Y28 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X20Y28 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X20Y28 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X20Y28 GND_WIRE -> FAN6 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_51" gnd, 
  outpin "XDL_DUMMY_INT_X20Y50_TIEOFF_X20Y50" HARD0 ,
  inpin "processor/RAM_data_to_mem<4>" A1 ,
  inpin "processor/RAM_data_to_mem<4>" B1 ,
  pip CLBLM_X20Y49 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y49 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X20Y49 FAN_BOUNCE_S0 -> IMUX_B17 , 
  pip INT_X20Y49 FAN_BOUNCE_S0 -> IMUX_B29 , 
  pip INT_X20Y50 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X20Y50 GND_WIRE -> FAN0 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_52" gnd, 
  outpin "XDL_DUMMY_INT_X20Y48_TIEOFF_X20Y48" HARD0 ,
  inpin "processor/RAM_data_to_mem<4>" C1 ,
  inpin "processor/RAM_data_to_mem<4>" D1 ,
  pip CLBLM_X20Y49 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y49 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X20Y48 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y48 GND_WIRE -> FAN7 , 
  pip INT_X20Y49 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X20Y49 FAN_BOUNCE_N7 -> IMUX_B30 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_53" gnd, 
  outpin "XDL_DUMMY_INT_X20Y37_TIEOFF_X20Y37" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" A2 ,
  pip CLBLM_X20Y37 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y37 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X20Y37 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X20Y37 GND_WIRE -> FAN3 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_54" gnd, 
  outpin "XDL_DUMMY_INT_X20Y36_TIEOFF_X20Y36" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" A2 ,
  pip CLBLM_X20Y36 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y36 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y36 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X20Y36 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_55" gnd, 
  outpin "XDL_DUMMY_INT_X20Y35_TIEOFF_X20Y35" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" A2 ,
  pip CLBLM_X20Y35 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y35 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X20Y35 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_56" gnd, 
  outpin "XDL_DUMMY_INT_X20Y33_TIEOFF_X20Y33" HARD0 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" B2 ,
  pip CLBLM_X20Y33 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X20Y33 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y33 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X20Y33 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_57" gnd, 
  outpin "XDL_DUMMY_INT_X20Y30_TIEOFF_X20Y30" HARD0 ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" A2 ,
  pip CLBLM_X20Y30 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X20Y30 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X20Y30 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X20Y30 GND_WIRE -> FAN5 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_58" gnd, 
  outpin "XDL_DUMMY_CLBLM_X27Y56_SLICE_X45Y56" B ,
  inpin "processor/processor/stack_pop_data<0>" A1 ,
  pip CLBLM_X27Y56 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLBLM_X27Y56_SLICE_X45Y56" B -> BMUX
  pip CLBLM_X27Y56 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X27Y56 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X27Y56 LOGIC_OUTS17 -> IMUX_B29 , 
  ;
net "timer_0/prescaler_cnt<3>/ProtoComp0.A5LUT.O5_59" gnd, 
  outpin "processor/processor/push_or_pop_type" A ,
  inpin "processor/processor/stack_pop_data<4>" A1 ,
  inpin "processor/processor/stack_pop_data<4>" B1 ,
  inpin "processor/processor/stack_pop_data<4>" C1 ,
  inpin "processor/processor/stack_pop_data<4>" D1 ,
  pip CLBLM_X27Y57 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X27Y57 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X27Y57 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X27Y57 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X27Y57 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X27Y57 LOGIC_OUTS8 -> IMUX_B30 , 
  pip INT_X27Y57 LOGIC_OUTS8 -> NR2BEG_N2 , 
  pip INT_X27Y57 LOGIC_OUTS8 -> SL2BEG_N2 , 
  pip INT_X27Y57 NR2MID2 -> IMUX_B17 , 
  pip INT_X27Y57 NR2MID2 -> IMUX_B29 , 
  pip INT_X27Y57 SL2BEG_N2 -> IMUX_B18 , 
  ;
net "timer_0/prescaler_cnt<4>" , 
  outpin "timer_0/prescaler_cnt<7>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B4 ,
  inpin "timer_0/prescaler_cnt<7>" A4 ,
  pip CLBLL_X2Y26 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y26 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X2Y26 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X2Y26 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X2Y28 NR2END0 -> IMUX_B37 , 
  ;
net "timer_0/prescaler_cnt<5>" , 
  outpin "timer_0/prescaler_cnt<7>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B3 ,
  inpin "timer_0/prescaler_cnt<7>" B4 ,
  pip CLBLL_X2Y26 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y26 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X2Y26 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X2Y26 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X2Y28 NL2END1 -> IMUX_B39 , 
  ;
net "timer_0/prescaler_cnt<6>" , 
  outpin "timer_0/prescaler_cnt<7>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C2 ,
  inpin "timer_0/prescaler_cnt<7>" C5 ,
  pip CLBLL_X2Y26 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X2Y26 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X2Y28 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X2Y26 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X2Y26 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X2Y26 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X2Y26 NL2BEG_S0 -> FAN6 , 
  pip INT_X2Y28 NL2MID0 -> IMUX_B7 , 
  ;
net "timer_0/prescaler_cnt<7>" , 
  outpin "timer_0/prescaler_cnt<7>" DQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C5 ,
  inpin "timer_0/prescaler_cnt<7>" D5 ,
  pip CLBLL_X2Y26 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y26 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X2Y28 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X2Y26 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X2Y26 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X2Y26 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X2Y26 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X2Y28 NR2END1 -> IMUX_B9 , 
  ;
net "timer_0/prescaler_cnt<8>" , 
  outpin "timer_0/prescaler_cnt<11>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C3 ,
  inpin "timer_0/prescaler_cnt<11>" A4 ,
  pip CLBLL_X2Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X2Y27 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X2Y27 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X2Y27 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X2Y28 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X2Y28 BYP_BOUNCE1 -> IMUX_B8 , 
  pip INT_X2Y28 NR2MID0 -> BYP1 , 
  ;
net "timer_0/prescaler_cnt<9>" , 
  outpin "timer_0/prescaler_cnt<11>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D5 ,
  inpin "timer_0/prescaler_cnt<11>" B4 ,
  pip CLBLL_X2Y27 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X2Y27 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X2Y27 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X2Y27 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X2Y28 NL2MID1 -> IMUX_B45 , 
  ;
net "timer_0/prescaler_cnt_cmp_eq0000" , 
  outpin "timer_0/prescaler_cnt_cmp_eq0000" CMUX ,
  inpin "timer_0/prescaler_clk" CE ,
  inpin "timer_0/prescaler_cnt<11>" A2 ,
  inpin "timer_0/prescaler_cnt<11>" B2 ,
  inpin "timer_0/prescaler_cnt<11>" C4 ,
  inpin "timer_0/prescaler_cnt<11>" D4 ,
  inpin "timer_0/prescaler_cnt<15>" A2 ,
  inpin "timer_0/prescaler_cnt<15>" B2 ,
  inpin "timer_0/prescaler_cnt<15>" C4 ,
  inpin "timer_0/prescaler_cnt<15>" D4 ,
  inpin "timer_0/prescaler_cnt<19>" A4 ,
  inpin "timer_0/prescaler_cnt<19>" B4 ,
  inpin "timer_0/prescaler_cnt<19>" C2 ,
  inpin "timer_0/prescaler_cnt<19>" D1 ,
  inpin "timer_0/prescaler_cnt<23>" A4 ,
  inpin "timer_0/prescaler_cnt<23>" B4 ,
  inpin "timer_0/prescaler_cnt<23>" C2 ,
  inpin "timer_0/prescaler_cnt<23>" D2 ,
  inpin "timer_0/prescaler_cnt<3>" A1 ,
  inpin "timer_0/prescaler_cnt<3>" B1 ,
  inpin "timer_0/prescaler_cnt<3>" C5 ,
  inpin "timer_0/prescaler_cnt<3>" D5 ,
  inpin "timer_0/prescaler_cnt<7>" A2 ,
  inpin "timer_0/prescaler_cnt<7>" B2 ,
  inpin "timer_0/prescaler_cnt<7>" C4 ,
  inpin "timer_0/prescaler_cnt<7>" D4 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000_inv" A1 ,
  pip CLBLL_X2Y25 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X2Y25 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X2Y25 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X2Y25 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X2Y25 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X2Y26 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X2Y26 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X2Y26 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X2Y26 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X2Y27 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X2Y27 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X2Y27 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X2Y27 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X2Y28 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X2Y28 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X2Y28 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X2Y29 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X2Y29 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X2Y29 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y29 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X2Y30 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X2Y30 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X2Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X2Y30 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y52 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y50 ER5END0 -> EN2BEG0 , 
  pip INT_X11Y51 EN2END0 -> NE2BEG0 , 
  pip INT_X11Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y52 NE2MID0 -> CTRL1 , 
  pip INT_X2Y25 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X2Y25 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X2Y25 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X2Y25 SW2MID2 -> FAN6 , 
  pip INT_X2Y25 SW2MID2 -> IMUX_B17 , 
  pip INT_X2Y25 SW2MID2 -> IMUX_B29 , 
  pip INT_X2Y25 SW2MID2 -> IMUX_B5 , 
  pip INT_X2Y26 SR2END2 -> IMUX_B16 , 
  pip INT_X2Y26 SR2END2 -> IMUX_B22 , 
  pip INT_X2Y26 SR2END2 -> IMUX_B28 , 
  pip INT_X2Y26 SR2END2 -> IMUX_B34 , 
  pip INT_X2Y26 SR2END2 -> SW2BEG2 , 
  pip INT_X2Y27 SR2MID2 -> IMUX_B16 , 
  pip INT_X2Y27 SR2MID2 -> IMUX_B22 , 
  pip INT_X2Y27 SR2MID2 -> IMUX_B28 , 
  pip INT_X2Y27 SR2MID2 -> IMUX_B34 , 
  pip INT_X2Y28 LOGIC_OUTS_S18 -> NE2BEG2 , 
  pip INT_X2Y28 LOGIC_OUTS_S18 -> NL2BEG_S0 , 
  pip INT_X2Y28 LOGIC_OUTS_S18 -> SR2BEG2 , 
  pip INT_X2Y28 SR2BEG2 -> IMUX_B16 , 
  pip INT_X2Y28 SR2BEG2 -> IMUX_B22 , 
  pip INT_X2Y28 SR2BEG2 -> IMUX_B28 , 
  pip INT_X2Y28 SR2BEG2 -> IMUX_B34 , 
  pip INT_X2Y29 EL2BEG0 -> IMUX_B13 , 
  pip INT_X2Y29 EL2BEG0 -> IMUX_B25 , 
  pip INT_X2Y29 EL2BEG0 -> IMUX_B31 , 
  pip INT_X2Y29 LOGIC_OUTS18 -> EL2BEG0 , 
  pip INT_X2Y29 LOGIC_OUTS18 -> IMUX_B18 , 
  pip INT_X2Y30 NL2MID0 -> IMUX_B13 , 
  pip INT_X2Y30 NL2MID0 -> IMUX_B19 , 
  pip INT_X2Y30 NL2MID0 -> IMUX_B25 , 
  pip INT_X2Y30 NL2MID0 -> IMUX_B31 , 
  pip INT_X3Y29 NE2END2 -> LV0 , 
  pip INT_X3Y47 LV18 -> NE5BEG0 , 
  pip INT_X5Y50 NE5END0 -> ER5BEG0 , 
  ;
net "timer_0/prescaler_cnt_cmp_eq0000_inv" , 
  outpin "timer_0/prescaler_cnt_cmp_eq0000_inv" A ,
  inpin "timer_0/prescaler_cnt<3>" AX ,
  pip CLBLL_X2Y25 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X2Y25 SITE_BYP_B1 -> M_AX , 
  pip INT_X2Y25 BYP1 -> BYP_B1 , 
  pip INT_X2Y25 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X2Y25 NL2BEG1 -> BYP1 , 
  ;
net "timer_0/prescaler_ovf<0>" , 
  outpin "timer_0/prescaler_ovf<3>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A6 ,
  pip CLBLL_X2Y28 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X3Y28 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X2Y28 WN2MID0 -> IMUX_B0 , 
  pip INT_X3Y28 LOGIC_OUTS0 -> WN2BEG0 , 
  ;
net "timer_0/prescaler_ovf<12>" , 
  outpin "timer_0/prescaler_ovf<13>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D1 ,
  pip CLBLL_X2Y28 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X4Y29 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X2Y28 SL2MID0 -> IMUX_B42 , 
  pip INT_X2Y29 WR2END1 -> SL2BEG0 , 
  pip INT_X4Y29 LOGIC_OUTS6 -> WR2BEG1 , 
  ;
net "timer_0/prescaler_ovf<13>" , 
  outpin "timer_0/prescaler_ovf<13>" DQ ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A2 ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" B2 ,
  pip CLBLL_X2Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X2Y29 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X4Y29 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X2Y29 WL2END2 -> IMUX_B4 , 
  pip INT_X2Y29 WL2END2 -> IMUX_B40 , 
  pip INT_X4Y29 LOGIC_OUTS7 -> WL2BEG2 , 
  ;
net "timer_0/prescaler_ovf<14>" , 
  outpin "timer_0/prescaler_ovf<15>" AQ ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A5 ,
  pip CLBLL_X2Y29 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y29 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X2Y29 WL2END1 -> IMUX_B2 , 
  pip INT_X4Y29 LOGIC_OUTS0 -> WL2BEG1 , 
  ;
net "timer_0/prescaler_ovf<15>" , 
  outpin "timer_0/prescaler_ovf<15>" BQ ,
  inpin "timer_0/prescaler_cnt_cmp_eq0000" A6 ,
  pip CLBLL_X2Y29 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X4Y29 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X2Y29 WR2MID0 -> IMUX_B0 , 
  pip INT_X3Y29 WN2MID1 -> WR2BEG0 , 
  pip INT_X4Y29 LOGIC_OUTS1 -> WN2BEG1 , 
  ;
net "timer_0/prescaler_ovf<1>" , 
  outpin "timer_0/prescaler_ovf<3>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A2 ,
  pip CLBLL_X2Y28 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y28 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X2Y28 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X2Y28 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X2Y28 WN2MID1 -> FAN3 , 
  pip INT_X3Y28 LOGIC_OUTS1 -> WN2BEG1 , 
  ;
net "timer_0/prescaler_ovf<2>" , 
  outpin "timer_0/prescaler_ovf<3>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A3 ,
  pip CLBLL_X2Y28 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y28 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X2Y28 WS2MID2 -> IMUX_B3 , 
  pip INT_X3Y28 LOGIC_OUTS2 -> WS2BEG2 , 
  ;
net "timer_0/prescaler_ovf<3>" , 
  outpin "timer_0/prescaler_ovf<3>" DQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B1 ,
  pip CLBLL_X2Y28 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X3Y28 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X2Y28 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X2Y28 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X2Y28 WR2MID1 -> CTRL1 , 
  pip INT_X3Y28 LOGIC_OUTS3 -> WR2BEG1 , 
  ;
net "timer_0/prescaler_ovf<4>" , 
  outpin "timer_0/prescaler_ovf<7>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B6 ,
  pip CLBLL_X2Y28 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X3Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X2Y28 WR2MID0 -> IMUX_B36 , 
  pip INT_X3Y28 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "timer_0/prescaler_ovf<5>" , 
  outpin "timer_0/prescaler_ovf<7>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B5 ,
  pip CLBLL_X2Y28 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X3Y28 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X2Y28 WL2MID1 -> IMUX_B38 , 
  pip INT_X3Y28 LOGIC_OUTS5 -> WL2BEG1 , 
  ;
net "timer_0/prescaler_ovf<6>" , 
  outpin "timer_0/prescaler_ovf<7>" CQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C1 ,
  pip CLBLL_X2Y28 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X3Y28 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X2Y27 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X2Y27 SW2END2 -> BYP3 , 
  pip INT_X2Y28 BYP_BOUNCE_N3 -> IMUX_B6 , 
  pip INT_X3Y28 LOGIC_OUTS6 -> SW2BEG2 , 
  ;
net "timer_0/prescaler_ovf<7>" , 
  outpin "timer_0/prescaler_ovf<7>" DQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C4 ,
  pip CLBLL_X2Y28 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X3Y28 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X2Y28 WL2MID2 -> IMUX_B10 , 
  pip INT_X3Y28 LOGIC_OUTS7 -> WL2BEG2 , 
  ;
net "timer_0/prescaler_ovf<8>" , 
  outpin "timer_0/prescaler_ovf<13>" AQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C6 ,
  pip CLBLL_X2Y28 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X4Y29 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X2Y28 NR2BEG2 -> IMUX_B11 , 
  pip INT_X2Y29 WR2END0 -> NR2BEG_N2 , 
  pip INT_X4Y29 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "timer_0/prescaler_ovf<9>" , 
  outpin "timer_0/prescaler_ovf<13>" BQ ,
  inpin "timer_0/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D4 ,
  pip CLBLL_X2Y28 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X4Y29 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X2Y28 WR2END2 -> IMUX_B46 , 
  pip INT_X4Y29 LOGIC_OUTS5 -> WR2BEG_N2 , 
  ;
net "timer_0/sTSR<0>" , 
  outpin "timer_0/sTSR<0>" BQ ,
  inpin "timer_0/TSR<0>" CE ,
  inpin "timer_0/bTSR<0>" AX ,
  inpin "timer_0/bTSR_0_and0000_inv" A4 ,
  pip CLBLL_X4Y57 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X4Y57 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X3Y56 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X9Y57 SITE_CTRL_B0 -> L_CE , 
  pip INT_X3Y56 LOGIC_OUTS5 -> ER5BEG0 , 
  pip INT_X3Y56 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X4Y57 BYP0 -> BYP_B0 , 
  pip INT_X4Y57 NE2END0 -> BYP0 , 
  pip INT_X4Y57 NE2END0 -> IMUX_B25 , 
  pip INT_X8Y56 ER5END0 -> ES2BEG0 , 
  pip INT_X9Y56 ES2MID0 -> NE2BEG0 , 
  pip INT_X9Y57 CTRL0 -> CTRL_B0 , 
  pip INT_X9Y57 NE2MID0 -> CTRL0 , 
  ;
net "timer_0/sTSR<1>" , 
  outpin "timer_0/sTSR<1>" BQ ,
  inpin "timer_0/TSR<1>" CE ,
  inpin "timer_0/bTSR<1>" AX ,
  inpin "timer_0/bTSR_1_and0000_inv" B3 ,
  pip CLBLM_X1Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X3Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X3Y52 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X6Y52 SITE_CTRL_B0 -> L_CE , 
  pip INT_X1Y53 LOGIC_OUTS1 -> EL5BEG1 , 
  pip INT_X1Y53 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X1Y53 LOGIC_OUTS1 -> SE2BEG1 , 
  pip INT_X2Y52 ES2END0 -> ES2BEG0 , 
  pip INT_X2Y52 SE2END1 -> ES2BEG1 , 
  pip INT_X3Y52 BYP1 -> BYP_B1 , 
  pip INT_X3Y52 ES2MID0 -> BYP1 , 
  pip INT_X3Y52 ES2MID1 -> IMUX_B39 , 
  pip INT_X6Y52 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y52 SR2MID1 -> CTRL0 , 
  pip INT_X6Y53 EL5END1 -> SR2BEG1 , 
  ;
net "timer_0/sTSR<2>" , 
  outpin "timer_0/sTSR<2>" BQ ,
  inpin "timer_0/TSR<2>" CE ,
  inpin "timer_0/bTSR<2>" AX ,
  inpin "timer_0/bTSR_1_and0000_inv" A5 ,
  pip CLBLL_X4Y52 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X4Y52 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X1Y53 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X3Y52 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X1Y53 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X2Y53 ER2MID1 -> ES2BEG1 , 
  pip INT_X3Y52 ES2END1 -> IMUX_B2 , 
  pip INT_X3Y53 ER2END1 -> ES2BEG1 , 
  pip INT_X4Y52 BYP1 -> BYP_B1 , 
  pip INT_X4Y52 CTRL0 -> CTRL_B0 , 
  pip INT_X4Y52 ES2END1 -> CTRL0 , 
  pip INT_X4Y52 ES2END1 -> FAN2 , 
  pip INT_X4Y52 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X4Y52 FAN_BOUNCE2 -> BYP1 , 
  ;
net "timer_0/sTSR_0_not0001" , 
  outpin "timer_0/sTSR_0_not0001" D ,
  inpin "timer_0/sTSR<0>" CE ,
  pip CLBLL_X4Y53 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X3Y56 SITE_CTRL_B1 -> M_CE , 
  pip INT_X3Y56 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y56 NW2END0 -> CTRL1 , 
  pip INT_X4Y53 LOGIC_OUTS15 -> NL2BEG_S0 , 
  pip INT_X4Y55 NL2MID0 -> NW2BEG0 , 
  ;
net "timer_0/sTSR_1_not0001" , 
  outpin "timer_0/sTSR_1_not0001" D ,
  inpin "timer_0/sTSR<1>" CE ,
  pip CLBLM_X1Y53 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y52 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X1Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X1Y53 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X1Y53 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X1Y53 GFAN1 -> CTRL0 , 
  pip INT_X1Y53 NR2MID2 -> FAN6 , 
  pip INT_X1Y53 WL5END0 -> NR2BEG_N2 , 
  pip INT_X6Y52 LOGIC_OUTS15 -> WL5BEG_S0 , 
  ;
net "timer_0/sTSR_2_cmp_eq0000" , 
  outpin "timer_0/sTSR<1>" BMUX ,
  inpin "timer_0/i_timer_pwm" A4 ,
  inpin "timer_0/i_timer_pwm_not0001" D2 ,
  inpin "timer_0/sTSR_2_not0001" A1 ,
  pip CLBLL_X2Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X1Y53 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X7Y49 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y50 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X1Y49 SL5END0 -> EL5BEG0 , 
  pip INT_X1Y53 LOGIC_OUTS17 -> ES2BEG2 , 
  pip INT_X1Y54 LOGIC_OUTS_N1_17 -> SL5BEG0 , 
  pip INT_X2Y53 ES2MID2 -> IMUX_B29 , 
  pip INT_X6Y49 EL5END0 -> EN2BEG0 , 
  pip INT_X6Y49 EL5END0 -> ES2BEG0 , 
  pip INT_X7Y49 ES2MID0 -> IMUX_B25 , 
  pip INT_X7Y50 EN2END0 -> IMUX_B19 , 
  ;
net "timer_0/sTSR_2_not0001" , 
  outpin "timer_0/sTSR_2_not0001" A ,
  inpin "timer_0/sTSR<2>" CE ,
  pip CLBLL_X2Y53 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0/sTSR_2_not0001" A -> AMUX
  pip CLBLL_X2Y53 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X1Y53 SITE_CTRL_B1 -> M_CE , 
  pip INT_X1Y53 CTRL1 -> CTRL_B1 , 
  pip INT_X1Y53 WR2MID1 -> CTRL1 , 
  pip INT_X2Y53 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "timer_0/s_update_TR" , 
  outpin "timer_0/s_update_TR" AQ ,
  inpin "timer_0/TR<11>" A2 ,
  inpin "timer_0/TR<11>" B6 ,
  inpin "timer_0/TR<11>" C6 ,
  inpin "timer_0/TR<11>" D6 ,
  inpin "timer_0/TR<15>" A5 ,
  inpin "timer_0/TR<15>" B5 ,
  inpin "timer_0/TR<15>" C3 ,
  inpin "timer_0/TR<15>" D5 ,
  inpin "timer_0/TR<3>" A2 ,
  inpin "timer_0/TR<3>" B2 ,
  inpin "timer_0/TR<3>" C3 ,
  inpin "timer_0/TR<3>" D6 ,
  inpin "timer_0/TR<7>" A2 ,
  inpin "timer_0/TR<7>" B2 ,
  inpin "timer_0/TR<7>" C3 ,
  inpin "timer_0/TR<7>" D3 ,
  inpin "timer_0/TR_not0001" D6 ,
  inpin "timer_0/a_update_TR" AX ,
  inpin "timer_0/i_timer_pwm_not0001" D4 ,
  inpin "timer_0/sTSR_0_not0001" D3 ,
  inpin "timer_0/sTSR_1_not0001" D3 ,
  inpin "timer_0/sTSR_2_not0001" A5 ,
  inpin "timer_0_overflow_compare<7>" A5 ,
  pip CLBLL_X2Y53 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X4Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X3Y53 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X3Y53 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X3Y53 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X3Y53 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X3Y55 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X3Y55 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X3Y55 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y56 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X3Y56 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X6Y52 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X6Y53 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X6Y54 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X7Y50 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X7Y53 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X7Y54 SITE_BYP_B1 -> M_AX , 
  pip INT_X2Y53 WL2END1 -> IMUX_B26 , 
  pip INT_X3Y53 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X3Y53 FAN_BOUNCE3 -> IMUX_B45 , 
  pip INT_X3Y53 WL2MID1 -> FAN3 , 
  pip INT_X3Y53 WL2MID1 -> IMUX_B2 , 
  pip INT_X3Y53 WL2MID1 -> IMUX_B38 , 
  pip INT_X3Y53 WL2MID1 -> IMUX_B8 , 
  pip INT_X3Y53 WL2MID1 -> NR2BEG0 , 
  pip INT_X3Y55 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X3Y55 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y55 BYP_BOUNCE1 -> IMUX_B32 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X3Y55 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X3Y55 NR2END0 -> BYP1 , 
  pip INT_X3Y55 NR2END0 -> BYP5 , 
  pip INT_X3Y55 SL2MID0 -> IMUX_B36 , 
  pip INT_X3Y56 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X3Y56 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X3Y56 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X3Y56 WL2MID1 -> FAN3 , 
  pip INT_X3Y56 WL2MID1 -> IMUX_B44 , 
  pip INT_X3Y56 WL2MID1 -> IMUX_B8 , 
  pip INT_X3Y56 WL2MID1 -> SL2BEG0 , 
  pip INT_X4Y53 WL2BEG1 -> IMUX_B20 , 
  pip INT_X4Y53 WS5MID1 -> NR5BEG0 , 
  pip INT_X4Y53 WS5MID1 -> WL2BEG1 , 
  pip INT_X4Y56 NR5MID0 -> WL2BEG1 , 
  pip INT_X6Y52 WS2END1 -> IMUX_B20 , 
  pip INT_X6Y53 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X6Y53 BYP_BOUNCE5 -> IMUX_B23 , 
  pip INT_X6Y53 WS2MID1 -> BYP5 , 
  pip INT_X6Y54 WN2MID1 -> IMUX_B2 , 
  pip INT_X7Y50 FAN_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X7Y51 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X7Y51 SR2END0 -> FAN0 , 
  pip INT_X7Y53 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X7Y53 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X7Y53 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X7Y53 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X7Y53 LOGIC_OUTS4 -> WS5BEG1 , 
  pip INT_X7Y54 BYP1 -> BYP_B1 , 
  pip INT_X7Y54 NE2MID0 -> WN2BEG1 , 
  pip INT_X7Y54 NR2MID0 -> BYP1 , 
  ;
net "timer_0/s_update_TR_not0001" , 
  outpin "timer_0_register_input<11>" A ,
  inpin "timer_0/s_update_TR" CE ,
  pip CLBLM_X7Y53 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y54 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0_register_input<11>" A -> AMUX
  pip CLBLM_X7Y54 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip INT_X7Y53 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y53 SR2MID1 -> CTRL1 , 
  pip INT_X7Y54 LOGIC_OUTS16 -> SR2BEG1 , 
  ;
net "timer_0_config<0>" , 
  outpin "timer_0_config<3>" AQ ,
  inpin "N403" A5 ,
  inpin "timer_0/iclk1" C5 ,
  inpin "timer_0/iclk1" D5 ,
  inpin "timer_0/prescaler_ovf<13>" A4 ,
  inpin "timer_0/prescaler_ovf<13>" B4 ,
  inpin "timer_0/prescaler_ovf<13>" C2 ,
  inpin "timer_0/prescaler_ovf<13>" D2 ,
  inpin "timer_0/prescaler_ovf<15>" A4 ,
  inpin "timer_0/prescaler_ovf<3>" A2 ,
  inpin "timer_0/prescaler_ovf<3>" B2 ,
  inpin "timer_0/prescaler_ovf<3>" C4 ,
  inpin "timer_0/prescaler_ovf<3>" D4 ,
  inpin "timer_0/prescaler_ovf<7>" A2 ,
  inpin "timer_0/prescaler_ovf<7>" B2 ,
  inpin "timer_0/prescaler_ovf<7>" C4 ,
  inpin "timer_0/prescaler_ovf<7>" D4 ,
  pip CLBLL_X10Y39 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y55 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X4Y29 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X4Y29 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X4Y29 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X4Y29 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y52 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X11Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X3Y28 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X3Y28 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y28 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X3Y28 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X3Y28 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X3Y28 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X3Y28 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X10Y34 SR5END0 -> WR5BEG0 , 
  pip INT_X10Y39 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X10Y39 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X10Y44 NR5END0 -> NW5BEG0 , 
  pip INT_X10Y47 NW5MID0 -> NL5BEG0 , 
  pip INT_X10Y52 NL5END0 -> ER2BEG1 , 
  pip INT_X11Y52 ER2MID1 -> IMUX_B45 , 
  pip INT_X11Y52 ER2MID1 -> IMUX_B9 , 
  pip INT_X12Y52 ER2END1 -> EN2BEG1 , 
  pip INT_X13Y53 EN2END1 -> NE2BEG1 , 
  pip INT_X14Y54 NE2END1 -> NE2BEG1 , 
  pip INT_X15Y55 NE2END1 -> EN2BEG1 , 
  pip INT_X16Y55 EN2MID1 -> IMUX_B26 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B10 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B16 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B22 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B28 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B34 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B4 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B40 , 
  pip INT_X3Y28 WR2END2 -> IMUX_B46 , 
  pip INT_X4Y28 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X4Y28 WR2MID2 -> BYP7 , 
  pip INT_X4Y29 BYP_BOUNCE_N7 -> IMUX_B1 , 
  pip INT_X4Y29 BYP_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X4Y29 BYP_BOUNCE_N7 -> IMUX_B19 , 
  pip INT_X4Y29 BYP_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X4Y29 BYP_BOUNCE_N7 -> IMUX_B31 , 
  pip INT_X5Y29 SL5END0 -> WR2BEG_N2 , 
  pip INT_X5Y34 WR5END0 -> SL5BEG0 , 
  ;
net "timer_0_config<1>" , 
  outpin "timer_0_config<3>" BQ ,
  inpin "N400" D4 ,
  inpin "timer_0/iclk1" CX ,
  inpin "timer_0/prescaler_ovf<13>" A1 ,
  inpin "timer_0/prescaler_ovf<13>" B1 ,
  inpin "timer_0/prescaler_ovf<13>" C6 ,
  inpin "timer_0/prescaler_ovf<13>" D6 ,
  inpin "timer_0/prescaler_ovf<15>" A1 ,
  inpin "timer_0/prescaler_ovf<15>" B1 ,
  inpin "timer_0/prescaler_ovf<3>" A5 ,
  inpin "timer_0/prescaler_ovf<3>" B5 ,
  inpin "timer_0/prescaler_ovf<3>" C3 ,
  inpin "timer_0/prescaler_ovf<3>" D3 ,
  inpin "timer_0/prescaler_ovf<7>" A5 ,
  inpin "timer_0/prescaler_ovf<7>" B5 ,
  inpin "timer_0/prescaler_ovf<7>" C3 ,
  inpin "timer_0/prescaler_ovf<7>" D3 ,
  pip CLBLL_X10Y39 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X4Y29 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X4Y29 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X4Y29 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X4Y29 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X4Y29 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y52 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X18Y54 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X3Y28 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X10Y39 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X10Y39 LOGIC_OUTS5 -> WS5BEG0 , 
  pip INT_X11Y52 BYP2 -> BYP_B2 , 
  pip INT_X11Y52 WL2MID2 -> BYP2 , 
  pip INT_X12Y51 ES5MID0 -> NL2BEG1 , 
  pip INT_X12Y52 NL2MID1 -> WL2BEG2 , 
  pip INT_X18Y54 WN2MID2 -> IMUX_B46 , 
  pip INT_X19Y54 NW5END1 -> WN2BEG2 , 
  pip INT_X21Y51 LH6 -> NW5BEG1 , 
  pip INT_X3Y28 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B2 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B20 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B32 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B38 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B44 , 
  pip INT_X3Y28 BYP_BOUNCE6 -> IMUX_B8 , 
  pip INT_X3Y28 SL2END2 -> BYP6 , 
  pip INT_X3Y29 SL2MID2 -> EL2BEG2 , 
  pip INT_X3Y31 SW5END0 -> SL2BEG_N2 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B17 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B23 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B29 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B35 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B41 , 
  pip INT_X4Y29 EL2MID2 -> IMUX_B5 , 
  pip INT_X5Y34 SW5END0 -> SW5BEG0 , 
  pip INT_X7Y37 WS5END0 -> SW5BEG0 , 
  pip INT_X9Y39 WN2END_S0 -> LV0 , 
  pip INT_X9Y51 LV12 -> ES5BEG0 , 
  pip INT_X9Y51 LV12 -> LH18 , 
  ;
net "timer_0_config<2>" , 
  outpin "timer_0_config<3>" CQ ,
  inpin "N417" A1 ,
  inpin "timer_0/iclk1" C1 ,
  inpin "timer_0/iclk1" D1 ,
  inpin "timer_0/prescaler_ovf<13>" A3 ,
  inpin "timer_0/prescaler_ovf<13>" B3 ,
  inpin "timer_0/prescaler_ovf<13>" C5 ,
  inpin "timer_0/prescaler_ovf<13>" D5 ,
  inpin "timer_0/prescaler_ovf<15>" A3 ,
  inpin "timer_0/prescaler_ovf<15>" B3 ,
  inpin "timer_0/prescaler_ovf<3>" A3 ,
  inpin "timer_0/prescaler_ovf<3>" B3 ,
  inpin "timer_0/prescaler_ovf<3>" C5 ,
  inpin "timer_0/prescaler_ovf<3>" D5 ,
  inpin "timer_0/prescaler_ovf<7>" A3 ,
  inpin "timer_0/prescaler_ovf<7>" B3 ,
  inpin "timer_0/prescaler_ovf<7>" C5 ,
  inpin "timer_0/prescaler_ovf<7>" D5 ,
  pip CLBLL_X10Y39 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X4Y29 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X4Y29 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X4Y29 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X4Y29 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y52 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X11Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X13Y49 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y28 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X3Y28 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X3Y28 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y39 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X10Y39 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X10Y42 NL5MID2 -> NE5BEG2 , 
  pip INT_X11Y52 NW2END_N2 -> IMUX_B42 , 
  pip INT_X11Y52 NW2END_N2 -> IMUX_B6 , 
  pip INT_X12Y45 NE5END2 -> NL5BEG2 , 
  pip INT_X12Y48 NL5MID2 -> NE2BEG2 , 
  pip INT_X12Y50 NL5END2 -> NW2BEG2 , 
  pip INT_X13Y49 NE2END2 -> IMUX_B29 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B15 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B21 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B27 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B3 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B33 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B39 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B45 , 
  pip INT_X3Y28 NR2BEG1 -> IMUX_B9 , 
  pip INT_X3Y28 WR5END2 -> NR2BEG1 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B15 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B21 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B27 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B3 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B33 , 
  pip INT_X4Y29 WN2END2 -> IMUX_B39 , 
  pip INT_X5Y28 WR5MID2 -> WN2BEG2 , 
  pip INT_X8Y28 LV6 -> WR5BEG2 , 
  pip INT_X8Y40 WL2END0 -> LV18 , 
  ;
net "timer_0_config<3>" , 
  outpin "timer_0_config<3>" DQ ,
  inpin "N292" B4 ,
  inpin "timer_0/iclk1" C6 ,
  inpin "timer_0/iclk1" D6 ,
  inpin "timer_0/prescaler_ovf<13>" A5 ,
  inpin "timer_0/prescaler_ovf<13>" B5 ,
  inpin "timer_0/prescaler_ovf<13>" C3 ,
  inpin "timer_0/prescaler_ovf<13>" D3 ,
  inpin "timer_0/prescaler_ovf<15>" A5 ,
  inpin "timer_0/prescaler_ovf<15>" B5 ,
  inpin "timer_0/prescaler_ovf<3>" A1 ,
  inpin "timer_0/prescaler_ovf<3>" B1 ,
  inpin "timer_0/prescaler_ovf<3>" C6 ,
  inpin "timer_0/prescaler_ovf<3>" D6 ,
  inpin "timer_0/prescaler_ovf<7>" A1 ,
  inpin "timer_0/prescaler_ovf<7>" B1 ,
  inpin "timer_0/prescaler_ovf<7>" C6 ,
  inpin "timer_0/prescaler_ovf<7>" D6 ,
  pip CLBLL_X10Y39 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X4Y29 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X4Y29 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X4Y29 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X4Y29 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X11Y47 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X11Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X11Y52 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X3Y28 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X3Y28 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X3Y28 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X3Y28 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X3Y28 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X3Y28 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X3Y28 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X3Y28 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y39 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X10Y39 LOGIC_OUTS7 -> SW5BEG2 , 
  pip INT_X10Y44 NR5END1 -> ER2BEG2 , 
  pip INT_X10Y44 NR5END1 -> NW5BEG1 , 
  pip INT_X10Y47 NW5MID1 -> NL5BEG1 , 
  pip INT_X10Y52 NL5END1 -> ER2BEG2 , 
  pip INT_X11Y44 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X11Y47 NL2END0 -> IMUX_B37 , 
  pip INT_X11Y52 ER2MID2 -> IMUX_B11 , 
  pip INT_X11Y52 ER2MID2 -> IMUX_B47 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B11 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B17 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B23 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B29 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B35 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B41 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B47 , 
  pip INT_X3Y28 SW2MID2 -> IMUX_B5 , 
  pip INT_X3Y29 WS2END2 -> SW2BEG2 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B14 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B2 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B20 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B26 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B32 , 
  pip INT_X4Y29 SL2MID1 -> IMUX_B38 , 
  pip INT_X4Y30 SW5END2 -> SL2BEG1 , 
  pip INT_X4Y30 SW5END2 -> WS2BEG2 , 
  pip INT_X6Y33 SW5END2 -> SW5BEG2 , 
  pip INT_X8Y36 SW5END2 -> SW5BEG2 , 
  ;
net "timer_0_config<4>" , 
  outpin "timer_0_config<7>" AQ ,
  inpin "N26" A4 ,
  inpin "N414" D6 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" D1 ,
  pip CLBLL_X12Y45 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y43 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y50 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X20Y36 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X12Y45 LOGIC_OUTS4 -> ES5BEG0 , 
  pip INT_X12Y45 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X12Y50 NR5END0 -> ER2BEG1 , 
  pip INT_X13Y50 ER2MID1 -> FAN5 , 
  pip INT_X13Y50 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X13Y50 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X15Y43 ES5END0 -> ES2BEG0 , 
  pip INT_X16Y40 SR2END0 -> LH18 , 
  pip INT_X16Y42 ES2END0 -> SR2BEG0 , 
  pip INT_X16Y43 ES2MID0 -> IMUX_B25 , 
  pip INT_X20Y36 SL2MID0 -> IMUX_B18 , 
  pip INT_X20Y37 SW5END1 -> SL2BEG0 , 
  pip INT_X22Y40 LH12 -> SW5BEG1 , 
  ;
net "timer_0_config<5>" , 
  outpin "timer_0_config<7>" BQ ,
  inpin "N411" D6 ,
  inpin "timer_0/TR_not0001" D2 ,
  inpin "timer_0/i_timer_pwm_not0001" D1 ,
  inpin "timer_0/sTSR_0_not0001" D5 ,
  inpin "timer_0/sTSR_1_not0001" D2 ,
  inpin "timer_0/sTSR_2_not0001" A4 ,
  pip CLBLL_X12Y45 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X12Y50 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X2Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X4Y53 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X6Y52 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X6Y53 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y50 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X10Y48 NW5END0 -> NW5BEG0 , 
  pip INT_X12Y45 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X12Y48 NW5MID0 -> NL2BEG1 , 
  pip INT_X12Y50 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X12Y50 FAN_BOUNCE5 -> IMUX_B47 , 
  pip INT_X12Y50 NL2END1 -> FAN5 , 
  pip INT_X2Y52 WN2END1 -> NR2BEG0 , 
  pip INT_X2Y53 NR2MID0 -> ER2BEG1 , 
  pip INT_X2Y53 NR2MID0 -> IMUX_B25 , 
  pip INT_X3Y51 WL5END1 -> WN2BEG1 , 
  pip INT_X4Y53 ER2END1 -> IMUX_B21 , 
  pip INT_X6Y51 WL2END1 -> NR2BEG0 , 
  pip INT_X6Y52 NR2MID0 -> IMUX_B19 , 
  pip INT_X6Y53 NR2END0 -> IMUX_B19 , 
  pip INT_X7Y50 SL2MID0 -> IMUX_B18 , 
  pip INT_X7Y51 WL2MID1 -> SL2BEG0 , 
  pip INT_X8Y51 NW5END0 -> WL2BEG1 , 
  pip INT_X8Y51 NW5END0 -> WL5BEG1 , 
  ;
net "timer_0_config<6>" , 
  outpin "timer_0_config<7>" CQ ,
  inpin "N408" D5 ,
  pip CLBLL_X12Y45 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X12Y47 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X12Y45 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X12Y47 NR2END1 -> IMUX_B21 , 
  ;
net "timer_0_config<7>" , 
  outpin "timer_0_config<7>" DQ ,
  inpin "N477" D5 ,
  inpin "timer_0/TR<11>" A5 ,
  inpin "timer_0/TR<11>" B1 ,
  inpin "timer_0/TR<11>" C4 ,
  inpin "timer_0/TR<11>" D3 ,
  inpin "timer_0/TR<15>" A4 ,
  inpin "timer_0/TR<15>" B3 ,
  inpin "timer_0/TR<15>" C5 ,
  inpin "timer_0/TR<15>" D6 ,
  inpin "timer_0/TR<3>" A3 ,
  inpin "timer_0/TR<3>" B3 ,
  inpin "timer_0/TR<3>" C6 ,
  inpin "timer_0/TR<3>" D4 ,
  inpin "timer_0/TR<7>" A4 ,
  inpin "timer_0/TR<7>" B4 ,
  inpin "timer_0/TR<7>" C6 ,
  inpin "timer_0/TR<7>" D6 ,
  inpin "timer_0/i_timer_pwm" A3 ,
  inpin "timer_0/i_timer_pwm_not0001" D5 ,
  inpin "timer_0/sTSR<0>" B1 ,
  inpin "timer_0/sTSR_1_not0001" D5 ,
  inpin "timer_0/sTSR_2_not0001" A3 ,
  pip CLBLL_X12Y45 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X2Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X13Y45 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X3Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X3Y53 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X3Y53 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X3Y53 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X3Y55 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X3Y55 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X3Y55 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X3Y55 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X3Y56 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X3Y56 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X3Y56 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X3Y56 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X3Y56 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X6Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y49 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y50 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X12Y45 LOGIC_OUTS7 -> ES2BEG1 , 
  pip INT_X12Y45 LOGIC_OUTS7 -> WN5BEG2 , 
  pip INT_X13Y45 ES2MID1 -> IMUX_B45 , 
  pip INT_X2Y52 WN2END2 -> NR2BEG1 , 
  pip INT_X2Y52 WN2END2 -> NW2BEG1 , 
  pip INT_X2Y53 NW2MID1 -> ER2BEG2 , 
  pip INT_X2Y53 NW2MID1 -> IMUX_B27 , 
  pip INT_X2Y54 NR2END1 -> ER2BEG2 , 
  pip INT_X2Y54 NR2END1 -> NE2BEG1 , 
  pip INT_X3Y51 WN5END2 -> NR2BEG1 , 
  pip INT_X3Y51 WN5END2 -> WN2BEG2 , 
  pip INT_X3Y53 ER2MID2 -> IMUX_B47 , 
  pip INT_X3Y53 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X3Y53 FAN_BOUNCE4 -> IMUX_B1 , 
  pip INT_X3Y53 NR2END1 -> FAN4 , 
  pip INT_X3Y53 NR2END1 -> IMUX_B39 , 
  pip INT_X3Y53 NR2END1 -> IMUX_B9 , 
  pip INT_X3Y54 ER2MID2 -> NL2BEG_S0 , 
  pip INT_X3Y55 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X3Y55 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X3Y55 FAN_BOUNCE4 -> IMUX_B2 , 
  pip INT_X3Y55 FAN_BOUNCE4 -> IMUX_B44 , 
  pip INT_X3Y55 FAN_BOUNCE5 -> IMUX_B10 , 
  pip INT_X3Y55 FAN_BOUNCE5 -> IMUX_B22 , 
  pip INT_X3Y55 FAN_BOUNCE5 -> IMUX_B35 , 
  pip INT_X3Y55 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X3Y55 NE2END1 -> FAN4 , 
  pip INT_X3Y55 NE2END1 -> FAN5 , 
  pip INT_X3Y55 NE2END1 -> IMUX_B15 , 
  pip INT_X3Y55 NE2END1 -> IMUX_B27 , 
  pip INT_X3Y55 NE2END1 -> NL2BEG2 , 
  pip INT_X3Y56 NL2MID0 -> IMUX_B1 , 
  pip INT_X3Y56 NL2MID0 -> IMUX_B37 , 
  pip INT_X3Y56 NL2MID2 -> IMUX_B11 , 
  pip INT_X3Y56 NL2MID2 -> IMUX_B17 , 
  pip INT_X3Y56 NL2MID2 -> IMUX_B47 , 
  pip INT_X6Y49 WN5END2 -> NR2BEG1 , 
  pip INT_X6Y49 WN5END2 -> WN5BEG2 , 
  pip INT_X6Y51 NR2END1 -> NW2BEG1 , 
  pip INT_X6Y52 NW2MID1 -> IMUX_B21 , 
  pip INT_X7Y49 WN2END2 -> IMUX_B27 , 
  pip INT_X7Y49 WN2END2 -> NW2BEG1 , 
  pip INT_X7Y50 NW2MID1 -> IMUX_B21 , 
  pip INT_X8Y48 WN2END2 -> WN2BEG2 , 
  pip INT_X9Y47 WN5END2 -> WN2BEG2 , 
  pip INT_X9Y47 WN5END2 -> WN5BEG2 , 
  ;
net "timer_0_config_not0001" , 
  outpin "timer_0_config_not0001" D ,
  inpin "timer_0_config<3>" CE ,
  inpin "timer_0_config<7>" CE ,
  pip CLBLL_X10Y39 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X10Y45 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_0_config_not0001" D -> DMUX
  pip CLBLL_X10Y45 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLL_X12Y45 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y39 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y39 SE2MID1 -> CTRL1 , 
  pip INT_X10Y40 SL5END1 -> SE2BEG1 , 
  pip INT_X10Y45 LOGIC_OUTS23 -> ER2BEG1 , 
  pip INT_X10Y45 LOGIC_OUTS23 -> SL5BEG1 , 
  pip INT_X12Y45 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y45 ER2END1 -> FAN4 , 
  pip INT_X12Y45 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X12Y45 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "timer_0_ext_clk" , cfg " _BELSIG:PAD,PAD,timer_0_ext_clk:timer_0_ext_clk",
  ;
net "timer_0_ext_clk_IBUF" , 
  outpin "timer_0_ext_clk" I ,
  inpin "timer_0/iclk1" C3 ,
  pip CLBLM_X11Y52 SITE_IMUX_B8 -> L_C3 , 
  pip INT_INTERFACE_X0Y70 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y70 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X11Y52 SL2MID1 -> IMUX_B8 , 
  pip INT_X11Y53 SE5MID2 -> SL2BEG1 , 
  pip INT_X11Y56 SE5END2 -> SE5BEG2 , 
  pip INT_X5Y65 SR5END2 -> SE5BEG2 , 
  pip INT_X5Y70 ER5END2 -> SR5BEG2 , 
  pip INT_X7Y62 SE5END2 -> SE5BEG2 , 
  pip INT_X9Y59 SE5END2 -> SE5BEG2 , 
  pip IOI_X0Y70 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y70_ILOGIC_X0Y140" D -> O
  pip IOI_X0Y70 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y70 IOI_IBUF1 -> IOI_D1 , 
  ;
net "timer_0_interrupt_compare<0>" , 
  outpin "timer_0_interrupt_compare<3>" AQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A6 ,
  inpin "timers_tmp_rd_mux0000<0>5" B4 ,
  pip CLBLL_X4Y53 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X1Y52 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X9Y57 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X0Y53 EL5END0 -> ES2BEG0 , 
  pip INT_X1Y52 ES2END0 -> IMUX_B0 , 
  pip INT_X4Y53 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X4Y53 LOGIC_OUTS0 -> WR5BEG0 , 
  pip INT_X9Y53 EL5END0 -> NL2BEG1 , 
  pip INT_X9Y55 NL2END1 -> NW2BEG1 , 
  pip INT_X9Y56 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X9Y56 NW2MID1 -> CTRL3 , 
  pip INT_X9Y57 CTRL_BOUNCE_N3 -> IMUX_B13 , 
  ;
net "timer_0_interrupt_compare<10>" , 
  outpin "timer_0_interrupt_compare<11>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<7>" C3 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D6 ,
  pip CLBLM_X18Y47 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X7Y52 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X0Y52 ER5END2 -> ES2BEG2 , 
  pip INT_X18Y47 SW2END1 -> IMUX_B32 , 
  pip INT_X19Y48 SR5END1 -> SW2BEG1 , 
  pip INT_X19Y53 LH6 -> SR5BEG1 , 
  pip INT_X1Y52 ES2MID2 -> IMUX_B47 , 
  pip INT_X4Y52 WS5MID2 -> WL5BEG2 , 
  pip INT_X7Y52 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X7Y52 LOGIC_OUTS6 -> WS5BEG2 , 
  pip INT_X7Y53 WL2BEG0 -> LH18 , 
  ;
net "timer_0_interrupt_compare<11>" , 
  outpin "timer_0_interrupt_compare<11>" DQ ,
  inpin "N292" B1 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D2 ,
  pip CLBLM_X11Y47 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X7Y52 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y48 SE2END2 -> SE2BEG2 , 
  pip INT_X11Y47 SE2END2 -> IMUX_B41 , 
  pip INT_X1Y52 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X1Y52 FAN_BOUNCE4 -> IMUX_B43 , 
  pip INT_X1Y52 NR2BEG1 -> FAN4 , 
  pip INT_X1Y52 WS5MID2 -> NR2BEG1 , 
  pip INT_X4Y52 WL5MID2 -> WS5BEG2 , 
  pip INT_X7Y52 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X7Y52 LOGIC_OUTS7 -> WL5BEG2 , 
  pip INT_X9Y49 SE5END2 -> SE2BEG2 , 
  ;
net "timer_0_interrupt_compare<12>" , 
  outpin "timer_0_interrupt_compare<15>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<7>" C2 ,
  inpin "timer_0/sTSR<1>" A3 ,
  pip CLBLL_X16Y50 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y53 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X6Y51 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X11Y51 EL5END0 -> EN5BEG0 , 
  pip INT_X14Y51 EN5MID0 -> SE2BEG0 , 
  pip INT_X15Y50 SE2END0 -> ES2BEG0 , 
  pip INT_X16Y50 ES2MID0 -> IMUX_B7 , 
  pip INT_X1Y53 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X1Y53 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X1Y53 WL2END0 -> FAN1 , 
  pip INT_X3Y52 WN5END_S0 -> WL2BEG_S0 , 
  pip INT_X6Y51 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X6Y51 LOGIC_OUTS0 -> WN5BEG0 , 
  ;
net "timer_0_interrupt_compare<13>" , 
  outpin "timer_0_interrupt_compare<15>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<7>" C2 ,
  inpin "timer_0/sTSR<1>" A4 ,
  pip CLBLL_X16Y51 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y53 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X6Y51 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X11Y51 ER5END0 -> ES5BEG0 , 
  pip INT_X14Y51 ES5MID0 -> ER2BEG1 , 
  pip INT_X16Y51 ER2END1 -> FAN4 , 
  pip INT_X16Y51 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y51 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X1Y51 WR5END1 -> NR2BEG0 , 
  pip INT_X1Y53 NR2END0 -> IMUX_B1 , 
  pip INT_X6Y51 LOGIC_OUTS1 -> ER5BEG0 , 
  pip INT_X6Y51 LOGIC_OUTS1 -> WR5BEG1 , 
  ;
net "timer_0_interrupt_compare<14>" , 
  outpin "timer_0_interrupt_compare<15>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<7>" C2 ,
  inpin "timer_0/sTSR<1>" A1 ,
  pip CLBLL_X14Y47 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y53 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X6Y51 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X13Y48 EL5END2 -> ES2BEG2 , 
  pip INT_X14Y47 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X14Y47 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X14Y47 ES2END2 -> BYP2 , 
  pip INT_X1Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X1Y53 FAN_BOUNCE5 -> IMUX_B5 , 
  pip INT_X1Y53 WS2MID2 -> FAN5 , 
  pip INT_X2Y53 WN2MID2 -> WS2BEG2 , 
  pip INT_X3Y53 WN5END2 -> WN2BEG2 , 
  pip INT_X6Y51 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X6Y51 LOGIC_OUTS2 -> WN5BEG2 , 
  pip INT_X8Y48 SE5END2 -> EL5BEG2 , 
  ;
net "timer_0_interrupt_compare<15>" , 
  outpin "timer_0_interrupt_compare<15>" DQ ,
  inpin "N437" C5 ,
  inpin "timer_0/sTSR<1>" B1 ,
  pip CLBLM_X11Y50 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X1Y53 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X6Y51 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X11Y50 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X11Y50 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X11Y50 SR2MID2 -> BYP6 , 
  pip INT_X11Y51 ER5END2 -> SR2BEG2 , 
  pip INT_X1Y53 WN2END_S0 -> IMUX_B41 , 
  pip INT_X2Y53 WN2END0 -> WN2BEG0 , 
  pip INT_X3Y52 WL5MID0 -> WN2BEG0 , 
  pip INT_X6Y51 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X6Y51 LOGIC_OUTS3 -> WL5BEG_S0 , 
  ;
net "timer_0_interrupt_compare<1>" , 
  outpin "timer_0_interrupt_compare<3>" BQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A5 ,
  inpin "timers_tmp_rd_mux0000<1>5" B2 ,
  pip CLBLL_X4Y53 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X7Y57 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X0Y53 ER5END1 -> ES2BEG1 , 
  pip INT_X1Y52 ES2END1 -> IMUX_B2 , 
  pip INT_X4Y53 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X4Y53 LOGIC_OUTS1 -> WL5BEG1 , 
  pip INT_X6Y56 NE5END0 -> NE2BEG0 , 
  pip INT_X7Y57 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X7Y57 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X7Y57 NE2END0 -> BYP5 , 
  ;
net "timer_0_interrupt_compare<2>" , 
  outpin "timer_0_interrupt_compare<3>" CQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A3 ,
  inpin "timers_tmp_rd_mux0000<2>5" B2 ,
  pip CLBLL_X4Y53 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X4Y56 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X1Y52 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X1Y52 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X1Y52 WR2MID0 -> FAN1 , 
  pip INT_X2Y52 SL2MID1 -> WR2BEG0 , 
  pip INT_X2Y53 WL2END2 -> SL2BEG1 , 
  pip INT_X4Y53 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X4Y53 LOGIC_OUTS2 -> WL2BEG2 , 
  pip INT_X4Y55 NR2END1 -> NE2BEG1 , 
  pip INT_X4Y56 NE2MID1 -> IMUX_B40 , 
  ;
net "timer_0_interrupt_compare<3>" , 
  outpin "timer_0_interrupt_compare<3>" DQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B5 ,
  inpin "timers_tmp_rd_mux0000<3>5" B3 ,
  pip CLBLL_X4Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X7Y57 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X1Y52 WS2END1 -> IMUX_B38 , 
  pip INT_X2Y53 WR2END1 -> WS2BEG1 , 
  pip INT_X4Y53 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X4Y53 LOGIC_OUTS3 -> WR2BEG1 , 
  pip INT_X6Y56 NE5END2 -> NE2BEG2 , 
  pip INT_X7Y57 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X7Y57 FAN_BOUNCE6 -> IMUX_B15 , 
  pip INT_X7Y57 NE2END2 -> FAN6 , 
  ;
net "timer_0_interrupt_compare<4>" , 
  outpin "timer_0_interrupt_compare<7>" AQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B1 ,
  inpin "timers_tmp_rd_mux0000<4>5" C6 ,
  pip CLBLM_X11Y55 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y52 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X6Y54 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X11Y54 EL5END1 -> NL2BEG2 , 
  pip INT_X11Y55 NL2MID2 -> IMUX_B35 , 
  pip INT_X1Y52 FAN_BOUNCE_S0 -> IMUX_B41 , 
  pip INT_X1Y53 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X1Y53 SL2MID0 -> FAN0 , 
  pip INT_X1Y54 WL5END1 -> SL2BEG0 , 
  pip INT_X6Y54 LOGIC_OUTS4 -> EL5BEG1 , 
  pip INT_X6Y54 LOGIC_OUTS4 -> WL5BEG1 , 
  ;
net "timer_0_interrupt_compare<5>" , 
  outpin "timer_0_interrupt_compare<7>" BQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B4 ,
  inpin "timers_tmp_rd_mux0000<5>5" D2 ,
  pip CLBLM_X1Y52 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X6Y54 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X9Y55 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X1Y51 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X1Y51 WR2END2 -> BYP7 , 
  pip INT_X1Y52 BYP_BOUNCE_N7 -> IMUX_B37 , 
  pip INT_X3Y52 WS5END0 -> WR2BEG_N2 , 
  pip INT_X6Y54 LOGIC_OUTS5 -> EL2BEG0 , 
  pip INT_X6Y54 LOGIC_OUTS5 -> WS5BEG0 , 
  pip INT_X8Y54 EL2END0 -> EN2BEG0 , 
  pip INT_X9Y55 EN2END0 -> IMUX_B43 , 
  ;
net "timer_0_interrupt_compare<6>" , 
  outpin "timer_0_interrupt_compare<7>" CQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C5 ,
  inpin "timers_tmp_rd_mux0000<6>5" B2 ,
  pip CLBLM_X1Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X6Y54 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X9Y54 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X0Y52 SL2MID1 -> EL2BEG1 , 
  pip INT_X0Y53 WS2END2 -> SL2BEG1 , 
  pip INT_X1Y52 EL2MID1 -> IMUX_B9 , 
  pip INT_X1Y54 WR5END2 -> WS2BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS6 -> WR5BEG2 , 
  pip INT_X8Y54 EL2END2 -> EN2BEG2 , 
  pip INT_X9Y54 EN2MID2 -> IMUX_B40 , 
  ;
net "timer_0_interrupt_compare<7>" , 
  outpin "timer_0_interrupt_compare<7>" DQ ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C4 ,
  inpin "timers_tmp_rd_mux0000<7>5" B3 ,
  pip CLBLM_X11Y54 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X6Y54 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X11Y54 ER5END1 -> SR2BEG1 , 
  pip INT_X11Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X11Y54 FAN_BOUNCE3 -> IMUX_B39 , 
  pip INT_X11Y54 SR2BEG1 -> FAN3 , 
  pip INT_X1Y52 SW2END2 -> IMUX_B10 , 
  pip INT_X2Y53 WS2END2 -> SW2BEG2 , 
  pip INT_X3Y54 WN5MID2 -> WS2BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS7 -> ER5BEG1 , 
  pip INT_X6Y54 LOGIC_OUTS7 -> WN5BEG2 , 
  ;
net "timer_0_interrupt_compare<8>" , 
  outpin "timer_0_interrupt_compare<11>" AQ ,
  inpin "N423" C5 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C6 ,
  pip CLBLL_X14Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X1Y52 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X7Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X12Y52 ER5END0 -> ES2BEG0 , 
  pip INT_X13Y52 ES2MID0 -> ER2BEG1 , 
  pip INT_X14Y52 ER2MID1 -> IMUX_B9 , 
  pip INT_X1Y52 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X1Y52 CTRL_BOUNCE1 -> IMUX_B11 , 
  pip INT_X1Y52 WN2MID1 -> CTRL1 , 
  pip INT_X2Y52 WL5END1 -> WN2BEG1 , 
  pip INT_X7Y52 LOGIC_OUTS4 -> ER5BEG0 , 
  pip INT_X7Y52 LOGIC_OUTS4 -> WL5BEG1 , 
  ;
net "timer_0_interrupt_compare<9>" , 
  outpin "timer_0_interrupt_compare<11>" BQ ,
  inpin "N443" B3 ,
  inpin "timer_0/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D5 ,
  pip CLBLL_X14Y51 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X7Y52 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X14Y49 EL5END0 -> NL2BEG1 , 
  pip INT_X14Y51 NL2END1 -> IMUX_B39 , 
  pip INT_X1Y52 WN2END2 -> IMUX_B45 , 
  pip INT_X2Y51 WR2END2 -> WN2BEG2 , 
  pip INT_X4Y52 WN5MID0 -> WR2BEG_N2 , 
  pip INT_X7Y52 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X7Y52 LOGIC_OUTS5 -> WN5BEG0 , 
  pip INT_X9Y49 SE5END0 -> EL5BEG0 , 
  ;
net "timer_0_interrupt_compare_not0001" , 
  outpin "timer_0_interrupt_compare_not0001" A ,
  inpin "timer_0_interrupt_compare<11>" CE ,
  inpin "timer_0_interrupt_compare<15>" CE ,
  inpin "timer_0_interrupt_compare<3>" CE ,
  inpin "timer_0_interrupt_compare<7>" CE ,
  pip CLBLL_X4Y53 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y51 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y54 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y49 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X7Y52 SITE_CTRL_B1 -> M_CE , 
  pip INT_X4Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X4Y53 NW2END0 -> CTRL0 , 
  pip INT_X5Y52 NW5END0 -> NW2BEG0 , 
  pip INT_X6Y51 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y51 NW2END0 -> CTRL0 , 
  pip INT_X6Y54 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y54 NW2END0 -> CTRL1 , 
  pip INT_X7Y49 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X7Y49 LOGIC_OUTS8 -> NW5BEG0 , 
  pip INT_X7Y50 NE2MID0 -> NW2BEG0 , 
  pip INT_X7Y51 NW2MID0 -> NE2BEG0 , 
  pip INT_X7Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y52 NE2MID0 -> CTRL1 , 
  pip INT_X7Y52 NW5MID0 -> NE2BEG0 , 
  pip INT_X7Y53 NE2MID0 -> NW2BEG0 , 
  ;
net "timer_0_overflow_compare<0>" , 
  outpin "timer_0_overflow_compare<3>" AQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A6 ,
  inpin "timers_tmp_rd_mux0000<0>5" B2 ,
  pip CLBLL_X4Y54 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X1Y52 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X9Y57 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X1Y52 WR2BEG_N2 -> IMUX_B24 , 
  pip INT_X1Y52 WS5END0 -> WR2BEG_N2 , 
  pip INT_X4Y54 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X4Y54 LOGIC_OUTS0 -> WS5BEG0 , 
  pip INT_X9Y54 EL5END0 -> NL2BEG1 , 
  pip INT_X9Y56 NL2END1 -> NE2BEG1 , 
  pip INT_X9Y57 NE2MID1 -> IMUX_B16 , 
  ;
net "timer_0_overflow_compare<10>" , 
  outpin "timer_0_overflow_compare<11>" CQ ,
  inpin "N417" A6 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D5 ,
  pip CLBLM_X13Y49 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X1Y52 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X7Y52 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X12Y52 ER5END1 -> ES5BEG1 , 
  pip INT_X13Y49 WR2END0 -> IMUX_B24 , 
  pip INT_X15Y49 SR2MID1 -> WR2BEG0 , 
  pip INT_X15Y50 ES5END1 -> SR2BEG1 , 
  pip INT_X1Y52 WS2MID2 -> IMUX_B21 , 
  pip INT_X2Y52 WR5END2 -> WS2BEG2 , 
  pip INT_X7Y52 LOGIC_OUTS2 -> ER5BEG1 , 
  pip INT_X7Y52 LOGIC_OUTS2 -> WR5BEG2 , 
  ;
net "timer_0_overflow_compare<11>" , 
  outpin "timer_0_overflow_compare<11>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B4 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D6 ,
  pip CLBLM_X15Y46 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X1Y52 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X7Y52 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X12Y52 ER5END2 -> ES5BEG2 , 
  pip INT_X15Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y46 FAN_BOUNCE2 -> IMUX_B13 , 
  pip INT_X15Y46 SL2MID1 -> FAN2 , 
  pip INT_X15Y47 SE5MID2 -> SL2BEG1 , 
  pip INT_X15Y50 ES5END2 -> SE5BEG2 , 
  pip INT_X1Y52 WS2MID_S0 -> IMUX_B23 , 
  pip INT_X1Y53 WS2MID0 -> WS2MID_FAKE0 , 
  pip INT_X2Y53 WL5END0 -> WS2BEG0 , 
  pip INT_X7Y52 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X7Y52 LOGIC_OUTS3 -> WL5BEG_S0 , 
  ;
net "timer_0_overflow_compare<12>" , 
  outpin "timer_0_overflow_compare<15>" AQ ,
  inpin "N414" D2 ,
  inpin "timer_0/sTSR<2>" A1 ,
  pip CLBLM_X13Y50 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X1Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y50 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X12Y50 ER5END0 -> ES2BEG0 , 
  pip INT_X13Y50 ES2MID0 -> IMUX_B43 , 
  pip INT_X1Y53 NR2BEG2 -> IMUX_B29 , 
  pip INT_X1Y54 WN5END0 -> NR2BEG_N2 , 
  pip INT_X4Y52 WN5END0 -> WN5BEG0 , 
  pip INT_X7Y50 LOGIC_OUTS0 -> ER5BEG0 , 
  pip INT_X7Y50 LOGIC_OUTS0 -> WN5BEG0 , 
  ;
net "timer_0_overflow_compare<13>" , 
  outpin "timer_0_overflow_compare<15>" BQ ,
  inpin "N411" D5 ,
  inpin "timer_0/sTSR<2>" A4 ,
  pip CLBLL_X12Y50 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X1Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X7Y50 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X10Y50 ES5MID0 -> ER2BEG1 , 
  pip INT_X12Y50 ER2END1 -> IMUX_B45 , 
  pip INT_X1Y52 WN5END1 -> NR2BEG0 , 
  pip INT_X1Y53 NR2MID0 -> IMUX_B25 , 
  pip INT_X4Y50 WR5MID1 -> WN5BEG1 , 
  pip INT_X7Y50 LOGIC_OUTS1 -> ES5BEG0 , 
  pip INT_X7Y50 LOGIC_OUTS1 -> WR5BEG1 , 
  ;
net "timer_0_overflow_compare<14>" , 
  outpin "timer_0_overflow_compare<15>" CQ ,
  inpin "N408" D6 ,
  inpin "timer_0/sTSR<2>" A3 ,
  pip CLBLL_X12Y47 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X1Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y50 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X11Y47 EL2END2 -> ES2BEG2 , 
  pip INT_X12Y47 ES2MID2 -> IMUX_B23 , 
  pip INT_X1Y51 WN2END2 -> NR2BEG1 , 
  pip INT_X1Y53 NR2END1 -> IMUX_B27 , 
  pip INT_X2Y50 WR5END2 -> WN2BEG2 , 
  pip INT_X7Y50 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X7Y50 LOGIC_OUTS2 -> WR5BEG2 , 
  pip INT_X9Y47 SE5END2 -> EL2BEG2 , 
  ;
net "timer_0_overflow_compare<15>" , 
  outpin "timer_0_overflow_compare<15>" DQ ,
  inpin "N437" C6 ,
  inpin "timer_0/sTSR<2>" B1 ,
  pip CLBLM_X11Y50 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X1Y53 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X7Y50 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X10Y50 ER5MID2 -> ES2BEG2 , 
  pip INT_X11Y50 ES2MID2 -> IMUX_B35 , 
  pip INT_X1Y52 WN2END0 -> NR2BEG_N2 , 
  pip INT_X1Y53 NR2END2 -> IMUX_B17 , 
  pip INT_X2Y51 WL5END0 -> WN2BEG0 , 
  pip INT_X7Y50 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X7Y50 LOGIC_OUTS3 -> WL5BEG_S0 , 
  ;
net "timer_0_overflow_compare<1>" , 
  outpin "timer_0_overflow_compare<3>" BQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A5 ,
  inpin "timers_tmp_rd_mux0000<1>5" B3 ,
  pip CLBLL_X4Y54 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X7Y57 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X1Y52 SL2BEG0 -> IMUX_B26 , 
  pip INT_X1Y52 WS5END1 -> SL2BEG0 , 
  pip INT_X4Y54 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X4Y54 LOGIC_OUTS1 -> WS5BEG1 , 
  pip INT_X6Y57 NE5END0 -> ER2BEG1 , 
  pip INT_X7Y57 ER2MID1 -> IMUX_B39 , 
  ;
net "timer_0_overflow_compare<2>" , 
  outpin "timer_0_overflow_compare<3>" CQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" A3 ,
  inpin "timers_tmp_rd_mux0000<2>5" B3 ,
  pip CLBLL_X4Y54 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X4Y56 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X1Y51 WS2MID2 -> NW2BEG1 , 
  pip INT_X1Y52 NW2MID1 -> IMUX_B27 , 
  pip INT_X2Y51 SW5END2 -> WS2BEG2 , 
  pip INT_X4Y54 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X4Y54 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X4Y56 NR2END1 -> IMUX_B39 , 
  ;
net "timer_0_overflow_compare<3>" , 
  outpin "timer_0_overflow_compare<3>" DQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B4 ,
  inpin "timers_tmp_rd_mux0000<3>5" B2 ,
  pip CLBLL_X4Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X1Y52 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X7Y57 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X1Y51 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X1Y51 SW2MID2 -> FAN7 , 
  pip INT_X1Y52 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X1Y52 WS5END2 -> SW2BEG2 , 
  pip INT_X4Y54 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X4Y54 LOGIC_OUTS3 -> WS5BEG2 , 
  pip INT_X6Y57 NE5END2 -> EN2BEG2 , 
  pip INT_X7Y57 EN2MID2 -> IMUX_B16 , 
  ;
net "timer_0_overflow_compare<4>" , 
  outpin "timer_0_overflow_compare<7>" AQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B1 ,
  inpin "timers_tmp_rd_mux0000<4>5" C2 ,
  pip CLBLM_X11Y55 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X6Y54 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X11Y54 EL5END0 -> NL2BEG1 , 
  pip INT_X11Y55 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X11Y55 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X11Y55 NL2MID1 -> FAN4 , 
  pip INT_X1Y52 EL2BEG2 -> IMUX_B17 , 
  pip INT_X1Y52 SL2MID2 -> EL2BEG2 , 
  pip INT_X1Y54 WR5END0 -> SL2BEG_N2 , 
  pip INT_X6Y54 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X6Y54 LOGIC_OUTS0 -> WR5BEG0 , 
  ;
net "timer_0_overflow_compare<5>" , 
  outpin "timer_0_overflow_compare<7>" BQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" B5 ,
  inpin "timers_tmp_rd_mux0000<5>5" D5 ,
  pip CLBLM_X1Y52 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X6Y54 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X9Y55 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X1Y52 SW2END1 -> IMUX_B14 , 
  pip INT_X2Y53 WS2END1 -> SW2BEG1 , 
  pip INT_X3Y54 WR5MID1 -> WS2BEG1 , 
  pip INT_X6Y54 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X6Y54 LOGIC_OUTS1 -> WR5BEG1 , 
  pip INT_X7Y55 NE2END0 -> ER2BEG1 , 
  pip INT_X9Y55 ER2END1 -> IMUX_B45 , 
  ;
net "timer_0_overflow_compare<6>" , 
  outpin "timer_0_overflow_compare<7>" CQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C5 ,
  inpin "timers_tmp_rd_mux0000<6>5" B1 ,
  pip CLBLM_X1Y52 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X6Y54 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X9Y54 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X1Y52 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X1Y52 FAN_BOUNCE3 -> IMUX_B33 , 
  pip INT_X1Y52 SL2END1 -> FAN3 , 
  pip INT_X1Y54 WL5END2 -> SL2BEG1 , 
  pip INT_X6Y54 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS2 -> WL5BEG2 , 
  pip INT_X8Y54 ER2END2 -> ES2BEG2 , 
  pip INT_X9Y54 ES2MID2 -> IMUX_B41 , 
  ;
net "timer_0_overflow_compare<7>" , 
  outpin "timer_0_overflow_compare<7>" DQ ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C4 ,
  inpin "timers_tmp_rd_mux0000<7>5" B1 ,
  pip CLBLM_X11Y54 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X6Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X11Y54 ER5END2 -> NL2BEG_S0 , 
  pip INT_X11Y54 NL2BEG_S0 -> IMUX_B41 , 
  pip INT_X1Y52 WL2MID2 -> IMUX_B34 , 
  pip INT_X2Y52 WS2MID2 -> WL2BEG2 , 
  pip INT_X3Y52 WS5END2 -> WS2BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS3 -> ER5BEG2 , 
  pip INT_X6Y54 LOGIC_OUTS3 -> WS5BEG2 , 
  ;
net "timer_0_overflow_compare<8>" , 
  outpin "timer_0_overflow_compare<11>" AQ ,
  inpin "N423" C2 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" C6 ,
  pip CLBLL_X14Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X1Y52 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X7Y52 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X12Y52 EL5END0 -> EN2BEG0 , 
  pip INT_X13Y52 EN2MID0 -> ES2BEG0 , 
  pip INT_X14Y52 ES2MID0 -> IMUX_B7 , 
  pip INT_X1Y52 WN2END_S0 -> IMUX_B35 , 
  pip INT_X2Y52 WR5END0 -> WN2BEG0 , 
  pip INT_X7Y52 LOGIC_OUTS0 -> EL5BEG0 , 
  pip INT_X7Y52 LOGIC_OUTS0 -> WR5BEG0 , 
  ;
net "timer_0_overflow_compare<9>" , 
  outpin "timer_0_overflow_compare<11>" BQ ,
  inpin "N443" B1 ,
  inpin "timer_0/Mcompar_TR_cmp_eq0000_cy<3>" D2 ,
  pip CLBLL_X14Y51 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X1Y52 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X7Y52 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X12Y52 EL5END1 -> ES2BEG1 , 
  pip INT_X13Y51 ES2END1 -> EL2BEG1 , 
  pip INT_X14Y51 EL2MID1 -> FAN5 , 
  pip INT_X14Y51 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X14Y51 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X1Y52 WS2MID1 -> IMUX_B19 , 
  pip INT_X2Y52 WR5END1 -> WS2BEG1 , 
  pip INT_X7Y52 LOGIC_OUTS1 -> EL5BEG1 , 
  pip INT_X7Y52 LOGIC_OUTS1 -> WR5BEG1 , 
  ;
net "timer_0_overflow_compare_not0001" , 
  outpin "timer_0/s_update_TR" A ,
  inpin "timer_0_overflow_compare<11>" CE ,
  inpin "timer_0_overflow_compare<15>" CE ,
  inpin "timer_0_overflow_compare<3>" CE ,
  inpin "timer_0_overflow_compare<7>" CE ,
  pip CLBLL_X4Y54 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X6Y54 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y50 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y52 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y53 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_0/s_update_TR" A -> AMUX
  pip CLBLM_X7Y53 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X7Y53 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X4Y54 CTRL0 -> CTRL_B0 , 
  pip INT_X4Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X4Y54 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X4Y54 WL2END0 -> FAN1 , 
  pip INT_X6Y53 NW2END2 -> WL2BEG_S0 , 
  pip INT_X6Y54 CTRL0 -> CTRL_B0 , 
  pip INT_X6Y54 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X6Y54 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X6Y54 NW2END_N2 -> FAN1 , 
  pip INT_X7Y50 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y50 SE2MID1 -> CTRL0 , 
  pip INT_X7Y51 SR2END1 -> SE2BEG1 , 
  pip INT_X7Y52 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y52 LOGIC_OUTS_S12 -> NW2BEG2 , 
  pip INT_X7Y52 SR2MID1 -> CTRL0 , 
  pip INT_X7Y53 LOGIC_OUTS20 -> SR2BEG1 , 
  ;
net "timer_0_pwm" , cfg " _BELSIG:PAD,PAD,timer_0_pwm:timer_0_pwm",
  ;
net "timer_0_pwm_OBUF" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<6>" D ,
  inpin "leds_7_OBUF" B1 ,
  inpin "timer_0_pwm" O ,
  pip CLBLM_X18Y43 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X20Y36 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X18Y42 WL2END0 -> NR2BEG_N2 , 
  pip INT_X18Y43 NR2END2 -> IMUX_B17 , 
  pip INT_X20Y36 LOGIC_OUTS15 -> ER2BEG_S0 , 
  pip INT_X20Y36 LOGIC_OUTS15 -> NL5BEG2 , 
  pip INT_X20Y41 NL5END2 -> WL2BEG_S0 , 
  pip INT_X22Y37 ER2END0 -> EN2BEG0 , 
  pip INT_X23Y19 LV0 -> EL5BEG2 , 
  pip INT_X23Y37 EN2MID0 -> LV18 , 
  pip INT_X28Y19 EL5END2 -> EN2BEG2 , 
  pip INT_X29Y19 EN2MID2 -> EL2BEG2 , 
  pip INT_X31Y19 EL2END2 -> IMUX_B47 , 
  pip IOI_X31Y19 IOI_IMUX_B47 -> IOI_O10 , 
  pip IOI_X31Y19 IOI_O10 -> IOI_O_PINWIRE0 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y19_OLOGIC_X2Y39" D1 -> OQ
  pip IOI_X31Y19 IOI_O_PINWIRE0 -> IOI_O0 , 
  ;
net "timer_0_register_input<0>" , 
  outpin "timer_0_register_input<3>" AQ ,
  inpin "timer_0/TR<3>" A6 ,
  pip CLBLL_X4Y55 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X3Y55 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X3Y55 WN2MID0 -> IMUX_B24 , 
  pip INT_X4Y55 LOGIC_OUTS0 -> WN2BEG0 , 
  ;
net "timer_0_register_input<10>" , 
  outpin "timer_0_register_input<11>" CQ ,
  inpin "timer_0/TR<11>" C3 ,
  pip CLBLM_X3Y55 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X7Y54 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X3Y55 WR2END1 -> IMUX_B8 , 
  pip INT_X5Y55 WN2MID2 -> WR2BEG1 , 
  pip INT_X6Y55 WN2END2 -> WN2BEG2 , 
  pip INT_X7Y54 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "timer_0_register_input<11>" , 
  outpin "timer_0_register_input<11>" DQ ,
  inpin "timer_0/TR<11>" D4 ,
  pip CLBLM_X3Y55 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X7Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X3Y55 NW2END1 -> IMUX_B46 , 
  pip INT_X4Y54 WS5MID2 -> NW2BEG1 , 
  pip INT_X7Y54 LOGIC_OUTS3 -> WS5BEG2 , 
  ;
net "timer_0_register_input<12>" , 
  outpin "timer_0_register_input<15>" AQ ,
  inpin "timer_0/TR<15>" A1 ,
  pip CLBLM_X3Y53 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X3Y53 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X3Y53 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X3Y53 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X3Y53 LOGIC_OUTS4 -> BYP5 , 
  ;
net "timer_0_register_input<13>" , 
  outpin "timer_0_register_input<15>" BQ ,
  inpin "timer_0/TR<15>" B4 ,
  pip CLBLM_X3Y53 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X3Y53 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X3Y53 ER2BEG1 -> IMUX_B37 , 
  pip INT_X3Y53 LOGIC_OUTS5 -> ER2BEG1 , 
  ;
net "timer_0_register_input<14>" , 
  outpin "timer_0_register_input<15>" CQ ,
  inpin "timer_0/TR<15>" C6 ,
  pip CLBLM_X3Y53 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X3Y53 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X3Y53 EL2BEG2 -> IMUX_B11 , 
  pip INT_X3Y53 LOGIC_OUTS6 -> EL2BEG2 , 
  ;
net "timer_0_register_input<15>" , 
  outpin "timer_0_register_input<15>" DQ ,
  inpin "timer_0/TR<15>" D2 ,
  pip CLBLM_X3Y53 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X3Y53 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X3Y53 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X3Y53 BYP_BOUNCE2 -> IMUX_B43 , 
  pip INT_X3Y53 LOGIC_OUTS7 -> BYP2 , 
  ;
net "timer_0_register_input<1>" , 
  outpin "timer_0_register_input<3>" BQ ,
  inpin "timer_0/TR<3>" B5 ,
  pip CLBLL_X4Y55 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X3Y55 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X3Y55 WN2MID1 -> IMUX_B14 , 
  pip INT_X4Y55 LOGIC_OUTS1 -> WN2BEG1 , 
  ;
net "timer_0_register_input<2>" , 
  outpin "timer_0_register_input<3>" CQ ,
  inpin "timer_0/TR<3>" C4 ,
  pip CLBLL_X4Y55 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X3Y55 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X3Y55 WN2MID2 -> IMUX_B34 , 
  pip INT_X4Y55 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "timer_0_register_input<3>" , 
  outpin "timer_0_register_input<3>" DQ ,
  inpin "timer_0/TR<3>" D3 ,
  pip CLBLL_X4Y55 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X3Y55 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X3Y55 WR2MID1 -> IMUX_B20 , 
  pip INT_X4Y55 LOGIC_OUTS3 -> WR2BEG1 , 
  ;
net "timer_0_register_input<4>" , 
  outpin "timer_0_register_input<7>" AQ ,
  inpin "timer_0/TR<7>" A5 ,
  pip CLBLM_X3Y56 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X6Y56 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X3Y56 WL2END1 -> IMUX_B2 , 
  pip INT_X5Y56 WS2MID1 -> WL2BEG1 , 
  pip INT_X6Y56 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "timer_0_register_input<5>" , 
  outpin "timer_0_register_input<7>" BQ ,
  inpin "timer_0/TR<7>" B5 ,
  pip CLBLM_X3Y56 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X6Y56 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X3Y56 WN2MID1 -> IMUX_B38 , 
  pip INT_X4Y56 WL2END1 -> WN2BEG1 , 
  pip INT_X6Y56 LOGIC_OUTS5 -> WL2BEG1 , 
  ;
net "timer_0_register_input<6>" , 
  outpin "timer_0_register_input<7>" CQ ,
  inpin "timer_0/TR<7>" C4 ,
  pip CLBLM_X3Y56 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X6Y56 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X3Y56 WL2END2 -> IMUX_B10 , 
  pip INT_X5Y56 WS2MID2 -> WL2BEG2 , 
  pip INT_X6Y56 LOGIC_OUTS6 -> WS2BEG2 , 
  ;
net "timer_0_register_input<7>" , 
  outpin "timer_0_register_input<7>" DQ ,
  inpin "timer_0/TR<7>" D2 ,
  pip CLBLM_X3Y56 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X6Y56 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X3Y56 WS2MID1 -> IMUX_B43 , 
  pip INT_X4Y56 WR2END1 -> WS2BEG1 , 
  pip INT_X6Y56 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "timer_0_register_input<8>" , 
  outpin "timer_0_register_input<11>" AQ ,
  inpin "timer_0/TR<11>" A6 ,
  pip CLBLM_X3Y55 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X7Y54 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X3Y55 WR2END0 -> IMUX_B0 , 
  pip INT_X5Y55 WN2MID1 -> WR2BEG0 , 
  pip INT_X6Y55 NW2END0 -> WN2BEG1 , 
  pip INT_X7Y54 LOGIC_OUTS0 -> NW2BEG0 , 
  ;
net "timer_0_register_input<9>" , 
  outpin "timer_0_register_input<11>" BQ ,
  inpin "timer_0/TR<11>" B5 ,
  pip CLBLM_X3Y55 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X7Y54 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X3Y55 NW2END0 -> IMUX_B38 , 
  pip INT_X4Y54 WS5MID1 -> NW2BEG0 , 
  pip INT_X7Y54 LOGIC_OUTS1 -> WS5BEG1 , 
  ;
net "timer_0_register_input_not0001" , 
  outpin "timers_update_register<0>" C ,
  inpin "timer_0_register_input<11>" CE ,
  inpin "timer_0_register_input<15>" CE ,
  inpin "timer_0_register_input<3>" CE ,
  inpin "timer_0_register_input<7>" CE ,
  pip CLBLL_X4Y55 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y54 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X3Y53 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X6Y56 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X7Y54 SITE_CTRL_B0 -> L_CE , 
  pip INT_X13Y54 LOGIC_OUTS14 -> WL5BEG2 , 
  pip INT_X3Y53 CTRL1 -> CTRL_B1 , 
  pip INT_X3Y53 SL2MID1 -> CTRL1 , 
  pip INT_X3Y54 WL2END2 -> SL2BEG1 , 
  pip INT_X4Y55 CTRL0 -> CTRL_B0 , 
  pip INT_X4Y55 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X4Y55 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X4Y55 WN2END2 -> FAN4 , 
  pip INT_X5Y54 WS5MID2 -> WL2BEG2 , 
  pip INT_X5Y54 WS5MID2 -> WN2BEG2 , 
  pip INT_X6Y56 CTRL1 -> CTRL_B1 , 
  pip INT_X6Y56 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X6Y56 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X6Y56 WN2END2 -> FAN4 , 
  pip INT_X7Y54 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y54 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X7Y54 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X7Y54 WS2MID2 -> FAN4 , 
  pip INT_X7Y55 WN2END2 -> WN2BEG2 , 
  pip INT_X8Y54 WL5END2 -> WN2BEG2 , 
  pip INT_X8Y54 WL5END2 -> WS2BEG2 , 
  pip INT_X8Y54 WL5END2 -> WS5BEG2 , 
  ;
net "timer_1/Madd_TR_share0000_cy<11>" , 
  outpin "timer_1/Madd_TR_share0000_cy<11>" COUT ,
  inpin "timer_1/TR_share0000<15>" CIN ,
  pip CLBLM_X9Y73 M_COUT -> M_COUT_N , 
  ;
net "timer_1/Madd_TR_share0000_cy<3>" , 
  outpin "timer_1/Madd_TR_share0000_cy<3>" COUT ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" CIN ,
  pip CLBLM_X9Y71 M_COUT -> M_COUT_N , 
  ;
net "timer_1/Madd_TR_share0000_cy<7>" , 
  outpin "timer_1/Madd_TR_share0000_cy<7>" COUT ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" CIN ,
  pip CLBLM_X9Y72 M_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" , 
  outpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_1/sTSR<2>" CIN ,
  pip CLBLL_X10Y72 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" , 
  outpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" CIN ,
  pip CLBLL_X10Y87 L_COUT -> L_COUT_N , 
  ;
net "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" , 
  outpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" COUT ,
  inpin "timer_1/sTSR<1>" CIN ,
  pip CLBLL_X10Y71 L_COUT -> L_COUT_N , 
  ;
net "timer_1/Mcount_prescaler_cnt_cy<11>" , 
  outpin "timer_1/prescaler_cnt<11>" COUT ,
  inpin "timer_1/prescaler_cnt<15>" CIN ,
  pip CLBLL_X10Y89 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcount_prescaler_cnt_cy<15>" , 
  outpin "timer_1/prescaler_cnt<15>" COUT ,
  inpin "timer_1/prescaler_cnt<19>" CIN ,
  pip CLBLL_X10Y90 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcount_prescaler_cnt_cy<19>" , 
  outpin "timer_1/prescaler_cnt<19>" COUT ,
  inpin "timer_1/prescaler_cnt<23>" CIN ,
  pip CLBLL_X10Y91 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcount_prescaler_cnt_cy<3>" , 
  outpin "timer_1/prescaler_cnt<3>" COUT ,
  inpin "timer_1/prescaler_cnt<7>" CIN ,
  pip CLBLL_X10Y87 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/Mcount_prescaler_cnt_cy<7>" , 
  outpin "timer_1/prescaler_cnt<7>" COUT ,
  inpin "timer_1/prescaler_cnt<11>" CIN ,
  pip CLBLL_X10Y88 LL_COUT -> M_COUT_N , 
  ;
net "timer_1/TR<0>" , 
  outpin "timer_1/TR<3>" AQ ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" A5 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A5 ,
  inpin "timer_1/sTSR<0>" A5 ,
  inpin "timers_tmp_rd_mux0000<0>5" A2 ,
  pip CLBLL_X10Y65 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X10Y68 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y71 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y72 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X9Y57 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X9Y71 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X10Y60 SR5END1 -> WR2BEG0 , 
  pip INT_X10Y65 SR2BEG1 -> IMUX_B26 , 
  pip INT_X10Y65 SW5MID1 -> SR2BEG1 , 
  pip INT_X10Y65 SW5MID1 -> SR5BEG1 , 
  pip INT_X10Y68 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X10Y68 LOGIC_OUTS4 -> SW5BEG1 , 
  pip INT_X10Y70 NR2END0 -> NE2BEG0 , 
  pip INT_X10Y71 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X10Y71 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y71 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X10Y71 NE2MID0 -> FAN3 , 
  pip INT_X10Y71 NE2MID0 -> IMUX_B2 , 
  pip INT_X10Y71 NE2MID0 -> WN2BEG1 , 
  pip INT_X10Y72 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  pip INT_X9Y57 SL2END2 -> IMUX_B28 , 
  pip INT_X9Y60 WR2MID0 -> SL2BEG_N2 , 
  pip INT_X9Y71 WN2MID1 -> IMUX_B26 , 
  ;
net "timer_1/TR<10>" , 
  outpin "timer_1/TR<11>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B5 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" C1 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D6 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D2 ,
  inpin "timer_1/TR_cmp_eq000126" D3 ,
  pip CLBLL_X10Y71 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X10Y72 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X11Y65 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X11Y69 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y48 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X9Y73 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X10Y70 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X10Y70 WN2END2 -> CTRL3 , 
  pip INT_X10Y71 CTRL_BOUNCE_N3 -> IMUX_B43 , 
  pip INT_X10Y72 FAN_BOUNCE_S0 -> IMUX_B23 , 
  pip INT_X10Y73 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X10Y73 NW2END_N2 -> FAN0 , 
  pip INT_X10Y73 NW2END_N2 -> WN2BEG0 , 
  pip INT_X11Y65 SR2MID1 -> IMUX_B44 , 
  pip INT_X11Y66 SW2MID1 -> SR2BEG1 , 
  pip INT_X11Y67 SR2END1 -> SW2BEG1 , 
  pip INT_X11Y67 SR2END1 -> WR2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X11Y69 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS2 -> WN2BEG2 , 
  pip INT_X11Y71 NL2END2 -> NW2BEG2 , 
  pip INT_X18Y48 SL2MID1 -> IMUX_B14 , 
  pip INT_X18Y49 WL5MID2 -> SL2BEG1 , 
  pip INT_X21Y49 LH6 -> WL5BEG2 , 
  pip INT_X9Y49 LV0 =- LH18 , 
  pip INT_X9Y67 WR2END0 -> LV18 , 
  pip INT_X9Y73 WN2MID0 -> IMUX_B30 , 
  ;
net "timer_1/TR<11>" , 
  outpin "timer_1/TR<11>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<11>" A3 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" D1 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D1 ,
  inpin "timer_1/TR_cmp_eq000126" D4 ,
  pip CLBLL_X10Y71 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y72 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X11Y65 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X11Y69 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y73 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X10Y71 NW2END_N2 -> IMUX_B42 , 
  pip INT_X10Y72 WL2MID1 -> IMUX_B20 , 
  pip INT_X11Y65 SR2MID2 -> IMUX_B46 , 
  pip INT_X11Y66 SW5MID2 -> SE5BEG2 , 
  pip INT_X11Y66 SW5MID2 -> SR2BEG2 , 
  pip INT_X11Y69 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X11Y69 LOGIC_OUTS3 -> NW2BEG2 , 
  pip INT_X11Y69 LOGIC_OUTS3 -> NW5BEG2 , 
  pip INT_X11Y69 LOGIC_OUTS3 -> SW5BEG2 , 
  pip INT_X11Y72 NL2END0 -> WL2BEG1 , 
  pip INT_X13Y63 SE5END2 -> SE5BEG2 , 
  pip INT_X15Y47 EL2BEG2 -> FAN6 , 
  pip INT_X15Y47 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y47 FAN_BOUNCE6 -> IMUX_B27 , 
  pip INT_X15Y47 SL5END2 -> EL2BEG2 , 
  pip INT_X15Y52 SE5MID2 -> SL5BEG2 , 
  pip INT_X15Y55 SR5END2 -> SE5BEG2 , 
  pip INT_X15Y60 SE5END2 -> SR5BEG2 , 
  pip INT_X9Y72 NW5END2 -> WL2BEG_S0 , 
  pip INT_X9Y73 WL2BEG0 -> IMUX_B18 , 
  ;
net "timer_1/TR<12>" , 
  outpin "timer_1/TR<15>" AQ ,
  inpin "N330" D4 ,
  inpin "timer_1/TR_cmp_eq000126" D2 ,
  inpin "timer_1/TR_share0000<15>" A4 ,
  inpin "timer_1/sTSR<1>" A5 ,
  inpin "timer_1/sTSR<2>" A4 ,
  pip CLBLL_X10Y72 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y73 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y65 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y69 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y55 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X9Y74 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y53 LV6 -> EL5BEG2 , 
  pip INT_X10Y65 SW2END0 -> LV18 , 
  pip INT_X10Y72 WN2MID1 -> IMUX_B2 , 
  pip INT_X10Y73 WN2END1 -> IMUX_B25 , 
  pip INT_X10Y73 WN2END1 -> WN2BEG1 , 
  pip INT_X11Y65 SW2MID0 -> IMUX_B43 , 
  pip INT_X11Y66 SR5MID0 -> SW2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X11Y72 NE5MID0 -> WN2BEG1 , 
  pip INT_X15Y53 EL5END2 -> NL2BEG_S0 , 
  pip INT_X15Y55 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y55 BYP_BOUNCE5 -> IMUX_B46 , 
  pip INT_X15Y55 NL2MID0 -> BYP5 , 
  pip INT_X9Y74 WN2END1 -> IMUX_B25 , 
  ;
net "timer_1/TR<13>" , 
  outpin "timer_1/TR<15>" BQ ,
  inpin "in_port_reg<5>" C5 ,
  inpin "timer_1/TR_cmp_eq000126" D1 ,
  inpin "timer_1/TR_share0000<15>" B4 ,
  inpin "timer_1/sTSR<1>" A4 ,
  inpin "timer_1/sTSR<2>" A5 ,
  pip CLBLL_X10Y72 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y73 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y54 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X11Y65 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X11Y69 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X9Y74 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y70 NW2END0 -> NR2BEG0 , 
  pip INT_X10Y72 NR2END0 -> IMUX_B1 , 
  pip INT_X10Y72 NR2END0 -> NE2BEG0 , 
  pip INT_X10Y73 NE2MID0 -> IMUX_B26 , 
  pip INT_X11Y53 LV6 -> EL5BEG2 , 
  pip INT_X11Y65 SE2MID0 -> IMUX_B42 , 
  pip INT_X11Y65 SE2MID0 -> LV18 , 
  pip INT_X11Y66 SL5MID0 -> SE2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS5 -> SL5BEG0 , 
  pip INT_X16Y53 EL5END2 -> NL2BEG_S0 , 
  pip INT_X16Y54 BYP_BOUNCE_S0 -> IMUX_B33 , 
  pip INT_X16Y55 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X16Y55 NL2MID0 -> BYP0 , 
  pip INT_X9Y72 NW5END0 -> NR2BEG0 , 
  pip INT_X9Y74 NR2END0 -> IMUX_B13 , 
  ;
net "timer_1/TR<14>" , 
  outpin "timer_1/TR<15>" CQ ,
  inpin "timer_1/TR_cmp_eq000126" D6 ,
  inpin "timer_1/TR_share0000<15>" C4 ,
  inpin "timer_1/sTSR<1>" A2 ,
  inpin "timer_1/sTSR<2>" A2 ,
  inpin "timers_update_register<0>" D4 ,
  pip CLBLL_X10Y72 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y73 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X11Y65 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X11Y69 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y54 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X9Y74 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y72 WL2MID2 -> IMUX_B4 , 
  pip INT_X10Y73 NW2END1 -> IMUX_B28 , 
  pip INT_X11Y64 SR5END2 -> SE5BEG2 , 
  pip INT_X11Y65 SW2MID2 -> IMUX_B47 , 
  pip INT_X11Y66 SR5MID2 -> SW2BEG2 , 
  pip INT_X11Y69 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X11Y72 NR5MID1 -> NW2BEG1 , 
  pip INT_X11Y72 NR5MID1 -> WL2BEG2 , 
  pip INT_X11Y74 NR5END1 -> WL2BEG2 , 
  pip INT_X13Y54 SR2MID2 -> IMUX_B22 , 
  pip INT_X13Y55 SW2MID2 -> SR2BEG2 , 
  pip INT_X13Y56 SR5END2 -> SW2BEG2 , 
  pip INT_X13Y61 SE5END2 -> SR5BEG2 , 
  pip INT_X9Y74 WL2END2 -> IMUX_B34 , 
  ;
net "timer_1/TR<15>" , 
  outpin "timer_1/TR<15>" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<11>" A3 ,
  inpin "timer_1/TR_cmp_eq000126" D5 ,
  inpin "timer_1/TR_share0000<15>" D5 ,
  inpin "timer_1/sTSR<1>" B2 ,
  inpin "timer_1/sTSR<2>" B3 ,
  pip CLBLL_X10Y72 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y73 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X11Y65 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X11Y69 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y47 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y74 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X10Y72 NW2END1 -> IMUX_B40 , 
  pip INT_X10Y72 NW2END1 -> NW2BEG1 , 
  pip INT_X10Y73 NW2MID1 -> IMUX_B15 , 
  pip INT_X11Y64 SR5END1 -> SE5BEG1 , 
  pip INT_X11Y65 SW2MID1 -> IMUX_B45 , 
  pip INT_X11Y66 SR5MID1 -> SW2BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X11Y71 NR2END1 -> NW2BEG1 , 
  pip INT_X13Y47 SW2MID1 -> IMUX_B27 , 
  pip INT_X13Y48 SL5END1 -> SW2BEG1 , 
  pip INT_X13Y53 SE5MID1 -> SL5BEG1 , 
  pip INT_X13Y56 SR5END1 -> SE5BEG1 , 
  pip INT_X13Y61 SE5END1 -> SR5BEG1 , 
  pip INT_X9Y72 NW5END1 -> NR2BEG1 , 
  pip INT_X9Y74 NR2END1 -> IMUX_B21 , 
  ;
net "timer_1/TR<1>" , 
  outpin "timer_1/TR<3>" BQ ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" B5 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A1 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A1 ,
  inpin "timer_1/sTSR<0>" A4 ,
  inpin "timers_tmp_rd_mux0000<1>5" A2 ,
  pip CLBLL_X10Y65 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y68 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y71 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X10Y72 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y57 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X9Y71 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X10Y65 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X10Y65 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X10Y65 SL2END2 -> BYP2 , 
  pip INT_X10Y68 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X10Y68 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X10Y68 LOGIC_OUTS5 -> WS5BEG0 , 
  pip INT_X10Y69 NE2MID0 -> NR2BEG0 , 
  pip INT_X10Y71 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X10Y71 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y71 NR2END0 -> NW2BEG0 , 
  pip INT_X10Y71 NR2END0 -> WL2BEG1 , 
  pip INT_X10Y71 WL2BEG1 -> CTRL1 , 
  pip INT_X10Y72 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y72 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y72 NW2MID0 -> BYP5 , 
  pip INT_X7Y57 SL2END2 -> IMUX_B4 , 
  pip INT_X7Y60 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X7Y61 SL5END0 -> SE2BEG0 , 
  pip INT_X7Y66 WS5END0 -> SL5BEG0 , 
  pip INT_X9Y71 WL2MID1 -> IMUX_B14 , 
  ;
net "timer_1/TR<2>" , 
  outpin "timer_1/TR<3>" CQ ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" C3 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A3 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_1/sTSR<0>" A1 ,
  inpin "timers_tmp_rd_mux0000<2>5" A2 ,
  pip CLBLL_X10Y65 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X10Y68 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y71 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y72 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X4Y56 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X9Y71 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X10Y65 SW2MID2 -> IMUX_B29 , 
  pip INT_X10Y66 SR2END2 -> SW2BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X10Y68 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X10Y70 NL2MID0 -> NW2BEG0 , 
  pip INT_X10Y71 NL2END0 -> IMUX_B1 , 
  pip INT_X10Y71 NW2MID0 -> NL2BEG1 , 
  pip INT_X10Y72 NL2MID1 -> IMUX_B27 , 
  pip INT_X4Y56 WS2END2 -> IMUX_B4 , 
  pip INT_X5Y57 WR5MID2 -> WS2BEG2 , 
  pip INT_X8Y57 LV6 -> WR5BEG2 , 
  pip INT_X8Y69 WL2END0 -> LV18 , 
  pip INT_X9Y71 NW2END0 -> IMUX_B32 , 
  ;
net "timer_1/TR<3>" , 
  outpin "timer_1/TR<3>" DQ ,
  inpin "timer_1/Madd_TR_share0000_cy<3>" D4 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B3 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B2 ,
  inpin "timer_1/sTSR<0>" A2 ,
  inpin "timers_tmp_rd_mux0000<3>5" A2 ,
  pip CLBLL_X10Y65 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X10Y68 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y71 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y72 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X7Y57 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X9Y71 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y65 SR2BEG2 -> IMUX_B28 , 
  pip INT_X10Y65 SW5MID2 -> SR2BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X10Y68 LOGIC_OUTS7 -> SW5BEG2 , 
  pip INT_X10Y70 NR2END1 -> NE2BEG1 , 
  pip INT_X10Y71 NE2MID1 -> IMUX_B40 , 
  pip INT_X10Y71 NE2MID1 -> NR2BEG1 , 
  pip INT_X10Y71 NE2MID1 -> WL2BEG2 , 
  pip INT_X10Y72 NR2MID1 -> IMUX_B15 , 
  pip INT_X7Y57 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X7Y57 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X7Y57 SL2END1 -> FAN3 , 
  pip INT_X7Y59 SW2END2 -> SL2BEG1 , 
  pip INT_X8Y60 SL5END2 -> SW2BEG2 , 
  pip INT_X8Y65 SW5END2 -> SL5BEG2 , 
  pip INT_X9Y71 WL2MID2 -> IMUX_B22 , 
  ;
net "timer_1/TR<4>" , 
  outpin "timer_1/TR<7>" AQ ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" A5 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B5 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B5 ,
  inpin "timer_1/sTSR<0>" A6 ,
  inpin "timers_tmp_rd_mux0000<4>5" B4 ,
  pip CLBLL_X10Y65 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y68 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y71 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y72 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X9Y72 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X10Y55 SL5END0 -> EL2BEG0 , 
  pip INT_X10Y60 SE5MID0 -> SL5BEG0 , 
  pip INT_X10Y63 SL5END0 -> SE5BEG0 , 
  pip INT_X10Y65 SL5MID0 -> WR2BEG_N2 , 
  pip INT_X10Y65 WR2BEG_N2 -> IMUX_B24 , 
  pip INT_X10Y68 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X10Y68 LOGIC_OUTS0 -> SL5BEG0 , 
  pip INT_X10Y71 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X10Y71 BYP_BOUNCE1 -> IMUX_B38 , 
  pip INT_X10Y71 ER2BEG1 -> BYP1 , 
  pip INT_X10Y71 NL5MID0 -> ER2BEG1 , 
  pip INT_X10Y71 NL5MID0 -> NE2BEG0 , 
  pip INT_X10Y72 NE2MID0 -> IMUX_B14 , 
  pip INT_X10Y72 NE2MID0 -> WN2BEG1 , 
  pip INT_X11Y55 EL2MID0 -> IMUX_B13 , 
  pip INT_X9Y72 WN2MID1 -> IMUX_B26 , 
  ;
net "timer_1/TR<5>" , 
  outpin "timer_1/TR<7>" BQ ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" B5 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B1 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B6 ,
  inpin "timer_1/TR_cmp_eq000126" C2 ,
  inpin "timers_tmp_rd_mux0000<5>5" C2 ,
  pip CLBLL_X10Y68 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y71 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y72 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X11Y65 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X9Y55 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X9Y72 SITE_IMUX_B14 -> M_B5 , 
  pip INT_X10Y63 SR5END0 -> SW5BEG0 , 
  pip INT_X10Y65 SR5MID0 -> EL2BEG0 , 
  pip INT_X10Y68 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X10Y68 LOGIC_OUTS1 -> SR5BEG0 , 
  pip INT_X10Y70 NL2END1 -> NW2BEG1 , 
  pip INT_X10Y71 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X10Y71 CTRL_BOUNCE2 -> IMUX_B36 , 
  pip INT_X10Y71 NW2MID1 -> CTRL2 , 
  pip INT_X10Y71 NW2MID1 -> NL2BEG2 , 
  pip INT_X10Y72 NL2MID2 -> IMUX_B17 , 
  pip INT_X11Y65 EL2MID0 -> IMUX_B7 , 
  pip INT_X8Y55 SL5END0 -> EL2BEG0 , 
  pip INT_X8Y60 SW5END0 -> SL5BEG0 , 
  pip INT_X9Y55 EL2MID0 -> IMUX_B7 , 
  pip INT_X9Y71 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X9Y71 NW2END1 -> BYP7 , 
  pip INT_X9Y72 BYP_BOUNCE_N7 -> IMUX_B14 , 
  ;
net "timer_1/TR<6>" , 
  outpin "timer_1/TR<7>" CQ ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" C1 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C1 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C1 ,
  inpin "timer_1/TR_cmp_eq000126" C5 ,
  inpin "timers_tmp_rd_mux0000<6>5" A2 ,
  pip CLBLL_X10Y68 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y71 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y72 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X11Y65 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X9Y54 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X9Y72 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X10Y55 SL5END1 -> SW2BEG1 , 
  pip INT_X10Y60 SE5MID1 -> SL5BEG1 , 
  pip INT_X10Y63 SR5END1 -> SE5BEG1 , 
  pip INT_X10Y65 SR5MID1 -> EL2BEG1 , 
  pip INT_X10Y68 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X10Y70 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X10Y70 NL2END2 -> FAN7 , 
  pip INT_X10Y70 NL2END2 -> NW2BEG2 , 
  pip INT_X10Y71 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X10Y71 FAN_BOUNCE_N7 -> IMUX_B6 , 
  pip INT_X10Y71 NW2MID2 -> FAN7 , 
  pip INT_X10Y72 FAN_BOUNCE_N7 -> IMUX_B30 , 
  pip INT_X11Y65 EL2MID1 -> IMUX_B9 , 
  pip INT_X9Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X9Y54 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X9Y54 SW2END1 -> FAN3 , 
  pip INT_X9Y72 NW2END_N2 -> IMUX_B30 , 
  ;
net "timer_1/TR<7>" , 
  outpin "timer_1/TR<7>" DQ ,
  inpin "timer_1/Madd_TR_share0000_cy<7>" D4 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C2 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C5 ,
  inpin "timer_1/TR_cmp_eq000126" C6 ,
  inpin "timers_tmp_rd_mux0000<7>5" A1 ,
  pip CLBLL_X10Y68 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y71 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X10Y72 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y54 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y65 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X9Y72 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y55 SL5END2 -> SE2BEG2 , 
  pip INT_X10Y60 SE5MID2 -> SL5BEG2 , 
  pip INT_X10Y63 SR5END2 -> SE5BEG2 , 
  pip INT_X10Y65 SR5MID2 -> EL2BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X10Y68 LOGIC_OUTS3 -> WN2BEG2 , 
  pip INT_X10Y71 NE2END1 -> IMUX_B9 , 
  pip INT_X10Y72 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X10Y72 FAN_BOUNCE4 -> IMUX_B31 , 
  pip INT_X10Y72 NE2END1 -> FAN4 , 
  pip INT_X11Y54 SE2END2 -> IMUX_B5 , 
  pip INT_X11Y65 EL2MID2 -> IMUX_B11 , 
  pip INT_X9Y69 WN2END2 -> NR2BEG1 , 
  pip INT_X9Y70 NR2MID1 -> NE2BEG1 , 
  pip INT_X9Y71 NR2END1 -> NE2BEG1 , 
  pip INT_X9Y72 NE2MID1 -> IMUX_B22 , 
  ;
net "timer_1/TR<8>" , 
  outpin "timer_1/TR<11>" AQ ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C4 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" A3 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C4 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C4 ,
  inpin "timer_1/TR_cmp_eq000126" C4 ,
  pip CLBLL_X10Y71 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y72 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X11Y65 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X11Y69 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y53 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X9Y73 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X10Y50 LV0 =- LH18 , 
  pip INT_X10Y68 WS2END0 -> LV18 , 
  pip INT_X10Y71 WL2MID2 -> IMUX_B10 , 
  pip INT_X10Y72 WN2MID2 -> IMUX_B34 , 
  pip INT_X11Y65 SL2END2 -> IMUX_B10 , 
  pip INT_X11Y68 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X11Y69 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X11Y69 LOGIC_OUTS0 -> SE2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS0 -> WS2BEG0 , 
  pip INT_X11Y71 NL2END1 -> NE2BEG1 , 
  pip INT_X11Y71 NL2END1 -> WL2BEG2 , 
  pip INT_X11Y72 NE2MID1 -> WN2BEG2 , 
  pip INT_X20Y53 NW5END1 -> WL2BEG2 , 
  pip INT_X20Y53 WL2BEG2 -> IMUX_B34 , 
  pip INT_X22Y50 LH6 -> NW5BEG1 , 
  pip INT_X9Y71 WL2END2 -> NR2BEG1 , 
  pip INT_X9Y73 NR2END1 -> IMUX_B27 , 
  ;
net "timer_1/TR<9>" , 
  outpin "timer_1/TR<11>" BQ ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C3 ,
  inpin "timer_1/Madd_TR_share0000_cy<11>" B4 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D2 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_1/TR_cmp_eq000126" C1 ,
  pip CLBLL_X10Y71 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X10Y72 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y52 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X11Y65 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X11Y69 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X9Y73 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y71 WL2MID1 -> IMUX_B44 , 
  pip INT_X10Y71 WL2MID1 -> NR2BEG0 , 
  pip INT_X10Y72 NR2MID0 -> IMUX_B19 , 
  pip INT_X11Y64 SR2END0 -> LH18 , 
  pip INT_X11Y65 SR2MID0 -> IMUX_B6 , 
  pip INT_X11Y66 SW2MID0 -> SR2BEG0 , 
  pip INT_X11Y67 SR2END0 -> SW2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X11Y69 LOGIC_OUTS1 -> SR2BEG0 , 
  pip INT_X11Y71 NR2END0 -> WL2BEG1 , 
  pip INT_X19Y52 WR2MID1 -> IMUX_B32 , 
  pip INT_X20Y52 WN5MID2 -> WR2BEG1 , 
  pip INT_X23Y52 LV6 -> WN5BEG2 , 
  pip INT_X23Y64 LH6 -> LV18 , 
  pip INT_X9Y71 WL2END1 -> NR2BEG0 , 
  pip INT_X9Y73 NR2END0 -> IMUX_B13 , 
  ;
net "timer_1/TR_cmp_eq0000" , 
  outpin "timer_1/sTSR<2>" BMUX ,
  inpin "timer_1/TR<11>" A1 ,
  inpin "timer_1/TR<11>" B1 ,
  inpin "timer_1/TR<11>" C6 ,
  inpin "timer_1/TR<11>" D6 ,
  inpin "timer_1/TR<15>" A1 ,
  inpin "timer_1/TR<15>" B1 ,
  inpin "timer_1/TR<15>" C6 ,
  inpin "timer_1/TR<15>" D6 ,
  inpin "timer_1/TR<3>" A2 ,
  inpin "timer_1/TR<3>" B2 ,
  inpin "timer_1/TR<3>" C4 ,
  inpin "timer_1/TR<3>" D4 ,
  inpin "timer_1/TR<7>" A2 ,
  inpin "timer_1/TR<7>" B2 ,
  inpin "timer_1/TR<7>" C4 ,
  inpin "timer_1/TR<7>" D4 ,
  inpin "timer_1/i_timer_pwm" B1 ,
  inpin "timer_1/i_timer_pwm_not0001" A1 ,
  inpin "timer_1/sTSR<0>" B2 ,
  inpin "timer_1/sTSR_1_not0001" D3 ,
  pip CLBLL_X10Y65 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X10Y69 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X10Y73 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X12Y64 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X12Y64 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y65 SR2END2 -> IMUX_B16 , 
  pip INT_X10Y65 SR2END2 -> SE2BEG2 , 
  pip INT_X10Y67 SW2MID2 -> SR2BEG2 , 
  pip INT_X10Y68 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X10Y68 SR5END2 -> SW2BEG2 , 
  pip INT_X10Y68 SR5END2 -> WR2BEG1 , 
  pip INT_X10Y68 WR2BEG1 -> BYP7 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B10 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B16 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B22 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B28 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B34 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B4 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B40 , 
  pip INT_X10Y68 WR2BEG1 -> IMUX_B46 , 
  pip INT_X10Y69 BYP_BOUNCE_N7 -> IMUX_B44 , 
  pip INT_X10Y70 SR5MID2 -> SE2BEG2 , 
  pip INT_X10Y73 LOGIC_OUTS21 -> SR5BEG2 , 
  pip INT_X11Y64 SE2END2 -> ES2BEG2 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B11 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B17 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B23 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B29 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B35 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B41 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B47 , 
  pip INT_X11Y69 SE2END2 -> IMUX_B5 , 
  pip INT_X12Y64 ES2MID2 -> IMUX_B17 , 
  pip INT_X12Y64 ES2MID2 -> IMUX_B5 , 
  ;
net "timer_1/TR_cmp_eq0001" , 
  outpin "timer_1/sTSR<0>" A ,
  inpin "timer_1/TR<11>" A2 ,
  inpin "timer_1/TR<11>" B3 ,
  inpin "timer_1/TR<11>" C5 ,
  inpin "timer_1/TR<11>" D4 ,
  inpin "timer_1/TR<15>" A2 ,
  inpin "timer_1/TR<15>" B2 ,
  inpin "timer_1/TR<15>" C4 ,
  inpin "timer_1/TR<15>" D4 ,
  inpin "timer_1/TR<3>" A4 ,
  inpin "timer_1/TR<3>" B4 ,
  inpin "timer_1/TR<3>" C2 ,
  inpin "timer_1/TR<3>" D2 ,
  inpin "timer_1/TR<7>" A4 ,
  inpin "timer_1/TR<7>" B4 ,
  inpin "timer_1/TR<7>" C2 ,
  inpin "timer_1/TR<7>" D2 ,
  inpin "timer_1/bTSR_2_and0000_inv" A3 ,
  inpin "timer_1/i_timer_pwm" B4 ,
  inpin "timer_1/i_timer_pwm_not0001" A4 ,
  inpin "timer_1/sTSR<0>" B6 ,
  inpin "timer_1/sTSR_1_not0001" D6 ,
  pip CLBLL_X10Y65 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X10Y65 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X10Y68 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X10Y69 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X12Y64 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X12Y64 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X11Y68 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y69 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y69 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y64 LOGIC_OUTS_S12 -> NW2BEG2 , 
  pip INT_X10Y65 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X10Y65 LOGIC_OUTS12 -> NR5BEG_N2 , 
  pip INT_X10Y65 LOGIC_OUTS12 -> SE2BEG0 , 
  pip INT_X10Y65 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X10Y68 NL2END0 -> ER2BEG1 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B1 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B13 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B19 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B25 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B31 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B37 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B43 , 
  pip INT_X10Y68 NL2END0 -> IMUX_B7 , 
  pip INT_X10Y69 ER2BEG_S0 -> IMUX_B47 , 
  pip INT_X10Y69 NR5END2 -> ER2BEG_S0 , 
  pip INT_X11Y64 SE2END0 -> ES2BEG0 , 
  pip INT_X11Y68 ER2MID1 -> IMUX_B3 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B22 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B34 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B39 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B4 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B46 , 
  pip INT_X11Y69 BYP_BOUNCE_S0 -> IMUX_B9 , 
  pip INT_X11Y70 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X11Y70 ER2MID0 -> BYP0 , 
  pip INT_X12Y64 ES2MID0 -> IMUX_B1 , 
  pip INT_X12Y64 ES2MID0 -> IMUX_B13 , 
  ;
net "timer_1/TR_cmp_eq000126" , 
  outpin "timer_1/TR_cmp_eq000126" D ,
  inpin "timer_1/TR_cmp_eq000126" C3 ,
  pip CLBLM_X11Y65 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_1/TR_cmp_eq000126" D -> DMUX
  pip CLBLM_X11Y65 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X11Y65 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X11Y65 LOGIC_OUTS19 -> SR2BEG1 , 
  pip INT_X11Y65 SR2BEG1 -> IMUX_B8 , 
  ;
net "timer_1/TR_not0001" , 
  outpin "timer_1/TR_cmp_eq000126" A ,
  inpin "timer_1/TR<11>" CE ,
  inpin "timer_1/TR<15>" CE ,
  inpin "timer_1/TR<3>" CE ,
  inpin "timer_1/TR<7>" CE ,
  pip CLBLL_X10Y68 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X10Y68 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y65 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1/TR_cmp_eq000126" A -> AMUX
  pip CLBLM_X11Y65 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X11Y69 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X11Y69 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y68 CTRL0 -> CTRL_B0 , 
  pip INT_X10Y68 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y68 NW2END0 -> CTRL0 , 
  pip INT_X10Y68 NW2END0 -> CTRL1 , 
  pip INT_X11Y65 LOGIC_OUTS16 -> NR2BEG0 , 
  pip INT_X11Y67 NR2END0 -> NW2BEG0 , 
  pip INT_X11Y68 NW2MID0 -> NE2BEG0 , 
  pip INT_X11Y69 CTRL0 -> CTRL_B0 , 
  pip INT_X11Y69 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y69 NE2MID0 -> CTRL0 , 
  pip INT_X11Y69 NE2MID0 -> CTRL1 , 
  ;
net "timer_1/TR_share0000<0>" , 
  outpin "timer_1/Madd_TR_share0000_cy<3>" AMUX ,
  inpin "timer_1/TR<3>" A3 ,
  pip CLBLL_X10Y68 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y71 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X10Y68 EL2MID1 -> IMUX_B27 , 
  pip INT_X9Y68 SR5MID1 -> EL2BEG1 , 
  pip INT_X9Y71 LOGIC_OUTS20 -> SR5BEG1 , 
  ;
net "timer_1/TR_share0000<10>" , 
  outpin "timer_1/Madd_TR_share0000_cy<11>" CMUX ,
  inpin "timer_1/TR<11>" C1 ,
  pip CLBLM_X11Y69 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X9Y73 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X11Y69 SR2MID0 -> IMUX_B6 , 
  pip INT_X11Y70 SE5END0 -> SR2BEG0 , 
  pip INT_X9Y73 LOGIC_OUTS22 -> SE5BEG0 , 
  ;
net "timer_1/TR_share0000<11>" , 
  outpin "timer_1/Madd_TR_share0000_cy<11>" DMUX ,
  inpin "timer_1/TR<11>" D3 ,
  pip CLBLM_X11Y69 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X9Y73 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X11Y69 SR2MID1 -> IMUX_B44 , 
  pip INT_X11Y70 SE5END1 -> SR2BEG1 , 
  pip INT_X9Y73 LOGIC_OUTS23 -> SE5BEG1 , 
  ;
net "timer_1/TR_share0000<12>" , 
  outpin "timer_1/TR_share0000<15>" AMUX ,
  inpin "timer_1/TR<15>" A3 ,
  pip CLBLM_X11Y69 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X9Y74 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X11Y69 EL2END1 -> IMUX_B27 , 
  pip INT_X9Y69 SR5END1 -> EL2BEG1 , 
  pip INT_X9Y74 LOGIC_OUTS20 -> SR5BEG1 , 
  ;
net "timer_1/TR_share0000<13>" , 
  outpin "timer_1/TR_share0000<15>" BMUX ,
  inpin "timer_1/TR<15>" B5 ,
  pip CLBLM_X11Y69 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X9Y74 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X10Y71 SE2END1 -> SE2BEG1 , 
  pip INT_X11Y69 SE2MID1 -> IMUX_B14 , 
  pip INT_X11Y70 SE2END1 -> SE2BEG1 , 
  pip INT_X9Y72 SL2END1 -> SE2BEG1 , 
  pip INT_X9Y74 LOGIC_OUTS21 -> SL2BEG1 , 
  ;
net "timer_1/TR_share0000<14>" , 
  outpin "timer_1/TR_share0000<15>" CMUX ,
  inpin "timer_1/TR<15>" C1 ,
  pip CLBLM_X11Y69 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X9Y74 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X11Y69 SR2END0 -> IMUX_B30 , 
  pip INT_X11Y71 SE5END0 -> SR2BEG0 , 
  pip INT_X9Y74 LOGIC_OUTS22 -> SE5BEG0 , 
  ;
net "timer_1/TR_share0000<15>" , 
  outpin "timer_1/TR_share0000<15>" DMUX ,
  inpin "timer_1/TR<15>" D5 ,
  pip CLBLM_X11Y69 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X9Y74 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X11Y69 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X11Y69 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X11Y69 SR2END1 -> FAN3 , 
  pip INT_X11Y71 SE5END1 -> SR2BEG1 , 
  pip INT_X9Y74 LOGIC_OUTS23 -> SE5BEG1 , 
  ;
net "timer_1/TR_share0000<1>" , 
  outpin "timer_1/Madd_TR_share0000_cy<3>" BMUX ,
  inpin "timer_1/TR<3>" B1 ,
  pip CLBLL_X10Y68 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X9Y71 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X10Y68 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X10Y68 BYP_BOUNCE3 -> IMUX_B17 , 
  pip INT_X10Y68 SR2END2 -> BYP3 , 
  pip INT_X10Y70 ES2END2 -> SR2BEG2 , 
  pip INT_X9Y71 LOGIC_OUTS21 -> ES2BEG2 , 
  ;
net "timer_1/TR_share0000<2>" , 
  outpin "timer_1/Madd_TR_share0000_cy<3>" CMUX ,
  inpin "timer_1/TR<3>" C6 ,
  pip CLBLL_X10Y68 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X9Y71 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X10Y68 EL2MID2 -> IMUX_B35 , 
  pip INT_X9Y68 SL2END2 -> EL2BEG2 , 
  pip INT_X9Y71 LOGIC_OUTS22 -> SL2BEG_N2 , 
  ;
net "timer_1/TR_share0000<3>" , 
  outpin "timer_1/Madd_TR_share0000_cy<3>" DMUX ,
  inpin "timer_1/TR<3>" D1 ,
  pip CLBLL_X10Y68 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X9Y71 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X10Y68 SR2END0 -> IMUX_B18 , 
  pip INT_X10Y70 ES2END0 -> SR2BEG0 , 
  pip INT_X9Y71 LOGIC_OUTS23 -> ES2BEG0 , 
  ;
net "timer_1/TR_share0000<4>" , 
  outpin "timer_1/Madd_TR_share0000_cy<7>" AMUX ,
  inpin "timer_1/TR<7>" A1 ,
  pip CLBLL_X10Y68 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X9Y72 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X10Y68 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y68 FAN_BOUNCE5 -> IMUX_B5 , 
  pip INT_X10Y68 SE2END1 -> FAN5 , 
  pip INT_X9Y69 SR5MID1 -> SE2BEG1 , 
  pip INT_X9Y72 LOGIC_OUTS20 -> SR5BEG1 , 
  ;
net "timer_1/TR_share0000<5>" , 
  outpin "timer_1/Madd_TR_share0000_cy<7>" BMUX ,
  inpin "timer_1/TR<7>" B1 ,
  pip CLBLL_X10Y68 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X9Y72 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X10Y68 SE2END2 -> IMUX_B41 , 
  pip INT_X9Y69 SR5MID2 -> SE2BEG2 , 
  pip INT_X9Y72 LOGIC_OUTS21 -> SR5BEG2 , 
  ;
net "timer_1/TR_share0000<6>" , 
  outpin "timer_1/Madd_TR_share0000_cy<7>" CMUX ,
  inpin "timer_1/TR<7>" C1 ,
  pip CLBLL_X10Y68 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X9Y72 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip INT_X10Y68 ES2END0 -> IMUX_B6 , 
  pip INT_X9Y69 SW5MID0 -> ES2BEG0 , 
  pip INT_X9Y72 LOGIC_OUTS22 -> SW5BEG0 , 
  ;
net "timer_1/TR_share0000<7>" , 
  outpin "timer_1/Madd_TR_share0000_cy<7>" DMUX ,
  inpin "timer_1/TR<7>" D3 ,
  pip CLBLL_X10Y68 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X9Y72 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X10Y68 ES2END1 -> IMUX_B44 , 
  pip INT_X9Y69 SW5MID1 -> ES2BEG1 , 
  pip INT_X9Y72 LOGIC_OUTS23 -> SW5BEG1 , 
  ;
net "timer_1/TR_share0000<8>" , 
  outpin "timer_1/Madd_TR_share0000_cy<11>" AMUX ,
  inpin "timer_1/TR<11>" A3 ,
  pip CLBLM_X11Y69 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X9Y73 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X10Y70 SE2END1 -> SE2BEG1 , 
  pip INT_X11Y69 SE2END1 -> IMUX_B3 , 
  pip INT_X9Y71 SR2END1 -> SE2BEG1 , 
  pip INT_X9Y73 LOGIC_OUTS20 -> SR2BEG1 , 
  ;
net "timer_1/TR_share0000<9>" , 
  outpin "timer_1/Madd_TR_share0000_cy<11>" BMUX ,
  inpin "timer_1/TR<11>" B2 ,
  pip CLBLM_X11Y69 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X9Y73 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip INT_X10Y70 SE2END2 -> ES2BEG2 , 
  pip INT_X11Y69 ES2END2 -> IMUX_B40 , 
  pip INT_X9Y71 SR2END2 -> SE2BEG2 , 
  pip INT_X9Y73 LOGIC_OUTS21 -> SR2BEG2 , 
  ;
net "timer_1/TSR<0>" , 
  outpin "timer_1/TSR<0>" AQ ,
  inpin "timer_0/iclk1" C2 ,
  inpin "timers_int_status<3>" D1 ,
  pip CLBLM_X11Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X11Y61 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X11Y52 SW2MID0 -> IMUX_B7 , 
  pip INT_X11Y53 SE5MID0 -> SW2BEG0 , 
  pip INT_X11Y56 SR5END0 -> SE5BEG0 , 
  pip INT_X11Y61 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X13Y53 SE5END0 -> EL2BEG0 , 
  pip INT_X15Y52 SR2MID0 -> IMUX_B42 , 
  pip INT_X15Y53 EL2END0 -> SR2BEG0 , 
  ;
net "timer_1/TSR<1>" , 
  outpin "timer_1/TSR<1>" AQ ,
  inpin "timers_int_status<4>" C3 ,
  pip CLBLL_X12Y67 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y54 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X12Y67 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X14Y64 SE5END1 -> SE5BEG1 , 
  pip INT_X15Y54 SW2END1 -> IMUX_B32 , 
  pip INT_X16Y55 SE2MID1 -> SW2BEG1 , 
  pip INT_X16Y56 SR5END1 -> SE2BEG1 , 
  pip INT_X16Y61 SE5END1 -> SR5BEG1 , 
  ;
net "timer_1/TSR<2>" , 
  outpin "timer_1/TSR<2>" DQ ,
  inpin "timers_int_status<4>" B1 ,
  pip CLBLL_X12Y67 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y54 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X12Y62 SR5END2 -> SE5BEG2 , 
  pip INT_X12Y67 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X14Y54 SR5END2 -> EL2BEG2 , 
  pip INT_X14Y59 SE5END2 -> SR5BEG2 , 
  pip INT_X15Y54 EL2MID2 -> IMUX_B17 , 
  ;
net "timer_1/a_update_TR" , 
  outpin "timer_1/a_update_TR" BQ ,
  inpin "timer_1/TR_cmp_eq000126" A5 ,
  inpin "timer_1/a_update_TR" A5 ,
  inpin "timer_1/s_update_TR_not0001" D1 ,
  pip CLBLM_X11Y65 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y60 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X13Y65 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y65 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X11Y65 WL2END1 -> IMUX_B2 , 
  pip INT_X13Y60 SR2END0 -> IMUX_B18 , 
  pip INT_X13Y62 SW5MID0 -> SR2BEG0 , 
  pip INT_X13Y65 LOGIC_OUTS5 -> SW5BEG0 , 
  pip INT_X13Y65 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X13Y65 WL2BEG1 -> IMUX_B26 , 
  ;
net "timer_1/a_update_TR_not0001_inv" , 
  outpin "timer_1/a_update_TR" A ,
  inpin "timer_1/a_update_TR" CE ,
  pip CLBLM_X13Y65 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1/a_update_TR" A -> AMUX
  pip CLBLM_X13Y65 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X13Y65 SITE_CTRL_B1 -> M_CE , 
  pip INT_X13Y65 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y65 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X13Y65 SR2BEG1 -> CTRL1 , 
  ;
net "timer_1/bTSR<0>" , 
  outpin "timer_1/bTSR<0>" AQ ,
  inpin "timer_1/TSR<0>" A3 ,
  inpin "timer_1/bTSR_0_and0000_inv" C6 ,
  pip CLBLM_X11Y61 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X11Y62 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X11Y62 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X11Y61 SW2MID1 -> IMUX_B27 , 
  pip INT_X11Y62 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X11Y62 BYP_BOUNCE5 -> IMUX_B11 , 
  pip INT_X11Y62 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X11Y62 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "timer_1/bTSR<1>" , 
  outpin "timer_1/bTSR<1>" DQ ,
  inpin "timer_1/TSR<1>" A1 ,
  inpin "timer_1/bTSR<2>" D5 ,
  pip CLBLL_X12Y67 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X12Y68 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X11Y68 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X11Y68 WS2MID2 -> IMUX_B21 , 
  pip INT_X12Y67 SW2MID2 -> IMUX_B29 , 
  pip INT_X12Y68 LOGIC_OUTS7 -> SW2BEG2 , 
  pip INT_X12Y68 LOGIC_OUTS7 -> WS2BEG2 , 
  ;
net "timer_1/bTSR<2>" , 
  outpin "timer_1/bTSR<2>" DQ ,
  inpin "timer_1/TSR<2>" D6 ,
  inpin "timer_1/bTSR_2_and0000_inv" D2 ,
  pip CLBLL_X12Y67 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X11Y68 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X11Y68 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X11Y68 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X11Y68 BYP_BOUNCE2 -> IMUX_B43 , 
  pip INT_X11Y68 LOGIC_OUTS7 -> BYP2 , 
  pip INT_X11Y68 LOGIC_OUTS7 -> SE2BEG2 , 
  pip INT_X12Y67 SE2END2 -> IMUX_B47 , 
  ;
net "timer_1/bTSR_0_and0000_inv" , 
  outpin "timer_1/bTSR_0_and0000_inv" C ,
  inpin "timer_1/bTSR<0>" CE ,
  pip CLBLM_X11Y62 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X11Y62 SITE_CTRL_B1 -> M_CE , 
  pip INT_X11Y62 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y62 LOGIC_OUTS10 -> SR2BEG1 , 
  pip INT_X11Y62 SR2BEG1 -> CTRL1 , 
  ;
net "timer_1/bTSR_1_and0000_inv" , 
  outpin "timer_1/bTSR<2>" D ,
  inpin "timer_1/bTSR<1>" CE ,
  pip CLBLL_X12Y68 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y68 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_1/bTSR<2>" D -> DMUX
  pip CLBLM_X11Y68 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X11Y68 LOGIC_OUTS23 -> ER2BEG1 , 
  pip INT_X12Y68 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y68 ER2MID1 -> FAN4 , 
  pip INT_X12Y68 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X12Y68 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "timer_1/bTSR_2_and0000_inv" , 
  outpin "timer_1/bTSR_2_and0000_inv" D ,
  inpin "timer_1/bTSR<2>" CE ,
  pip CLBLM_X11Y68 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_1/bTSR_2_and0000_inv" D -> DMUX
  pip CLBLM_X11Y68 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X11Y68 SITE_CTRL_B1 -> M_CE , 
  pip INT_X11Y68 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y68 LOGIC_OUTS19 -> WR2BEG0 , 
  pip INT_X11Y68 WR2BEG0 -> CTRL1 , 
  ;
net "timer_1/i_timer_pwm" , 
  outpin "timer_1/i_timer_pwm" BQ ,
  inpin "leds_7_OBUF" B2 ,
  inpin "timer_1_pwm_OBUF" A4 ,
  pip CLBLL_X12Y58 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X12Y64 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y43 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_ES2BEG2 -> INT_BUFS_ES2BEG_B2 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_ES2BEG_B2 -> INT_BUFS_ES2BEG2 , 
  pip INT_X12Y44 LV0 -> EL5BEG2 , 
  pip INT_X12Y58 SW2MID0 -> IMUX_B1 , 
  pip INT_X12Y59 SR5END0 -> SW2BEG0 , 
  pip INT_X12Y62 SR2END0 -> LV18 , 
  pip INT_X12Y64 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X12Y64 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X17Y44 EL5END2 -> ES2BEG2 , 
  pip INT_X18Y43 ES2END2 -> IMUX_B16 , 
  ;
net "timer_1/i_timer_pwm_not0001" , 
  outpin "timer_1/i_timer_pwm_not0001" A ,
  inpin "timer_1/i_timer_pwm" CE ,
  pip CLBLL_X12Y64 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X12Y64 SITE_CTRL_B1 -> M_CE , 
  pip INT_X12Y64 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y64 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X12Y64 WL2BEG1 -> CTRL1 , 
  ;
net "timer_1/iclk" , 
  outpin "timer_1/iclk_BUFG" O ,
  inpin "timer_1/TR<11>" CLK ,
  inpin "timer_1/TR<15>" CLK ,
  inpin "timer_1/TR<3>" CLK ,
  inpin "timer_1/TR<7>" CLK ,
  inpin "timer_1/a_update_TR" CLK ,
  inpin "timer_1/i_timer_pwm" CLK ,
  inpin "timer_1/sTSR<0>" CLK ,
  inpin "timer_1/sTSR<1>" CLK ,
  inpin "timer_1/sTSR<2>" CLK ,
  pip CLBLL_X10Y65 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y68 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y68 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X10Y72 SITE_CLK_B0 -> L_CLK , 
  pip CLBLL_X10Y73 SITE_CLK_B1 -> M_CLK , 
  pip CLBLL_X12Y64 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X11Y69 SITE_CLK_B0 -> L_CLK , 
  pip CLBLM_X11Y69 SITE_CLK_B1 -> M_CLK , 
  pip CLBLM_X13Y65 SITE_CLK_B1 -> M_CLK , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_POSTMUX_GCLKP31 -> CLK_BUFGMUX_GCLKP31 , 
  pip CLK_HROW_X17Y69 CLK_HROW_GCLK_BUF31 -> CLK_HROW_HCLKL_P1 , 
  pip HCLK_X10Y69 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip HCLK_X11Y69 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip HCLK_X12Y69 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip HCLK_X13Y69 HCLK_G_HCLK_P1 -> HCLK_LEAF_GCLK1 , 
  pip INT_X10Y65 GCLK1 -> CLK_B1 , 
  pip INT_X10Y68 GCLK1 -> CLK_B0 , 
  pip INT_X10Y68 GCLK1 -> CLK_B1 , 
  pip INT_X10Y72 GCLK1 -> CLK_B0 , 
  pip INT_X10Y73 GCLK1 -> CLK_B1 , 
  pip INT_X11Y69 GCLK1 -> CLK_B0 , 
  pip INT_X11Y69 GCLK1 -> CLK_B1 , 
  pip INT_X12Y64 GCLK1 -> CLK_B1 , 
  pip INT_X13Y65 GCLK1 -> CLK_B1 , 
  ;
net "timer_1/iclk1" , 
  outpin "timer_1/iclk1" AMUX ,
  inpin "timer_1/iclk_BUFG" I0 ,
  pip CFG_CENTER_X47Y66 CFG_CENTER_IMUX_B3_15 -> CFG_CENTER_CKINT0_16 , 
  pip CLBLL_X10Y67 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_CKINT0_16 -> CLK_BUFGMUX_PREMUX0_CLK31 , 
  pip CLK_BUFGMUX_X47Y66 CLK_BUFGMUX_PREMUX0_CLK31 -> CLK_BUFGMUX_CLKP0_31 , 
  pip INT_X10Y67 LOGIC_OUTS16 -> EL5BEG1 , 
  pip INT_X15Y67 EL5END1 -> ES2BEG1 , 
  pip INT_X16Y66 ES2END1 -> ES2BEG1 , 
  pip INT_X17Y65 ES2END1 -> FAN3 , 
  pip INT_X17Y65 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X17Y65 FAN_BOUNCE3 -> IMUX_B3 , 
  ;
net "timer_1/prescaler_clk" , 
  outpin "timer_1/prescaler_clk" BQ ,
  inpin "timer_1/iclk1" A4 ,
  inpin "timer_1/iclk1" B1 ,
  inpin "timer_1/prescaler_clk" B4 ,
  pip CLBLL_X10Y67 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y67 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y67 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y67 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X10Y67 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X10Y67 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X10Y67 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X10Y67 NR2MID2 -> IMUX_B41 , 
  ;
net "timer_1/prescaler_cnt<0>" , 
  outpin "timer_1/prescaler_cnt<3>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A3 ,
  inpin "timer_1/prescaler_cnt<3>" A4 ,
  pip CLBLL_X10Y87 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y87 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y87 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y87 EL2BEG1 -> IMUX_B3 , 
  pip INT_X10Y87 LOGIC_OUTS4 -> EL2BEG1 , 
  pip INT_X10Y87 LOGIC_OUTS4 -> IMUX_B25 , 
  ;
net "timer_1/prescaler_cnt<10>" , 
  outpin "timer_1/prescaler_cnt<11>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D5 ,
  inpin "timer_1/prescaler_cnt<11>" C4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X10Y89 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y89 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y87 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y87 FAN_BOUNCE3 -> IMUX_B45 , 
  pip INT_X10Y87 SL2END1 -> FAN3 , 
  pip INT_X10Y89 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y89 LOGIC_OUTS6 -> SL2BEG1 , 
  ;
net "timer_1/prescaler_cnt<11>" , 
  outpin "timer_1/prescaler_cnt<11>" DQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D3 ,
  inpin "timer_1/prescaler_cnt<11>" D4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X10Y89 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y89 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y87 SR2END1 -> IMUX_B44 , 
  pip INT_X10Y89 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y89 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "timer_1/prescaler_cnt<12>" , 
  outpin "timer_1/prescaler_cnt<15>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D1 ,
  inpin "timer_1/prescaler_cnt<15>" A1 ,
  pip CLBLL_X10Y87 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y90 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y90 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y87 SE2MID0 -> IMUX_B42 , 
  pip INT_X10Y88 SR2END0 -> SE2BEG0 , 
  pip INT_X10Y90 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y90 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y90 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X10Y90 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "timer_1/prescaler_cnt<13>" , 
  outpin "timer_1/prescaler_cnt<15>" BQ ,
  inpin "timer_1/prescaler_cnt<15>" B1 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A1 ,
  pip CLBLL_X10Y88 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X10Y90 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y90 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X10Y88 EL2BEG2 -> IMUX_B5 , 
  pip INT_X10Y88 SL2MID2 -> EL2BEG2 , 
  pip INT_X10Y90 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X10Y90 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X10Y90 NR2MID2 -> IMUX_B17 , 
  ;
net "timer_1/prescaler_cnt<14>" , 
  outpin "timer_1/prescaler_cnt<15>" CQ ,
  inpin "timer_1/prescaler_cnt<15>" C4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A2 ,
  pip CLBLL_X10Y88 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y90 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y90 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y88 SR2END2 -> IMUX_B4 , 
  pip INT_X10Y90 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y90 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "timer_1/prescaler_cnt<15>" , 
  outpin "timer_1/prescaler_cnt<15>" DQ ,
  inpin "timer_1/prescaler_cnt<15>" D4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A5 ,
  pip CLBLL_X10Y88 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y90 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y90 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y88 SR2END1 -> IMUX_B2 , 
  pip INT_X10Y90 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y90 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "timer_1/prescaler_cnt<16>" , 
  outpin "timer_1/prescaler_cnt<19>" AQ ,
  inpin "timer_1/prescaler_cnt<19>" A4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" B2 ,
  pip CLBLL_X10Y88 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X10Y91 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y91 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y88 FAN_BOUNCE_S0 -> IMUX_B40 , 
  pip INT_X10Y89 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X10Y89 SR2END0 -> FAN0 , 
  pip INT_X10Y91 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X10Y91 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "timer_1/prescaler_cnt<17>" , 
  outpin "timer_1/prescaler_cnt<19>" BQ ,
  inpin "timer_1/prescaler_cnt<19>" B4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" B5 ,
  pip CLBLL_X10Y88 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y91 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y91 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y88 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y88 BYP_BOUNCE6 -> IMUX_B38 , 
  pip INT_X10Y88 SL2END2 -> BYP6 , 
  pip INT_X10Y91 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X10Y91 LOGIC_OUTS5 -> SL2BEG_N2 , 
  ;
net "timer_1/prescaler_cnt<18>" , 
  outpin "timer_1/prescaler_cnt<19>" CQ ,
  inpin "timer_1/prescaler_cnt<19>" C4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" B1 ,
  pip CLBLL_X10Y88 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X10Y91 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y91 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y88 SW2MID2 -> IMUX_B41 , 
  pip INT_X10Y89 SR2END2 -> SW2BEG2 , 
  pip INT_X10Y91 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y91 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "timer_1/prescaler_cnt<19>" , 
  outpin "timer_1/prescaler_cnt<19>" DQ ,
  inpin "timer_1/prescaler_cnt<19>" D4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C5 ,
  pip CLBLL_X10Y88 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X10Y91 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y91 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y88 SW2MID1 -> IMUX_B9 , 
  pip INT_X10Y89 SR2END1 -> SW2BEG1 , 
  pip INT_X10Y91 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y91 LOGIC_OUTS7 -> SR2BEG1 , 
  ;
net "timer_1/prescaler_cnt<1>" , 
  outpin "timer_1/prescaler_cnt<3>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A4 ,
  inpin "timer_1/prescaler_cnt<3>" B4 ,
  pip CLBLL_X10Y87 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y87 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X10Y87 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y87 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X10Y87 LOGIC_OUTS5 -> IMUX_B13 , 
  ;
net "timer_1/prescaler_cnt<20>" , 
  outpin "timer_1/prescaler_cnt<23>" AQ ,
  inpin "timer_1/prescaler_cnt<23>" A1 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C2 ,
  pip CLBLL_X10Y88 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X10Y92 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y92 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y88 SW2MID0 -> IMUX_B7 , 
  pip INT_X10Y89 SR5MID0 -> SW2BEG0 , 
  pip INT_X10Y92 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y92 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y92 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X10Y92 LOGIC_OUTS4 -> SR5BEG0 , 
  ;
net "timer_1/prescaler_cnt<21>" , 
  outpin "timer_1/prescaler_cnt<23>" BQ ,
  inpin "timer_1/prescaler_cnt<23>" B3 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C1 ,
  pip CLBLL_X10Y88 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y92 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y92 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X10Y88 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X10Y88 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X10Y88 SE2MID2 -> BYP2 , 
  pip INT_X10Y89 SL2END2 -> SE2BEG2 , 
  pip INT_X10Y92 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y92 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X10Y92 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X10Y92 SL2BEG_N2 -> FAN1 , 
  ;
net "timer_1/prescaler_cnt<22>" , 
  outpin "timer_1/prescaler_cnt<23>" CQ ,
  inpin "timer_1/prescaler_cnt<23>" C4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C3 ,
  pip CLBLL_X10Y88 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X10Y92 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y92 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y88 SE2MID1 -> IMUX_B8 , 
  pip INT_X10Y89 SW2MID1 -> SE2BEG1 , 
  pip INT_X10Y90 SL2END1 -> SW2BEG1 , 
  pip INT_X10Y92 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y92 LOGIC_OUTS6 -> SL2BEG1 , 
  ;
net "timer_1/prescaler_cnt<23>" , 
  outpin "timer_1/prescaler_cnt<23>" DQ ,
  inpin "timer_1/prescaler_cnt<23>" D4 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" C4 ,
  pip CLBLL_X10Y88 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y92 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y92 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y88 SR2MID2 -> IMUX_B10 , 
  pip INT_X10Y89 SW5MID2 -> SR2BEG2 , 
  pip INT_X10Y92 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y92 LOGIC_OUTS7 -> SW5BEG2 , 
  ;
net "timer_1/prescaler_cnt<2>" , 
  outpin "timer_1/prescaler_cnt<3>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A2 ,
  inpin "timer_1/prescaler_cnt<3>" C5 ,
  pip CLBLL_X10Y87 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y87 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X10Y87 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X10Y87 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X10Y87 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X10Y87 NR2BEG1 -> IMUX_B33 , 
  pip INT_X10Y87 WR2BEG1 -> IMUX_B4 , 
  ;
net "timer_1/prescaler_cnt<3>" , 
  outpin "timer_1/prescaler_cnt<3>" DQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B3 ,
  inpin "timer_1/prescaler_cnt<3>" D5 ,
  pip CLBLL_X10Y87 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y87 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X10Y87 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y87 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y87 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X10Y87 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X10Y87 LOGIC_OUTS7 -> BYP6 , 
  ;
net "timer_1/prescaler_cnt<4>" , 
  outpin "timer_1/prescaler_cnt<7>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B5 ,
  inpin "timer_1/prescaler_cnt<7>" A4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y88 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y88 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y87 SE2MID1 -> IMUX_B38 , 
  pip INT_X10Y88 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X10Y88 LOGIC_OUTS4 -> SE2BEG1 , 
  ;
net "timer_1/prescaler_cnt<5>" , 
  outpin "timer_1/prescaler_cnt<7>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B4 ,
  inpin "timer_1/prescaler_cnt<7>" B4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X10Y88 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y88 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y87 SW2MID0 -> IMUX_B37 , 
  pip INT_X10Y88 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X10Y88 LOGIC_OUTS5 -> SW2BEG0 , 
  ;
net "timer_1/prescaler_cnt<6>" , 
  outpin "timer_1/prescaler_cnt<7>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C4 ,
  inpin "timer_1/prescaler_cnt<7>" C4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y88 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y87 SR2MID2 -> IMUX_B10 , 
  pip INT_X10Y88 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y88 LOGIC_OUTS6 -> SR2BEG2 , 
  ;
net "timer_1/prescaler_cnt<7>" , 
  outpin "timer_1/prescaler_cnt<7>" DQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C6 ,
  inpin "timer_1/prescaler_cnt<7>" D4 ,
  pip CLBLL_X10Y87 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y88 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y88 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X10Y87 SW2MID2 -> IMUX_B11 , 
  pip INT_X10Y88 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y88 LOGIC_OUTS7 -> SW2BEG2 , 
  ;
net "timer_1/prescaler_cnt<8>" , 
  outpin "timer_1/prescaler_cnt<11>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C1 ,
  inpin "timer_1/prescaler_cnt<11>" A1 ,
  pip CLBLL_X10Y87 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y89 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y89 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y87 SR2END0 -> IMUX_B6 , 
  pip INT_X10Y89 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y89 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y89 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X10Y89 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "timer_1/prescaler_cnt<9>" , 
  outpin "timer_1/prescaler_cnt<11>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D4 ,
  inpin "timer_1/prescaler_cnt<11>" B3 ,
  pip CLBLL_X10Y87 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X10Y89 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y89 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X10Y87 SL2MID2 -> IMUX_B46 , 
  pip INT_X10Y89 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y89 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X10Y89 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X10Y89 SL2BEG_N2 -> FAN1 , 
  ;
net "timer_1/prescaler_cnt_cmp_eq0000" , 
  outpin "timer_1/prescaler_cnt_cmp_eq0000_inv" CMUX ,
  inpin "timer_1/prescaler_clk" CE ,
  inpin "timer_1/prescaler_cnt<11>" A4 ,
  inpin "timer_1/prescaler_cnt<11>" B4 ,
  inpin "timer_1/prescaler_cnt<11>" C2 ,
  inpin "timer_1/prescaler_cnt<11>" D2 ,
  inpin "timer_1/prescaler_cnt<15>" A4 ,
  inpin "timer_1/prescaler_cnt<15>" B4 ,
  inpin "timer_1/prescaler_cnt<15>" C2 ,
  inpin "timer_1/prescaler_cnt<15>" D2 ,
  inpin "timer_1/prescaler_cnt<19>" A5 ,
  inpin "timer_1/prescaler_cnt<19>" B5 ,
  inpin "timer_1/prescaler_cnt<19>" C3 ,
  inpin "timer_1/prescaler_cnt<19>" D3 ,
  inpin "timer_1/prescaler_cnt<23>" A4 ,
  inpin "timer_1/prescaler_cnt<23>" B4 ,
  inpin "timer_1/prescaler_cnt<23>" C2 ,
  inpin "timer_1/prescaler_cnt<23>" D2 ,
  inpin "timer_1/prescaler_cnt<3>" A2 ,
  inpin "timer_1/prescaler_cnt<3>" B2 ,
  inpin "timer_1/prescaler_cnt<3>" C4 ,
  inpin "timer_1/prescaler_cnt<3>" D4 ,
  inpin "timer_1/prescaler_cnt<7>" A1 ,
  inpin "timer_1/prescaler_cnt<7>" B1 ,
  inpin "timer_1/prescaler_cnt<7>" C1 ,
  inpin "timer_1/prescaler_cnt<7>" D1 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" D1 ,
  pip CLBLL_X10Y67 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X10Y87 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X10Y87 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y87 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X10Y87 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y88 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X10Y88 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X10Y88 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X10Y88 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X10Y88 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X10Y88 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y89 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y89 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y89 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y89 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X10Y90 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y90 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y90 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y90 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X10Y91 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X10Y91 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X10Y91 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X10Y91 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X10Y92 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y92 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X10Y92 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y92 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X10Y67 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y67 WR2MID1 -> CTRL1 , 
  pip INT_X10Y87 LOGIC_OUTS_S18 -> NL2BEG_S0 , 
  pip INT_X10Y87 LOGIC_OUTS_S18 -> NW2BEG2 , 
  pip INT_X10Y87 LOGIC_OUTS_S18 -> SR2BEG2 , 
  pip INT_X10Y87 LOGIC_OUTS_S18 -> WL2BEG_S0 , 
  pip INT_X10Y87 SR2BEG2 -> IMUX_B16 , 
  pip INT_X10Y87 SR2BEG2 -> IMUX_B22 , 
  pip INT_X10Y87 SR2BEG2 -> IMUX_B28 , 
  pip INT_X10Y87 SR2BEG2 -> IMUX_B34 , 
  pip INT_X10Y88 LOGIC_OUTS18 -> IMUX_B18 , 
  pip INT_X10Y88 NW2MID2 -> IMUX_B17 , 
  pip INT_X10Y88 NW2MID2 -> IMUX_B29 , 
  pip INT_X10Y88 WL2BEG0 -> IMUX_B30 , 
  pip INT_X10Y88 WL2BEG0 -> IMUX_B42 , 
  pip INT_X10Y89 NL2MID0 -> IMUX_B13 , 
  pip INT_X10Y89 NL2MID0 -> IMUX_B19 , 
  pip INT_X10Y89 NL2MID0 -> IMUX_B25 , 
  pip INT_X10Y89 NL2MID0 -> IMUX_B31 , 
  pip INT_X10Y90 NL2END0 -> IMUX_B13 , 
  pip INT_X10Y90 NL2END0 -> IMUX_B19 , 
  pip INT_X10Y90 NL2END0 -> IMUX_B25 , 
  pip INT_X10Y90 NL2END0 -> IMUX_B31 , 
  pip INT_X10Y90 NL2END0 -> NE2BEG0 , 
  pip INT_X10Y91 NE2MID0 -> IMUX_B14 , 
  pip INT_X10Y91 NE2MID0 -> IMUX_B20 , 
  pip INT_X10Y91 NE2MID0 -> IMUX_B26 , 
  pip INT_X10Y91 NE2MID0 -> IMUX_B32 , 
  pip INT_X10Y91 NE2MID0 -> NW2BEG0 , 
  pip INT_X10Y92 NW2MID0 -> IMUX_B13 , 
  pip INT_X10Y92 NW2MID0 -> IMUX_B19 , 
  pip INT_X10Y92 NW2MID0 -> IMUX_B25 , 
  pip INT_X10Y92 NW2MID0 -> IMUX_B31 , 
  pip INT_X11Y67 SR2MID2 -> WR2BEG1 , 
  pip INT_X11Y68 SE5END2 -> SR2BEG2 , 
  pip INT_X9Y71 LV0 -> SE5BEG2 , 
  pip INT_X9Y89 NW2END_N2 -> LV18 , 
  ;
net "timer_1/prescaler_cnt_cmp_eq0000_inv" , 
  outpin "timer_1/prescaler_cnt_cmp_eq0000_inv" D ,
  inpin "timer_1/prescaler_cnt<3>" AX ,
  pip CLBLL_X10Y87 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X10Y88 L_D -> SITE_LOGIC_OUTS11 , 
  pip INT_X10Y87 BYP1 -> BYP_B1 , 
  pip INT_X10Y87 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X10Y87 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X10Y87 SL2MID1 -> FAN2 , 
  pip INT_X10Y88 LOGIC_OUTS11 -> SL2BEG1 , 
  ;
net "timer_1/prescaler_ovf<0>" , 
  outpin "timer_1/prescaler_ovf<3>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A6 ,
  pip CLBLL_X10Y87 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X12Y87 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X10Y87 WR2END0 -> IMUX_B0 , 
  pip INT_X12Y87 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "timer_1/prescaler_ovf<12>" , 
  outpin "timer_1/prescaler_ovf<13>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D6 ,
  pip CLBLL_X10Y87 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X11Y87 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X10Y87 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X10Y87 BYP_BOUNCE3 -> IMUX_B47 , 
  pip INT_X10Y87 WN2MID2 -> BYP3 , 
  pip INT_X11Y87 LOGIC_OUTS2 -> WN2BEG2 , 
  ;
net "timer_1/prescaler_ovf<13>" , 
  outpin "timer_1/prescaler_ovf<13>" DQ ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A6 ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" B3 ,
  pip CLBLL_X10Y88 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X10Y88 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y87 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X10Y88 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y88 FAN_BOUNCE1 -> IMUX_B39 , 
  pip INT_X10Y88 WL2MID0 -> FAN1 , 
  pip INT_X10Y88 WL2MID0 -> IMUX_B0 , 
  pip INT_X11Y87 LOGIC_OUTS3 -> WL2BEG_S0 , 
  ;
net "timer_1/prescaler_ovf<14>" , 
  outpin "timer_1/prescaler_ovf<15>" AQ ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A3 ,
  pip CLBLL_X10Y86 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y88 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y86 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X10Y88 NL2END1 -> IMUX_B3 , 
  ;
net "timer_1/prescaler_ovf<15>" , 
  outpin "timer_1/prescaler_ovf<15>" BQ ,
  inpin "timer_1/prescaler_cnt_cmp_eq0000_inv" A4 ,
  pip CLBLL_X10Y86 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y88 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y86 LOGIC_OUTS1 -> NR2BEG0 , 
  pip INT_X10Y88 NR2END0 -> IMUX_B1 , 
  ;
net "timer_1/prescaler_ovf<1>" , 
  outpin "timer_1/prescaler_ovf<3>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A1 ,
  pip CLBLL_X10Y87 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X12Y87 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X10Y87 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X10Y87 CTRL_BOUNCE1 -> IMUX_B5 , 
  pip INT_X10Y87 WL2END1 -> CTRL1 , 
  pip INT_X12Y87 LOGIC_OUTS5 -> WL2BEG1 , 
  ;
net "timer_1/prescaler_ovf<2>" , 
  outpin "timer_1/prescaler_ovf<3>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" A5 ,
  pip CLBLL_X10Y87 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X12Y87 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y87 WR2END1 -> IMUX_B2 , 
  pip INT_X12Y87 LOGIC_OUTS6 -> WR2BEG1 , 
  ;
net "timer_1/prescaler_ovf<3>" , 
  outpin "timer_1/prescaler_ovf<3>" DQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B2 ,
  pip CLBLL_X10Y87 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X12Y87 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y87 WL2END2 -> IMUX_B40 , 
  pip INT_X12Y87 LOGIC_OUTS7 -> WL2BEG2 , 
  ;
net "timer_1/prescaler_ovf<4>" , 
  outpin "timer_1/prescaler_ovf<7>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B6 ,
  pip CLBLL_X10Y87 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y87 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X10Y87 WR2MID0 -> IMUX_B36 , 
  pip INT_X11Y87 LOGIC_OUTS4 -> WR2BEG0 , 
  ;
net "timer_1/prescaler_ovf<5>" , 
  outpin "timer_1/prescaler_ovf<7>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" B1 ,
  pip CLBLL_X10Y87 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X11Y87 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X10Y87 WN2END_S0 -> IMUX_B41 , 
  pip INT_X11Y87 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "timer_1/prescaler_ovf<6>" , 
  outpin "timer_1/prescaler_ovf<7>" CQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C5 ,
  pip CLBLL_X10Y87 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X11Y87 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y87 WS2MID2 -> IMUX_B9 , 
  pip INT_X11Y87 LOGIC_OUTS6 -> WS2BEG2 , 
  ;
net "timer_1/prescaler_ovf<7>" , 
  outpin "timer_1/prescaler_ovf<7>" DQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C3 ,
  pip CLBLL_X10Y87 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X11Y87 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y87 WR2MID1 -> IMUX_B8 , 
  pip INT_X11Y87 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "timer_1/prescaler_ovf<8>" , 
  outpin "timer_1/prescaler_ovf<13>" AQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" C2 ,
  pip CLBLL_X10Y87 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X11Y87 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X10Y86 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X10Y86 WR2MID2 -> BYP7 , 
  pip INT_X10Y87 BYP_BOUNCE_N7 -> IMUX_B7 , 
  pip INT_X11Y87 LOGIC_OUTS0 -> WR2BEG_N2 , 
  ;
net "timer_1/prescaler_ovf<9>" , 
  outpin "timer_1/prescaler_ovf<13>" BQ ,
  inpin "timer_1/Mcompar_prescaler_cnt_cmp_eq0000_cy<3>" D2 ,
  pip CLBLL_X10Y87 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y87 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X10Y87 WS2MID1 -> IMUX_B43 , 
  pip INT_X11Y87 LOGIC_OUTS1 -> WS2BEG1 , 
  ;
net "timer_1/sTSR<0>" , 
  outpin "timer_1/sTSR<0>" BQ ,
  inpin "timer_1/TSR<0>" CE ,
  inpin "timer_1/bTSR<0>" AX ,
  inpin "timer_1/bTSR_0_and0000_inv" C2 ,
  pip CLBLL_X10Y65 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X11Y61 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y62 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X11Y62 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X10Y63 SR2END0 -> SE2BEG0 , 
  pip INT_X10Y65 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X11Y61 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y61 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X11Y61 FAN_BOUNCE1 -> CTRL1 , 
  pip INT_X11Y61 SR2MID0 -> FAN1 , 
  pip INT_X11Y62 BYP1 -> BYP_B1 , 
  pip INT_X11Y62 SE2END0 -> BYP1 , 
  pip INT_X11Y62 SE2END0 -> IMUX_B7 , 
  pip INT_X11Y62 SE2END0 -> SR2BEG0 , 
  ;
net "timer_1/sTSR<1>" , 
  outpin "timer_1/sTSR<1>" BQ ,
  inpin "timer_1/TSR<1>" CE ,
  inpin "timer_1/bTSR<1>" DX ,
  inpin "timer_1/bTSR<2>" D3 ,
  pip CLBLL_X10Y72 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X12Y67 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X12Y68 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X11Y68 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X10Y69 SW5MID1 -> ES2BEG1 , 
  pip INT_X10Y72 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X11Y68 ES2END1 -> ES2BEG1 , 
  pip INT_X11Y68 ES2END1 -> IMUX_B20 , 
  pip INT_X12Y67 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y67 ES2END1 -> CTRL1 , 
  pip INT_X12Y68 BYP6 -> BYP_B6 , 
  pip INT_X12Y68 ES2MID1 -> FAN5 , 
  pip INT_X12Y68 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X12Y68 FAN_BOUNCE5 -> BYP6 , 
  ;
net "timer_1/sTSR<2>" , 
  outpin "timer_1/sTSR<2>" BQ ,
  inpin "timer_1/TSR<2>" CE ,
  inpin "timer_1/bTSR<2>" DX ,
  inpin "timer_1/bTSR_2_and0000_inv" D6 ,
  pip CLBLL_X10Y73 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X12Y67 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X11Y68 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X11Y68 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X10Y67 SL2MID1 -> EL2BEG1 , 
  pip INT_X10Y68 SE2MID2 -> SL2BEG1 , 
  pip INT_X10Y69 SW2MID2 -> ES2BEG2 , 
  pip INT_X10Y69 SW2MID2 -> SE2BEG2 , 
  pip INT_X10Y70 SL2END2 -> SW2BEG2 , 
  pip INT_X10Y73 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X11Y68 BYP6 -> BYP_B6 , 
  pip INT_X11Y68 ES2END2 -> BYP6 , 
  pip INT_X11Y68 SE2END2 -> IMUX_B47 , 
  pip INT_X12Y67 CTRL0 -> CTRL_B0 , 
  pip INT_X12Y67 EL2END1 -> FAN4 , 
  pip INT_X12Y67 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X12Y67 FAN_BOUNCE4 -> CTRL0 , 
  ;
net "timer_1/sTSR_0_not0001" , 
  outpin "timer_1/sTSR_0_not0001" A ,
  inpin "timer_1/sTSR<0>" CE ,
  pip CLBLL_X10Y65 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y65 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1/sTSR_0_not0001" A -> AMUX
  pip CLBLM_X11Y65 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X10Y65 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y65 WR2MID1 -> CTRL1 , 
  pip INT_X11Y65 LOGIC_OUTS20 -> WR2BEG1 , 
  ;
net "timer_1/sTSR_1_not0001" , 
  outpin "timer_1/sTSR_1_not0001" D ,
  inpin "timer_1/sTSR<1>" CE ,
  pip CLBLL_X10Y69 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X10Y72 SITE_CTRL_B0 -> L_CE , 
  pip INT_X10Y69 LOGIC_OUTS11 -> NL2BEG_S0 , 
  pip INT_X10Y72 CTRL0 -> CTRL_B0 , 
  pip INT_X10Y72 NL2END0 -> WL2BEG1 , 
  pip INT_X10Y72 WL2BEG1 -> CTRL0 , 
  ;
net "timer_1/sTSR_2_cmp_eq0000" , 
  outpin "timer_1/sTSR<1>" BMUX ,
  inpin "timer_1/bTSR_2_and0000_inv" A4 ,
  inpin "timer_1/i_timer_pwm" B6 ,
  inpin "timer_1/i_timer_pwm_not0001" A6 ,
  pip CLBLL_X10Y72 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLL_X12Y64 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X12Y64 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X11Y68 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y68 SL5END0 -> EL2BEG0 , 
  pip INT_X10Y68 SL5END0 -> SE5BEG0 , 
  pip INT_X10Y73 LOGIC_OUTS_N1_17 -> SL5BEG0 , 
  pip INT_X11Y68 EL2MID0 -> IMUX_B1 , 
  pip INT_X12Y64 SR2MID0 -> IMUX_B0 , 
  pip INT_X12Y64 SR2MID0 -> IMUX_B12 , 
  pip INT_X12Y65 SE5END0 -> SR2BEG0 , 
  ;
net "timer_1/sTSR_2_not0001" , 
  outpin "timer_1/bTSR_2_and0000_inv" A ,
  inpin "timer_1/sTSR<2>" CE ,
  pip CLBLL_X10Y73 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X11Y68 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X10Y73 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y73 WL2MID1 -> CTRL1 , 
  pip INT_X11Y68 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X11Y73 NL5END0 -> WL2BEG1 , 
  ;
net "timer_1/s_update_TR" , 
  outpin "timer_1/s_update_TR" AQ ,
  inpin "timer_1/TR<11>" A4 ,
  inpin "timer_1/TR<11>" B4 ,
  inpin "timer_1/TR<11>" C2 ,
  inpin "timer_1/TR<11>" D2 ,
  inpin "timer_1/TR<15>" A4 ,
  inpin "timer_1/TR<15>" B4 ,
  inpin "timer_1/TR<15>" C3 ,
  inpin "timer_1/TR<15>" D2 ,
  inpin "timer_1/TR<3>" A5 ,
  inpin "timer_1/TR<3>" B5 ,
  inpin "timer_1/TR<3>" C3 ,
  inpin "timer_1/TR<3>" D3 ,
  inpin "timer_1/TR<7>" A3 ,
  inpin "timer_1/TR<7>" B5 ,
  inpin "timer_1/TR<7>" C3 ,
  inpin "timer_1/TR<7>" D5 ,
  inpin "timer_1/TR_cmp_eq000126" A2 ,
  inpin "timer_1/a_update_TR" A3 ,
  inpin "timer_1/a_update_TR" BX ,
  inpin "timer_1/bTSR_2_and0000_inv" A2 ,
  inpin "timer_1/i_timer_pwm_not0001" A2 ,
  inpin "timer_1/sTSR_0_not0001" A2 ,
  inpin "timer_1/sTSR_1_not0001" D4 ,
  pip CLBLL_X10Y68 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X10Y68 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X10Y68 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X10Y68 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X10Y69 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X12Y64 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y65 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X11Y65 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y68 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X11Y69 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y60 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X13Y65 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X13Y65 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X10Y68 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y68 FAN_BOUNCE3 -> IMUX_B3 , 
  pip INT_X10Y68 FAN_BOUNCE3 -> IMUX_B45 , 
  pip INT_X10Y68 WL2MID1 -> FAN3 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B14 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B20 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B26 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B32 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B38 , 
  pip INT_X10Y68 WL2MID1 -> IMUX_B8 , 
  pip INT_X10Y69 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y69 FAN_BOUNCE3 -> IMUX_B46 , 
  pip INT_X10Y69 NW2END0 -> FAN3 , 
  pip INT_X11Y63 NW5END0 -> NR5BEG0 , 
  pip INT_X11Y65 WL2END2 -> IMUX_B28 , 
  pip INT_X11Y65 WL2END2 -> IMUX_B4 , 
  pip INT_X11Y68 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X11Y68 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X11Y68 NR5END0 -> NW2BEG0 , 
  pip INT_X11Y68 NR5END0 -> WL2BEG1 , 
  pip INT_X11Y68 WL2BEG1 -> FAN3 , 
  pip INT_X11Y69 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X11Y69 BYP_BOUNCE1 -> IMUX_B32 , 
  pip INT_X11Y69 NW2MID0 -> BYP1 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B1 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B13 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B19 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B25 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B37 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B43 , 
  pip INT_X11Y69 NW2MID0 -> IMUX_B7 , 
  pip INT_X12Y64 WL2MID2 -> IMUX_B4 , 
  pip INT_X13Y60 LOGIC_OUTS0 -> NW5BEG0 , 
  pip INT_X13Y63 NW5MID0 -> NE2BEG0 , 
  pip INT_X13Y63 NW5MID0 -> NL2BEG1 , 
  pip INT_X13Y64 NE2MID0 -> NW2BEG0 , 
  pip INT_X13Y64 NL2MID1 -> WL2BEG2 , 
  pip INT_X13Y65 BYP4 -> BYP_B4 , 
  pip INT_X13Y65 NL2END1 -> IMUX_B27 , 
  pip INT_X13Y65 NL2END1 -> WL2BEG2 , 
  pip INT_X13Y65 NW2MID0 -> BYP4 , 
  ;
net "timer_1/s_update_TR_not0001" , 
  outpin "timer_1/s_update_TR_not0001" D ,
  inpin "timer_1/s_update_TR" CE ,
  pip CLBLM_X13Y60 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timer_1/s_update_TR_not0001" D -> DMUX
  pip CLBLM_X13Y60 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X13Y60 SITE_CTRL_B0 -> L_CE , 
  pip INT_X13Y60 CTRL0 -> CTRL_B0 , 
  pip INT_X13Y60 LOGIC_OUTS23 -> WR2BEG0 , 
  pip INT_X13Y60 WR2BEG0 -> CTRL0 , 
  ;
net "timer_1_config<0>" , 
  outpin "timer_1_config<3>" AQ ,
  inpin "int_mask<7>" D1 ,
  inpin "timer_1/iclk1" A2 ,
  inpin "timer_1/iclk1" B3 ,
  inpin "timer_1/prescaler_ovf<13>" A1 ,
  inpin "timer_1/prescaler_ovf<13>" B4 ,
  inpin "timer_1/prescaler_ovf<13>" C2 ,
  inpin "timer_1/prescaler_ovf<13>" D2 ,
  inpin "timer_1/prescaler_ovf<15>" A4 ,
  inpin "timer_1/prescaler_ovf<3>" A3 ,
  inpin "timer_1/prescaler_ovf<3>" B3 ,
  inpin "timer_1/prescaler_ovf<3>" C5 ,
  inpin "timer_1/prescaler_ovf<3>" D5 ,
  inpin "timer_1/prescaler_ovf<7>" A4 ,
  inpin "timer_1/prescaler_ovf<7>" B4 ,
  inpin "timer_1/prescaler_ovf<7>" C2 ,
  inpin "timer_1/prescaler_ovf<7>" D2 ,
  pip CLBLL_X10Y67 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X10Y67 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y86 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X12Y87 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X12Y87 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X12Y87 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X12Y87 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y54 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X11Y87 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X11Y87 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X11Y87 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y87 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y87 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X11Y87 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y87 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y87 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y57 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X10Y59 WN5END1 -> NR5BEG0 , 
  pip INT_X10Y64 NR5END0 -> NW2BEG0 , 
  pip INT_X10Y65 NW2MID0 -> NL2BEG1 , 
  pip INT_X10Y66 NL2MID1 -> ER2BEG2 , 
  pip INT_X10Y67 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y67 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X10Y67 NL2END1 -> FAN5 , 
  pip INT_X10Y67 NL2END1 -> IMUX_B39 , 
  pip INT_X10Y86 NE2END0 -> IMUX_B1 , 
  pip INT_X10Y86 NE2END0 -> NE2BEG0 , 
  pip INT_X11Y87 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X11Y87 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X11Y87 NE2END0 -> BYP5 , 
  pip INT_X11Y87 NE2END0 -> ER2BEG1 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B13 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B19 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B25 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B31 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B37 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B43 , 
  pip INT_X11Y87 NE2END0 -> IMUX_B7 , 
  pip INT_X12Y66 ER2END2 -> LV0 , 
  pip INT_X12Y84 LV18 -> WL5BEG1 , 
  pip INT_X12Y87 ER2MID1 -> IMUX_B15 , 
  pip INT_X12Y87 ER2MID1 -> IMUX_B21 , 
  pip INT_X12Y87 ER2MID1 -> IMUX_B27 , 
  pip INT_X12Y87 ER2MID1 -> IMUX_B33 , 
  pip INT_X13Y57 LOGIC_OUTS4 -> ES5BEG0 , 
  pip INT_X13Y57 LOGIC_OUTS4 -> WN5BEG1 , 
  pip INT_X16Y54 SR2MID0 -> IMUX_B42 , 
  pip INT_X16Y55 ES5END0 -> SR2BEG0 , 
  pip INT_X9Y84 WL5MID1 -> NR2BEG0 , 
  pip INT_X9Y85 NR2MID0 -> NE2BEG0 , 
  ;
net "timer_1_config<1>" , 
  outpin "timer_1_config<3>" BQ ,
  inpin "ext_int_slope_15_not0001" A6 ,
  inpin "timer_1/iclk1" AX ,
  inpin "timer_1/prescaler_ovf<13>" A5 ,
  inpin "timer_1/prescaler_ovf<13>" B5 ,
  inpin "timer_1/prescaler_ovf<13>" C3 ,
  inpin "timer_1/prescaler_ovf<13>" D3 ,
  inpin "timer_1/prescaler_ovf<15>" A5 ,
  inpin "timer_1/prescaler_ovf<15>" B5 ,
  inpin "timer_1/prescaler_ovf<3>" A4 ,
  inpin "timer_1/prescaler_ovf<3>" B4 ,
  inpin "timer_1/prescaler_ovf<3>" C2 ,
  inpin "timer_1/prescaler_ovf<3>" D2 ,
  inpin "timer_1/prescaler_ovf<7>" A5 ,
  inpin "timer_1/prescaler_ovf<7>" B5 ,
  inpin "timer_1/prescaler_ovf<7>" C3 ,
  inpin "timer_1/prescaler_ovf<7>" D3 ,
  pip CLBLL_X10Y67 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y86 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y86 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X12Y87 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X12Y87 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X12Y87 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X12Y87 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y55 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X11Y87 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y57 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X10Y67 BYP0 -> BYP_B0 , 
  pip INT_X10Y67 SE2END0 -> BYP0 , 
  pip INT_X10Y83 NW5END0 -> NR2BEG0 , 
  pip INT_X10Y85 NR2END0 -> NE2BEG0 , 
  pip INT_X10Y86 NE2MID0 -> IMUX_B2 , 
  pip INT_X10Y86 NE2MID0 -> IMUX_B38 , 
  pip INT_X11Y86 NE2END0 -> NE2BEG0 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B14 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B2 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B20 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B26 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B32 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B38 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B44 , 
  pip INT_X11Y87 NE2MID0 -> IMUX_B8 , 
  pip INT_X12Y57 WN2END_S0 -> LV0 , 
  pip INT_X12Y69 LV12 -> WL5BEG1 , 
  pip INT_X12Y75 LV18 -> NL5BEG0 , 
  pip INT_X12Y80 NL5END0 -> NW5BEG0 , 
  pip INT_X12Y87 NE2END0 -> IMUX_B13 , 
  pip INT_X12Y87 NE2END0 -> IMUX_B19 , 
  pip INT_X12Y87 NE2END0 -> IMUX_B25 , 
  pip INT_X12Y87 NE2END0 -> IMUX_B31 , 
  pip INT_X13Y57 LOGIC_OUTS5 -> ER5BEG0 , 
  pip INT_X13Y57 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X16Y55 SR2END0 -> IMUX_B0 , 
  pip INT_X16Y57 ER5MID0 -> SR2BEG0 , 
  pip INT_X9Y68 SL2MID0 -> SE2BEG0 , 
  pip INT_X9Y69 WL5MID1 -> SL2BEG0 , 
  ;
net "timer_1_config<2>" , 
  outpin "timer_1_config<3>" CQ ,
  inpin "in_port_reg<5>" D4 ,
  inpin "timer_1/iclk1" A6 ,
  inpin "timer_1/iclk1" B6 ,
  inpin "timer_1/prescaler_ovf<13>" A3 ,
  inpin "timer_1/prescaler_ovf<13>" B3 ,
  inpin "timer_1/prescaler_ovf<13>" C5 ,
  inpin "timer_1/prescaler_ovf<13>" D5 ,
  inpin "timer_1/prescaler_ovf<15>" A3 ,
  inpin "timer_1/prescaler_ovf<15>" B3 ,
  inpin "timer_1/prescaler_ovf<3>" A1 ,
  inpin "timer_1/prescaler_ovf<3>" B1 ,
  inpin "timer_1/prescaler_ovf<3>" C6 ,
  inpin "timer_1/prescaler_ovf<3>" D6 ,
  inpin "timer_1/prescaler_ovf<7>" A3 ,
  inpin "timer_1/prescaler_ovf<7>" B3 ,
  inpin "timer_1/prescaler_ovf<7>" C5 ,
  inpin "timer_1/prescaler_ovf<7>" D5 ,
  pip CLBLL_X10Y67 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X10Y67 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y86 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X10Y86 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X12Y87 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X12Y87 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLL_X12Y87 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X12Y87 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLL_X16Y54 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X11Y87 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X11Y87 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X13Y57 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y67 NW2END_N2 -> IMUX_B0 , 
  pip INT_X10Y67 NW2END_N2 -> IMUX_B36 , 
  pip INT_X10Y86 ER2END1 -> EN2BEG1 , 
  pip INT_X10Y86 ER2END1 -> IMUX_B3 , 
  pip INT_X10Y86 ER2END1 -> IMUX_B39 , 
  pip INT_X11Y61 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X11Y65 NR5END2 -> NW2BEG2 , 
  pip INT_X11Y66 NW2MID2 -> LV0 , 
  pip INT_X11Y84 LV18 -> WL5BEG1 , 
  pip INT_X11Y87 EN2END1 -> ER2BEG2 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B15 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B21 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B27 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B3 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B33 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B39 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B45 , 
  pip INT_X11Y87 EN2END1 -> IMUX_B9 , 
  pip INT_X12Y87 ER2MID2 -> IMUX_B17 , 
  pip INT_X12Y87 ER2MID2 -> IMUX_B23 , 
  pip INT_X12Y87 ER2MID2 -> IMUX_B29 , 
  pip INT_X12Y87 ER2MID2 -> IMUX_B35 , 
  pip INT_X13Y57 LOGIC_OUTS6 -> ES5BEG2 , 
  pip INT_X13Y57 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X16Y54 SE2MID2 -> IMUX_B22 , 
  pip INT_X16Y55 ES5END2 -> SE2BEG2 , 
  pip INT_X8Y84 WL5MID1 -> NR2BEG0 , 
  pip INT_X8Y86 NR2END0 -> ER2BEG1 , 
  ;
net "timer_1_config<3>" , 
  outpin "timer_1_config<3>" DQ ,
  inpin "N443" C5 ,
  inpin "timer_1/iclk1" A5 ,
  inpin "timer_1/iclk1" B5 ,
  inpin "timer_1/prescaler_ovf<13>" A4 ,
  inpin "timer_1/prescaler_ovf<13>" B6 ,
  inpin "timer_1/prescaler_ovf<13>" C1 ,
  inpin "timer_1/prescaler_ovf<13>" D1 ,
  inpin "timer_1/prescaler_ovf<15>" A2 ,
  inpin "timer_1/prescaler_ovf<15>" B2 ,
  inpin "timer_1/prescaler_ovf<3>" A5 ,
  inpin "timer_1/prescaler_ovf<3>" B5 ,
  inpin "timer_1/prescaler_ovf<3>" C3 ,
  inpin "timer_1/prescaler_ovf<3>" D3 ,
  inpin "timer_1/prescaler_ovf<7>" A6 ,
  inpin "timer_1/prescaler_ovf<7>" B6 ,
  inpin "timer_1/prescaler_ovf<7>" C1 ,
  inpin "timer_1/prescaler_ovf<7>" D1 ,
  pip CLBLL_X10Y67 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y67 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y86 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y86 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X12Y87 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X12Y87 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X12Y87 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X12Y87 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X14Y51 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X11Y87 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y87 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X11Y87 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X11Y87 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X11Y87 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X11Y87 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y87 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X11Y87 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X13Y57 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y66 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X10Y66 NW2END1 -> BYP7 , 
  pip INT_X10Y67 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X10Y67 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X10Y86 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y86 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X10Y86 FAN_BOUNCE3 -> IMUX_B40 , 
  pip INT_X10Y86 NW2END0 -> FAN3 , 
  pip INT_X11Y60 NW5END1 -> NR5BEG1 , 
  pip INT_X11Y65 NR5END1 -> NW2BEG1 , 
  pip INT_X11Y66 NW2MID1 -> NL2BEG2 , 
  pip INT_X11Y68 NL2END2 -> LV0 , 
  pip INT_X11Y80 LV12 -> NL5BEG0 , 
  pip INT_X11Y85 NL5END0 -> NE2BEG0 , 
  pip INT_X11Y85 NL5END0 -> NW2BEG0 , 
  pip INT_X11Y86 NE2MID0 -> NW2BEG0 , 
  pip INT_X11Y87 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B12 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B18 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B24 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B30 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B36 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B42 , 
  pip INT_X11Y87 BYP_BOUNCE4 -> IMUX_B6 , 
  pip INT_X11Y87 NW2MID0 -> BYP4 , 
  pip INT_X11Y87 NW2MID0 -> IMUX_B1 , 
  pip INT_X12Y86 NE2END0 -> NE2BEG0 , 
  pip INT_X12Y87 NE2MID0 -> IMUX_B14 , 
  pip INT_X12Y87 NE2MID0 -> IMUX_B20 , 
  pip INT_X12Y87 NE2MID0 -> IMUX_B26 , 
  pip INT_X12Y87 NE2MID0 -> IMUX_B32 , 
  pip INT_X13Y52 SR5END1 -> SE2BEG1 , 
  pip INT_X13Y57 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X13Y57 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X14Y51 SE2END1 -> IMUX_B9 , 
  ;
net "timer_1_config<4>" , 
  outpin "timer_1_config<7>" AQ ,
  inpin "N434" B2 ,
  inpin "leds_7_OBUF" B4 ,
  inpin "timer_1_pwm_OBUF" A6 ,
  pip CLBLL_X12Y58 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y58 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y58 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X18Y43 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X12Y40 LV0 =- LH18 , 
  pip INT_X12Y58 WN2MID0 -> IMUX_B0 , 
  pip INT_X12Y58 WN2MID0 -> LV18 , 
  pip INT_X13Y58 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X13Y58 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X15Y58 ER2END1 -> FAN5 , 
  pip INT_X15Y58 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y58 FAN_BOUNCE5 -> IMUX_B40 , 
  pip INT_X18Y40 LH12 -> NR5BEG0 , 
  pip INT_X18Y43 ER2BEG1 -> IMUX_B13 , 
  pip INT_X18Y43 NR5MID0 -> ER2BEG1 , 
  ;
net "timer_1_config<5>" , 
  outpin "timer_1_config<7>" BQ ,
  inpin "N434" A2 ,
  inpin "timer_1/TR_cmp_eq000126" A4 ,
  inpin "timer_1/bTSR_2_and0000_inv" A5 ,
  inpin "timer_1/i_timer_pwm_not0001" A3 ,
  inpin "timer_1/sTSR_0_not0001" A4 ,
  inpin "timer_1/sTSR_1_not0001" D2 ,
  pip CLBLL_X10Y69 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X12Y64 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X11Y65 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X11Y65 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y68 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X13Y58 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X15Y58 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X10Y67 NW2END0 -> NR2BEG0 , 
  pip INT_X10Y69 NR2END0 -> IMUX_B43 , 
  pip INT_X11Y61 NW5END0 -> NR5BEG0 , 
  pip INT_X11Y64 NR5MID0 -> ER2BEG1 , 
  pip INT_X11Y64 NR5MID0 -> NW2BEG0 , 
  pip INT_X11Y65 NW2MID0 -> IMUX_B1 , 
  pip INT_X11Y65 NW2MID0 -> IMUX_B25 , 
  pip INT_X11Y66 NR5END0 -> NW2BEG0 , 
  pip INT_X11Y67 NW2MID0 -> NE2BEG0 , 
  pip INT_X11Y68 NE2MID0 -> IMUX_B2 , 
  pip INT_X12Y64 ER2MID1 -> IMUX_B3 , 
  pip INT_X13Y58 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X13Y58 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X14Y58 EN2MID0 -> EL2BEG0 , 
  pip INT_X15Y58 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y58 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X15Y58 EL2MID0 -> BYP5 , 
  ;
net "timer_1_config<6>" , 
  outpin "timer_1_config<7>" CQ ,
  inpin "N428" B2 ,
  pip CLBLM_X13Y58 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X13Y58 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X13Y58 LOGIC_OUTS2 -> IMUX_B16 , 
  ;
net "timer_1_config<7>" , 
  outpin "timer_1_config<7>" DQ ,
  inpin "N440" D3 ,
  inpin "timer_1/TR<11>" A6 ,
  inpin "timer_1/TR<11>" B6 ,
  inpin "timer_1/TR<11>" C3 ,
  inpin "timer_1/TR<11>" D1 ,
  inpin "timer_1/TR<15>" A6 ,
  inpin "timer_1/TR<15>" B6 ,
  inpin "timer_1/TR<15>" C2 ,
  inpin "timer_1/TR<15>" D1 ,
  inpin "timer_1/TR<3>" A6 ,
  inpin "timer_1/TR<3>" B6 ,
  inpin "timer_1/TR<3>" C1 ,
  inpin "timer_1/TR<3>" D5 ,
  inpin "timer_1/TR<7>" A6 ,
  inpin "timer_1/TR<7>" B6 ,
  inpin "timer_1/TR<7>" C6 ,
  inpin "timer_1/TR<7>" D1 ,
  inpin "timer_1/bTSR_2_and0000_inv" A1 ,
  inpin "timer_1/i_timer_pwm" B5 ,
  inpin "timer_1/i_timer_pwm_not0001" A5 ,
  inpin "timer_1/sTSR<0>" B3 ,
  inpin "timer_1/sTSR_1_not0001" D1 ,
  pip CLBLL_X10Y65 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X10Y68 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X10Y68 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X10Y69 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X12Y64 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X12Y64 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y68 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X13Y56 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X13Y58 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X10Y65 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y65 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X10Y65 WL2MID0 -> FAN1 , 
  pip INT_X10Y68 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y68 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X10Y68 NR2MID2 -> FAN6 , 
  pip INT_X10Y68 NR2MID2 -> IMUX_B11 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B0 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B12 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B24 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B30 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B36 , 
  pip INT_X10Y68 NW2END_N2 -> IMUX_B42 , 
  pip INT_X10Y68 NW2END_N2 -> NR2BEG_N2 , 
  pip INT_X10Y69 NW2END_N2 -> IMUX_B42 , 
  pip INT_X11Y62 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X11Y64 NR5MID2 -> WL2BEG_S0 , 
  pip INT_X11Y66 NR5END2 -> NE2BEG2 , 
  pip INT_X11Y66 NR5END2 -> NW2BEG2 , 
  pip INT_X11Y67 NE2MID2 -> NW2BEG2 , 
  pip INT_X11Y67 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X11Y68 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X11Y68 NW2MID2 -> FAN7 , 
  pip INT_X11Y68 NW2MID2 -> IMUX_B5 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B0 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B12 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B18 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B24 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B36 , 
  pip INT_X11Y69 FAN_BOUNCE_N7 -> IMUX_B42 , 
  pip INT_X11Y69 NL2MID0 -> IMUX_B31 , 
  pip INT_X11Y69 WL2MID1 -> IMUX_B8 , 
  pip INT_X12Y64 NW2END0 -> IMUX_B14 , 
  pip INT_X12Y64 NW2END0 -> IMUX_B2 , 
  pip INT_X12Y67 NE2END2 -> NL2BEG_S0 , 
  pip INT_X12Y69 NL2MID0 -> WL2BEG1 , 
  pip INT_X13Y56 SL2END1 -> IMUX_B44 , 
  pip INT_X13Y58 LOGIC_OUTS3 -> NW5BEG2 , 
  pip INT_X13Y58 LOGIC_OUTS3 -> SL2BEG1 , 
  pip INT_X13Y61 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X13Y63 NL2MID0 -> NW2BEG0 , 
  ;
net "timer_1_config_not0001" , 
  outpin "timer_1_config_not0001" A ,
  inpin "timer_1_config<3>" CE ,
  inpin "timer_1_config<7>" CE ,
  pip CLBLM_X13Y57 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y57 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y58 SITE_CTRL_B0 -> L_CE , 
  pip INT_X13Y57 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y57 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X13Y57 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X13Y57 WL2BEG1 -> CTRL1 , 
  pip INT_X13Y58 CTRL0 -> CTRL_B0 , 
  pip INT_X13Y58 NE2MID0 -> CTRL0 , 
  ;
net "timer_1_ext_clk" , cfg " _BELSIG:PAD,PAD,timer_1_ext_clk:timer_1_ext_clk",
  ;
net "timer_1_ext_clk_IBUF" , 
  outpin "timer_1_ext_clk" I ,
  inpin "timer_1/iclk1" A1 ,
  pip CLBLL_X10Y67 SITE_IMUX_B5 -> L_A1 , 
  pip INT_INTERFACE_X0Y69 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X0Y69 LOGIC_OUTS21 -> ER5BEG2 , 
  pip INT_X10Y67 EL2END2 -> IMUX_B5 , 
  pip INT_X5Y69 ER5END2 -> ES5BEG2 , 
  pip INT_X8Y67 ES5END2 -> EL2BEG2 , 
  pip IOI_X0Y69 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X0Y69_ILOGIC_X0Y138" D -> O
  pip IOI_X0Y69 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X0Y69 IOI_IBUF1 -> IOI_D1 , 
  ;
net "timer_1_interrupt_compare<0>" , 
  outpin "timer_1_interrupt_compare<3>" AQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A2 ,
  inpin "timers_tmp_rd_mux0000<2>38" C4 ,
  pip CLBLL_X10Y59 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X10Y62 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y71 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X10Y59 FAN_BOUNCE_S0 -> IMUX_B10 , 
  pip INT_X10Y60 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X10Y60 SR2END0 -> FAN0 , 
  pip INT_X10Y62 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X10Y62 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X10Y67 NR5END0 -> NE5BEG0 , 
  pip INT_X10Y71 WL2END2 -> IMUX_B4 , 
  pip INT_X12Y70 NE5END0 -> NL2BEG1 , 
  pip INT_X12Y71 NL2MID1 -> WL2BEG2 , 
  ;
net "timer_1_interrupt_compare<10>" , 
  outpin "timer_1_interrupt_compare<11>" CQ ,
  inpin "in_port_reg<5>" D6 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D5 ,
  pip CLBLL_X10Y71 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X16Y54 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y62 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y71 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y71 FAN_BOUNCE1 -> IMUX_B45 , 
  pip INT_X10Y71 WL2MID0 -> FAN1 , 
  pip INT_X11Y66 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X11Y70 NR5END2 -> WL2BEG_S0 , 
  pip INT_X13Y57 SR5END2 -> SE5BEG2 , 
  pip INT_X13Y62 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X13Y62 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X15Y54 SE5END2 -> ES2BEG2 , 
  pip INT_X16Y54 ES2MID2 -> IMUX_B23 , 
  ;
net "timer_1_interrupt_compare<11>" , 
  outpin "timer_1_interrupt_compare<11>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" D3 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D4 ,
  pip CLBLL_X10Y71 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y62 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y46 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X10Y71 NW2END1 -> IMUX_B46 , 
  pip INT_X11Y65 NW5END1 -> NR5BEG1 , 
  pip INT_X11Y70 NR5END1 -> NW2BEG1 , 
  pip INT_X13Y62 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X13Y62 LOGIC_OUTS7 -> SE5BEG2 , 
  pip INT_X15Y46 WR2END1 -> IMUX_B20 , 
  pip INT_X15Y54 SR5END2 -> SE5BEG2 , 
  pip INT_X15Y59 SE5END2 -> SR5BEG2 , 
  pip INT_X17Y46 SR5END2 -> WR2BEG1 , 
  pip INT_X17Y51 SE5END2 -> SR5BEG2 , 
  ;
net "timer_1_interrupt_compare<12>" , 
  outpin "timer_1_interrupt_compare<15>" AQ ,
  inpin "N434" B6 ,
  inpin "timer_1/sTSR<1>" A3 ,
  pip CLBLL_X10Y72 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X13Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y58 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X10Y72 ER2MID1 -> IMUX_B3 , 
  pip INT_X11Y66 NW5END0 -> NW5BEG0 , 
  pip INT_X13Y63 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X13Y63 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X15Y58 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y58 FAN_BOUNCE2 -> IMUX_B36 , 
  pip INT_X15Y58 SR2END1 -> FAN2 , 
  pip INT_X15Y60 SE5END1 -> SR2BEG1 , 
  pip INT_X9Y69 NW5END0 -> NR5BEG0 , 
  pip INT_X9Y72 NR5MID0 -> ER2BEG1 , 
  ;
net "timer_1_interrupt_compare<13>" , 
  outpin "timer_1_interrupt_compare<15>" BQ ,
  inpin "N434" A6 ,
  inpin "timer_1/sTSR<1>" A1 ,
  pip CLBLL_X10Y72 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y63 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y58 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y72 NR2MID2 -> IMUX_B5 , 
  pip INT_X10Y72 WN2END0 -> NR2BEG_N2 , 
  pip INT_X11Y71 NW5END_N2 -> WN2BEG0 , 
  pip INT_X13Y63 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X13Y63 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X13Y67 NR5END2 -> NW5BEG2 , 
  pip INT_X15Y58 SR2END0 -> IMUX_B0 , 
  pip INT_X15Y60 SE5END0 -> SR2BEG0 , 
  ;
net "timer_1_interrupt_compare<14>" , 
  outpin "timer_1_interrupt_compare<15>" CQ ,
  inpin "N428" B1 ,
  inpin "timer_1/sTSR<1>" A6 ,
  pip CLBLL_X10Y72 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X13Y58 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X13Y63 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y72 WL2MID0 -> IMUX_B0 , 
  pip INT_X11Y67 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X11Y71 NR5END2 -> WL2BEG_S0 , 
  pip INT_X13Y58 EL2BEG2 -> IMUX_B17 , 
  pip INT_X13Y58 SR5END2 -> EL2BEG2 , 
  pip INT_X13Y63 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X13Y63 LOGIC_OUTS6 -> SR5BEG2 , 
  ;
net "timer_1_interrupt_compare<15>" , 
  outpin "timer_1_interrupt_compare<15>" DQ ,
  inpin "N440" D4 ,
  inpin "timer_1/sTSR<1>" B3 ,
  pip CLBLL_X10Y72 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X13Y56 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y63 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y72 WN2END2 -> IMUX_B39 , 
  pip INT_X11Y71 NW5END1 -> WN2BEG2 , 
  pip INT_X13Y56 SR2MID2 -> IMUX_B46 , 
  pip INT_X13Y57 SW2MID2 -> SR2BEG2 , 
  pip INT_X13Y58 SL5END2 -> SW2BEG2 , 
  pip INT_X13Y63 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X13Y63 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X13Y68 NR5END1 -> NW5BEG1 , 
  ;
net "timer_1_interrupt_compare<1>" , 
  outpin "timer_1_interrupt_compare<3>" BQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A3 ,
  inpin "timers_tmp_rd_mux0000<3>38" A2 ,
  pip CLBLL_X10Y59 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X10Y62 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y71 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y59 SL2END2 -> IMUX_B28 , 
  pip INT_X10Y62 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X10Y62 LOGIC_OUTS5 -> SL2BEG_N2 , 
  pip INT_X10Y67 NL5END0 -> NW5BEG0 , 
  pip INT_X10Y70 NW5MID0 -> NL2BEG1 , 
  pip INT_X10Y71 NL2MID1 -> IMUX_B3 , 
  ;
net "timer_1_interrupt_compare<2>" , 
  outpin "timer_1_interrupt_compare<3>" CQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" A6 ,
  inpin "timers_tmp_rd_mux0000<2>38" D3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X10Y62 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y71 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y59 SE2MID1 -> IMUX_B44 , 
  pip INT_X10Y60 SL2END1 -> SE2BEG1 , 
  pip INT_X10Y62 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X10Y62 LOGIC_OUTS6 -> SL2BEG1 , 
  pip INT_X10Y67 NL5END2 -> NE5BEG2 , 
  pip INT_X10Y70 NE5MID2 -> WL2BEG_S0 , 
  pip INT_X10Y71 WL2BEG0 -> IMUX_B0 , 
  ;
net "timer_1_interrupt_compare<3>" , 
  outpin "timer_1_interrupt_compare<3>" DQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B1 ,
  inpin "timers_tmp_rd_mux0000<3>38" D5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X10Y62 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y71 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X10Y59 SW2MID1 -> IMUX_B21 , 
  pip INT_X10Y60 SR2END1 -> SW2BEG1 , 
  pip INT_X10Y62 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X10Y62 LOGIC_OUTS7 -> SR2BEG1 , 
  pip INT_X10Y67 NR5END1 -> NW5BEG1 , 
  pip INT_X10Y70 NW5MID1 -> NL2BEG2 , 
  pip INT_X10Y71 NL2MID2 -> IMUX_B41 , 
  ;
net "timer_1_interrupt_compare<4>" , 
  outpin "timer_1_interrupt_compare<7>" AQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B4 ,
  inpin "timers_tmp_rd_mux0000<3>38" C5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X10Y63 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y71 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y59 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y59 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X10Y59 SE2MID2 -> BYP6 , 
  pip INT_X10Y60 SL2END2 -> SE2BEG2 , 
  pip INT_X10Y63 LOGIC_OUTS0 -> NR5BEG_N2 , 
  pip INT_X10Y63 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X10Y67 NR5END2 -> NW2BEG2 , 
  pip INT_X10Y71 ER2MID0 -> IMUX_B37 , 
  pip INT_X9Y69 NW2END_N2 -> NR2BEG_N2 , 
  pip INT_X9Y70 NR2END2 -> ER2BEG_S0 , 
  ;
net "timer_1_interrupt_compare<5>" , 
  outpin "timer_1_interrupt_compare<7>" BQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" B3 ,
  inpin "timers_tmp_rd_mux0000<2>38" B5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X10Y63 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y71 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y59 SR2MID1 -> IMUX_B38 , 
  pip INT_X10Y60 SW5MID1 -> SR2BEG1 , 
  pip INT_X10Y63 LOGIC_OUTS1 -> NL5BEG0 , 
  pip INT_X10Y63 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X10Y68 NL5END0 -> NW2BEG0 , 
  pip INT_X10Y69 NW2MID0 -> NL2BEG1 , 
  pip INT_X10Y71 NL2END1 -> IMUX_B39 , 
  ;
net "timer_1_interrupt_compare<6>" , 
  outpin "timer_1_interrupt_compare<7>" CQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C2 ,
  inpin "timers_tmp_rd_mux0000<3>38" B2 ,
  pip CLBLL_X10Y59 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X10Y63 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y71 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X10Y59 SR2MID2 -> IMUX_B16 , 
  pip INT_X10Y60 SW5MID2 -> SR2BEG2 , 
  pip INT_X10Y63 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X10Y63 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X10Y68 NR5END1 -> NW2BEG1 , 
  pip INT_X10Y69 NW2MID1 -> NE2BEG1 , 
  pip INT_X10Y70 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X10Y70 NE2MID1 -> BYP7 , 
  pip INT_X10Y71 BYP_BOUNCE_N7 -> IMUX_B7 , 
  ;
net "timer_1_interrupt_compare<7>" , 
  outpin "timer_1_interrupt_compare<7>" DQ ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C6 ,
  inpin "timers_tmp_rd_mux0000<2>38" A5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X10Y63 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y71 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X10Y59 SL2MID1 -> IMUX_B2 , 
  pip INT_X10Y60 SE2MID2 -> SL2BEG1 , 
  pip INT_X10Y61 SR2END2 -> SE2BEG2 , 
  pip INT_X10Y63 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X10Y63 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X10Y68 NL5END2 -> NW5BEG2 , 
  pip INT_X10Y71 ER2BEG_S0 -> IMUX_B11 , 
  pip INT_X10Y71 NW5MID2 -> ER2BEG_S0 , 
  ;
net "timer_1_interrupt_compare<8>" , 
  outpin "timer_1_interrupt_compare<11>" AQ ,
  inpin "N304" D2 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" C3 ,
  pip CLBLL_X10Y71 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLL_X14Y62 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X13Y62 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X10Y71 NW2END0 -> IMUX_B8 , 
  pip INT_X11Y65 NW5END0 -> NR5BEG0 , 
  pip INT_X11Y70 NR5END0 -> NW2BEG0 , 
  pip INT_X13Y62 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X13Y62 LOGIC_OUTS4 -> NW5BEG0 , 
  pip INT_X14Y62 ES2MID0 -> IMUX_B43 , 
  ;
net "timer_1_interrupt_compare<9>" , 
  outpin "timer_1_interrupt_compare<11>" BQ ,
  inpin "N302" C5 ,
  inpin "timer_1/Mcompar_sTSR_2_cmp_eq0000_cy<3>" D6 ,
  pip CLBLL_X10Y71 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X13Y62 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y62 SITE_IMUX_B9 -> L_C5 , 
  pip INT_BUFS_L_X17Y62 INT_BUFS_ER2MID1 -> INT_BUFS_ER2MID_B1 , 
  pip INT_BUFS_R_X18Y62 INT_BUFS_ER2MID_B1 -> INT_BUFS_ER2MID1 , 
  pip INT_X10Y71 NR2MID2 -> IMUX_B47 , 
  pip INT_X10Y71 WN2END0 -> NR2BEG_N2 , 
  pip INT_X11Y70 NW5END_N2 -> WN2BEG0 , 
  pip INT_X13Y62 LOGIC_OUTS5 -> ES5BEG0 , 
  pip INT_X13Y62 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X13Y66 NR5END2 -> NW5BEG2 , 
  pip INT_X16Y62 ES5MID0 -> ER2BEG1 , 
  pip INT_X18Y62 ER2END1 -> IMUX_B9 , 
  ;
net "timer_1_interrupt_compare_not0001" , 
  outpin "timer_1_interrupt_compare_not0001" A ,
  inpin "timer_1_interrupt_compare<11>" CE ,
  inpin "timer_1_interrupt_compare<15>" CE ,
  inpin "timer_1_interrupt_compare<3>" CE ,
  inpin "timer_1_interrupt_compare<7>" CE ,
  pip CLBLL_X10Y62 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X10Y63 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y61 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1_interrupt_compare_not0001" A -> AMUX
  pip CLBLM_X13Y61 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X13Y61 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X13Y62 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y63 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y62 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y62 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y62 FAN_BOUNCE1 -> CTRL1 , 
  pip INT_X10Y62 WL2END0 -> FAN1 , 
  pip INT_X10Y63 CTRL0 -> CTRL_B0 , 
  pip INT_X10Y63 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y63 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X10Y63 WN2MID0 -> FAN1 , 
  pip INT_X11Y63 WN2END0 -> WN2BEG0 , 
  pip INT_X12Y61 NW2END2 -> WL2BEG_S0 , 
  pip INT_X12Y62 NW2END_N2 -> WN2BEG0 , 
  pip INT_X13Y60 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X13Y60 LOGIC_OUTS_S12 -> NW2BEG2 , 
  pip INT_X13Y61 LOGIC_OUTS20 -> NW2BEG1 , 
  pip INT_X13Y62 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y62 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y62 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X13Y62 NW2MID1 -> FAN4 , 
  pip INT_X13Y63 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y63 NL2END0 -> WL2BEG1 , 
  pip INT_X13Y63 WL2BEG1 -> CTRL1 , 
  ;
net "timer_1_overflow_compare<0>" , 
  outpin "timer_1_overflow_compare<3>" AQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A5 ,
  inpin "timers_tmp_rd_mux0000<2>38" C1 ,
  pip CLBLL_X10Y59 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLL_X10Y61 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y72 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X10Y59 SR2END0 -> IMUX_B6 , 
  pip INT_X10Y61 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X10Y61 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X10Y66 NL5END0 -> NE5BEG0 , 
  pip INT_X10Y72 WL2END1 -> IMUX_B26 , 
  pip INT_X12Y69 NE5END0 -> NL5BEG0 , 
  pip INT_X12Y72 NL5MID0 -> WL2BEG1 , 
  ;
net "timer_1_overflow_compare<10>" , 
  outpin "timer_1_overflow_compare<11>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A2 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D5 ,
  pip CLBLL_X10Y72 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X12Y62 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X18Y48 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X10Y45 LV0 =- LH18 , 
  pip INT_X10Y63 WL2END0 -> LV18 , 
  pip INT_X10Y70 NW5END1 -> NR2BEG1 , 
  pip INT_X10Y72 NR2END1 -> IMUX_B21 , 
  pip INT_X12Y62 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X12Y62 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X12Y67 NR5END1 -> NW5BEG1 , 
  pip INT_X18Y48 WL2END2 -> IMUX_B28 , 
  pip INT_X20Y48 NW5END1 -> WL2BEG2 , 
  pip INT_X22Y45 LH6 -> NW5BEG1 , 
  ;
net "timer_1_overflow_compare<11>" , 
  outpin "timer_1_overflow_compare<11>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<7>" B2 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D4 ,
  pip CLBLL_X10Y72 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X12Y62 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y46 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X10Y72 WL2END2 -> IMUX_B22 , 
  pip INT_X12Y57 SL5END2 -> SE5BEG2 , 
  pip INT_X12Y62 LOGIC_OUTS7 -> NL5BEG1 , 
  pip INT_X12Y62 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X12Y67 NL5END1 -> NE5BEG1 , 
  pip INT_X12Y70 NE5MID1 -> NR2BEG1 , 
  pip INT_X12Y72 NR2END1 -> WL2BEG2 , 
  pip INT_X14Y49 SR5END2 -> SE2BEG2 , 
  pip INT_X14Y54 SE5END2 -> SR5BEG2 , 
  pip INT_X15Y46 SR2END2 -> IMUX_B16 , 
  pip INT_X15Y48 SE2END2 -> SR2BEG2 , 
  ;
net "timer_1_overflow_compare<12>" , 
  outpin "timer_1_overflow_compare<15>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A6 ,
  inpin "timer_1/sTSR<2>" A3 ,
  pip CLBLL_X10Y73 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X12Y61 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y51 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y69 NW5END0 -> NW5BEG0 , 
  pip INT_X10Y72 NW5MID0 -> NL2BEG1 , 
  pip INT_X10Y73 NL2MID1 -> IMUX_B27 , 
  pip INT_X12Y61 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X12Y61 LOGIC_OUTS4 -> SE5BEG1 , 
  pip INT_X12Y66 NR5END0 -> NW5BEG0 , 
  pip INT_X14Y58 SE5END1 -> ES5BEG1 , 
  pip INT_X16Y51 WR2MID0 -> IMUX_B0 , 
  pip INT_X17Y51 SR5END1 -> WR2BEG0 , 
  pip INT_X17Y56 ES5END1 -> SR5BEG1 , 
  ;
net "timer_1_overflow_compare<13>" , 
  outpin "timer_1_overflow_compare<15>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A6 ,
  inpin "timer_1/sTSR<2>" A1 ,
  pip CLBLL_X10Y73 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X12Y61 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y52 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X10Y72 NW5END0 -> NR2BEG0 , 
  pip INT_X10Y73 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y73 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y73 NR2MID0 -> BYP5 , 
  pip INT_X12Y61 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X12Y61 LOGIC_OUTS5 -> SE5BEG0 , 
  pip INT_X12Y66 NL5END0 -> NE5BEG0 , 
  pip INT_X12Y69 NE5MID0 -> NW5BEG0 , 
  pip INT_X14Y55 SR5MID0 -> SE2BEG0 , 
  pip INT_X14Y58 SE5END0 -> SR5BEG0 , 
  pip INT_X15Y54 SE2END0 -> SE2BEG0 , 
  pip INT_X16Y52 SE2MID0 -> IMUX_B24 , 
  pip INT_X16Y53 SE2END0 -> SE2BEG0 , 
  ;
net "timer_1_overflow_compare<14>" , 
  outpin "timer_1_overflow_compare<15>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A3 ,
  inpin "timer_1/sTSR<2>" A6 ,
  pip CLBLL_X10Y73 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X12Y61 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X14Y48 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X10Y73 WL2END0 -> IMUX_B24 , 
  pip INT_X12Y48 SL5END2 -> EL2BEG2 , 
  pip INT_X12Y53 SE5MID2 -> SL5BEG2 , 
  pip INT_X12Y56 SR5END2 -> SE5BEG2 , 
  pip INT_X12Y61 LOGIC_OUTS6 -> NL5BEG2 , 
  pip INT_X12Y61 LOGIC_OUTS6 -> SR5BEG2 , 
  pip INT_X12Y66 NL5END2 -> NW5BEG2 , 
  pip INT_X12Y69 NW5MID2 -> NL5BEG2 , 
  pip INT_X12Y72 NL5MID2 -> WL2BEG_S0 , 
  pip INT_X14Y48 EL2END2 -> FAN6 , 
  pip INT_X14Y48 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X14Y48 FAN_BOUNCE6 -> IMUX_B27 , 
  ;
net "timer_1_overflow_compare<15>" , 
  outpin "timer_1_overflow_compare<15>" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" D5 ,
  inpin "timer_1/sTSR<2>" B1 ,
  pip CLBLL_X10Y73 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X12Y61 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y46 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X10Y69 NW5END1 -> NW5BEG1 , 
  pip INT_X10Y72 NW5MID1 -> NL2BEG2 , 
  pip INT_X10Y73 NL2MID2 -> IMUX_B17 , 
  pip INT_X12Y56 SR5END1 -> SE5BEG1 , 
  pip INT_X12Y61 LOGIC_OUTS7 -> NR5BEG1 , 
  pip INT_X12Y61 LOGIC_OUTS7 -> SR5BEG1 , 
  pip INT_X12Y66 NR5END1 -> NW5BEG1 , 
  pip INT_X13Y46 SW2MID1 -> IMUX_B21 , 
  pip INT_X13Y47 SW2END1 -> SW2BEG1 , 
  pip INT_X14Y48 SR5END1 -> SW2BEG1 , 
  pip INT_X14Y53 SE5END1 -> SR5BEG1 , 
  ;
net "timer_1_overflow_compare<1>" , 
  outpin "timer_1_overflow_compare<3>" BQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A6 ,
  inpin "timers_tmp_rd_mux0000<3>38" A6 ,
  pip CLBLL_X10Y59 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X10Y61 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y72 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X10Y59 SL2END0 -> IMUX_B24 , 
  pip INT_X10Y61 LOGIC_OUTS1 -> NR5BEG0 , 
  pip INT_X10Y61 LOGIC_OUTS1 -> SL2BEG0 , 
  pip INT_X10Y66 NR5END0 -> NW5BEG0 , 
  pip INT_X10Y69 NW5MID0 -> ER2BEG1 , 
  pip INT_X10Y72 WL2END0 -> IMUX_B24 , 
  pip INT_X12Y69 ER2END1 -> NL2BEG2 , 
  pip INT_X12Y71 NL2END2 -> WL2BEG_S0 , 
  ;
net "timer_1_overflow_compare<2>" , 
  outpin "timer_1_overflow_compare<3>" CQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" A2 ,
  inpin "timers_tmp_rd_mux0000<2>38" D4 ,
  pip CLBLL_X10Y59 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X10Y61 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y72 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X10Y59 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X10Y59 FAN_BOUNCE3 -> IMUX_B46 , 
  pip INT_X10Y59 SR2END1 -> FAN3 , 
  pip INT_X10Y61 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X10Y61 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X10Y66 NR5END1 -> NE5BEG1 , 
  pip INT_X10Y69 NE5MID1 -> NR2BEG1 , 
  pip INT_X10Y71 NR2END1 -> NE2BEG1 , 
  pip INT_X10Y72 NE2MID1 -> IMUX_B28 , 
  ;
net "timer_1_overflow_compare<3>" , 
  outpin "timer_1_overflow_compare<3>" DQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B6 ,
  inpin "timers_tmp_rd_mux0000<3>38" D4 ,
  pip CLBLL_X10Y59 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y61 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y72 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X10Y59 SR2END2 -> IMUX_B22 , 
  pip INT_X10Y61 LOGIC_OUTS3 -> NE5BEG2 , 
  pip INT_X10Y61 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X10Y72 NW2END_N2 -> IMUX_B12 , 
  pip INT_X11Y70 NW2END2 -> NW2BEG2 , 
  pip INT_X12Y64 NE5END2 -> NL5BEG2 , 
  pip INT_X12Y69 NL5END2 -> NW2BEG2 , 
  ;
net "timer_1_overflow_compare<4>" , 
  outpin "timer_1_overflow_compare<7>" AQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B2 ,
  inpin "timers_tmp_rd_mux0000<3>38" C4 ,
  pip CLBLL_X10Y59 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y64 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X10Y72 SITE_IMUX_B16 -> M_B2 , 
  pip INT_X10Y59 SL2MID2 -> IMUX_B34 , 
  pip INT_X10Y61 SE5MID0 -> SL2BEG_N2 , 
  pip INT_X10Y64 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X10Y64 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X10Y69 NL5END0 -> NE5BEG0 , 
  pip INT_X10Y72 BYP_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X10Y72 NE5MID0 -> NW2BEG0 , 
  pip INT_X10Y73 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X10Y73 NW2MID0 -> BYP0 , 
  ;
net "timer_1_overflow_compare<5>" , 
  outpin "timer_1_overflow_compare<7>" BQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" B4 ,
  inpin "timers_tmp_rd_mux0000<2>38" B3 ,
  pip CLBLL_X10Y59 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X10Y64 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X10Y72 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y59 EL2BEG1 -> IMUX_B39 , 
  pip INT_X10Y59 SL5END1 -> EL2BEG1 , 
  pip INT_X10Y64 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X10Y64 LOGIC_OUTS1 -> SL5BEG1 , 
  pip INT_X10Y67 NE5MID0 -> NR5BEG0 , 
  pip INT_X10Y72 ER2BEG1 -> IMUX_B13 , 
  pip INT_X10Y72 NR5END0 -> ER2BEG1 , 
  ;
net "timer_1_overflow_compare<6>" , 
  outpin "timer_1_overflow_compare<7>" CQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C5 ,
  inpin "timers_tmp_rd_mux0000<3>38" B5 ,
  pip CLBLL_X10Y59 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X10Y64 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X10Y72 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X10Y59 SR5END1 -> WR2BEG0 , 
  pip INT_X10Y59 WR2BEG0 -> IMUX_B14 , 
  pip INT_X10Y64 LOGIC_OUTS2 -> NE5BEG1 , 
  pip INT_X10Y64 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X10Y67 NE5MID1 -> NR5BEG1 , 
  pip INT_X10Y72 ER2BEG2 -> IMUX_B33 , 
  pip INT_X10Y72 NR5END1 -> ER2BEG2 , 
  ;
net "timer_1_overflow_compare<7>" , 
  outpin "timer_1_overflow_compare<7>" DQ ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C6 ,
  inpin "timers_tmp_rd_mux0000<2>38" A2 ,
  pip CLBLL_X10Y59 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X10Y64 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X10Y72 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X10Y59 SR5END2 -> WR2BEG1 , 
  pip INT_X10Y59 WR2BEG1 -> IMUX_B4 , 
  pip INT_X10Y64 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X10Y64 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X10Y69 NL5END2 -> NW5BEG2 , 
  pip INT_X10Y72 ER2BEG_S0 -> IMUX_B35 , 
  pip INT_X10Y72 NW5MID2 -> ER2BEG_S0 , 
  ;
net "timer_1_overflow_compare<8>" , 
  outpin "timer_1_overflow_compare<11>" AQ ,
  inpin "N304" D5 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" C3 ,
  pip CLBLL_X10Y72 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLL_X12Y62 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X14Y62 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X10Y72 NW2END0 -> IMUX_B32 , 
  pip INT_X11Y71 NW2END0 -> NW2BEG0 , 
  pip INT_X12Y62 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X12Y62 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X12Y67 NR5END0 -> NE5BEG0 , 
  pip INT_X12Y70 NE5MID0 -> NW2BEG0 , 
  pip INT_X14Y62 ER2END1 -> IMUX_B45 , 
  ;
net "timer_1_overflow_compare<9>" , 
  outpin "timer_1_overflow_compare<11>" BQ ,
  inpin "N302" C2 ,
  inpin "timer_1/Mcompar_TR_cmp_eq0000_cy<3>" D1 ,
  pip CLBLL_X10Y72 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X12Y62 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y62 SITE_IMUX_B7 -> L_C2 , 
  pip INT_BUFS_L_X17Y62 INT_BUFS_ES2BEG0 -> INT_BUFS_ES2BEG_B0 , 
  pip INT_BUFS_R_X18Y62 INT_BUFS_ES2BEG_B0 -> INT_BUFS_ES2BEG0 , 
  pip INT_X10Y70 NW5END0 -> WN2BEG1 , 
  pip INT_X10Y72 EN2MID0 -> IMUX_B18 , 
  pip INT_X12Y62 LOGIC_OUTS5 -> ER5BEG0 , 
  pip INT_X12Y62 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X12Y67 NL5END0 -> NW5BEG0 , 
  pip INT_X17Y62 ER5END0 -> ES2BEG0 , 
  pip INT_X18Y62 ES2MID0 -> IMUX_B7 , 
  pip INT_X9Y71 WN2END1 -> NW2BEG0 , 
  pip INT_X9Y72 NW2MID0 -> EN2BEG0 , 
  ;
net "timer_1_overflow_compare_not0001" , 
  outpin "timer_1_overflow_compare_not0001" A ,
  inpin "timer_1_overflow_compare<11>" CE ,
  inpin "timer_1_overflow_compare<15>" CE ,
  inpin "timer_1_overflow_compare<3>" CE ,
  inpin "timer_1_overflow_compare<7>" CE ,
  pip CLBLL_X10Y61 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X10Y64 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X12Y61 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X12Y61 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X12Y62 SITE_CTRL_B1 -> M_CE , 
  pip INT_X10Y61 CTRL0 -> CTRL_B0 , 
  pip INT_X10Y61 WL2END1 -> CTRL0 , 
  pip INT_X10Y61 WL2END1 -> NR2BEG0 , 
  pip INT_X10Y63 NR2END0 -> NE2BEG0 , 
  pip INT_X10Y64 CTRL0 -> CTRL_B0 , 
  pip INT_X10Y64 NE2MID0 -> CTRL0 , 
  pip INT_X12Y61 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y61 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X12Y61 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X12Y61 WL2BEG1 -> CTRL1 , 
  pip INT_X12Y62 CTRL1 -> CTRL_B1 , 
  pip INT_X12Y62 NE2MID0 -> CTRL1 , 
  ;
net "timer_1_pwm" , cfg " _BELSIG:PAD,PAD,timer_1_pwm:timer_1_pwm",
  ;
net "timer_1_pwm_OBUF" , 
  outpin "timer_1_pwm_OBUF" A ,
  inpin "N26" A2 ,
  inpin "timer_1_pwm" O ,
  pip CLBLL_X12Y58 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timer_1_pwm_OBUF" A -> AMUX
  pip CLBLL_X12Y58 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X12Y58 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X16Y43 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X0Y60 LH12 -> NR5BEG0 , 
  pip INT_X0Y65 NR5END0 -> NE2BEG0 , 
  pip INT_X0Y66 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X0Y66 CTRL_BOUNCE1 -> IMUX_B41 , 
  pip INT_X0Y66 NE2MID0 -> CTRL1 , 
  pip INT_X12Y58 LOGIC_OUTS16 -> NL2BEG2 , 
  pip INT_X12Y58 LOGIC_OUTS8 -> SE5BEG0 , 
  pip INT_X12Y60 NL2END2 -> LH0 , 
  pip INT_X14Y55 SE5END0 -> SE5BEG0 , 
  pip INT_X16Y43 SL2END2 -> IMUX_B28 , 
  pip INT_X16Y46 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X16Y47 SR5END0 -> SE2BEG0 , 
  pip INT_X16Y52 SE5END0 -> SR5BEG0 , 
  pip IOI_X0Y66 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X0Y66 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X0Y66_OLOGIC_X0Y132" D1 -> OQ
  pip IOI_X0Y66 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "timer_1_register_input<0>" , 
  outpin "timer_1_register_input<3>" AQ ,
  inpin "timer_1/TR<3>" A1 ,
  pip CLBLL_X10Y63 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X10Y63 LOGIC_OUTS4 -> NE5BEG0 , 
  pip INT_X10Y66 NE5MID0 -> NR2BEG0 , 
  pip INT_X10Y68 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X10Y68 BYP_BOUNCE5 -> IMUX_B29 , 
  pip INT_X10Y68 NR2END0 -> BYP5 , 
  ;
net "timer_1_register_input<10>" , 
  outpin "timer_1_register_input<11>" CQ ,
  inpin "timer_1/TR<11>" C4 ,
  pip CLBLL_X12Y68 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X11Y69 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X11Y69 NW2END1 -> IMUX_B10 , 
  pip INT_X12Y68 LOGIC_OUTS2 -> NW2BEG1 , 
  ;
net "timer_1_register_input<11>" , 
  outpin "timer_1_register_input<11>" DQ ,
  inpin "timer_1/TR<11>" D5 ,
  pip CLBLL_X12Y68 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X11Y69 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X11Y69 WN2END2 -> IMUX_B45 , 
  pip INT_X12Y68 LOGIC_OUTS3 -> WN2BEG2 , 
  ;
net "timer_1_register_input<12>" , 
  outpin "timer_1_register_input<15>" AQ ,
  inpin "timer_1/TR<15>" A5 ,
  pip CLBLM_X11Y67 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X11Y69 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X11Y67 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X11Y69 NR2END0 -> WL2BEG1 , 
  pip INT_X11Y69 WL2BEG1 -> IMUX_B26 , 
  ;
net "timer_1_register_input<13>" , 
  outpin "timer_1_register_input<15>" BQ ,
  inpin "timer_1/TR<15>" B3 ,
  pip CLBLM_X11Y67 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X11Y69 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X11Y67 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X11Y69 NL2END1 -> IMUX_B15 , 
  ;
net "timer_1_register_input<14>" , 
  outpin "timer_1_register_input<15>" CQ ,
  inpin "timer_1/TR<15>" C5 ,
  pip CLBLM_X11Y67 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X11Y69 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X11Y67 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X11Y69 NR2END1 -> IMUX_B33 , 
  ;
net "timer_1_register_input<15>" , 
  outpin "timer_1_register_input<15>" DQ ,
  inpin "timer_1/TR<15>" D3 ,
  pip CLBLM_X11Y67 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X11Y69 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X11Y67 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X11Y69 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X11Y69 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X11Y69 NL2END2 -> FAN6 , 
  ;
net "timer_1_register_input<1>" , 
  outpin "timer_1_register_input<3>" BQ ,
  inpin "timer_1/TR<3>" B3 ,
  pip CLBLL_X10Y63 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X10Y63 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X10Y66 NW5MID0 -> NL2BEG1 , 
  pip INT_X10Y68 NL2END1 -> IMUX_B15 , 
  ;
net "timer_1_register_input<2>" , 
  outpin "timer_1_register_input<3>" CQ ,
  inpin "timer_1/TR<3>" C5 ,
  pip CLBLL_X10Y63 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X10Y63 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X10Y66 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X10Y68 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X10Y68 BYP_BOUNCE1 -> IMUX_B33 , 
  pip INT_X10Y68 NL2MID0 -> BYP1 , 
  ;
net "timer_1_register_input<3>" , 
  outpin "timer_1_register_input<3>" DQ ,
  inpin "timer_1/TR<3>" D6 ,
  pip CLBLL_X10Y63 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y68 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X10Y63 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X10Y66 NW5MID1 -> NL2BEG2 , 
  pip INT_X10Y68 NL2END2 -> IMUX_B23 , 
  ;
net "timer_1_register_input<4>" , 
  outpin "timer_1_register_input<7>" AQ ,
  inpin "timer_1/TR<7>" A5 ,
  pip CLBLL_X10Y64 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y68 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X10Y64 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X10Y67 NR5MID0 -> NE2BEG0 , 
  pip INT_X10Y68 NE2MID0 -> IMUX_B2 , 
  ;
net "timer_1_register_input<5>" , 
  outpin "timer_1_register_input<7>" BQ ,
  inpin "timer_1/TR<7>" B3 ,
  pip CLBLL_X10Y64 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y68 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y64 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X10Y67 NW5MID0 -> NL2BEG1 , 
  pip INT_X10Y68 NL2MID1 -> IMUX_B39 , 
  ;
net "timer_1_register_input<6>" , 
  outpin "timer_1_register_input<7>" CQ ,
  inpin "timer_1/TR<7>" C5 ,
  pip CLBLL_X10Y64 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y68 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X10Y64 LOGIC_OUTS6 -> NE5BEG2 , 
  pip INT_X10Y67 NE5MID2 -> WL2BEG_S0 , 
  pip INT_X10Y68 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X10Y68 FAN_BOUNCE1 -> IMUX_B9 , 
  pip INT_X10Y68 WL2BEG0 -> FAN1 , 
  ;
net "timer_1_register_input<7>" , 
  outpin "timer_1_register_input<7>" DQ ,
  inpin "timer_1/TR<7>" D6 ,
  pip CLBLL_X10Y64 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y68 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X10Y64 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X10Y67 NW5MID1 -> NL2BEG2 , 
  pip INT_X10Y68 NL2MID2 -> IMUX_B47 , 
  ;
net "timer_1_register_input<8>" , 
  outpin "timer_1_register_input<11>" AQ ,
  inpin "timer_1/TR<11>" A5 ,
  pip CLBLL_X12Y68 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X11Y69 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X11Y69 NW2END0 -> IMUX_B2 , 
  pip INT_X12Y68 LOGIC_OUTS0 -> NW2BEG0 , 
  ;
net "timer_1_register_input<9>" , 
  outpin "timer_1_register_input<11>" BQ ,
  inpin "timer_1/TR<11>" B5 ,
  pip CLBLL_X12Y68 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X11Y69 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X11Y69 WN2MID1 -> IMUX_B38 , 
  pip INT_X12Y68 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X12Y69 NE2MID0 -> WN2BEG1 , 
  ;
net "timer_1_register_input_not0001" , 
  outpin "timers_update_register<0>" B ,
  inpin "timer_1_register_input<11>" CE ,
  inpin "timer_1_register_input<15>" CE ,
  inpin "timer_1_register_input<3>" CE ,
  inpin "timer_1_register_input<7>" CE ,
  pip CLBLL_X10Y63 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X10Y64 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X12Y68 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X11Y67 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y54 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X10Y63 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y63 NW2END0 -> CTRL1 , 
  pip INT_X10Y64 CTRL1 -> CTRL_B1 , 
  pip INT_X10Y64 NW2END0 -> CTRL1 , 
  pip INT_X11Y62 NW5END0 -> NR2BEG0 , 
  pip INT_X11Y62 NW5END0 -> NW2BEG0 , 
  pip INT_X11Y63 NR2MID0 -> NW2BEG0 , 
  pip INT_X11Y67 CTRL1 -> CTRL_B1 , 
  pip INT_X11Y67 WL2END1 -> CTRL1 , 
  pip INT_X12Y68 CTRL0 -> CTRL_B0 , 
  pip INT_X12Y68 NW2END0 -> CTRL0 , 
  pip INT_X13Y54 LOGIC_OUTS13 -> NR5BEG0 , 
  pip INT_X13Y59 NR5END0 -> NW5BEG0 , 
  pip INT_X13Y62 NW5MID0 -> NL5BEG0 , 
  pip INT_X13Y67 NL5END0 -> NW2BEG0 , 
  pip INT_X13Y67 NL5END0 -> WL2BEG1 , 
  ;
net "timers_int_mask<0>" , 
  outpin "timers_int_mask<3>" AQ ,
  inpin "N392" C1 ,
  inpin "timers_int_status<3>" A5 ,
  pip CLBLM_X15Y52 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y52 SITE_IMUX_B6 -> L_C1 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_ER2MID1 -> INT_BUFS_ER2MID_B1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_ER2MID_B1 -> INT_BUFS_ER2MID1 , 
  pip INT_X15Y52 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X15Y52 LOGIC_OUTS4 -> SL2BEG0 , 
  pip INT_X15Y52 SL2BEG0 -> IMUX_B2 , 
  pip INT_X16Y52 ES2MID0 -> ER2BEG1 , 
  pip INT_X18Y52 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X18Y52 CTRL_BOUNCE2 -> IMUX_B6 , 
  pip INT_X18Y52 ER2END1 -> CTRL2 , 
  ;
net "timers_int_mask<1>" , 
  outpin "timers_int_mask<3>" BQ ,
  inpin "N392" A6 ,
  inpin "timers_int_status<3>" B5 ,
  pip CLBLM_X15Y52 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y52 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y52 SITE_IMUX_B0 -> L_A6 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_EN2BEG0 -> INT_BUFS_EN2BEG_B0 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_EN2BEG_B0 -> INT_BUFS_EN2BEG0 , 
  pip INT_X15Y52 LOGIC_OUTS5 -> EL2BEG0 , 
  pip INT_X15Y52 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X15Y52 WL2BEG1 -> IMUX_B38 , 
  pip INT_X17Y52 EL2END0 -> EN2BEG0 , 
  pip INT_X18Y52 EN2MID0 -> IMUX_B0 , 
  ;
net "timers_int_mask<2>" , 
  outpin "timers_int_mask<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" A5 ,
  inpin "timers_int_status<3>" C5 ,
  pip CLBLM_X15Y52 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y52 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X18Y48 SITE_IMUX_B26 -> M_A5 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_SE2MID2 -> INT_BUFS_SE2MID_B2 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_SE2MID_B2 -> INT_BUFS_SE2MID2 , 
  pip INT_X15Y52 LOGIC_OUTS6 -> NR2BEG1 , 
  pip INT_X15Y52 LOGIC_OUTS6 -> SE5BEG2 , 
  pip INT_X15Y52 NR2BEG1 -> IMUX_B9 , 
  pip INT_X17Y49 SE5END2 -> SE2BEG2 , 
  pip INT_X18Y48 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y48 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X18Y48 SE2END2 -> FAN6 , 
  ;
net "timers_int_mask<3>" , 
  outpin "timers_int_mask<3>" DQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<11>" A5 ,
  inpin "timers_int_status<3>" D5 ,
  pip CLBLL_X16Y51 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y52 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y52 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X15Y52 LOGIC_OUTS7 -> EL2BEG2 , 
  pip INT_X15Y52 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X15Y52 NL2BEG2 -> IMUX_B45 , 
  pip INT_X16Y51 WR2MID1 -> IMUX_B2 , 
  pip INT_X17Y51 SR2MID2 -> WR2BEG1 , 
  pip INT_X17Y52 EL2END2 -> SR2BEG2 , 
  ;
net "timers_int_mask<4>" , 
  outpin "timers_int_mask<5>" CQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<11>" A1 ,
  inpin "timers_int_status<4>" C6 ,
  pip CLBLL_X16Y52 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y53 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y54 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X15Y53 LOGIC_OUTS2 -> NL2BEG2 , 
  pip INT_X15Y53 LOGIC_OUTS2 -> SE2BEG2 , 
  pip INT_X15Y54 NL2MID2 -> IMUX_B35 , 
  pip INT_X16Y52 SE2END2 -> IMUX_B29 , 
  ;
net "timers_int_mask<5>" , 
  outpin "timers_int_mask<5>" DQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<11>" A5 ,
  inpin "timers_int_status<4>" B3 ,
  pip CLBLL_X14Y48 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y53 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y54 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X14Y48 WR2MID1 -> IMUX_B26 , 
  pip INT_X15Y48 SR5END2 -> WR2BEG1 , 
  pip INT_X15Y53 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X15Y53 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X15Y54 NR2MID1 -> IMUX_B15 , 
  ;
net "timers_int_mask_not0001" , 
  outpin "timers_int_mask_not0001" B ,
  inpin "timers_int_mask<3>" CE ,
  inpin "timers_int_mask<5>" CE ,
  pip CLBLM_X15Y51 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "timers_int_mask_not0001" B -> BMUX
  pip CLBLM_X15Y51 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X15Y51 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X15Y52 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y53 SITE_CTRL_B0 -> L_CE , 
  pip INT_X15Y51 LOGIC_OUTS13 -> NW2BEG1 , 
  pip INT_X15Y51 LOGIC_OUTS21 -> NR2BEG1 , 
  pip INT_X15Y52 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y52 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y52 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y52 NW2MID1 -> FAN4 , 
  pip INT_X15Y53 CTRL0 -> CTRL_B0 , 
  pip INT_X15Y53 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y53 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X15Y53 NR2END1 -> FAN4 , 
  ;
net "timers_int_status<0>" , 
  outpin "timers_int_status<3>" AQ ,
  inpin "N128" C2 ,
  inpin "in_port_reg_mux0000<0>_wg_cy<11>" C5 ,
  inpin "timers_int_status<3>" A1 ,
  pip CLBLM_X15Y52 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X15Y52 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y53 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X20Y53 SITE_IMUX_B33 -> M_C5 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X15Y52 LOGIC_OUTS0 -> NE5BEG0 , 
  pip INT_X15Y52 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X15Y52 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X15Y52 NR2MID2 -> IMUX_B5 , 
  pip INT_X15Y53 NW2MID0 -> IMUX_B31 , 
  pip INT_X17Y55 NE5END0 -> ER2BEG1 , 
  pip INT_X19Y53 SR2END1 -> EL2BEG1 , 
  pip INT_X19Y55 ER2END1 -> SR2BEG1 , 
  pip INT_X20Y53 EL2MID1 -> IMUX_B33 , 
  ;
net "timers_int_status<1>" , 
  outpin "timers_int_status<3>" BQ ,
  inpin "N128" C3 ,
  inpin "in_port_reg_mux0000<1>_wg_cy<11>" C5 ,
  inpin "timers_int_status<3>" B3 ,
  pip CLBLL_X19Y52 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y52 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X15Y52 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y53 SITE_IMUX_B32 -> M_C3 , 
  pip INT_BUFS_L_X17Y52 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y52 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X15Y52 EL2BEG1 -> IMUX_B39 , 
  pip INT_X15Y52 LOGIC_OUTS1 -> EL2BEG1 , 
  pip INT_X15Y52 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X15Y53 WL2END1 -> IMUX_B32 , 
  pip INT_X16Y52 EN2MID0 -> ES2BEG0 , 
  pip INT_X17Y52 ES2MID0 -> ER2BEG1 , 
  pip INT_X17Y52 ES2MID0 -> NE2BEG0 , 
  pip INT_X17Y53 NE2MID0 -> WL2BEG1 , 
  pip INT_X19Y52 ER2END1 -> IMUX_B33 , 
  ;
net "timers_int_status<2>" , 
  outpin "timers_int_status<3>" CQ ,
  inpin "N128" C5 ,
  inpin "in_port_reg_mux0000<2>_wg_cy<11>" B2 ,
  inpin "timers_int_status<3>" C1 ,
  pip CLBLM_X15Y52 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y52 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y53 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y48 SITE_IMUX_B16 -> M_B2 , 
  pip INT_BUFS_L_X17Y50 INT_BUFS_ES2BEG1 -> INT_BUFS_ES2BEG_B1 , 
  pip INT_BUFS_R_X18Y50 INT_BUFS_ES2BEG_B1 -> INT_BUFS_ES2BEG1 , 
  pip INT_X15Y50 SL2END1 -> EL2BEG1 , 
  pip INT_X15Y52 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y52 BYP_BOUNCE2 -> IMUX_B6 , 
  pip INT_X15Y52 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X15Y52 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X15Y52 LOGIC_OUTS2 -> SL2BEG1 , 
  pip INT_X15Y53 NW2MID1 -> IMUX_B33 , 
  pip INT_X17Y50 EL2END1 -> ES2BEG1 , 
  pip INT_X18Y48 CTRL_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X18Y49 CTRL0 -> CTRL_BOUNCE0 , 
  pip INT_X18Y49 ES2END1 -> CTRL0 , 
  ;
net "timers_int_status<3>" , 
  outpin "timers_int_status<3>" DQ ,
  inpin "N128" C1 ,
  inpin "N330" D5 ,
  inpin "timers_int_status<3>" D6 ,
  pip CLBLM_X15Y52 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y52 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X15Y53 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y55 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X15Y52 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X15Y52 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X15Y52 NL2BEG_S0 -> IMUX_B47 , 
  pip INT_X15Y53 WL2BEG0 -> IMUX_B30 , 
  pip INT_X15Y55 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X15Y55 BYP_BOUNCE1 -> IMUX_B45 , 
  pip INT_X15Y55 NL2END0 -> BYP1 , 
  ;
net "timers_int_status<4>" , 
  outpin "timers_int_status<4>" CQ ,
  inpin "N128" C6 ,
  inpin "in_port_reg<5>" C4 ,
  inpin "timers_int_status<4>" C4 ,
  pip CLBLL_X16Y54 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y53 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y54 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y54 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X15Y53 SW2MID2 -> IMUX_B35 , 
  pip INT_X15Y54 LOGIC_OUTS6 -> EN2BEG2 , 
  pip INT_X15Y54 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X15Y54 LOGIC_OUTS6 -> SW2BEG2 , 
  pip INT_X16Y54 EN2MID2 -> IMUX_B34 , 
  ;
net "timers_int_status<5>" , 
  outpin "timers_int_status<4>" BQ ,
  inpin "int_status<6>" C3 ,
  inpin "timers_int_status<4>" B5 ,
  inpin "timers_update_register<0>" D5 ,
  pip CLBLM_X13Y54 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y54 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y54 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y53 SITE_IMUX_B8 -> L_C3 , 
  pip INT_BUFS_L_X17Y54 INT_BUFS_ES2BEG1 -> INT_BUFS_ES2BEG_B1 , 
  pip INT_BUFS_R_X18Y54 INT_BUFS_ES2BEG_B1 -> INT_BUFS_ES2BEG1 , 
  pip INT_X13Y54 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X13Y54 FAN_BOUNCE3 -> IMUX_B21 , 
  pip INT_X13Y54 WL2END1 -> FAN3 , 
  pip INT_X15Y54 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X15Y54 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X15Y54 WL2BEG1 -> IMUX_B14 , 
  pip INT_X17Y54 ER2END1 -> ES2BEG1 , 
  pip INT_X18Y53 ES2END1 -> IMUX_B8 , 
  ;
net "timers_tmp_rd<0>" , 
  outpin "timers_tmp_rd<3>" AQ ,
  inpin "N403" A4 ,
  inpin "timers_tmp_rd<3>" A1 ,
  pip CLBLL_X16Y55 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X11Y57 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X11Y57 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X11Y57 LOGIC_OUTS0 -> ES5BEG0 , 
  pip INT_X11Y57 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X11Y57 NR2MID2 -> IMUX_B5 , 
  pip INT_X14Y55 ES5END0 -> EL2BEG0 , 
  pip INT_X16Y55 EL2END0 -> IMUX_B25 , 
  ;
net "timers_tmp_rd<1>" , 
  outpin "timers_tmp_rd<3>" BQ ,
  inpin "N400" D3 ,
  inpin "timers_tmp_rd<3>" B1 ,
  pip CLBLM_X11Y57 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X11Y57 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X18Y54 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X11Y55 SR2END0 -> LH18 , 
  pip INT_X11Y57 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X11Y57 BYP_BOUNCE5 -> IMUX_B41 , 
  pip INT_X11Y57 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X11Y57 LOGIC_OUTS1 -> SR2BEG0 , 
  pip INT_X18Y54 SL2MID1 -> IMUX_B44 , 
  pip INT_X18Y55 WL5END2 -> SL2BEG1 , 
  pip INT_X23Y55 LH6 -> WL5BEG2 , 
  ;
net "timers_tmp_rd<2>" , 
  outpin "timers_tmp_rd<3>" CQ ,
  inpin "in_port_reg_mux0000<2>_wg_cy<3>" D4 ,
  inpin "timers_tmp_rd<3>" C3 ,
  pip CLBLM_X11Y57 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X11Y57 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X18Y46 SITE_IMUX_B22 -> M_D4 , 
  pip INT_BUFS_L_X17Y49 INT_BUFS_SE5C2 -> INT_BUFS_SE5C_B2 , 
  pip INT_BUFS_R_X18Y49 INT_BUFS_SE5C_B2 -> INT_BUFS_SE5C2 , 
  pip INT_X11Y57 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X11Y57 BYP_BOUNCE6 -> IMUX_B8 , 
  pip INT_X11Y57 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X11Y57 LOGIC_OUTS2 -> SE5BEG2 , 
  pip INT_X13Y54 SE5END2 -> ES5BEG2 , 
  pip INT_X16Y52 ES5END2 -> SE5BEG2 , 
  pip INT_X18Y46 SE2MID2 -> IMUX_B22 , 
  pip INT_X18Y47 SR2END2 -> SE2BEG2 , 
  pip INT_X18Y49 SE5END2 -> SR2BEG2 , 
  ;
net "timers_tmp_rd<3>" , 
  outpin "timers_tmp_rd<3>" DQ ,
  inpin "N502" A2 ,
  inpin "timers_tmp_rd<3>" D3 ,
  pip CLBLL_X14Y48 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y57 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X11Y57 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X11Y52 SR5END2 -> SE5BEG2 , 
  pip INT_X11Y57 EL2BEG2 -> FAN6 , 
  pip INT_X11Y57 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X11Y57 FAN_BOUNCE6 -> IMUX_B44 , 
  pip INT_X11Y57 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X11Y57 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X13Y49 SE5END2 -> ES2BEG2 , 
  pip INT_X14Y48 ES2END2 -> IMUX_B4 , 
  ;
net "timers_tmp_rd<4>" , 
  outpin "timers_tmp_rd<6>" AQ ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" D3 ,
  inpin "timers_tmp_rd<6>" A4 ,
  pip CLBLL_X16Y49 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X11Y55 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X11Y55 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X11Y55 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X11Y55 LOGIC_OUTS0 -> SE5BEG0 , 
  pip INT_X13Y52 SE5END0 -> SE5BEG0 , 
  pip INT_X15Y49 SE5END0 -> ES2BEG0 , 
  pip INT_X16Y49 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X16Y49 BYP_BOUNCE1 -> IMUX_B44 , 
  pip INT_X16Y49 ES2MID0 -> BYP1 , 
  ;
net "timers_tmp_rd<5>" , 
  outpin "timers_tmp_rd<6>" BQ ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" D3 ,
  inpin "timers_tmp_rd<6>" B2 ,
  pip CLBLL_X16Y50 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X11Y55 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X11Y55 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X11Y55 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X11Y55 BYP_BOUNCE5 -> IMUX_B40 , 
  pip INT_X11Y55 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X11Y55 LOGIC_OUTS1 -> SE5BEG1 , 
  pip INT_X13Y52 SE5END1 -> ES5BEG1 , 
  pip INT_X16Y50 ES5END1 -> SR2BEG1 , 
  pip INT_X16Y50 SR2BEG1 -> IMUX_B20 , 
  ;
net "timers_tmp_rd<6>" , 
  outpin "timers_tmp_rd<6>" CQ ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" D6 ,
  inpin "timers_tmp_rd<6>" C4 ,
  pip CLBLL_X14Y46 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X11Y55 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X11Y55 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X11Y50 SL5END2 -> SE5BEG2 , 
  pip INT_X11Y55 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X11Y55 LOGIC_OUTS2 -> SL5BEG2 , 
  pip INT_X13Y47 SE5END2 -> SE2BEG2 , 
  pip INT_X14Y46 SE2END2 -> IMUX_B23 , 
  ;
net "timers_tmp_rd<7>" , 
  outpin "timers_tmp_rd<7>" DQ ,
  inpin "in_port_reg_mux0000<7>_wg_cy<7>" A4 ,
  inpin "timers_tmp_rd<7>" D6 ,
  pip CLBLM_X13Y46 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X13Y54 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X13Y46 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X13Y46 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X13Y46 WR2END1 -> FAN2 , 
  pip INT_X13Y54 EL2BEG2 -> IMUX_B47 , 
  pip INT_X13Y54 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X13Y54 LOGIC_OUTS3 -> SE5BEG2 , 
  pip INT_X15Y46 SR5END2 -> WR2BEG1 , 
  pip INT_X15Y51 SE5END2 -> SR5BEG2 , 
  ;
net "timers_tmp_rd_and0000" , 
  outpin "port_id<4>" A ,
  inpin "timers_tmp_rd<3>" A2 ,
  inpin "timers_tmp_rd<3>" B2 ,
  inpin "timers_tmp_rd<3>" C4 ,
  inpin "timers_tmp_rd<3>" D4 ,
  inpin "timers_tmp_rd<6>" A2 ,
  inpin "timers_tmp_rd<6>" B6 ,
  inpin "timers_tmp_rd<6>" C6 ,
  inpin "timers_tmp_rd<7>" C4 ,
  inpin "timers_tmp_rd<7>" D4 ,
  pip CLBLM_X11Y55 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X11Y55 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X11Y55 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y57 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X11Y57 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X11Y57 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X11Y57 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X13Y54 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X13Y54 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X20Y49 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X11Y54 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X11Y54 WN2MID2 -> BYP3 , 
  pip INT_X11Y55 BYP_BOUNCE_N3 -> IMUX_B36 , 
  pip INT_X11Y55 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X11Y55 FAN_BOUNCE5 -> IMUX_B11 , 
  pip INT_X11Y55 FAN_BOUNCE5 -> IMUX_B4 , 
  pip INT_X11Y55 WN2END2 -> FAN5 , 
  pip INT_X11Y57 NW2END1 -> IMUX_B10 , 
  pip INT_X11Y57 NW2END1 -> IMUX_B4 , 
  pip INT_X11Y57 NW2END1 -> IMUX_B40 , 
  pip INT_X11Y57 NW2END1 -> IMUX_B46 , 
  pip INT_X12Y54 WL5MID2 -> NR2BEG1 , 
  pip INT_X12Y54 WL5MID2 -> WN2BEG2 , 
  pip INT_X12Y56 NR2END1 -> ER2BEG2 , 
  pip INT_X12Y56 NR2END1 -> NW2BEG1 , 
  pip INT_X13Y54 SR2END2 -> IMUX_B10 , 
  pip INT_X13Y54 SR2END2 -> IMUX_B46 , 
  pip INT_X13Y56 ER2MID2 -> SR2BEG2 , 
  pip INT_X15Y54 LH6 -> WL5BEG2 , 
  pip INT_X20Y49 LOGIC_OUTS8 -> NR5BEG_N2 , 
  pip INT_X20Y53 NR5END2 -> NE2BEG2 , 
  pip INT_X21Y54 NE2END2 -> LH0 , 
  ;
net "timers_tmp_rd_mux0000<0>20" , 
  outpin "timers_tmp_rd_mux0000<0>5" A ,
  inpin "timers_tmp_rd<3>" A4 ,
  pip CLBLM_X11Y57 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X9Y57 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X11Y57 ER2END0 -> IMUX_B1 , 
  pip INT_X9Y56 LOGIC_OUTS_S12 -> ER2BEG_S0 , 
  ;
net "timers_tmp_rd_mux0000<0>38" , 
  outpin "timers_tmp_rd_mux0000<2>38" C ,
  inpin "timers_tmp_rd<3>" A6 ,
  pip CLBLL_X10Y59 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "timers_tmp_rd_mux0000<2>38" C -> CMUX
  pip CLBLL_X10Y59 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLM_X11Y57 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y59 LOGIC_OUTS18 -> SE2BEG0 , 
  pip INT_X11Y57 SE2MID0 -> IMUX_B0 , 
  pip INT_X11Y58 SE2END0 -> SE2BEG0 , 
  ;
net "timers_tmp_rd_mux0000<0>41" , 
  outpin "port_id<0>" A ,
  inpin "timers_tmp_rd<3>" A5 ,
  inpin "timers_tmp_rd<3>" B4 ,
  inpin "timers_tmp_rd<3>" C2 ,
  inpin "timers_tmp_rd<3>" D2 ,
  inpin "timers_tmp_rd<6>" A5 ,
  inpin "timers_tmp_rd<6>" B5 ,
  inpin "timers_tmp_rd<6>" C1 ,
  inpin "timers_tmp_rd<7>" D1 ,
  pip CLBLL_X21Y49 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "port_id<0>" A -> AMUX
  pip CLBLL_X21Y49 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLM_X11Y55 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X11Y55 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X11Y57 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X11Y57 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X11Y57 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X11Y57 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X13Y54 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X11Y49 LH12 -> NR5BEG0 , 
  pip INT_X11Y54 NR5END0 -> ER2BEG1 , 
  pip INT_X11Y54 NR5END0 -> NE2BEG0 , 
  pip INT_X11Y55 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X11Y55 FAN_BOUNCE2 -> IMUX_B6 , 
  pip INT_X11Y55 NE2MID0 -> FAN2 , 
  pip INT_X11Y55 NE2MID0 -> IMUX_B2 , 
  pip INT_X11Y55 NE2MID0 -> IMUX_B38 , 
  pip INT_X11Y55 NE2MID0 -> NR2BEG0 , 
  pip INT_X11Y57 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X11Y57 BYP_BOUNCE1 -> IMUX_B2 , 
  pip INT_X11Y57 NR2END0 -> BYP1 , 
  pip INT_X11Y57 NR2END0 -> IMUX_B37 , 
  pip INT_X11Y57 NR2END0 -> IMUX_B43 , 
  pip INT_X11Y57 NR2END0 -> IMUX_B7 , 
  pip INT_X13Y54 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X13Y54 CTRL_BOUNCE2 -> IMUX_B42 , 
  pip INT_X13Y54 ER2END1 -> CTRL2 , 
  pip INT_X21Y49 LOGIC_OUTS16 -> ER2BEG2 , 
  pip INT_X23Y49 ER2END2 -> LH0 , 
  ;
net "timers_tmp_rd_mux0000<0>5" , 
  outpin "timers_tmp_rd_mux0000<0>5" B ,
  inpin "timers_tmp_rd_mux0000<0>5" A5 ,
  pip CLBLM_X9Y57 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X9Y57 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X9Y57 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "timers_tmp_rd_mux0000<1>20" , 
  outpin "timers_tmp_rd_mux0000<1>5" A ,
  inpin "timers_tmp_rd<3>" B6 ,
  pip CLBLM_X11Y57 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLM_X7Y57 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X10Y57 ES5MID0 -> EN2BEG0 , 
  pip INT_X11Y57 EN2MID0 -> IMUX_B36 , 
  pip INT_X7Y57 LOGIC_OUTS8 -> ES5BEG0 , 
  ;
net "timers_tmp_rd_mux0000<1>38" , 
  outpin "timers_tmp_rd_mux0000<3>38" A ,
  inpin "timers_tmp_rd<3>" B5 ,
  pip CLBLL_X10Y59 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "timers_tmp_rd_mux0000<3>38" A -> AMUX
  pip CLBLL_X10Y59 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X11Y57 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X10Y59 LOGIC_OUTS20 -> ES2BEG1 , 
  pip INT_X11Y57 SE2MID1 -> IMUX_B38 , 
  pip INT_X11Y58 ES2END1 -> SE2BEG1 , 
  ;
net "timers_tmp_rd_mux0000<1>5" , 
  outpin "timers_tmp_rd_mux0000<1>5" B ,
  inpin "timers_tmp_rd_mux0000<1>5" A5 ,
  pip CLBLM_X7Y57 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X7Y57 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X7Y57 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "timers_tmp_rd_mux0000<2>20" , 
  outpin "timers_tmp_rd_mux0000<2>5" A ,
  inpin "timers_tmp_rd<3>" C1 ,
  pip CLBLL_X4Y56 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X11Y57 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X10Y57 EN2END0 -> ER2BEG1 , 
  pip INT_X11Y57 CTRL2 -> CTRL_BOUNCE2 , 
  pip INT_X11Y57 CTRL_BOUNCE2 -> IMUX_B6 , 
  pip INT_X11Y57 ER2MID1 -> CTRL2 , 
  pip INT_X4Y56 LOGIC_OUTS8 -> EL5BEG0 , 
  pip INT_X9Y56 EL5END0 -> EN2BEG0 , 
  ;
net "timers_tmp_rd_mux0000<2>38" , 
  outpin "timers_tmp_rd_mux0000<2>38" D ,
  inpin "timers_tmp_rd<3>" C6 ,
  pip CLBLL_X10Y59 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X11Y57 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X10Y57 SR2END2 -> EL2BEG2 , 
  pip INT_X10Y59 LOGIC_OUTS11 -> SR2BEG2 , 
  pip INT_X11Y57 EL2MID2 -> IMUX_B11 , 
  ;
net "timers_tmp_rd_mux0000<2>5" , 
  outpin "timers_tmp_rd_mux0000<2>5" B ,
  inpin "timers_tmp_rd_mux0000<2>5" A3 ,
  pip CLBLL_X4Y56 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X4Y56 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X4Y56 EL2BEG1 -> IMUX_B3 , 
  pip INT_X4Y56 LOGIC_OUTS9 -> EL2BEG1 , 
  ;
net "timers_tmp_rd_mux0000<3>20" , 
  outpin "timers_tmp_rd_mux0000<3>5" A ,
  inpin "timers_tmp_rd<3>" D6 ,
  pip CLBLM_X11Y57 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X7Y57 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X10Y56 ES5MID2 -> NE2BEG2 , 
  pip INT_X11Y57 NE2END2 -> IMUX_B47 , 
  pip INT_X7Y56 LOGIC_OUTS_S1_12 -> ES5BEG2 , 
  ;
net "timers_tmp_rd_mux0000<3>38" , 
  outpin "timers_tmp_rd_mux0000<3>38" D ,
  inpin "timers_tmp_rd<3>" D1 ,
  pip CLBLL_X10Y59 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "timers_tmp_rd_mux0000<3>38" D -> DMUX
  pip CLBLL_X10Y59 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X11Y57 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X10Y59 LOGIC_OUTS23 -> ES2BEG0 , 
  pip INT_X11Y57 SR2MID0 -> IMUX_B42 , 
  pip INT_X11Y58 ES2END0 -> SR2BEG0 , 
  ;
net "timers_tmp_rd_mux0000<3>5" , 
  outpin "timers_tmp_rd_mux0000<3>5" B ,
  inpin "timers_tmp_rd_mux0000<3>5" A5 ,
  pip CLBLM_X7Y57 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X7Y57 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X7Y57 LOGIC_OUTS13 -> IMUX_B26 , 
  ;
net "timers_tmp_rd_mux0000<4>20" , 
  outpin "timers_tmp_rd_mux0000<4>5" B ,
  inpin "timers_tmp_rd<6>" A1 ,
  pip CLBLM_X11Y55 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "timers_tmp_rd_mux0000<4>5" B -> BMUX
  pip CLBLM_X11Y55 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLM_X11Y55 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X11Y55 LOGIC_OUTS21 -> IMUX_B5 , 
  ;
net "timers_tmp_rd_mux0000<4>38" , 
  outpin "timers_tmp_rd_mux0000<3>38" C ,
  inpin "timers_tmp_rd<6>" A6 ,
  pip CLBLL_X10Y59 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X11Y55 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y57 SL2END0 -> SE2BEG0 , 
  pip INT_X10Y59 LOGIC_OUTS14 -> SL2BEG0 , 
  pip INT_X11Y55 SR2MID0 -> IMUX_B0 , 
  pip INT_X11Y56 SE2END0 -> SR2BEG0 , 
  ;
net "timers_tmp_rd_mux0000<4>5" , 
  outpin "timers_tmp_rd_mux0000<4>5" C ,
  inpin "timers_tmp_rd_mux0000<4>5" B3 ,
  pip CLBLM_X11Y55 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X11Y55 SITE_IMUX_B15 -> M_B3 , 
  pip INT_X11Y55 LOGIC_OUTS14 -> IMUX_B15 , 
  ;
net "timers_tmp_rd_mux0000<5>20" , 
  outpin "timers_tmp_rd_mux0000<5>5" C ,
  inpin "timers_tmp_rd<6>" B1 ,
  pip CLBLM_X11Y55 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X9Y55 L_C -> SITE_LOGIC_OUTS10 , 
  pip INT_X11Y55 EL2END2 -> IMUX_B41 , 
  pip INT_X9Y55 LOGIC_OUTS10 -> EL2BEG2 , 
  ;
net "timers_tmp_rd_mux0000<5>38" , 
  outpin "timers_tmp_rd_mux0000<2>38" B ,
  inpin "timers_tmp_rd<6>" B4 ,
  pip CLBLL_X10Y59 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X11Y55 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y56 SR5MID0 -> SE2BEG0 , 
  pip INT_X10Y59 LOGIC_OUTS9 -> SR5BEG0 , 
  pip INT_X11Y55 SE2END0 -> IMUX_B37 , 
  ;
net "timers_tmp_rd_mux0000<5>5" , 
  outpin "timers_tmp_rd_mux0000<5>5" D ,
  inpin "timers_tmp_rd_mux0000<5>5" C6 ,
  pip CLBLM_X9Y55 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X9Y55 SITE_IMUX_B11 -> L_C6 , 
  pip INT_X9Y55 LOGIC_OUTS11 -> IMUX_B11 , 
  ;
net "timers_tmp_rd_mux0000<6>20" , 
  outpin "timers_tmp_rd_mux0000<6>5" A ,
  inpin "timers_tmp_rd<6>" C2 ,
  pip CLBLM_X11Y55 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X9Y54 L_A -> SITE_LOGIC_OUTS8 , 
  pip INT_X10Y54 ES2MID0 -> NE2BEG0 , 
  pip INT_X11Y55 NE2END0 -> IMUX_B7 , 
  pip INT_X9Y54 LOGIC_OUTS8 -> ES2BEG0 , 
  ;
net "timers_tmp_rd_mux0000<6>38" , 
  outpin "timers_tmp_rd_mux0000<3>38" B ,
  inpin "timers_tmp_rd<6>" C3 ,
  pip CLBLL_X10Y59 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X11Y55 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X10Y56 SW5MID1 -> ES2BEG1 , 
  pip INT_X10Y59 LOGIC_OUTS13 -> SW5BEG1 , 
  pip INT_X11Y55 ES2END1 -> IMUX_B8 , 
  ;
net "timers_tmp_rd_mux0000<6>5" , 
  outpin "timers_tmp_rd_mux0000<6>5" B ,
  inpin "timers_tmp_rd_mux0000<6>5" A5 ,
  pip CLBLM_X9Y54 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X9Y54 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X9Y54 LOGIC_OUTS9 -> IMUX_B2 , 
  ;
net "timers_tmp_rd_mux0000<7>20" , 
  outpin "timers_tmp_rd_mux0000<7>5" A ,
  inpin "timers_tmp_rd<7>" D3 ,
  pip CLBLM_X11Y54 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y54 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X11Y54 LOGIC_OUTS8 -> EL2BEG0 , 
  pip INT_X13Y54 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X13Y54 BYP_BOUNCE1 -> IMUX_B44 , 
  pip INT_X13Y54 EL2END0 -> BYP1 , 
  ;
net "timers_tmp_rd_mux0000<7>38" , 
  outpin "timers_tmp_rd_mux0000<2>38" A ,
  inpin "timers_tmp_rd<7>" D2 ,
  pip CLBLL_X10Y59 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y54 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X10Y59 LOGIC_OUTS8 -> SE5BEG0 , 
  pip INT_X12Y54 SR2END0 -> EL2BEG0 , 
  pip INT_X12Y56 SE5END0 -> SR2BEG0 , 
  pip INT_X13Y54 EL2MID0 -> IMUX_B43 , 
  ;
net "timers_tmp_rd_mux0000<7>5" , 
  outpin "timers_tmp_rd_mux0000<7>5" B ,
  inpin "timers_tmp_rd_mux0000<7>5" A6 ,
  pip CLBLM_X11Y54 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X11Y54 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X11Y54 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X11Y54 SR2BEG0 -> IMUX_B0 , 
  ;
net "timers_tmp_wr<0>" , 
  outpin "timers_tmp_wr<3>" AQ ,
  inpin "timer_0_interrupt_compare<3>" AX ,
  inpin "timer_0_overflow_compare<3>" AX ,
  inpin "timer_0_register_input<3>" AX ,
  inpin "timer_1_interrupt_compare<3>" AX ,
  inpin "timer_1_overflow_compare<3>" AX ,
  inpin "timer_1_register_input<3>" AX ,
  pip CLBLL_X10Y61 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y62 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X10Y63 SITE_BYP_B1 -> M_AX , 
  pip CLBLL_X4Y53 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X4Y54 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X4Y55 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X7Y56 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X10Y58 EN5END0 -> NL5BEG0 , 
  pip INT_X10Y61 BYP0 -> BYP_B0 , 
  pip INT_X10Y61 ER2BEG1 -> BYP0 , 
  pip INT_X10Y61 NL5MID0 -> ER2BEG1 , 
  pip INT_X10Y61 NL5MID0 -> NW2BEG0 , 
  pip INT_X10Y62 BYP1 -> BYP_B1 , 
  pip INT_X10Y62 NW2MID0 -> BYP1 , 
  pip INT_X10Y63 BYP1 -> BYP_B1 , 
  pip INT_X10Y63 ER2BEG1 -> BYP1 , 
  pip INT_X10Y63 NL5END0 -> ER2BEG1 , 
  pip INT_X4Y53 BYP0 -> BYP_B0 , 
  pip INT_X4Y53 SW2MID0 -> BYP0 , 
  pip INT_X4Y54 BYP0 -> BYP_B0 , 
  pip INT_X4Y54 WS2MID1 -> BYP0 , 
  pip INT_X4Y54 WS5END0 -> SW2BEG0 , 
  pip INT_X4Y55 BYP0 -> BYP_B0 , 
  pip INT_X4Y55 WN2END1 -> BYP0 , 
  pip INT_X5Y54 WR2END1 -> WN2BEG1 , 
  pip INT_X5Y54 WR2END1 -> WS2BEG1 , 
  pip INT_X7Y54 SL2MID2 -> WR2BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS0 -> EN5BEG0 , 
  pip INT_X7Y56 LOGIC_OUTS0 -> SL2BEG_N2 , 
  pip INT_X7Y56 LOGIC_OUTS0 -> WS5BEG0 , 
  ;
net "timers_tmp_wr<1>" , 
  outpin "timers_tmp_wr<3>" BQ ,
  inpin "timer_0_interrupt_compare<3>" BX ,
  inpin "timer_0_overflow_compare<3>" BX ,
  inpin "timer_0_register_input<3>" BX ,
  inpin "timer_1_interrupt_compare<3>" BX ,
  inpin "timer_1_overflow_compare<3>" BX ,
  inpin "timer_1_register_input<3>" BX ,
  pip CLBLL_X10Y61 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X10Y62 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X10Y63 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X4Y53 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X4Y54 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X4Y55 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X7Y56 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X10Y61 BYP5 -> BYP_B5 , 
  pip INT_X10Y61 ER2END0 -> BYP5 , 
  pip INT_X10Y62 BYP4 -> BYP_B4 , 
  pip INT_X10Y62 ER2END0 -> BYP4 , 
  pip INT_X10Y63 BYP4 -> BYP_B4 , 
  pip INT_X10Y63 EN2END0 -> BYP4 , 
  pip INT_X4Y53 BYP5 -> BYP_B5 , 
  pip INT_X4Y53 WS2MID1 -> BYP5 , 
  pip INT_X4Y53 WS2MID1 -> NR2BEG0 , 
  pip INT_X4Y53 WS2MID1 -> NW2BEG0 , 
  pip INT_X4Y54 BYP5 -> BYP_B5 , 
  pip INT_X4Y54 NW2MID0 -> BYP5 , 
  pip INT_X4Y55 BYP5 -> BYP_B5 , 
  pip INT_X4Y55 NR2END0 -> BYP5 , 
  pip INT_X5Y53 SW5END1 -> WS2BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X7Y58 NL2END1 -> NE2BEG1 , 
  pip INT_X8Y59 NE2END1 -> NL2BEG2 , 
  pip INT_X8Y60 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X8Y61 NL2END2 -> ER2BEG_S0 , 
  pip INT_X9Y62 ER2MID0 -> EN2BEG0 , 
  ;
net "timers_tmp_wr<2>" , 
  outpin "timers_tmp_wr<3>" CQ ,
  inpin "timer_0_interrupt_compare<3>" CX ,
  inpin "timer_0_overflow_compare<3>" CX ,
  inpin "timer_0_register_input<3>" CX ,
  inpin "timer_1_interrupt_compare<3>" CX ,
  inpin "timer_1_overflow_compare<3>" CX ,
  inpin "timer_1_register_input<3>" CX ,
  pip CLBLL_X10Y61 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y62 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X10Y63 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X4Y53 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X4Y54 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X4Y55 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X7Y56 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip INT_X10Y61 BYP2 -> BYP_B2 , 
  pip INT_X10Y61 EN5END1 -> NE2BEG1 , 
  pip INT_X10Y61 EN5END1 -> NL2BEG2 , 
  pip INT_X10Y61 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y61 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X10Y61 NL2BEG2 -> FAN5 , 
  pip INT_X10Y62 BYP3 -> BYP_B3 , 
  pip INT_X10Y62 NE2MID1 -> BYP3 , 
  pip INT_X10Y63 BYP3 -> BYP_B3 , 
  pip INT_X10Y63 WN2MID2 -> BYP3 , 
  pip INT_X11Y62 NE2END1 -> NE2BEG1 , 
  pip INT_X11Y63 NE2MID1 -> WN2BEG2 , 
  pip INT_X4Y53 BYP2 -> BYP_B2 , 
  pip INT_X4Y53 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X4Y53 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X4Y53 WS2MID2 -> FAN5 , 
  pip INT_X4Y53 WS2MID2 -> NW2BEG1 , 
  pip INT_X4Y54 BYP2 -> BYP_B2 , 
  pip INT_X4Y54 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X4Y54 FAN_BOUNCE5 -> BYP2 , 
  pip INT_X4Y54 NW2MID1 -> FAN5 , 
  pip INT_X4Y54 NW2MID1 -> NE2BEG1 , 
  pip INT_X4Y55 BYP2 -> BYP_B2 , 
  pip INT_X4Y55 NE2MID1 -> BYP2 , 
  pip INT_X5Y53 SW5END2 -> WS2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS2 -> SW5BEG2 , 
  pip INT_X7Y59 NW5MID1 -> EN5BEG1 , 
  ;
net "timers_tmp_wr<3>" , 
  outpin "timers_tmp_wr<3>" DQ ,
  inpin "timer_0_interrupt_compare<3>" DX ,
  inpin "timer_0_overflow_compare<3>" DX ,
  inpin "timer_0_register_input<3>" DX ,
  inpin "timer_1_interrupt_compare<3>" DX ,
  inpin "timer_1_overflow_compare<3>" DX ,
  inpin "timer_1_register_input<3>" DX ,
  pip CLBLL_X10Y61 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X10Y62 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X10Y63 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X4Y53 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X4Y54 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X4Y55 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X7Y56 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X10Y61 BYP7 -> BYP_B7 , 
  pip INT_X10Y61 SR2MID2 -> BYP7 , 
  pip INT_X10Y62 BYP6 -> BYP_B6 , 
  pip INT_X10Y62 EN2MID2 -> BYP6 , 
  pip INT_X10Y62 EN2MID2 -> SR2BEG2 , 
  pip INT_X10Y63 BYP6 -> BYP_B6 , 
  pip INT_X10Y63 EN2END2 -> FAN6 , 
  pip INT_X10Y63 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X10Y63 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X10Y63 FAN_BOUNCE5 -> BYP6 , 
  pip INT_X10Y63 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X10Y63 GFAN1 -> FAN5 , 
  pip INT_X4Y53 BYP7 -> BYP_B7 , 
  pip INT_X4Y53 WS2END2 -> BYP7 , 
  pip INT_X4Y54 BYP7 -> BYP_B7 , 
  pip INT_X4Y54 WL2BEG2 -> BYP7 , 
  pip INT_X4Y54 WS2MID2 -> WL2BEG2 , 
  pip INT_X4Y55 BYP7 -> BYP_B7 , 
  pip INT_X4Y55 WN2MID2 -> BYP7 , 
  pip INT_X5Y54 WS2END2 -> WS2BEG2 , 
  pip INT_X5Y55 WS2MID2 -> WN2BEG2 , 
  pip INT_X6Y55 WS2END2 -> WS2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS3 -> WS2BEG2 , 
  pip INT_X7Y59 NL5MID2 -> NE5BEG2 , 
  pip INT_X9Y62 NE5END2 -> EN2BEG2 , 
  ;
net "timers_tmp_wr<4>" , 
  outpin "timers_tmp_wr<7>" AQ ,
  inpin "timer_0_interrupt_compare<7>" AX ,
  inpin "timer_0_overflow_compare<7>" AX ,
  inpin "timer_0_register_input<7>" AX ,
  inpin "timer_1_interrupt_compare<7>" AX ,
  inpin "timer_1_overflow_compare<7>" AX ,
  inpin "timer_1_register_input<7>" AX ,
  pip CLBLL_X10Y63 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y64 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X10Y64 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X6Y54 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X6Y54 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X6Y56 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y56 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X10Y63 BYP0 -> BYP_B0 , 
  pip INT_X10Y63 EL2BEG0 -> BYP0 , 
  pip INT_X10Y63 EN2MID0 -> EL2BEG0 , 
  pip INT_X10Y64 BYP0 -> BYP_B0 , 
  pip INT_X10Y64 BYP1 -> BYP_B1 , 
  pip INT_X10Y64 NE2END0 -> BYP0 , 
  pip INT_X10Y64 NE2END0 -> BYP1 , 
  pip INT_X6Y54 BYP0 -> BYP_B0 , 
  pip INT_X6Y54 BYP1 -> BYP_B1 , 
  pip INT_X6Y54 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X6Y54 FAN_BOUNCE2 -> BYP0 , 
  pip INT_X6Y54 FAN_BOUNCE2 -> BYP1 , 
  pip INT_X6Y54 WS2END1 -> FAN2 , 
  pip INT_X6Y56 BYP1 -> BYP_B1 , 
  pip INT_X6Y56 WS2MID1 -> BYP1 , 
  pip INT_X7Y55 SE2MID1 -> WS2BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X7Y56 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X7Y61 NR5END0 -> NE2BEG0 , 
  pip INT_X8Y62 NE2END0 -> NE2BEG0 , 
  pip INT_X9Y63 NE2END0 -> EN2BEG0 , 
  pip INT_X9Y63 NE2END0 -> NE2BEG0 , 
  ;
net "timers_tmp_wr<5>" , 
  outpin "timers_tmp_wr<7>" BQ ,
  inpin "timer_0_interrupt_compare<7>" BX ,
  inpin "timer_0_overflow_compare<7>" BX ,
  inpin "timer_0_register_input<7>" BX ,
  inpin "timer_1_interrupt_compare<7>" BX ,
  inpin "timer_1_overflow_compare<7>" BX ,
  inpin "timer_1_register_input<7>" BX ,
  pip CLBLL_X10Y63 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X10Y64 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X10Y64 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X6Y54 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X6Y54 SITE_BYP_B5 -> L_BX , 
  pip CLBLM_X6Y56 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X7Y56 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X10Y60 ER5MID2 -> NL2BEG_S0 , 
  pip INT_X10Y63 BYP5 -> BYP_B5 , 
  pip INT_X10Y63 NL2END0 -> BYP5 , 
  pip INT_X10Y64 BYP4 -> BYP_B4 , 
  pip INT_X10Y64 BYP5 -> BYP_B5 , 
  pip INT_X10Y64 ER2MID0 -> BYP4 , 
  pip INT_X10Y64 ER2MID0 -> BYP5 , 
  pip INT_X6Y54 BYP4 -> BYP_B4 , 
  pip INT_X6Y54 BYP5 -> BYP_B5 , 
  pip INT_X6Y54 SW2MID0 -> BYP4 , 
  pip INT_X6Y54 SW2MID0 -> BYP5 , 
  pip INT_X6Y55 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X6Y55 WS2END0 -> SW2BEG0 , 
  pip INT_X6Y55 WS2MID_S0 -> FAN7 , 
  pip INT_X6Y56 BYP4 -> BYP_B4 , 
  pip INT_X6Y56 FAN_BOUNCE_N7 -> BYP4 , 
  pip INT_X6Y56 WS2MID0 -> WS2MID_FAKE0 , 
  pip INT_X7Y56 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X7Y56 LOGIC_OUTS5 -> WS2BEG0 , 
  pip INT_X7Y60 NR5END2 -> ER5BEG2 , 
  pip INT_X7Y60 NR5END2 -> NE5BEG2 , 
  pip INT_X9Y63 NE5END2 -> ER2BEG_S0 , 
  ;
net "timers_tmp_wr<6>" , 
  outpin "timers_tmp_wr<7>" CQ ,
  inpin "timer_0_interrupt_compare<7>" CX ,
  inpin "timer_0_overflow_compare<7>" CX ,
  inpin "timer_0_register_input<7>" CX ,
  inpin "timer_1_interrupt_compare<7>" CX ,
  inpin "timer_1_overflow_compare<7>" CX ,
  inpin "timer_1_register_input<7>" CX ,
  pip CLBLL_X10Y63 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y64 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X10Y64 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X6Y54 SITE_BYP_B2 -> L_CX , 
  pip CLBLM_X6Y54 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X6Y56 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X7Y56 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip INT_X10Y63 BYP2 -> BYP_B2 , 
  pip INT_X10Y63 ES2END2 -> BYP2 , 
  pip INT_X10Y64 BYP2 -> BYP_B2 , 
  pip INT_X10Y64 BYP3 -> BYP_B3 , 
  pip INT_X10Y64 EN2MID2 -> BYP2 , 
  pip INT_X10Y64 EN2MID2 -> BYP3 , 
  pip INT_X6Y54 BYP2 -> BYP_B2 , 
  pip INT_X6Y54 BYP3 -> BYP_B3 , 
  pip INT_X6Y54 SW2END2 -> BYP2 , 
  pip INT_X6Y54 SW2END2 -> BYP3 , 
  pip INT_X6Y56 BYP3 -> BYP_B3 , 
  pip INT_X6Y56 WN2MID2 -> BYP3 , 
  pip INT_X7Y55 SR2MID2 -> SW2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS6 -> NR5BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS6 -> WN2BEG2 , 
  pip INT_X7Y61 NR5END1 -> NW5BEG1 , 
  pip INT_X7Y64 NW5MID1 -> ER2BEG2 , 
  pip INT_X9Y64 ER2END2 -> EN2BEG2 , 
  pip INT_X9Y64 ER2END2 -> ES2BEG2 , 
  ;
net "timers_tmp_wr<7>" , 
  outpin "timers_tmp_wr<7>" DQ ,
  inpin "timer_0_interrupt_compare<7>" DX ,
  inpin "timer_0_overflow_compare<7>" DX ,
  inpin "timer_0_register_input<7>" DX ,
  inpin "timer_1_interrupt_compare<7>" DX ,
  inpin "timer_1_overflow_compare<7>" DX ,
  inpin "timer_1_register_input<7>" DX ,
  pip CLBLL_X10Y63 SITE_BYP_B7 -> L_DX , 
  pip CLBLL_X10Y64 SITE_BYP_B6 -> M_DX , 
  pip CLBLL_X10Y64 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X6Y54 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X6Y54 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X6Y56 SITE_BYP_B6 -> M_DX , 
  pip CLBLM_X7Y56 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X10Y58 EN5END1 -> NL5BEG1 , 
  pip INT_X10Y63 BYP7 -> BYP_B7 , 
  pip INT_X10Y63 NL5END1 -> NE2BEG1 , 
  pip INT_X10Y63 NL5END1 -> WL2BEG2 , 
  pip INT_X10Y63 WL2BEG2 -> BYP7 , 
  pip INT_X10Y64 BYP6 -> BYP_B6 , 
  pip INT_X10Y64 BYP7 -> BYP_B7 , 
  pip INT_X10Y64 NE2MID1 -> BYP6 , 
  pip INT_X10Y64 NE2MID1 -> BYP7 , 
  pip INT_X6Y54 BYP6 -> BYP_B6 , 
  pip INT_X6Y54 BYP7 -> BYP_B7 , 
  pip INT_X6Y54 WS2END2 -> BYP6 , 
  pip INT_X6Y54 WS2END2 -> BYP7 , 
  pip INT_X6Y56 BYP6 -> BYP_B6 , 
  pip INT_X6Y56 WL2MID2 -> BYP6 , 
  pip INT_X7Y55 SE2MID2 -> WS2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS7 -> EN5BEG1 , 
  pip INT_X7Y56 LOGIC_OUTS7 -> SE2BEG2 , 
  pip INT_X7Y56 LOGIC_OUTS7 -> WL2BEG2 , 
  ;
net "timers_tmp_wr_not0001" , 
  outpin "timers_tmp_wr<3>" A ,
  inpin "timers_tmp_wr<3>" CE ,
  inpin "timers_tmp_wr<7>" CE ,
  pip CLBLM_X7Y56 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X7Y56 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X7Y56 SITE_CTRL_B1 -> M_CE , 
  pip INT_X7Y56 CTRL0 -> CTRL_B0 , 
  pip INT_X7Y56 CTRL1 -> CTRL_B1 , 
  pip INT_X7Y56 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X7Y56 WL2BEG1 -> CTRL0 , 
  pip INT_X7Y56 WL2BEG1 -> CTRL1 , 
  ;
net "timers_update_register<0>" , 
  outpin "timers_update_register<0>" CQ ,
  inpin "timer_0/s_update_TR" AX ,
  inpin "timer_0_register_input<11>" A6 ,
  pip CLBLM_X13Y54 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X7Y53 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X7Y54 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X13Y54 LOGIC_OUTS6 -> WL5BEG_S0 , 
  pip INT_X7Y53 BYP1 -> BYP_B1 , 
  pip INT_X7Y53 SW2MID0 -> BYP1 , 
  pip INT_X7Y54 WS2END0 -> IMUX_B0 , 
  pip INT_X7Y54 WS2END0 -> SW2BEG0 , 
  pip INT_X8Y55 WL5END0 -> WS2BEG0 , 
  ;
net "timers_update_register<1>" , 
  outpin "timers_update_register<0>" BQ ,
  inpin "timer_1/s_update_TR" AX ,
  inpin "timer_1/s_update_TR_not0001" D2 ,
  pip CLBLM_X13Y54 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y60 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X13Y60 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X13Y54 LOGIC_OUTS5 -> NL5BEG0 , 
  pip INT_X13Y59 NL5END0 -> NW2BEG0 , 
  pip INT_X13Y60 BYP0 -> BYP_B0 , 
  pip INT_X13Y60 NW2MID0 -> BYP0 , 
  pip INT_X13Y60 NW2MID0 -> IMUX_B19 , 
  ;
net "uart0_int_mask<0>" , 
  outpin "uart0_int_mask<3>" AQ ,
  inpin "N310" A1 ,
  inpin "i2c_prer<7>" A6 ,
  pip CLBLL_X16Y35 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y42 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y42 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X16Y35 SR2MID0 -> IMUX_B24 , 
  pip INT_X16Y36 SW2MID0 -> SR2BEG0 , 
  pip INT_X16Y37 SR5END0 -> SW2BEG0 , 
  pip INT_X16Y42 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X16Y42 LOGIC_OUTS0 -> SR5BEG0 , 
  pip INT_X16Y42 NR2MID2 -> IMUX_B29 , 
  ;
net "uart0_int_mask<1>" , 
  outpin "uart0_int_mask<3>" BQ ,
  inpin "N410" C6 ,
  inpin "i2c_prer<7>" A4 ,
  pip CLBLL_X16Y35 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y42 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y43 SITE_IMUX_B11 -> L_C6 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ER2BEG1 -> INT_BUFS_ER2BEG_B1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ER2BEG_B1 -> INT_BUFS_ER2BEG1 , 
  pip INT_X16Y35 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X16Y35 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X16Y35 SW2MID1 -> FAN4 , 
  pip INT_X16Y36 SE2MID1 -> SW2BEG1 , 
  pip INT_X16Y37 SL5END1 -> SE2BEG1 , 
  pip INT_X16Y42 LOGIC_OUTS1 -> NE2BEG0 , 
  pip INT_X16Y42 LOGIC_OUTS1 -> SL5BEG1 , 
  pip INT_X17Y43 NE2END0 -> ER2BEG1 , 
  pip INT_X19Y43 ER2END1 -> FAN5 , 
  pip INT_X19Y43 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X19Y43 FAN_BOUNCE5 -> IMUX_B11 , 
  ;
net "uart0_int_mask<2>" , 
  outpin "uart0_int_mask<3>" CQ ,
  inpin "N280" A1 ,
  inpin "i2c_prer<7>" A2 ,
  pip CLBLL_X16Y35 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X16Y42 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y42 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X16Y35 SR2MID2 -> IMUX_B28 , 
  pip INT_X16Y36 SW2MID2 -> SR2BEG2 , 
  pip INT_X16Y37 SL5END2 -> SW2BEG2 , 
  pip INT_X16Y42 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X16Y42 LOGIC_OUTS2 -> SL5BEG2 , 
  pip INT_X18Y42 ER2END2 -> IMUX_B29 , 
  ;
net "uart0_int_mask<3>" , 
  outpin "uart0_int_mask<3>" DQ ,
  inpin "in_port_reg_mux0000<3>_wg_cy<3>" B1 ,
  pip CLBLL_X16Y42 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X15Y45 SITE_IMUX_B17 -> M_B1 , 
  pip INT_X15Y44 NW2END_N2 -> NR2BEG_N2 , 
  pip INT_X15Y45 NR2END2 -> IMUX_B17 , 
  pip INT_X16Y42 LOGIC_OUTS3 -> NW2BEG2 , 
  ;
net "uart0_int_mask<4>" , 
  outpin "uart0_int_mask<7>" AQ ,
  inpin "N430" A1 ,
  inpin "uart0_status_port<6>" A6 ,
  pip CLBLL_X16Y39 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X16Y40 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X18Y45 SITE_IMUX_B29 -> M_A1 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_NE2MID1 -> INT_BUFS_NE2MID_B1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_NE2MID_B1 -> INT_BUFS_NE2MID1 , 
  pip INT_X16Y39 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X16Y40 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X16Y40 FAN_BOUNCE2 -> IMUX_B24 , 
  pip INT_X16Y40 NE2MID0 -> FAN2 , 
  pip INT_X17Y40 NE2END0 -> NL2BEG1 , 
  pip INT_X17Y42 NL2END1 -> NE2BEG1 , 
  pip INT_X18Y43 NE2END1 -> NL2BEG2 , 
  pip INT_X18Y45 NL2END2 -> IMUX_B29 , 
  ;
net "uart0_int_mask<5>" , 
  outpin "uart0_int_mask<7>" BQ ,
  inpin "leds_1<7>" A3 ,
  inpin "uart0_status_port<6>" A4 ,
  pip CLBLL_X16Y39 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y40 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y43 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X16Y39 LOGIC_OUTS1 -> NW2BEG0 , 
  pip INT_X16Y39 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X16Y40 NW2MID0 -> IMUX_B25 , 
  pip INT_X16Y42 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y43 NL2MID1 -> IMUX_B3 , 
  ;
net "uart0_int_mask<6>" , 
  outpin "uart0_int_mask<7>" CQ ,
  inpin "i2c_top/rxack" D4 ,
  inpin "uart0_status_port<6>" A2 ,
  pip CLBLL_X16Y39 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y39 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y40 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X16Y39 LOGIC_OUTS2 -> IMUX_B22 , 
  pip INT_X16Y39 LOGIC_OUTS2 -> NE2BEG1 , 
  pip INT_X16Y40 NE2MID1 -> IMUX_B28 , 
  ;
net "uart0_int_mask<7>" , 
  outpin "uart0_int_mask<7>" DQ ,
  inpin "i2c_prer<15>" D3 ,
  pip CLBLL_X16Y37 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X16Y39 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X16Y37 SL2END1 -> IMUX_B44 , 
  pip INT_X16Y39 LOGIC_OUTS3 -> SL2BEG1 , 
  ;
net "uart0_int_mask_not0001" , 
  outpin "uart0_int_mask<3>" A ,
  inpin "uart0_int_mask<3>" CE ,
  inpin "uart0_int_mask<7>" CE ,
  pip CLBLL_X16Y39 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X16Y42 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart0_int_mask<3>" A -> AMUX
  pip CLBLL_X16Y42 L_AMUX -> SITE_LOGIC_OUTS16 , 
  pip CLBLL_X16Y42 SITE_CTRL_B0 -> L_CE , 
  pip INT_X16Y39 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y39 SE2MID1 -> CTRL0 , 
  pip INT_X16Y40 SR2END1 -> SE2BEG1 , 
  pip INT_X16Y42 CTRL0 -> CTRL_B0 , 
  pip INT_X16Y42 LOGIC_OUTS16 -> SR2BEG1 , 
  pip INT_X16Y42 SR2BEG1 -> CTRL0 , 
  ;
net "uart0_rx" , cfg " _BELSIG:PAD,PAD,uart0_rx:uart0_rx",
  ;
net "uart0_rx_IBUF" , 
  outpin "uart0_rx" I ,
  inpin "uart0_transmit_receive/receive/kcuart/sync_serial" DX ,
  pip CLBLM_X15Y34 SITE_BYP_B7 -> L_DX , 
  pip INT_INTERFACE_X17Y34 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X15Y34 BYP7 -> BYP_B7 , 
  pip INT_X15Y34 WN2MID2 -> BYP7 , 
  pip INT_X16Y34 WS2MID2 -> WN2BEG2 , 
  pip INT_X17Y34 LOGIC_OUTS21 -> WS2BEG2 , 
  pip IOI_X17Y34 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X17Y34_ILOGIC_X1Y68" D -> O
  pip IOI_X17Y34 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X17Y34 IOI_IBUF1 -> IOI_D1 , 
  ;
net "uart0_rx_data<0>" , 
  outpin "uart0_rx_data<1>" B ,
  inpin "in_port_reg_cmp_eq0019" B2 ,
  pip CLBLL_X16Y46 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y44 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X15Y44 LOGIC_OUTS13 -> NE2BEG1 , 
  pip INT_X16Y45 NE2END1 -> NE2BEG1 , 
  pip INT_X16Y46 NE2MID1 -> IMUX_B40 , 
  ;
net "uart0_rx_data<1>" , 
  outpin "uart0_rx_data<1>" C ,
  inpin "in_port_reg_cmp_eq0019" A3 ,
  pip CLBLL_X16Y46 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y44 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X15Y44 LOGIC_OUTS14 -> NR2BEG0 , 
  pip INT_X15Y46 NR2END0 -> ER2BEG1 , 
  pip INT_X16Y46 ER2MID1 -> IMUX_B3 , 
  ;
net "uart0_rx_data<2>" , 
  outpin "leds_7_OBUF" A ,
  inpin "N262" C2 ,
  pip CLBLM_X18Y43 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y44 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X18Y42 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X18Y44 NL2MID0 -> IMUX_B7 , 
  ;
net "uart0_rx_data<3>" , 
  outpin "uart0_rx_data<6>" A ,
  inpin "N427" A5 ,
  pip CLBLM_X15Y43 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart0_rx_data<6>" A -> AMUX
  pip CLBLM_X15Y43 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLM_X15Y43 SITE_IMUX_B2 -> L_A5 , 
  pip INT_X15Y43 LOGIC_OUTS20 -> SR2BEG1 , 
  pip INT_X15Y43 SR2BEG1 -> IMUX_B2 , 
  ;
net "uart0_rx_data<4>" , 
  outpin "uart0_rx_data<6>" B ,
  inpin "in_port_reg_mux0000<4>_wg_cy<3>" A6 ,
  pip CLBLL_X16Y49 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y43 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X15Y43 LOGIC_OUTS13 -> NR5BEG0 , 
  pip INT_X15Y48 NR5END0 -> NE2BEG0 , 
  pip INT_X16Y49 BYP4 -> BYP_BOUNCE4 , 
  pip INT_X16Y49 BYP_BOUNCE4 -> IMUX_B0 , 
  pip INT_X16Y49 NE2END0 -> BYP4 , 
  ;
net "uart0_rx_data<5>" , 
  outpin "uart0_rx_data<1>" A ,
  inpin "in_port_reg_mux0000<5>_wg_cy<3>" A5 ,
  pip CLBLL_X16Y50 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y44 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X15Y43 LOGIC_OUTS_S1_12 -> NE5BEG2 , 
  pip INT_X16Y50 NW2END0 -> IMUX_B26 , 
  pip INT_X17Y46 NE5END2 -> NL2BEG_S0 , 
  pip INT_X17Y49 NL2END0 -> NW2BEG0 , 
  ;
net "uart0_rx_data<6>" , 
  outpin "uart0_rx_data<6>" C ,
  inpin "in_port_reg_mux0000<6>_wg_cy<3>" A1 ,
  pip CLBLL_X14Y46 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y43 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X14Y46 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X14Y46 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X14Y46 NW2END0 -> CTRL1 , 
  pip INT_X15Y43 LOGIC_OUTS14 -> NR2BEG0 , 
  pip INT_X15Y45 NR2END0 -> NW2BEG0 , 
  ;
net "uart0_rx_data<7>" , 
  outpin "uart0_rx_data<7>" A ,
  inpin "i2c_prer<15>" D4 ,
  pip CLBLL_X16Y37 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y39 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X15Y38 LOGIC_OUTS_S12 -> ES2BEG2 , 
  pip INT_X16Y37 ES2END2 -> IMUX_B46 , 
  ;
net "uart0_status_port<1>" , 
  outpin "uart0_status_port<1>" DQ ,
  inpin "i2c_prer<7>" A1 ,
  inpin "i2c_prer<7>" B1 ,
  inpin "in_port_reg_cmp_eq0019" A2 ,
  inpin "uart0_status_port<1>" D4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" A2 ,
  pip CLBLL_X16Y30 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X16Y30 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X16Y30 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y35 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y35 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y46 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y29 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y29 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y29 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y29 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y30 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y30 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y30 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y30 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X15Y29 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X15Y29 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X15Y29 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X15Y29 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X15Y29 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X15Y29 SW2END2 -> BYP6 , 
  pip INT_X15Y30 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X15Y30 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X15Y30 BYP_BOUNCE6 -> IMUX_B21 , 
  pip INT_X15Y30 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X15Y30 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X15Y30 WN2MID2 -> BYP6 , 
  pip INT_X16Y30 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X16Y30 LOGIC_OUTS7 -> IMUX_B4 , 
  pip INT_X16Y30 LOGIC_OUTS7 -> NW5BEG1 , 
  pip INT_X16Y30 LOGIC_OUTS7 -> SW2BEG2 , 
  pip INT_X16Y30 LOGIC_OUTS7 -> WN2BEG2 , 
  pip INT_X16Y33 NW5MID1 -> NL2BEG2 , 
  pip INT_X16Y35 NL2END2 -> IMUX_B17 , 
  pip INT_X16Y35 NL2END2 -> IMUX_B29 , 
  pip INT_X16Y35 NL2END2 -> NE2BEG2 , 
  pip INT_X16Y46 NW2END1 -> IMUX_B4 , 
  pip INT_X17Y36 NE2END2 -> LV0 , 
  pip INT_X17Y42 LV6 -> NR5BEG1 , 
  pip INT_X17Y45 NR5MID1 -> NW2BEG1 , 
  ;
net "uart0_status_port<2>" , 
  outpin "i2c_prer<7>" B ,
  inpin "N496" D6 ,
  inpin "i2c_prer<7>" A5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" B2 ,
  pip CLBLL_X16Y29 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X16Y35 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X16Y35 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y40 SITE_IMUX_B23 -> M_D6 , 
  pip INT_BUFS_L_X17Y40 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y40 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X16Y29 SL2END2 -> IMUX_B40 , 
  pip INT_X16Y32 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X16Y33 SL2END0 -> SE2BEG0 , 
  pip INT_X16Y35 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X16Y35 LOGIC_OUTS13 -> NL5BEG1 , 
  pip INT_X16Y35 LOGIC_OUTS13 -> SL2BEG0 , 
  pip INT_X16Y40 NL5END1 -> ER2BEG2 , 
  pip INT_X18Y40 ER2END2 -> IMUX_B23 , 
  ;
net "uart0_status_port<4>" , 
  outpin "uart0_status_port<4>" CQ ,
  inpin "i2c_ctr<7>" A2 ,
  inpin "uart0_status_port<4>" C4 ,
  inpin "uart0_status_port<5>" CE ,
  inpin "uart0_status_port<6>" A1 ,
  pip CLBLL_X16Y40 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y46 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y40 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X15Y40 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y40 SITE_IMUX_B10 -> L_C4 , 
  pip INT_X15Y40 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y40 ER2BEG2 -> FAN4 , 
  pip INT_X15Y40 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y40 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y40 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X15Y40 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X15Y40 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X15Y45 NR5END1 -> NE2BEG1 , 
  pip INT_X16Y40 ER2MID2 -> IMUX_B29 , 
  pip INT_X16Y46 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y46 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X16Y46 NE2END1 -> FAN5 , 
  ;
net "uart0_status_port<5>" , 
  outpin "uart0_status_port<5>" DQ ,
  inpin "N490" A1 ,
  inpin "leds_7_OBUF" A5 ,
  inpin "uart0_rx_data<1>" A5 ,
  inpin "uart0_rx_data<1>" B5 ,
  inpin "uart0_rx_data<1>" C5 ,
  inpin "uart0_rx_data<6>" A5 ,
  inpin "uart0_rx_data<6>" B5 ,
  inpin "uart0_rx_data<6>" C5 ,
  inpin "uart0_rx_data<7>" A5 ,
  inpin "uart0_status_port<4>" B3 ,
  inpin "uart0_status_port<5>" D4 ,
  inpin "uart0_status_port<6>" A3 ,
  inpin "uart0_status_port<6>" B2 ,
  pip CLBLL_X16Y40 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y40 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y39 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y40 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y40 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y40 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X15Y43 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y43 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y43 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y44 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y44 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X15Y44 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y43 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y43 SITE_IMUX_B5 -> L_A1 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_X15Y39 SR2MID1 -> IMUX_B26 , 
  pip INT_X15Y40 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X15Y40 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X15Y40 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X15Y40 LOGIC_OUTS7 -> ES2BEG1 , 
  pip INT_X15Y40 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X15Y40 LOGIC_OUTS7 -> NE5BEG1 , 
  pip INT_X15Y40 LOGIC_OUTS7 -> SR2BEG1 , 
  pip INT_X15Y43 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X15Y43 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X15Y43 BYP_BOUNCE6 -> IMUX_B14 , 
  pip INT_X15Y43 BYP_BOUNCE6 -> IMUX_B26 , 
  pip INT_X15Y43 BYP_BOUNCE6 -> IMUX_B33 , 
  pip INT_X15Y43 NE5MID1 -> NW2BEG1 , 
  pip INT_X15Y43 NE5MID1 -> WL2BEG2 , 
  pip INT_X15Y43 WL2BEG2 -> BYP6 , 
  pip INT_X15Y43 WL2BEG2 -> BYP7 , 
  pip INT_X15Y44 BYP_BOUNCE_N7 -> IMUX_B14 , 
  pip INT_X15Y44 BYP_BOUNCE_N7 -> IMUX_B26 , 
  pip INT_X15Y44 NW2MID1 -> IMUX_B33 , 
  pip INT_X16Y40 ES2MID1 -> FAN5 , 
  pip INT_X16Y40 ES2MID1 -> IMUX_B27 , 
  pip INT_X16Y40 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y40 FAN_BOUNCE5 -> IMUX_B16 , 
  pip INT_X17Y43 NE5END1 -> ER2BEG2 , 
  pip INT_X18Y43 ER2MID2 -> FAN6 , 
  pip INT_X18Y43 ER2MID2 -> IMUX_B5 , 
  pip INT_X18Y43 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y43 FAN_BOUNCE6 -> IMUX_B26 , 
  ;
net "uart0_status_port<6>" , 
  outpin "uart0_status_port<6>" B ,
  inpin "N487" A2 ,
  inpin "uart0_status_port<6>" A5 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" B5 ,
  pip CLBLL_X16Y40 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "uart0_status_port<6>" B -> BMUX
  pip CLBLL_X16Y40 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X16Y40 M_BMUX -> SITE_LOGIC_OUTS21 , 
  pip CLBLL_X16Y40 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y40 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X18Y41 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y41 INT_BUFS_ER2MID0 -> INT_BUFS_ER2MID_B0 , 
  pip INT_BUFS_R_X18Y41 INT_BUFS_ER2MID_B0 -> INT_BUFS_ER2MID0 , 
  pip INT_X16Y40 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X16Y40 LOGIC_OUTS13 -> IMUX_B38 , 
  pip INT_X16Y40 LOGIC_OUTS21 -> ER2BEG_S0 , 
  pip INT_X18Y41 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X18Y41 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X18Y41 ER2END0 -> BYP5 , 
  ;
net "uart0_transmit_receive/receive/buf_0/pointer<0>" , 
  outpin "uart0_status_port<5>" AQ ,
  inpin "leds_7_OBUF" A2 ,
  inpin "uart0_rx_data<1>" A2 ,
  inpin "uart0_rx_data<1>" B2 ,
  inpin "uart0_rx_data<1>" C2 ,
  inpin "uart0_rx_data<6>" A2 ,
  inpin "uart0_rx_data<6>" B2 ,
  inpin "uart0_rx_data<6>" C2 ,
  inpin "uart0_rx_data<7>" A2 ,
  inpin "uart0_status_port<4>" B4 ,
  inpin "uart0_status_port<5>" A4 ,
  inpin "uart0_status_port<6>" B4 ,
  pip CLBLL_X16Y40 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y39 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y40 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y40 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y40 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y43 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y43 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y43 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y44 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y44 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y44 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X18Y43 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ER2MID2 -> INT_BUFS_ER2MID_B2 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ER2MID_B2 -> INT_BUFS_ER2MID2 , 
  pip INT_X15Y39 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X15Y39 FAN_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y39 SW2MID1 -> FAN5 , 
  pip INT_X15Y40 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X15Y40 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X15Y40 LOGIC_OUTS4 -> IMUX_B37 , 
  pip INT_X15Y40 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X15Y40 LOGIC_OUTS4 -> SW2BEG1 , 
  pip INT_X15Y42 NL2END1 -> NE2BEG1 , 
  pip INT_X15Y42 NL2END1 -> NW2BEG1 , 
  pip INT_X15Y43 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y43 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X15Y43 NE2MID1 -> BYP2 , 
  pip INT_X15Y43 NE2MID1 -> IMUX_B16 , 
  pip INT_X15Y43 NE2MID1 -> IMUX_B28 , 
  pip INT_X15Y43 NW2MID1 -> NE2BEG1 , 
  pip INT_X15Y44 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y44 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X15Y44 NE2MID1 -> BYP2 , 
  pip INT_X15Y44 NE2MID1 -> IMUX_B16 , 
  pip INT_X15Y44 NE2MID1 -> IMUX_B28 , 
  pip INT_X16Y40 ES2MID0 -> IMUX_B13 , 
  pip INT_X16Y43 NE2END1 -> ER2BEG2 , 
  pip INT_X18Y43 ER2END2 -> SR2BEG2 , 
  pip INT_X18Y43 SR2BEG2 -> IMUX_B28 , 
  ;
net "uart0_transmit_receive/receive/buf_0/pointer<1>" , 
  outpin "uart0_status_port<5>" BQ ,
  inpin "leds_7_OBUF" A3 ,
  inpin "uart0_rx_data<1>" A3 ,
  inpin "uart0_rx_data<1>" B3 ,
  inpin "uart0_rx_data<1>" C3 ,
  inpin "uart0_rx_data<6>" A3 ,
  inpin "uart0_rx_data<6>" B3 ,
  inpin "uart0_rx_data<6>" C3 ,
  inpin "uart0_rx_data<7>" A3 ,
  inpin "uart0_status_port<4>" B5 ,
  inpin "uart0_status_port<5>" B4 ,
  inpin "uart0_status_port<5>" BX ,
  inpin "uart0_status_port<6>" B3 ,
  pip CLBLL_X16Y40 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y39 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y40 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y40 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X15Y40 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y40 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X15Y43 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y43 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y43 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y44 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y44 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y44 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y43 SITE_IMUX_B27 -> M_A3 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_ES2BEG1 -> INT_BUFS_ES2BEG_B1 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_ES2BEG_B1 -> INT_BUFS_ES2BEG1 , 
  pip INT_X14Y42 WN2END1 -> NR2BEG0 , 
  pip INT_X14Y44 NR2END0 -> ER2BEG1 , 
  pip INT_X15Y39 BYP_BOUNCE_S0 -> IMUX_B27 , 
  pip INT_X15Y40 BYP0 -> BYP_BOUNCE0 , 
  pip INT_X15Y40 BYP4 -> BYP_B4 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> BYP0 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X15Y40 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X15Y40 WL2BEG1 -> IMUX_B38 , 
  pip INT_X15Y41 NE2MID0 -> NR2BEG0 , 
  pip INT_X15Y41 NE2MID0 -> WN2BEG1 , 
  pip INT_X15Y43 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X15Y43 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X15Y43 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X15Y43 BYP_BOUNCE1 -> IMUX_B32 , 
  pip INT_X15Y43 NR2END0 -> BYP1 , 
  pip INT_X15Y43 NR2END0 -> ER2BEG1 , 
  pip INT_X15Y44 ER2MID1 -> FAN4 , 
  pip INT_X15Y44 ER2MID1 -> IMUX_B15 , 
  pip INT_X15Y44 ER2MID1 -> IMUX_B27 , 
  pip INT_X15Y44 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y44 FAN_BOUNCE4 -> IMUX_B32 , 
  pip INT_X16Y40 ER2MID1 -> IMUX_B15 , 
  pip INT_X17Y43 ER2END1 -> ES2BEG1 , 
  pip INT_X18Y43 ES2MID1 -> IMUX_B27 , 
  ;
net "uart0_transmit_receive/receive/buf_0/pointer<2>" , 
  outpin "uart0_status_port<5>" CQ ,
  inpin "leds_7_OBUF" A4 ,
  inpin "uart0_rx_data<1>" A4 ,
  inpin "uart0_rx_data<1>" B4 ,
  inpin "uart0_rx_data<1>" C4 ,
  inpin "uart0_rx_data<6>" A4 ,
  inpin "uart0_rx_data<6>" B4 ,
  inpin "uart0_rx_data<6>" C4 ,
  inpin "uart0_rx_data<7>" A4 ,
  inpin "uart0_status_port<4>" B2 ,
  inpin "uart0_status_port<5>" C4 ,
  inpin "uart0_status_port<5>" CX ,
  inpin "uart0_status_port<6>" B1 ,
  pip CLBLL_X16Y40 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y39 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y40 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y40 SITE_BYP_B3 -> M_CX , 
  pip CLBLM_X15Y40 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y40 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y43 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y43 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y43 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y44 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y44 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y44 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y43 SITE_IMUX_B25 -> M_A4 , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_NE2MID0 -> INT_BUFS_NE2MID_B0 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_NE2MID_B0 -> INT_BUFS_NE2MID0 , 
  pip INT_X15Y39 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X15Y39 FAN_BOUNCE2 -> IMUX_B25 , 
  pip INT_X15Y39 SL2MID1 -> FAN2 , 
  pip INT_X15Y40 BYP3 -> BYP_B3 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> BYP3 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> IMUX_B40 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> NL2BEG_S0 , 
  pip INT_X15Y40 LOGIC_OUTS6 -> SL2BEG1 , 
  pip INT_X15Y43 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y43 BYP_BOUNCE5 -> IMUX_B34 , 
  pip INT_X15Y43 NL2END0 -> BYP5 , 
  pip INT_X15Y43 NL2END0 -> IMUX_B13 , 
  pip INT_X15Y43 NL2END0 -> IMUX_B25 , 
  pip INT_X15Y43 NL2END0 -> NW2BEG0 , 
  pip INT_X15Y44 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y44 BYP_BOUNCE5 -> IMUX_B34 , 
  pip INT_X15Y44 NW2MID0 -> BYP5 , 
  pip INT_X15Y44 NW2MID0 -> IMUX_B13 , 
  pip INT_X15Y44 NW2MID0 -> IMUX_B25 , 
  pip INT_X16Y40 ES2MID2 -> IMUX_B17 , 
  pip INT_X17Y40 EL2END2 -> NL2BEG_S0 , 
  pip INT_X17Y42 NL2MID0 -> NE2BEG0 , 
  pip INT_X18Y43 NE2END0 -> IMUX_B25 , 
  ;
net "uart0_transmit_receive/receive/buf_0/pointer_zero" , 
  outpin "uart0_status_port<4>" B ,
  inpin "uart0_status_port<4>" C1 ,
  inpin "uart0_status_port<5>" A1 ,
  inpin "uart0_status_port<5>" B6 ,
  inpin "uart0_status_port<5>" C6 ,
  inpin "uart0_status_port<5>" D1 ,
  pip CLBLM_X15Y40 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "uart0_status_port<4>" B -> BMUX
  pip CLBLM_X15Y40 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X15Y40 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X15Y40 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y40 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y40 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X15Y40 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X15Y40 SITE_IMUX_B6 -> L_C1 , 
  pip INT_X15Y40 LOGIC_OUTS17 -> IMUX_B29 , 
  pip INT_X15Y40 LOGIC_OUTS17 -> IMUX_B35 , 
  pip INT_X15Y40 LOGIC_OUTS9 -> SR2BEG0 , 
  pip INT_X15Y40 SR2BEG0 -> IMUX_B12 , 
  pip INT_X15Y40 SR2BEG0 -> IMUX_B18 , 
  pip INT_X15Y40 SR2BEG0 -> IMUX_B6 , 
  ;
net "uart0_transmit_receive/receive/buf_0/valid_write" , 
  outpin "uart0_transmit_receive/receive/buf_0/valid_write" B ,
  inpin "leds_7_OBUF" CE ,
  inpin "uart0_rx_data<1>" CE ,
  inpin "uart0_rx_data<6>" CE ,
  inpin "uart0_rx_data<7>" CE ,
  inpin "uart0_status_port<5>" AX ,
  pip CLBLL_X16Y40 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "uart0_transmit_receive/receive/buf_0/valid_write" B -> BMUX
  pip CLBLL_X16Y40 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X16Y40 L_BMUX -> SITE_LOGIC_OUTS17 , 
  pip CLBLM_X15Y39 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y40 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y43 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y44 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y43 SITE_CTRL_B1 -> M_CE , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_NE2MID0 -> INT_BUFS_NE2MID_B0 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_NE2MID_B0 -> INT_BUFS_NE2MID0 , 
  pip INT_X15Y39 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y39 WS2END1 -> CTRL1 , 
  pip INT_X15Y40 BYP1 -> BYP_B1 , 
  pip INT_X15Y40 WS2MID1 -> BYP1 , 
  pip INT_X15Y43 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y43 WL2MID1 -> CTRL1 , 
  pip INT_X15Y44 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y44 NW2END0 -> CTRL1 , 
  pip INT_X16Y40 LOGIC_OUTS17 -> NL2BEG_S0 , 
  pip INT_X16Y40 LOGIC_OUTS9 -> NE2BEG0 , 
  pip INT_X16Y40 LOGIC_OUTS9 -> WS2BEG1 , 
  pip INT_X16Y43 NL2END0 -> NW2BEG0 , 
  pip INT_X16Y43 NL2END0 -> WL2BEG1 , 
  pip INT_X17Y41 NE2END0 -> NE2BEG0 , 
  pip INT_X18Y42 NE2END0 -> NE2BEG0 , 
  pip INT_X18Y43 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y43 NE2MID0 -> CTRL1 , 
  ;
net "uart0_transmit_receive/receive/fifo_write" , 
  outpin "uart0_transmit_receive/receive/fifo_write" DQ ,
  inpin "uart0_status_port<4>" C5 ,
  inpin "uart0_status_port<5>" A3 ,
  inpin "uart0_status_port<5>" B3 ,
  inpin "uart0_status_port<5>" C5 ,
  inpin "uart0_status_port<5>" D5 ,
  inpin "uart0_transmit_receive/receive/buf_0/valid_write" B1 ,
  pip CLBLL_X14Y38 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X16Y40 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y40 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y40 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X15Y40 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y40 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X15Y40 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X14Y38 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X14Y39 NR2MID1 -> NE2BEG1 , 
  pip INT_X14Y40 NR2END1 -> ER2BEG2 , 
  pip INT_X15Y40 NE2END1 -> IMUX_B15 , 
  pip INT_X15Y40 NE2END1 -> IMUX_B21 , 
  pip INT_X15Y40 NE2END1 -> IMUX_B27 , 
  pip INT_X15Y40 NE2END1 -> IMUX_B33 , 
  pip INT_X15Y40 NE2END1 -> IMUX_B9 , 
  pip INT_X16Y40 ER2END2 -> IMUX_B41 , 
  ;
net "uart0_transmit_receive/receive/kcuart/edge_delay" , 
  outpin "uart0_transmit_receive/receive/kcuart/start_edge" B ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" D2 ,
  pip CLBLL_X14Y36 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y36 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X14Y36 WS2MID1 -> IMUX_B19 , 
  pip INT_X15Y36 LOGIC_OUTS13 -> WS2BEG1 , 
  ;
net "uart0_transmit_receive/receive/kcuart/purge" , 
  outpin "uart0_transmit_receive/receive/kcuart/purge" DQ ,
  inpin "uart0_transmit_receive/receive/kcuart/purge" D4 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" D6 ,
  pip CLBLL_X14Y36 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X13Y36 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X13Y36 SITE_IMUX_B46 -> L_D4 , 
  pip INT_X13Y36 LOGIC_OUTS3 -> ES2BEG2 , 
  pip INT_X13Y36 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X14Y36 ES2MID2 -> IMUX_B23 , 
  ;
net "uart0_transmit_receive/receive/kcuart/start_bit" , 
  outpin "uart0_transmit_receive/receive/kcuart/start_bit" AQ ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" BI ,
  pip CLBLM_X15Y36 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y38 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X15Y36 FAN2 -> FAN_B2 , 
  pip INT_X15Y36 SR2MID1 -> FAN2 , 
  pip INT_X15Y37 SW2MID1 -> SR2BEG1 , 
  pip INT_X15Y38 LOGIC_OUTS4 -> SW2BEG1 , 
  ;
net "uart0_transmit_receive/receive/kcuart/start_edge" , 
  outpin "uart0_transmit_receive/receive/kcuart/start_edge" BQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" D1 ,
  pip CLBLL_X14Y36 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X15Y36 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X14Y36 WN2MID0 -> IMUX_B18 , 
  pip INT_X15Y36 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "uart0_transmit_receive/receive/kcuart/stop_bit" , 
  outpin "uart0_transmit_receive/receive/kcuart/stop_bit" DQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" D5 ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" AI ,
  pip CLBLL_X14Y35 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X14Y36 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X13Y39 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y39 FAN0 -> FAN_B0 , 
  pip INT_X13Y39 WL2MID0 -> FAN0 , 
  pip INT_X14Y35 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X14Y35 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X14Y36 NR2MID1 -> IMUX_B21 , 
  pip INT_X14Y38 NL5MID2 -> WL2BEG_S0 , 
  ;
net "uart0_transmit_receive/receive/kcuart/sync_serial" , 
  outpin "uart0_transmit_receive/receive/kcuart/sync_serial" DQ ,
  inpin "uart0_transmit_receive/receive/kcuart/stop_bit" DX ,
  pip CLBLL_X14Y35 SITE_BYP_B7 -> L_DX , 
  pip CLBLM_X15Y34 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_X14Y35 BYP7 -> BYP_B7 , 
  pip INT_X14Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X14Y35 FAN_BOUNCE5 -> BYP7 , 
  pip INT_X14Y35 WN2END2 -> FAN5 , 
  pip INT_X15Y34 LOGIC_OUTS3 -> WN2BEG2 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_char" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_char" DQ ,
  inpin "uart0_transmit_receive/receive/fifo_write" D5 ,
  inpin "uart0_transmit_receive/receive/kcuart/purge" D5 ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" AI ,
  pip CLBLL_X14Y36 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X14Y38 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X13Y35 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X13Y36 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X13Y35 FAN0 -> FAN_B0 , 
  pip INT_X13Y35 SL2MID0 -> FAN0 , 
  pip INT_X13Y36 WR2MID1 -> SL2BEG0 , 
  pip INT_X13Y36 WS2MID2 -> IMUX_B45 , 
  pip INT_X14Y36 LOGIC_OUTS7 -> NR2BEG1 , 
  pip INT_X14Y36 LOGIC_OUTS7 -> WR2BEG1 , 
  pip INT_X14Y36 LOGIC_OUTS7 -> WS2BEG2 , 
  pip INT_X14Y38 NR2END1 -> IMUX_B45 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<0>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" AQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" DI ,
  pip CLBLM_X13Y34 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X13Y35 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X13Y34 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y34 FAN7 -> FAN_B7 , 
  pip INT_X13Y34 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X13Y34 GFAN0 -> FAN7 , 
  pip INT_X13Y34 SL2MID0 -> FAN1 , 
  pip INT_X13Y35 LOGIC_OUTS4 -> SL2BEG0 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" DQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" AI ,
  pip CLBLM_X13Y34 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y34 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y34 FAN0 -> FAN_B0 , 
  pip INT_X13Y34 LOGIC_OUTS7 -> NW2BEG1 , 
  pip INT_X13Y34 WR2MID0 -> FAN0 , 
  pip INT_X13Y35 NW2MID1 -> EN2BEG1 , 
  pip INT_X14Y34 SR2MID1 -> WR2BEG0 , 
  pip INT_X14Y35 EN2MID1 -> SR2BEG1 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<2>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" AQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" BI ,
  pip CLBLM_X13Y34 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y34 SITE_FAN_B2 -> M_BI , 
  pip INT_X13Y34 FAN2 -> FAN_B2 , 
  pip INT_X13Y34 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X13Y34 WR2BEG0 -> FAN2 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<3>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" BQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" CI ,
  pip CLBLM_X13Y34 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y34 SITE_FAN_B5 -> M_CI , 
  pip INT_X13Y34 FAN5 -> FAN_B5 , 
  pip INT_X13Y34 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y34 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X13Y34 GFAN1 -> FAN5 , 
  pip INT_X13Y34 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X13Y34 NR2MID2 -> FAN6 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<4>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" CQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" BI ,
  pip CLBLM_X13Y34 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y35 SITE_FAN_B2 -> M_BI , 
  pip INT_X13Y34 LOGIC_OUTS6 -> NW2BEG2 , 
  pip INT_X13Y35 FAN2 -> FAN_B2 , 
  pip INT_X13Y35 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y35 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X13Y35 GFAN1 -> FAN2 , 
  pip INT_X13Y35 NW2MID2 -> FAN6 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<5>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" BQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" CI ,
  pip CLBLM_X13Y35 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y35 SITE_FAN_B5 -> M_CI , 
  pip INT_X13Y35 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y35 FAN5 -> FAN_B5 , 
  pip INT_X13Y35 FAN_BOUNCE1 -> GFAN0 , 
  pip INT_X13Y35 GFAN0 -> FAN5 , 
  pip INT_X13Y35 LOGIC_OUTS5 -> SR2BEG0 , 
  pip INT_X13Y35 SR2BEG0 -> FAN1 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<6>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" CQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" DI ,
  pip CLBLM_X13Y35 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X13Y35 SITE_FAN_B7 -> M_DI , 
  pip INT_X13Y35 EL2BEG2 -> FAN7 , 
  pip INT_X13Y35 FAN7 -> FAN_B7 , 
  pip INT_X13Y35 LOGIC_OUTS6 -> EL2BEG2 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" DQ ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" AI ,
  pip CLBLM_X13Y35 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X13Y36 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y35 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X13Y36 FAN0 -> FAN_B0 , 
  pip INT_X13Y36 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X13Y36 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X13Y36 GFAN1 -> FAN0 , 
  pip INT_X13Y36 NL2MID2 -> FAN6 , 
  ;
net "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" , 
  outpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" AQ ,
  inpin "uart0_transmit_receive/receive/kcuart/purge" D2 ,
  pip CLBLM_X13Y36 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y36 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X13Y36 LOGIC_OUTS4 -> IMUX_B43 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<0>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<4>" BQ ,
  inpin "uart0_rx_data<1>" BI ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" AI ,
  pip CLBLM_X15Y38 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y42 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y44 SITE_FAN_B2 -> M_BI , 
  pip INT_X15Y38 FAN0 -> FAN_B0 , 
  pip INT_X15Y38 SR2MID0 -> FAN0 , 
  pip INT_X15Y39 SW5MID0 -> SR2BEG0 , 
  pip INT_X15Y42 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X15Y42 LOGIC_OUTS5 -> SW5BEG0 , 
  pip INT_X15Y43 NW2MID0 -> NE2BEG0 , 
  pip INT_X15Y44 FAN2 -> FAN_B2 , 
  pip INT_X15Y44 NE2MID0 -> FAN2 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<1>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<4>" AQ ,
  inpin "uart0_rx_data<1>" CI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" BI ,
  pip CLBLM_X15Y42 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y42 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y44 SITE_FAN_B5 -> M_CI , 
  pip INT_X15Y42 FAN2 -> FAN_B2 , 
  pip INT_X15Y42 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X15Y42 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X15Y42 WR2BEG0 -> FAN2 , 
  pip INT_X15Y44 FAN5 -> FAN_B5 , 
  pip INT_X15Y44 NL2END1 -> FAN5 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<2>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<4>" CQ ,
  inpin "leds_7_OBUF" AI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" AI ,
  pip CLBLM_X15Y42 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X15Y42 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X18Y43 SITE_FAN_B0 -> M_AI , 
  pip INT_BUFS_L_X17Y43 INT_BUFS_EN2BEG0 -> INT_BUFS_EN2BEG_B0 , 
  pip INT_BUFS_R_X18Y43 INT_BUFS_EN2BEG_B0 -> INT_BUFS_EN2BEG0 , 
  pip INT_X15Y42 EL2BEG2 -> FAN6 , 
  pip INT_X15Y42 FAN0 -> FAN_B0 , 
  pip INT_X15Y42 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y42 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X15Y42 GFAN1 -> FAN0 , 
  pip INT_X15Y42 LOGIC_OUTS6 -> EL2BEG2 , 
  pip INT_X15Y42 LOGIC_OUTS6 -> ER2BEG_S0 , 
  pip INT_X17Y43 ER2END0 -> EN2BEG0 , 
  pip INT_X18Y43 EN2MID0 -> FAN0 , 
  pip INT_X18Y43 FAN0 -> FAN_B0 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<3>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<5>" AQ ,
  inpin "uart0_rx_data<6>" AI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" CI ,
  pip CLBLM_X15Y41 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y42 SITE_FAN_B5 -> M_CI , 
  pip CLBLM_X15Y43 SITE_FAN_B0 -> M_AI , 
  pip INT_X14Y41 WS2MID1 -> NW2BEG0 , 
  pip INT_X14Y42 NW2MID0 -> ER2BEG1 , 
  pip INT_X15Y41 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X15Y41 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X15Y42 ER2MID1 -> FAN5 , 
  pip INT_X15Y42 FAN5 -> FAN_B5 , 
  pip INT_X15Y43 FAN0 -> FAN_B0 , 
  pip INT_X15Y43 WL2MID0 -> FAN0 , 
  pip INT_X16Y41 ER2MID1 -> NL2BEG2 , 
  pip INT_X16Y42 NL2MID2 -> WL2BEG_S0 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<4>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<4>" DQ ,
  inpin "uart0_rx_data<6>" BI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" AI ,
  pip CLBLM_X15Y41 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y42 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X15Y43 SITE_FAN_B2 -> M_BI , 
  pip INT_X15Y41 FAN0 -> FAN_B0 , 
  pip INT_X15Y41 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y41 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X15Y41 GFAN1 -> FAN0 , 
  pip INT_X15Y41 SW2MID2 -> FAN6 , 
  pip INT_X15Y42 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X15Y42 LOGIC_OUTS7 -> SW2BEG2 , 
  pip INT_X15Y43 FAN2 -> FAN_B2 , 
  pip INT_X15Y43 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X15Y43 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X15Y43 GFAN1 -> FAN2 , 
  pip INT_X15Y43 NL2MID2 -> FAN6 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<5>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<5>" BQ ,
  inpin "uart0_rx_data<1>" AI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" DI ,
  pip CLBLM_X15Y41 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X15Y42 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X15Y44 SITE_FAN_B0 -> M_AI , 
  pip INT_X15Y41 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X15Y42 FAN7 -> FAN_B7 , 
  pip INT_X15Y42 NR2END2 -> FAN7 , 
  pip INT_X15Y42 NR2END2 -> NE2BEG2 , 
  pip INT_X15Y43 NE2MID2 -> WL2BEG_S0 , 
  pip INT_X15Y44 FAN0 -> FAN_B0 , 
  pip INT_X15Y44 WL2BEG0 -> FAN0 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<6>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<6>" AQ ,
  inpin "uart0_rx_data<6>" CI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" BI ,
  pip CLBLM_X13Y41 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X15Y41 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X15Y43 SITE_FAN_B5 -> M_CI , 
  pip INT_X13Y41 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X13Y41 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X13Y43 NR2END0 -> ER2BEG1 , 
  pip INT_X15Y41 ER2END1 -> SR2BEG1 , 
  pip INT_X15Y41 FAN2 -> FAN_B2 , 
  pip INT_X15Y41 SR2BEG1 -> FAN2 , 
  pip INT_X15Y43 ER2END1 -> FAN5 , 
  pip INT_X15Y43 FAN5 -> FAN_B5 , 
  ;
net "uart0_transmit_receive/receive/uart_data_out<7>" , 
  outpin "uart0_transmit_receive/receive/uart_data_out<7>" AQ ,
  inpin "uart0_rx_data<7>" AI ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" AI ,
  pip CLBLM_X13Y39 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X13Y41 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X15Y39 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y39 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X13Y39 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X13Y41 FAN0 -> FAN_B0 , 
  pip INT_X13Y41 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y41 FAN_BOUNCE4 -> GFAN0 , 
  pip INT_X13Y41 GFAN0 -> FAN0 , 
  pip INT_X13Y41 NL2END1 -> FAN4 , 
  pip INT_X14Y39 ES2MID0 -> EN2BEG0 , 
  pip INT_X15Y39 EN2MID0 -> FAN0 , 
  pip INT_X15Y39 FAN0 -> FAN_B0 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<10>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<10>" COUT ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" CIN ,
  pip CLBLL_X10Y26 LL_COUT -> M_COUT_N , 
  ;
net "uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<14>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<14>" COUT ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<15>" CIN ,
  pip CLBLL_X10Y27 LL_COUT -> M_COUT_N , 
  ;
net "uart0_transmit_receive/ref_sig_gen/Maccum_counter_cy<6>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<6>" COUT ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" CIN ,
  pip CLBLL_X10Y25 LL_COUT -> M_COUT_N , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<10>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<10>" DQ ,
  inpin "N95" A2 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" D4 ,
  pip CLBLL_X10Y26 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y26 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X10Y26 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y26 LOGIC_OUTS7 -> NE2BEG1 , 
  pip INT_X10Y27 NE2MID1 -> IMUX_B4 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<11>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<14>" AQ ,
  inpin "N95" B4 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" A4 ,
  pip CLBLL_X10Y27 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X10Y27 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X10Y27 LOGIC_OUTS4 -> IMUX_B37 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<12>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<14>" BQ ,
  inpin "N95" B5 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" B4 ,
  pip CLBLL_X10Y27 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y27 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X10Y27 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X10Y27 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X10Y27 WL2BEG1 -> IMUX_B38 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<13>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<14>" CQ ,
  inpin "N95" B2 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" C4 ,
  pip CLBLL_X10Y27 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y27 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B40 -> L_B2 , 
  pip INT_X10Y27 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y27 LOGIC_OUTS6 -> IMUX_B40 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<14>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<14>" DQ ,
  inpin "N95" B3 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<14>" D4 ,
  pip CLBLL_X10Y27 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y27 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X10Y27 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X10Y27 BYP_BOUNCE6 -> IMUX_B39 , 
  pip INT_X10Y27 LOGIC_OUTS7 -> BYP6 , 
  pip INT_X10Y27 LOGIC_OUTS7 -> IMUX_B22 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<15>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<15>" AQ ,
  inpin "N95" B6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<15>" A4 ,
  pip CLBLL_X10Y27 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X10Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y28 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y27 SR2MID0 -> IMUX_B36 , 
  pip INT_X10Y28 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X10Y28 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<3>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<6>" AQ ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" A4 ,
  pip CLBLL_X10Y25 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y25 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X10Y25 LOGIC_OUTS4 -> IMUX_B25 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<4>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<6>" BQ ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" B4 ,
  pip CLBLL_X10Y25 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y25 SITE_IMUX_B13 -> M_B4 , 
  pip INT_X10Y25 LOGIC_OUTS5 -> IMUX_B13 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<5>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<6>" CQ ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" C4 ,
  pip CLBLL_X10Y25 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y25 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X10Y25 LOGIC_OUTS6 -> IMUX_B34 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<6>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<6>" DQ ,
  inpin "N95" A1 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<6>" D4 ,
  pip CLBLL_X10Y25 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X10Y25 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X10Y25 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X10Y25 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X10Y27 NL2END2 -> IMUX_B5 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<7>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<10>" AQ ,
  inpin "N95" A4 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" A4 ,
  pip CLBLL_X10Y26 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X10Y26 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X10Y26 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X10Y26 LOGIC_OUTS4 -> NW2BEG0 , 
  pip INT_X10Y27 NW2MID0 -> IMUX_B1 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<8>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<10>" BQ ,
  inpin "N95" A3 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" B4 ,
  pip CLBLL_X10Y26 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X10Y26 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X10Y26 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X10Y26 LOGIC_OUTS5 -> NL2BEG1 , 
  pip INT_X10Y27 NL2MID1 -> IMUX_B3 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/counter<9>" , 
  outpin "uart0_transmit_receive/ref_sig_gen/counter<10>" CQ ,
  inpin "N95" A6 ,
  inpin "uart0_transmit_receive/ref_sig_gen/counter<10>" C4 ,
  pip CLBLL_X10Y26 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X10Y26 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X10Y27 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X10Y26 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X10Y26 LOGIC_OUTS6 -> WL2BEG_S0 , 
  pip INT_X10Y27 WL2BEG0 -> IMUX_B0 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" , 
  outpin "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" CQ ,
  inpin "uart0_transmit_receive/receive/fifo_write" D6 ,
  inpin "uart0_transmit_receive/receive/kcuart/purge" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/start_bit" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/start_edge" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_char" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<1>" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<7>" CE ,
  inpin "uart0_transmit_receive/receive/kcuart/valid_reg_delay<8>" CE ,
  inpin "uart0_transmit_receive/receive/uart_data_out<4>" CE ,
  inpin "uart0_transmit_receive/receive/uart_data_out<5>" CE ,
  inpin "uart0_transmit_receive/receive/uart_data_out<6>" CE ,
  inpin "uart0_transmit_receive/receive/uart_data_out<7>" CE ,
  inpin "uart0_transmit_receive/transmit/fifo_read" A1 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" CE ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" CE ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" CE ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" CE ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" CE ,
  pip CLBLL_X14Y26 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X14Y26 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X14Y29 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X14Y29 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X14Y36 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X14Y38 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X13Y26 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y28 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X13Y34 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y35 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y36 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X13Y36 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y39 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X13Y41 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y30 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y36 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y38 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y41 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y42 SITE_CTRL_B1 -> M_CE , 
  pip INT_X12Y34 NW2END1 -> NW2BEG1 , 
  pip INT_X12Y35 NW2MID1 -> EN2BEG1 , 
  pip INT_X13Y26 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y26 SR2END1 -> CTRL1 , 
  pip INT_X13Y28 LOGIC_OUTS2 -> EN2BEG1 , 
  pip INT_X13Y28 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X13Y28 LOGIC_OUTS2 -> NR5BEG1 , 
  pip INT_X13Y28 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X13Y30 NR2END1 -> ER2BEG2 , 
  pip INT_X13Y33 NR5END1 -> NW2BEG1 , 
  pip INT_X13Y33 NR5END1 -> NW5BEG1 , 
  pip INT_X13Y34 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y34 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y34 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X13Y34 NW2MID1 -> FAN4 , 
  pip INT_X13Y35 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y35 EN2MID1 -> CTRL1 , 
  pip INT_X13Y36 CTRL0 -> CTRL_B0 , 
  pip INT_X13Y36 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y36 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X13Y36 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X13Y36 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X13Y36 NL2BEG2 -> FAN4 , 
  pip INT_X13Y36 NW5MID1 -> EN2BEG1 , 
  pip INT_X13Y36 NW5MID1 -> NL2BEG2 , 
  pip INT_X13Y37 NL2MID2 -> NE2BEG2 , 
  pip INT_X13Y38 NL2END2 -> WL2BEG_S0 , 
  pip INT_X13Y39 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y39 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X13Y39 FAN_BOUNCE1 -> CTRL1 , 
  pip INT_X13Y39 WL2BEG0 -> FAN1 , 
  pip INT_X13Y41 CTRL1 -> CTRL_B1 , 
  pip INT_X13Y41 NW2END0 -> CTRL1 , 
  pip INT_X14Y26 CTRL0 -> CTRL_B0 , 
  pip INT_X14Y26 CTRL1 -> CTRL_B1 , 
  pip INT_X14Y26 SR2END1 -> CTRL0 , 
  pip INT_X14Y26 SR2END1 -> CTRL1 , 
  pip INT_X14Y28 EN2MID1 -> SR2BEG1 , 
  pip INT_X14Y29 CTRL0 -> CTRL_B0 , 
  pip INT_X14Y29 CTRL1 -> CTRL_B1 , 
  pip INT_X14Y29 EN2END1 -> FAN4 , 
  pip INT_X14Y29 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X14Y29 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X14Y29 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X14Y36 CTRL1 -> CTRL_B1 , 
  pip INT_X14Y36 EN2MID1 -> CTRL1 , 
  pip INT_X14Y36 EN2MID1 -> ES2BEG1 , 
  pip INT_X14Y37 EN2END1 -> NE2BEG1 , 
  pip INT_X14Y38 NE2END2 -> IMUX_B47 , 
  pip INT_X14Y38 NE2END2 -> NL2BEG_S0 , 
  pip INT_X14Y40 NL2MID0 -> NE2BEG0 , 
  pip INT_X14Y40 NL2MID0 -> NW2BEG0 , 
  pip INT_X14Y41 NL2END0 -> ER2BEG1 , 
  pip INT_X15Y30 ER2END2 -> IMUX_B5 , 
  pip INT_X15Y36 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y36 ES2MID1 -> FAN4 , 
  pip INT_X15Y36 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y36 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y38 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y38 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y38 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y38 NE2END1 -> FAN4 , 
  pip INT_X15Y41 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y41 ER2MID1 -> FAN4 , 
  pip INT_X15Y41 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y41 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X15Y41 NE2END0 -> NE2BEG0 , 
  pip INT_X15Y42 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y42 NE2MID0 -> CTRL1 , 
  ;
net "uart0_transmit_receive/ref_sig_gen/out_16_x_baud_or0000" , 
  outpin "N95" A ,
  inpin "uart0_transmit_receive/ref_sig_gen/out_16_x_baud" SR ,
  pip CLBLL_X10Y27 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X13Y28 SITE_CTRL_B2 -> L_SR , 
  pip INT_X10Y27 LOGIC_OUTS8 -> NE2BEG0 , 
  pip INT_X11Y28 NE2END0 -> ER2BEG1 , 
  pip INT_X13Y28 CTRL2 -> CTRL_B2 , 
  pip INT_X13Y28 ER2END1 -> CTRL2 , 
  ;
net "uart0_transmit_receive/transmit/buf_0/pointer<0>" , 
  outpin "uart0_status_port<1>" AQ ,
  inpin "i2c_prer<7>" B5 ,
  inpin "uart0_status_port<1>" A4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" A1 ,
  pip CLBLL_X16Y30 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X16Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X16Y30 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X16Y35 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X15Y29 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y29 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y29 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y29 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y30 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X15Y30 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X15Y30 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X15Y30 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X15Y29 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y29 FAN_BOUNCE3 -> IMUX_B16 , 
  pip INT_X15Y29 FAN_BOUNCE3 -> IMUX_B28 , 
  pip INT_X15Y29 WS2END1 -> FAN3 , 
  pip INT_X15Y29 WS2MID1 -> IMUX_B19 , 
  pip INT_X15Y29 WS2MID1 -> IMUX_B31 , 
  pip INT_X15Y30 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y30 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X15Y30 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X15Y30 WS2MID1 -> BYP5 , 
  pip INT_X15Y30 WS2MID1 -> IMUX_B19 , 
  pip INT_X15Y30 WS2MID1 -> IMUX_B31 , 
  pip INT_X16Y29 SE2MID1 -> WS2BEG1 , 
  pip INT_X16Y30 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X16Y30 BYP_BOUNCE5 -> IMUX_B5 , 
  pip INT_X16Y30 LOGIC_OUTS4 -> BYP5 , 
  pip INT_X16Y30 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X16Y30 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X16Y30 LOGIC_OUTS4 -> SE2BEG1 , 
  pip INT_X16Y30 LOGIC_OUTS4 -> WS2BEG1 , 
  pip INT_X16Y35 NR5END0 -> WL2BEG1 , 
  pip INT_X16Y35 WL2BEG1 -> IMUX_B14 , 
  ;
net "uart0_transmit_receive/transmit/buf_0/pointer<1>" , 
  outpin "uart0_status_port<1>" BQ ,
  inpin "i2c_prer<7>" B6 ,
  inpin "uart0_status_port<1>" B4 ,
  inpin "uart0_status_port<1>" BX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" A4 ,
  pip CLBLL_X16Y30 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X16Y30 SITE_BYP_B4 -> M_BX , 
  pip CLBLL_X16Y30 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y30 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y35 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y29 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y29 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y29 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X15Y30 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X15Y30 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y30 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X15Y30 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X15Y29 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y29 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X15Y29 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X15Y29 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X15Y29 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X15Y29 WS2END0 -> FAN1 , 
  pip INT_X15Y30 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X15Y30 FAN_BOUNCE1 -> IMUX_B15 , 
  pip INT_X15Y30 FAN_BOUNCE1 -> IMUX_B20 , 
  pip INT_X15Y30 FAN_BOUNCE1 -> IMUX_B27 , 
  pip INT_X15Y30 FAN_BOUNCE1 -> IMUX_B32 , 
  pip INT_X15Y30 WN2MID0 -> FAN1 , 
  pip INT_X16Y30 BYP4 -> BYP_B4 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> BYP4 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> IMUX_B1 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> WN2BEG0 , 
  pip INT_X16Y30 LOGIC_OUTS5 -> WS2BEG0 , 
  pip INT_X16Y34 NR5END2 -> WL2BEG_S0 , 
  pip INT_X16Y35 WL2BEG0 -> IMUX_B12 , 
  ;
net "uart0_transmit_receive/transmit/buf_0/pointer<2>" , 
  outpin "uart0_status_port<1>" CQ ,
  inpin "i2c_prer<7>" B4 ,
  inpin "uart0_status_port<1>" C4 ,
  inpin "uart0_status_port<1>" CX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D4 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" A3 ,
  pip CLBLL_X16Y30 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X16Y30 SITE_BYP_B3 -> M_CX , 
  pip CLBLL_X16Y30 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X16Y30 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X16Y35 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X15Y30 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y30 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X15Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y30 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X15Y29 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X15Y29 BYP_BOUNCE2 -> IMUX_B13 , 
  pip INT_X15Y29 BYP_BOUNCE2 -> IMUX_B25 , 
  pip INT_X15Y29 WS2END2 -> BYP2 , 
  pip INT_X15Y29 WS2END2 -> IMUX_B22 , 
  pip INT_X15Y29 WS2END2 -> IMUX_B34 , 
  pip INT_X15Y30 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X15Y30 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X15Y30 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X15Y30 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X15Y30 FAN_BOUNCE4 -> IMUX_B13 , 
  pip INT_X15Y30 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X15Y30 WR2MID1 -> FAN3 , 
  pip INT_X15Y30 WS2MID2 -> FAN4 , 
  pip INT_X16Y30 BYP3 -> BYP_B3 , 
  pip INT_X16Y30 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X16Y30 BYP_BOUNCE6 -> IMUX_B3 , 
  pip INT_X16Y30 LOGIC_OUTS6 -> BYP3 , 
  pip INT_X16Y30 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X16Y30 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X16Y30 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X16Y30 LOGIC_OUTS6 -> WS2BEG2 , 
  pip INT_X16Y30 WR2BEG1 -> BYP6 , 
  pip INT_X16Y33 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X16Y35 NL2MID0 -> IMUX_B13 , 
  ;
net "uart0_transmit_receive/transmit/buf_0/pointer_zero" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_present" A ,
  inpin "uart0_status_port<1>" A5 ,
  inpin "uart0_status_port<1>" B5 ,
  inpin "uart0_status_port<1>" C1 ,
  inpin "uart0_status_port<1>" D3 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" B6 ,
  pip CLBLL_X16Y30 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y30 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X16Y30 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X16Y30 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLL_X16Y30 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLL_X16Y30 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X16Y30 LOGIC_OUTS8 -> IMUX_B30 , 
  pip INT_X16Y30 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X16Y30 LOGIC_OUTS8 -> WL2BEG1 , 
  pip INT_X16Y30 WL2BEG1 -> IMUX_B14 , 
  pip INT_X16Y30 WL2BEG1 -> IMUX_B20 , 
  pip INT_X16Y30 WL2BEG1 -> IMUX_B26 , 
  ;
net "uart0_transmit_receive/transmit/buf_0/valid_write" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<0>" B ,
  inpin "uart0_status_port<1>" AX ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<0>" CE ,
  inpin "uart0_transmit_receive/transmit/fifo_data_out<4>" CE ,
  pip CLBLL_X16Y29 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLL_X16Y30 SITE_BYP_B1 -> M_AX , 
  pip CLBLM_X15Y29 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X15Y30 SITE_CTRL_B1 -> M_CE , 
  pip INT_X15Y29 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y29 WN2MID1 -> CTRL1 , 
  pip INT_X15Y30 CTRL1 -> CTRL_B1 , 
  pip INT_X15Y30 NW2END0 -> CTRL1 , 
  pip INT_X16Y29 LOGIC_OUTS9 -> NW2BEG0 , 
  pip INT_X16Y29 LOGIC_OUTS9 -> WN2BEG1 , 
  pip INT_X16Y30 BYP1 -> BYP_B1 , 
  pip INT_X16Y30 NW2MID0 -> BYP1 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<0>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<0>" D ,
  inpin "uart0_tx_OBUF" C3 ,
  pip CLBLM_X15Y29 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "uart0_transmit_receive/transmit/fifo_data_out<0>" D -> DMUX
  pip CLBLM_X15Y29 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip CLBLM_X15Y29 SITE_IMUX_B8 -> L_C3 , 
  pip INT_X15Y29 LOGIC_OUTS23 -> IMUX_B8 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<1>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<0>" C ,
  inpin "uart0_tx_OBUF" C5 ,
  pip CLBLM_X15Y29 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X15Y29 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X15Y29 LOGIC_OUTS14 -> IMUX_B9 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<2>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<0>" B ,
  inpin "uart0_tx_OBUF" D3 ,
  pip CLBLM_X15Y29 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X15Y29 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X15Y29 LOGIC_OUTS13 -> IMUX_B44 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<3>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<0>" A ,
  inpin "uart0_tx_OBUF" D6 ,
  pip CLBLM_X15Y29 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X15Y29 SITE_IMUX_B47 -> L_D6 , 
  pip INT_X15Y29 LOGIC_OUTS12 -> NR2BEG_N2 , 
  pip INT_X15Y29 NR2MID2 -> IMUX_B47 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<4>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<4>" D ,
  inpin "uart0_transmit_receive/transmit/fifo_read" B1 ,
  pip CLBLM_X15Y30 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X15Y30 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X15Y30 LOGIC_OUTS15 -> IMUX_B41 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<5>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<4>" C ,
  inpin "uart0_transmit_receive/transmit/fifo_read" B6 ,
  pip CLBLM_X15Y30 M_C -> M_CMUX ,  #  _ROUTETHROUGH:C:CMUX "uart0_transmit_receive/transmit/fifo_data_out<4>" C -> CMUX
  pip CLBLM_X15Y30 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X15Y30 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X15Y30 LOGIC_OUTS22 -> IMUX_B36 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<6>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<4>" B ,
  inpin "uart0_tx_OBUF" A5 ,
  pip CLBLM_X15Y29 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X15Y30 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X15Y29 SR2MID1 -> IMUX_B2 , 
  pip INT_X15Y30 LOGIC_OUTS13 -> SR2BEG1 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_out<7>" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_out<4>" A ,
  inpin "uart0_tx_OBUF" A2 ,
  pip CLBLM_X15Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X15Y30 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X15Y29 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X15Y29 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X15Y29 SW2MID0 -> BYP5 , 
  pip INT_X15Y30 LOGIC_OUTS12 -> SW2BEG0 , 
  ;
net "uart0_transmit_receive/transmit/fifo_data_present" , 
  outpin "uart0_transmit_receive/transmit/fifo_data_present" BQ ,
  inpin "i2c_prer<7>" A3 ,
  inpin "in_port_reg_cmp_eq0019" B3 ,
  inpin "uart0_status_port<1>" CE ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" B4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" A6 ,
  pip CLBLL_X14Y26 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X16Y30 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X16Y30 SITE_CTRL_B1 -> M_CE , 
  pip CLBLL_X16Y30 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X16Y35 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y46 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y26 SL2MID0 -> IMUX_B24 , 
  pip INT_X14Y27 SW5END1 -> SL2BEG0 , 
  pip INT_X14Y41 NW5END0 -> NR5BEG0 , 
  pip INT_X14Y46 NR5END0 -> ER2BEG1 , 
  pip INT_X16Y30 CTRL1 -> CTRL_B1 , 
  pip INT_X16Y30 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X16Y30 LOGIC_OUTS1 -> NW5BEG0 , 
  pip INT_X16Y30 LOGIC_OUTS1 -> SW5BEG1 , 
  pip INT_X16Y30 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X16Y30 WR2BEG0 -> CTRL1 , 
  pip INT_X16Y33 NW5MID0 -> NL2BEG1 , 
  pip INT_X16Y33 NW5MID0 -> NL5BEG0 , 
  pip INT_X16Y35 NL2END1 -> IMUX_B27 , 
  pip INT_X16Y38 NL5END0 -> NW5BEG0 , 
  pip INT_X16Y46 ER2END1 -> IMUX_B39 , 
  ;
net "uart0_transmit_receive/transmit/fifo_read" , 
  outpin "uart0_transmit_receive/transmit/fifo_read" AQ ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" B5 ,
  inpin "uart0_status_port<1>" A1 ,
  inpin "uart0_status_port<1>" B1 ,
  inpin "uart0_status_port<1>" C2 ,
  inpin "uart0_status_port<1>" D2 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" B1 ,
  pip CLBLL_X16Y29 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X16Y30 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X16Y30 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X16Y30 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y30 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X16Y30 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X15Y30 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip INT_X15Y30 LOGIC_OUTS0 -> ER2BEG1 , 
  pip INT_X15Y30 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X16Y29 ES2END0 -> FAN1 , 
  pip INT_X16Y29 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y29 FAN_BOUNCE1 -> IMUX_B38 , 
  pip INT_X16Y30 ER2MID1 -> FAN5 , 
  pip INT_X16Y30 ES2MID0 -> IMUX_B19 , 
  pip INT_X16Y30 ES2MID0 -> IMUX_B31 , 
  pip INT_X16Y30 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X16Y30 FAN_BOUNCE5 -> IMUX_B17 , 
  pip INT_X16Y30 FAN_BOUNCE5 -> IMUX_B29 , 
  pip INT_X16Y30 FAN_BOUNCE5 -> IMUX_B41 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/Tx_bit" , 
  outpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" AQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" D2 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" C5 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" D5 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" AX ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" B4 ,
  pip CLBLL_X14Y26 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X14Y26 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X14Y29 SITE_BYP_B0 -> L_AX , 
  pip CLBLL_X14Y29 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X14Y29 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y26 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X13Y26 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X13Y26 LOGIC_OUTS4 -> NL2BEG1 , 
  pip INT_X13Y26 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X13Y28 NL2END1 -> NE2BEG1 , 
  pip INT_X13Y28 NR2END0 -> NE2BEG0 , 
  pip INT_X14Y26 ES2MID0 -> IMUX_B13 , 
  pip INT_X14Y26 ES2MID0 -> IMUX_B43 , 
  pip INT_X14Y29 BYP0 -> BYP_B0 , 
  pip INT_X14Y29 NE2END0 -> BYP0 , 
  pip INT_X14Y29 NE2END1 -> IMUX_B21 , 
  pip INT_X14Y29 NE2END1 -> IMUX_B33 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/Tx_run" , 
  outpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" CQ ,
  inpin "uart0_transmit_receive/transmit/fifo_read" B3 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" C4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" D4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" A2 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" B2 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" C4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" A1 ,
  inpin "uart0_tx_OBUF" A1 ,
  inpin "uart0_tx_OBUF" C6 ,
  inpin "uart0_tx_OBUF" D4 ,
  pip CLBLL_X14Y26 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X14Y29 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X14Y29 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X14Y29 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X14Y29 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLL_X14Y29 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y29 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X15Y29 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y26 SW2MID2 -> IMUX_B29 , 
  pip INT_X14Y27 SR2END2 -> SW2BEG2 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> EN2BEG2 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> ER2BEG_S0 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> ES2BEG2 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> IMUX_B40 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> SR2BEG2 , 
  pip INT_X14Y29 LOGIC_OUTS6 -> WR2BEG1 , 
  pip INT_X14Y29 SR2BEG2 -> IMUX_B22 , 
  pip INT_X14Y29 WR2BEG1 -> IMUX_B10 , 
  pip INT_X14Y29 WR2BEG1 -> IMUX_B4 , 
  pip INT_X15Y29 EN2MID2 -> IMUX_B46 , 
  pip INT_X15Y29 ES2MID2 -> IMUX_B11 , 
  pip INT_X15Y29 ES2MID2 -> IMUX_B5 , 
  pip INT_X15Y30 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X15Y30 BYP_BOUNCE1 -> IMUX_B39 , 
  pip INT_X15Y30 ER2MID0 -> BYP1 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/Tx_start" , 
  outpin "uart0_transmit_receive/transmit/kcuart/Tx_start" DQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" D4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" C2 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" SR ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" A2 ,
  inpin "uart0_tx_OBUF" SR ,
  pip CLBLL_X14Y26 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X14Y26 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X14Y26 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X14Y29 SITE_CTRL_B2 -> L_SR , 
  pip CLBLL_X14Y29 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y29 SITE_CTRL_B2 -> L_SR , 
  pip INT_X14Y26 LOGIC_OUTS3 -> IMUX_B28 , 
  pip INT_X14Y26 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X14Y26 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X14Y26 LOGIC_OUTS3 -> NR2BEG1 , 
  pip INT_X14Y28 NR2END1 -> NW2BEG1 , 
  pip INT_X14Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X14Y29 NL2END0 -> ER2BEG1 , 
  pip INT_X14Y29 NL2END0 -> IMUX_B31 , 
  pip INT_X14Y29 NW2MID1 -> CTRL2 , 
  pip INT_X15Y29 CTRL2 -> CTRL_B2 , 
  pip INT_X15Y29 ER2MID1 -> CTRL2 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/Tx_stop" , 
  outpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" DQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" D3 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" D3 ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" B3 ,
  inpin "uart0_tx_OBUF" DX ,
  pip CLBLL_X14Y26 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X14Y26 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X14Y29 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X14Y29 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X15Y29 SITE_BYP_B7 -> L_DX , 
  pip INT_X14Y26 SE2MID1 -> IMUX_B44 , 
  pip INT_X14Y26 SW2MID1 -> IMUX_B15 , 
  pip INT_X14Y27 SR2END1 -> SE2BEG1 , 
  pip INT_X14Y27 SR2END1 -> SW2BEG1 , 
  pip INT_X14Y29 LOGIC_OUTS7 -> ER2BEG2 , 
  pip INT_X14Y29 LOGIC_OUTS7 -> SR2BEG1 , 
  pip INT_X14Y29 SR2BEG1 -> IMUX_B20 , 
  pip INT_X15Y29 BYP7 -> BYP_B7 , 
  pip INT_X15Y29 ER2MID2 -> SR2BEG2 , 
  pip INT_X15Y29 SR2BEG2 -> BYP7 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/bit_select<0>" , 
  outpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" AQ ,
  inpin "uart0_transmit_receive/transmit/fifo_read" B4 ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" A4 ,
  inpin "uart0_tx_OBUF" A6 ,
  inpin "uart0_tx_OBUF" C1 ,
  inpin "uart0_tx_OBUF" D1 ,
  pip CLBLL_X14Y29 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X14Y29 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X15Y29 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLM_X15Y29 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X14Y29 LOGIC_OUTS0 -> EN2BEG0 , 
  pip INT_X14Y29 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X15Y29 EN2MID0 -> IMUX_B0 , 
  pip INT_X15Y29 EN2MID0 -> IMUX_B42 , 
  pip INT_X15Y29 EN2MID0 -> IMUX_B6 , 
  pip INT_X15Y30 EN2END0 -> IMUX_B37 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/bit_select<1>" , 
  outpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" BQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" B4 ,
  inpin "uart0_tx_OBUF" A4 ,
  inpin "uart0_tx_OBUF" D2 ,
  pip CLBLL_X14Y29 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X14Y29 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y29 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X14Y29 LOGIC_OUTS1 -> ES2BEG0 , 
  pip INT_X14Y29 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X15Y29 ES2MID0 -> IMUX_B1 , 
  pip INT_X15Y29 ES2MID0 -> IMUX_B43 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/bit_select<2>" , 
  outpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" CQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" C5 ,
  inpin "uart0_tx_OBUF" B3 ,
  pip CLBLL_X14Y29 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X14Y29 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y29 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X14Y29 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X14Y29 BYP_BOUNCE6 -> IMUX_B9 , 
  pip INT_X14Y29 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X14Y29 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X15Y29 ES2MID1 -> IMUX_B39 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/count_carry<2>" , 
  outpin "uart0_transmit_receive/transmit/kcuart/bit_select<2>" CMUX ,
  inpin "uart0_transmit_receive/transmit/fifo_read" A3 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" C1 ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_stop" D1 ,
  pip CLBLL_X14Y29 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip CLBLL_X14Y29 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLL_X14Y29 SITE_IMUX_B30 -> M_C1 , 
  pip CLBLM_X15Y30 SITE_IMUX_B3 -> L_A3 , 
  pip INT_X14Y28 LOGIC_OUTS_S18 -> NL2BEG_S0 , 
  pip INT_X14Y28 LOGIC_OUTS_S18 -> WL2BEG_S0 , 
  pip INT_X14Y29 LOGIC_OUTS18 -> IMUX_B18 , 
  pip INT_X14Y29 WL2BEG0 -> IMUX_B30 , 
  pip INT_X14Y30 NL2MID0 -> ER2BEG1 , 
  pip INT_X15Y30 ER2MID1 -> IMUX_B3 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/data_01" , 
  outpin "uart0_tx_OBUF" C ,
  inpin "uart0_tx_OBUF" D5 ,
  pip CLBLM_X15Y29 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLM_X15Y29 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X15Y29 LOGIC_OUTS10 -> IMUX_B45 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/data_0123" , 
  outpin "uart0_tx_OBUF" D ,
  inpin "uart0_tx_OBUF" B5 ,
  pip CLBLM_X15Y29 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "uart0_tx_OBUF" D -> DMUX
  pip CLBLM_X15Y29 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLM_X15Y29 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X15Y29 LOGIC_OUTS19 -> IMUX_B38 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/data_45" , 
  outpin "uart0_transmit_receive/transmit/fifo_read" B ,
  inpin "uart0_tx_OBUF" A3 ,
  pip CLBLM_X15Y29 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X15Y30 L_B -> SITE_LOGIC_OUTS9 , 
  pip INT_X15Y29 SW2MID1 -> IMUX_B3 , 
  pip INT_X15Y30 LOGIC_OUTS9 -> SW2BEG1 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/data_4567" , 
  outpin "uart0_tx_OBUF" A ,
  inpin "uart0_tx_OBUF" B6 ,
  pip CLBLM_X15Y29 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X15Y29 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X15Y29 LOGIC_OUTS8 -> IMUX_B36 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/hot_state" , 
  outpin "uart0_transmit_receive/transmit/kcuart/hot_state" BQ ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_bit" AI ,
  pip CLBLL_X14Y26 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X13Y26 SITE_FAN_B0 -> M_AI , 
  pip INT_X13Y26 FAN0 -> FAN_B0 , 
  pip INT_X13Y26 WN2MID0 -> FAN0 , 
  pip INT_X14Y26 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "uart0_transmit_receive/transmit/kcuart/ready_to_start" , 
  outpin "uart0_transmit_receive/transmit/kcuart/hot_state" A ,
  inpin "uart0_transmit_receive/transmit/kcuart/Tx_start" D5 ,
  inpin "uart0_transmit_receive/transmit/kcuart/hot_state" B6 ,
  pip CLBLL_X14Y26 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart0_transmit_receive/transmit/kcuart/hot_state" A -> AMUX
  pip CLBLL_X14Y26 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLL_X14Y26 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip CLBLL_X14Y26 SITE_IMUX_B12 -> M_B6 , 
  pip CLBLL_X14Y26 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X14Y26 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X14Y26 LOGIC_OUTS20 -> IMUX_B45 , 
  ;
net "uart0_tx" , cfg " _BELSIG:PAD,PAD,uart0_tx:uart0_tx",
  ;
net "uart0_tx_OBUF" , 
  outpin "uart0_tx_OBUF" BQ ,
  inpin "uart0_tx" O ,
  pip CLBLM_X15Y29 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip INT_X15Y29 LOGIC_OUTS1 -> NE5BEG0 , 
  pip INT_X17Y32 NE5END0 -> NL2BEG1 , 
  pip INT_X17Y33 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X17Y33 FAN_BOUNCE5 -> IMUX_B41 , 
  pip INT_X17Y33 NL2MID1 -> FAN5 , 
  pip IOI_X17Y33 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X17Y33 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X17Y33_OLOGIC_X1Y66" D1 -> OQ
  pip IOI_X17Y33 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "uart1_int_mask<0>" , 
  outpin "uart1_int_mask<3>" AQ ,
  inpin "N397" D3 ,
  inpin "uart1_status_port<2>" A6 ,
  pip CLBLL_X21Y39 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X21Y39 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X20Y40 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X20Y40 NW2END0 -> IMUX_B44 , 
  pip INT_X21Y39 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X21Y39 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X21Y39 SR2BEG0 -> IMUX_B24 , 
  ;
net "uart1_int_mask<1>" , 
  outpin "uart1_int_mask<3>" BQ ,
  inpin "N395" D1 ,
  inpin "uart1_status_port<2>" A4 ,
  pip CLBLL_X21Y39 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X21Y39 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y39 SITE_IMUX_B42 -> L_D1 , 
  pip INT_X20Y39 WR2MID0 -> IMUX_B42 , 
  pip INT_X21Y39 LOGIC_OUTS1 -> IMUX_B25 , 
  pip INT_X21Y39 LOGIC_OUTS1 -> WR2BEG0 , 
  ;
net "uart1_int_mask<2>" , 
  outpin "uart1_int_mask<3>" CQ ,
  inpin "N290" D1 ,
  inpin "uart1_status_port<2>" A3 ,
  pip CLBLL_X21Y39 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X21Y39 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y39 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X20Y39 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X20Y39 FAN_BOUNCE2 -> IMUX_B18 , 
  pip INT_X20Y39 WR2MID1 -> FAN2 , 
  pip INT_X21Y39 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X21Y39 BYP_BOUNCE6 -> IMUX_B27 , 
  pip INT_X21Y39 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X21Y39 LOGIC_OUTS2 -> WR2BEG1 , 
  ;
net "uart1_int_mask<3>" , 
  outpin "uart1_int_mask<3>" DQ ,
  inpin "ext_int_slope<3>" D3 ,
  pip CLBLL_X21Y39 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLM_X20Y41 SITE_IMUX_B44 -> L_D3 , 
  pip INT_X20Y41 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X20Y41 FAN_BOUNCE1 -> IMUX_B44 , 
  pip INT_X20Y41 NW2END_N2 -> FAN1 , 
  pip INT_X21Y39 LOGIC_OUTS3 -> NW2BEG2 , 
  ;
net "uart1_int_mask<4>" , 
  outpin "uart1_int_mask<7>" AQ ,
  inpin "N286" C2 ,
  inpin "uart1_status_port<6>" C3 ,
  pip CLBLM_X18Y36 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X18Y37 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X18Y36 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X18Y37 FAN2 -> FAN_BOUNCE2 , 
  pip INT_X18Y37 FAN_BOUNCE2 -> IMUX_B7 , 
  pip INT_X18Y37 NE2MID0 -> FAN2 , 
  pip INT_X18Y37 NE2MID0 -> IMUX_B32 , 
  ;
net "uart1_int_mask<5>" , 
  outpin "uart1_int_mask<7>" BQ ,
  inpin "N286" D2 ,
  inpin "uart1_status_port<6>" C2 ,
  pip CLBLM_X18Y36 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X18Y37 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X18Y37 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X18Y36 LOGIC_OUTS1 -> NW2BEG0 , 
  pip INT_X18Y37 NW2MID0 -> IMUX_B31 , 
  pip INT_X18Y37 NW2MID0 -> IMUX_B43 , 
  ;
net "uart1_int_mask<6>" , 
  outpin "uart1_int_mask<7>" CQ ,
  inpin "uart1_status_port<6>" A4 ,
  inpin "uart1_status_port<6>" C5 ,
  pip CLBLM_X18Y36 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X18Y37 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y37 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X18Y36 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X18Y37 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y37 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X18Y37 NW2MID1 -> FAN4 , 
  pip INT_X18Y37 NW2MID1 -> IMUX_B33 , 
  ;
net "uart1_int_mask<7>" , 
  outpin "uart1_int_mask<7>" DQ ,
  inpin "write_strobe" A3 ,
  pip CLBLL_X16Y44 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X18Y36 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_NW2END_B2 -> INT_BUFS_NW2END2 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_NW2END2 -> INT_BUFS_NW2END_B2 , 
  pip INT_X16Y44 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X16Y44 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X16Y44 NW2END_N2 -> FAN1 , 
  pip INT_X17Y42 NW2END2 -> NW2BEG2 , 
  pip INT_X18Y36 LOGIC_OUTS3 -> NL5BEG2 , 
  pip INT_X18Y41 NL5END2 -> NW2BEG2 , 
  ;
net "uart1_int_mask_not0001" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<5>" D ,
  inpin "uart1_int_mask<3>" CE ,
  inpin "uart1_int_mask<7>" CE ,
  pip CLBLL_X21Y39 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X18Y36 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y35 M_D -> SITE_LOGIC_OUTS15 , 
  pip INT_X18Y36 CTRL0 -> CTRL_B0 , 
  pip INT_X18Y36 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X18Y36 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X18Y36 WL2END0 -> FAN1 , 
  pip INT_X20Y35 LOGIC_OUTS15 -> NE2BEG2 , 
  pip INT_X20Y35 LOGIC_OUTS15 -> WL2BEG_S0 , 
  pip INT_X21Y36 NE2END2 -> NL2BEG_S0 , 
  pip INT_X21Y39 CTRL0 -> CTRL_B0 , 
  pip INT_X21Y39 NL2END0 -> WL2BEG1 , 
  pip INT_X21Y39 WL2BEG1 -> CTRL0 , 
  ;
net "uart1_rx" , cfg " _BELSIG:PAD,PAD,uart1_rx:uart1_rx",
  ;
net "uart1_rx_IBUF" , 
  outpin "uart1_rx" I ,
  inpin "uart1_transmit_receive/receive/kcuart/sync_serial" DX ,
  pip CLBLM_X27Y20 SITE_BYP_B6 -> M_DX , 
  pip INT_INTERFACE_X31Y13 INT_INTERFACE_LOGIC_OUTS_B21 -> INT_INTERFACE_LOGIC_OUTS21 , 
  pip INT_X27Y20 BYP6 -> BYP_B6 , 
  pip INT_X27Y20 SL2MID2 -> BYP6 , 
  pip INT_X27Y22 WL2END0 -> SL2BEG_N2 , 
  pip INT_X29Y17 NW5END_N2 -> NR5BEG_N2 , 
  pip INT_X29Y21 NR5END2 -> WL2BEG_S0 , 
  pip INT_X31Y13 LOGIC_OUTS21 -> NW5BEG2 , 
  pip IOI_X31Y13 IOI_D1 -> IOI_I1 ,  #  _ROUTETHROUGH:D:O "XDL_DUMMY_IOI_X31Y13_ILOGIC_X2Y26" D -> O
  pip IOI_X31Y13 IOI_I1 -> IOI_LOGIC_OUTS21 , 
  pip IOI_X31Y13 IOI_IBUF1 -> IOI_D1 , 
  ;
net "uart1_rx_data<0>" , 
  outpin "gpio_C_dir_not0001" B ,
  inpin "N397" D2 ,
  pip CLBLM_X20Y38 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X20Y40 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X20Y38 LOGIC_OUTS13 -> NR2BEG0 , 
  pip INT_X20Y40 NR2END0 -> IMUX_B43 , 
  ;
net "uart1_rx_data<1>" , 
  outpin "gpio_C_dir_not0001" A ,
  inpin "N395" D2 ,
  pip CLBLM_X20Y38 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y39 SITE_IMUX_B43 -> L_D2 , 
  pip INT_X20Y37 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X20Y39 NL2MID0 -> IMUX_B43 , 
  ;
net "uart1_rx_data<2>" , 
  outpin "uart1_rx_data<6>" B ,
  inpin "N496" D5 ,
  pip CLBLM_X18Y39 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X18Y40 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X18Y39 LOGIC_OUTS13 -> NW2BEG1 , 
  pip INT_X18Y40 NW2MID1 -> IMUX_B21 , 
  ;
net "uart1_rx_data<3>" , 
  outpin "uart1_rx_data<6>" A ,
  inpin "ext_int_slope<3>" D5 ,
  pip CLBLM_X18Y39 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y41 SITE_IMUX_B45 -> L_D5 , 
  pip INT_X18Y38 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X18Y41 NL2END0 -> ER2BEG1 , 
  pip INT_X20Y41 ER2END1 -> IMUX_B45 , 
  ;
net "uart1_rx_data<4>" , 
  outpin "uart1_rx_data<6>" C ,
  inpin "i2c_ctr<7>" A3 ,
  pip CLBLL_X16Y46 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y39 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_BUFS_L_X17Y45 INT_BUFS_NW2END_B1 -> INT_BUFS_NW2END1 , 
  pip INT_BUFS_R_X18Y45 INT_BUFS_NW2END1 -> INT_BUFS_NW2END_B1 , 
  pip INT_X16Y46 WN2END2 -> IMUX_B27 , 
  pip INT_X17Y45 NW2END1 -> WN2BEG2 , 
  pip INT_X18Y39 LOGIC_OUTS14 -> NL5BEG1 , 
  pip INT_X18Y44 NL5END1 -> NW2BEG1 , 
  ;
net "uart1_rx_data<5>" , 
  outpin "N496" A ,
  inpin "N490" A4 ,
  pip CLBLM_X18Y40 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X18Y43 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X18Y39 LOGIC_OUTS_S12 -> NL2BEG_S0 , 
  pip INT_X18Y42 NL2END0 -> NW2BEG0 , 
  pip INT_X18Y43 NW2MID0 -> IMUX_B1 , 
  ;
net "uart1_rx_data<6>" , 
  outpin "uart1_rx_data<6>" D ,
  inpin "N487" A5 ,
  pip CLBLM_X18Y39 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X18Y41 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X18Y40 LOGIC_OUTS_N15 -> NR2BEG_N2 , 
  pip INT_X18Y41 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X18Y41 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X18Y41 NR2END2 -> FAN6 , 
  ;
net "uart1_rx_data<7>" , 
  outpin "uart1_rx_data<7>" A ,
  inpin "read_strobe" D6 ,
  pip CLBLL_X14Y44 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X18Y36 M_A -> M_AMUX ,  #  _ROUTETHROUGH:A:AMUX "uart1_rx_data<7>" A -> AMUX
  pip CLBLM_X18Y36 M_AMUX -> SITE_LOGIC_OUTS20 , 
  pip INT_X12Y38 LH6 -> NL5BEG1 , 
  pip INT_X12Y43 NL5END1 -> ER2BEG2 , 
  pip INT_X13Y43 ER2MID2 -> EN2BEG2 , 
  pip INT_X14Y44 EN2END2 -> IMUX_B23 , 
  pip INT_X18Y36 LOGIC_OUTS20 -> NL2BEG2 , 
  pip INT_X18Y38 NL2END2 -> LH0 , 
  ;
net "uart1_status_port<1>" , 
  outpin "uart1_status_port<1>" DQ ,
  inpin "N410" C4 ,
  inpin "uart1_status_port<1>" D4 ,
  inpin "uart1_status_port<2>" A1 ,
  inpin "uart1_status_port<2>" B1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" A1 ,
  pip CLBLL_X19Y43 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X21Y39 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X21Y39 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X23Y35 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X23Y35 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X24Y30 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X24Y30 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y32 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X24Y32 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y32 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y32 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X24Y33 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X24Y33 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X24Y35 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X19Y43 NW2END1 -> IMUX_B10 , 
  pip INT_X20Y37 WN5END2 -> NR2BEG1 , 
  pip INT_X20Y37 WN5END2 -> NR5BEG1 , 
  pip INT_X20Y39 NR2END1 -> ER2BEG2 , 
  pip INT_X20Y42 NR5END1 -> NW2BEG1 , 
  pip INT_X21Y39 ER2MID2 -> IMUX_B17 , 
  pip INT_X21Y39 ER2MID2 -> IMUX_B29 , 
  pip INT_X23Y30 SR5END2 -> EL2BEG2 , 
  pip INT_X23Y32 SR5MID2 -> EL2BEG2 , 
  pip INT_X23Y35 LOGIC_OUTS3 -> EL2BEG2 , 
  pip INT_X23Y35 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X23Y35 LOGIC_OUTS3 -> SR5BEG2 , 
  pip INT_X23Y35 LOGIC_OUTS3 -> WN5BEG2 , 
  pip INT_X24Y30 EL2MID2 -> FAN6 , 
  pip INT_X24Y30 EL2MID2 -> NL2BEG_S0 , 
  pip INT_X24Y30 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y30 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X24Y30 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X24Y32 EL2MID2 -> FAN6 , 
  pip INT_X24Y32 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y32 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X24Y32 FAN_BOUNCE6 -> IMUX_B21 , 
  pip INT_X24Y32 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X24Y32 FAN_BOUNCE6 -> IMUX_B33 , 
  pip INT_X24Y33 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X24Y33 BYP_BOUNCE1 -> IMUX_B14 , 
  pip INT_X24Y33 BYP_BOUNCE1 -> IMUX_B26 , 
  pip INT_X24Y33 NL2END0 -> BYP1 , 
  pip INT_X24Y35 EL2MID2 -> IMUX_B29 , 
  ;
net "uart1_status_port<2>" , 
  outpin "uart1_status_port<2>" B ,
  inpin "N290" D3 ,
  inpin "uart1_status_port<2>" A5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" D6 ,
  pip CLBLL_X21Y39 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLL_X21Y39 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y39 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X20Y39 WN2MID1 -> IMUX_B20 , 
  pip INT_X21Y39 LOGIC_OUTS13 -> IMUX_B26 , 
  pip INT_X21Y39 LOGIC_OUTS13 -> SE5BEG1 , 
  pip INT_X21Y39 LOGIC_OUTS13 -> WN2BEG1 , 
  pip INT_X23Y36 SE5END1 -> SE2BEG1 , 
  pip INT_X24Y35 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X24Y35 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X24Y35 SE2END1 -> FAN5 , 
  ;
net "uart1_status_port<4>" , 
  outpin "uart1_status_port<4>" DQ ,
  inpin "N286" C6 ,
  inpin "uart1_status_port<4>" D4 ,
  inpin "uart1_status_port<5>" CE ,
  inpin "uart1_status_port<6>" C1 ,
  pip CLBLL_X19Y36 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X19Y36 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLL_X19Y37 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X18Y37 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLM_X18Y37 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X18Y37 NR2MID2 -> IMUX_B11 , 
  pip INT_X18Y37 WL2MID0 -> IMUX_B30 , 
  pip INT_X18Y37 WL2MID0 -> NR2BEG_N2 , 
  pip INT_X19Y36 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X19Y36 LOGIC_OUTS3 -> WL2BEG_S0 , 
  pip INT_X19Y37 CTRL0 -> CTRL_B0 , 
  pip INT_X19Y37 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X19Y37 FAN_BOUNCE1 -> CTRL0 , 
  pip INT_X19Y37 WL2BEG0 -> FAN1 , 
  ;
net "uart1_status_port<5>" , 
  outpin "uart1_status_port<5>" DQ ,
  inpin "N286" D6 ,
  inpin "N496" A5 ,
  inpin "gpio_C_dir_not0001" A5 ,
  inpin "gpio_C_dir_not0001" B5 ,
  inpin "uart1_rx_data<6>" A5 ,
  inpin "uart1_rx_data<6>" B5 ,
  inpin "uart1_rx_data<6>" C5 ,
  inpin "uart1_rx_data<6>" D5 ,
  inpin "uart1_rx_data<7>" A5 ,
  inpin "uart1_status_port<4>" C4 ,
  inpin "uart1_status_port<5>" D4 ,
  inpin "uart1_status_port<6>" C4 ,
  inpin "uart1_status_port<6>" D4 ,
  pip CLBLL_X19Y36 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLL_X19Y37 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X19Y37 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X18Y36 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y37 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y37 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y37 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLM_X18Y39 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X18Y39 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y39 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X18Y39 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X18Y40 SITE_IMUX_B26 -> M_A5 , 
  pip CLBLM_X20Y38 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X20Y38 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X18Y36 SL2MID1 -> IMUX_B26 , 
  pip INT_X18Y37 BYP3 -> BYP_BOUNCE3 , 
  pip INT_X18Y37 BYP_BOUNCE3 -> IMUX_B47 , 
  pip INT_X18Y37 WN2MID2 -> BYP3 , 
  pip INT_X18Y37 WN2MID2 -> IMUX_B22 , 
  pip INT_X18Y37 WN2MID2 -> IMUX_B34 , 
  pip INT_X18Y37 WN2MID2 -> SL2BEG1 , 
  pip INT_X18Y38 WN2END2 -> NW2BEG1 , 
  pip INT_X18Y39 NW2MID1 -> IMUX_B21 , 
  pip INT_X18Y39 NW2MID1 -> IMUX_B33 , 
  pip INT_X18Y39 WL2MID1 -> IMUX_B14 , 
  pip INT_X18Y39 WL2MID1 -> IMUX_B26 , 
  pip INT_X18Y40 NW2END0 -> IMUX_B26 , 
  pip INT_X19Y36 SR2MID2 -> IMUX_B10 , 
  pip INT_X19Y37 LOGIC_OUTS3 -> IMUX_B46 , 
  pip INT_X19Y37 LOGIC_OUTS3 -> NE2BEG2 , 
  pip INT_X19Y37 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X19Y37 LOGIC_OUTS3 -> SR2BEG2 , 
  pip INT_X19Y37 LOGIC_OUTS3 -> WN2BEG2 , 
  pip INT_X19Y39 NL2MID0 -> NW2BEG0 , 
  pip INT_X19Y39 NL2MID0 -> WL2BEG1 , 
  pip INT_X20Y38 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X20Y38 FAN_BOUNCE6 -> IMUX_B14 , 
  pip INT_X20Y38 FAN_BOUNCE6 -> IMUX_B26 , 
  pip INT_X20Y38 NE2END2 -> FAN6 , 
  ;
net "uart1_status_port<6>" , 
  outpin "uart1_status_port<6>" D ,
  inpin "N286" B1 ,
  inpin "uart1_status_port<6>" A1 ,
  inpin "uart1_status_port<6>" C6 ,
  pip CLBLM_X18Y37 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X18Y37 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X18Y37 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X18Y37 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X18Y37 LOGIC_OUTS15 -> IMUX_B29 , 
  pip INT_X18Y37 LOGIC_OUTS15 -> IMUX_B35 , 
  pip INT_X18Y37 LOGIC_OUTS15 -> IMUX_B41 , 
  ;
net "uart1_transmit_receive/receive/buf_0/pointer<0>" , 
  outpin "uart1_status_port<5>" AQ ,
  inpin "N496" A2 ,
  inpin "gpio_C_dir_not0001" A2 ,
  inpin "gpio_C_dir_not0001" B2 ,
  inpin "uart1_rx_data<6>" A2 ,
  inpin "uart1_rx_data<6>" B2 ,
  inpin "uart1_rx_data<6>" C2 ,
  inpin "uart1_rx_data<6>" D2 ,
  inpin "uart1_rx_data<7>" A2 ,
  inpin "uart1_status_port<4>" C2 ,
  inpin "uart1_status_port<5>" A4 ,
  inpin "uart1_status_port<6>" D3 ,
  pip CLBLL_X19Y36 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X19Y37 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X19Y37 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X18Y36 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y37 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y39 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X18Y39 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y39 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X18Y39 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X18Y40 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X20Y38 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X20Y38 SITE_IMUX_B28 -> M_A2 , 
  pip INT_X18Y36 WR2MID2 -> IMUX_B28 , 
  pip INT_X18Y37 WL2MID1 -> IMUX_B20 , 
  pip INT_X18Y39 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X18Y39 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X18Y39 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X18Y39 NW2END1 -> BYP2 , 
  pip INT_X18Y39 NW2END1 -> IMUX_B16 , 
  pip INT_X18Y39 NW2END1 -> IMUX_B28 , 
  pip INT_X18Y40 NW2END1 -> IMUX_B28 , 
  pip INT_X19Y36 SW2MID0 -> IMUX_B7 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> NE2BEG0 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> NL2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> SW2BEG0 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> WL2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS0 -> WR2BEG_N2 , 
  pip INT_X19Y38 NL2MID1 -> NW2BEG1 , 
  pip INT_X19Y39 NL2END1 -> NW2BEG1 , 
  pip INT_X20Y38 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y38 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X20Y38 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X20Y38 NE2END0 -> BYP5 , 
  ;
net "uart1_transmit_receive/receive/buf_0/pointer<1>" , 
  outpin "uart1_status_port<5>" BQ ,
  inpin "N496" A3 ,
  inpin "gpio_C_dir_not0001" A3 ,
  inpin "gpio_C_dir_not0001" B3 ,
  inpin "uart1_rx_data<6>" A3 ,
  inpin "uart1_rx_data<6>" B3 ,
  inpin "uart1_rx_data<6>" C3 ,
  inpin "uart1_rx_data<6>" D3 ,
  inpin "uart1_rx_data<7>" A3 ,
  inpin "uart1_status_port<4>" C5 ,
  inpin "uart1_status_port<5>" B4 ,
  inpin "uart1_status_port<5>" BX ,
  inpin "uart1_status_port<6>" D2 ,
  pip CLBLL_X19Y36 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLL_X19Y37 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X19Y37 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X19Y37 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y36 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y37 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X18Y39 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y39 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X18Y39 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X18Y39 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X18Y40 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X20Y38 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X20Y38 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X18Y36 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y36 FAN_BOUNCE3 -> IMUX_B27 , 
  pip INT_X18Y36 WS2END1 -> FAN3 , 
  pip INT_X18Y37 WS2MID1 -> IMUX_B19 , 
  pip INT_X18Y38 WN2END1 -> NR2BEG0 , 
  pip INT_X18Y39 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X18Y39 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X18Y39 BYP_BOUNCE1 -> IMUX_B20 , 
  pip INT_X18Y39 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X18Y39 BYP_BOUNCE1 -> IMUX_B32 , 
  pip INT_X18Y39 NR2MID0 -> BYP1 , 
  pip INT_X18Y40 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X18Y40 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X18Y40 NR2END0 -> BYP1 , 
  pip INT_X19Y36 SW2MID1 -> IMUX_B9 , 
  pip INT_X19Y37 BYP5 -> BYP_B5 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> WN2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS1 -> WS2BEG1 , 
  pip INT_X20Y38 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X20Y38 BYP_BOUNCE1 -> IMUX_B15 , 
  pip INT_X20Y38 BYP_BOUNCE1 -> IMUX_B27 , 
  pip INT_X20Y38 EN2END0 -> BYP1 , 
  ;
net "uart1_transmit_receive/receive/buf_0/pointer<2>" , 
  outpin "uart1_status_port<5>" CQ ,
  inpin "N496" A4 ,
  inpin "gpio_C_dir_not0001" A4 ,
  inpin "gpio_C_dir_not0001" B4 ,
  inpin "uart1_rx_data<6>" A4 ,
  inpin "uart1_rx_data<6>" B4 ,
  inpin "uart1_rx_data<6>" C4 ,
  inpin "uart1_rx_data<6>" D4 ,
  inpin "uart1_rx_data<7>" A4 ,
  inpin "uart1_status_port<4>" C6 ,
  inpin "uart1_status_port<5>" C4 ,
  inpin "uart1_status_port<5>" CX ,
  inpin "uart1_status_port<6>" D5 ,
  pip CLBLL_X19Y36 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X19Y37 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X19Y37 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X19Y37 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X18Y36 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y37 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X18Y39 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X18Y39 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X18Y39 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X18Y39 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X18Y40 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X20Y38 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X20Y38 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X18Y35 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y35 SW2MID2 -> FAN7 , 
  pip INT_X18Y36 FAN_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X18Y36 WS2END2 -> SW2BEG2 , 
  pip INT_X18Y37 WS2MID2 -> IMUX_B21 , 
  pip INT_X18Y38 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y38 NW2END1 -> BYP7 , 
  pip INT_X18Y39 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X18Y39 BYP_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X18Y39 BYP_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X18Y39 WL2MID2 -> BYP7 , 
  pip INT_X18Y39 WL2MID2 -> IMUX_B22 , 
  pip INT_X18Y39 WL2MID2 -> IMUX_B34 , 
  pip INT_X18Y40 BYP_BOUNCE_N7 -> IMUX_B25 , 
  pip INT_X19Y36 SW2MID2 -> IMUX_B11 , 
  pip INT_X19Y37 BYP2 -> BYP_B2 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> ER2BEG2 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> NR2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> SW2BEG2 , 
  pip INT_X19Y37 LOGIC_OUTS2 -> WS2BEG2 , 
  pip INT_X19Y39 NR2END1 -> WL2BEG2 , 
  pip INT_X20Y37 ER2MID2 -> FAN7 , 
  pip INT_X20Y37 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y38 FAN_BOUNCE_N7 -> IMUX_B13 , 
  pip INT_X20Y38 FAN_BOUNCE_N7 -> IMUX_B25 , 
  ;
net "uart1_transmit_receive/receive/buf_0/pointer_zero" , 
  outpin "uart1_status_port<4>" C ,
  inpin "uart1_status_port<4>" D5 ,
  inpin "uart1_status_port<5>" A1 ,
  inpin "uart1_status_port<5>" B1 ,
  inpin "uart1_status_port<5>" C6 ,
  inpin "uart1_status_port<5>" D6 ,
  pip CLBLL_X19Y36 L_C -> SITE_LOGIC_OUTS10 , 
  pip CLBLL_X19Y36 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLL_X19Y37 SITE_IMUX_B11 -> L_C6 , 
  pip CLBLL_X19Y37 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLL_X19Y37 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X19Y37 SITE_IMUX_B5 -> L_A1 , 
  pip INT_X19Y36 LOGIC_OUTS10 -> IMUX_B45 , 
  pip INT_X19Y36 LOGIC_OUTS10 -> NL2BEG2 , 
  pip INT_X19Y37 NL2MID2 -> IMUX_B11 , 
  pip INT_X19Y37 NL2MID2 -> IMUX_B41 , 
  pip INT_X19Y37 NL2MID2 -> IMUX_B47 , 
  pip INT_X19Y37 NL2MID2 -> IMUX_B5 , 
  ;
net "uart1_transmit_receive/receive/buf_0/valid_write" , 
  outpin "N286" B ,
  inpin "N496" CE ,
  inpin "gpio_C_dir_not0001" CE ,
  inpin "uart1_rx_data<6>" CE ,
  inpin "uart1_rx_data<7>" CE ,
  inpin "uart1_status_port<5>" AX ,
  pip CLBLL_X19Y37 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X18Y36 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y37 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X18Y39 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y40 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y38 SITE_CTRL_B1 -> M_CE , 
  pip INT_X18Y36 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y36 SE2MID1 -> CTRL1 , 
  pip INT_X18Y37 LOGIC_OUTS9 -> ES2BEG0 , 
  pip INT_X18Y37 LOGIC_OUTS9 -> NL2BEG1 , 
  pip INT_X18Y37 LOGIC_OUTS9 -> NR2BEG0 , 
  pip INT_X18Y37 LOGIC_OUTS9 -> SE2BEG1 , 
  pip INT_X18Y38 NR2MID0 -> ER2BEG1 , 
  pip INT_X18Y39 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y39 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X18Y39 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X18Y39 NL2END1 -> FAN4 , 
  pip INT_X18Y39 NR2END0 -> NE2BEG0 , 
  pip INT_X18Y40 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y40 NE2MID0 -> CTRL1 , 
  pip INT_X19Y37 BYP0 -> BYP_B0 , 
  pip INT_X19Y37 ES2MID0 -> BYP0 , 
  pip INT_X20Y38 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y38 ER2END1 -> FAN4 , 
  pip INT_X20Y38 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y38 FAN_BOUNCE4 -> CTRL1 , 
  ;
net "uart1_transmit_receive/receive/fifo_write" , 
  outpin "uart1_transmit_receive/receive/fifo_write" DQ ,
  inpin "N286" B5 ,
  inpin "uart1_status_port<4>" D6 ,
  inpin "uart1_status_port<5>" A5 ,
  inpin "uart1_status_port<5>" B5 ,
  inpin "uart1_status_port<5>" C2 ,
  inpin "uart1_status_port<5>" D2 ,
  pip CLBLL_X19Y33 L_DQ -> SITE_LOGIC_OUTS3 , 
  pip CLBLL_X19Y36 SITE_IMUX_B47 -> L_D6 , 
  pip CLBLL_X19Y37 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X19Y37 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X19Y37 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y37 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X18Y37 SITE_IMUX_B38 -> L_B5 , 
  pip INT_X18Y37 NW2END0 -> IMUX_B38 , 
  pip INT_X19Y33 LOGIC_OUTS3 -> NL2BEG_S0 , 
  pip INT_X19Y36 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X19Y36 BYP_BOUNCE5 -> IMUX_B47 , 
  pip INT_X19Y36 NL2END0 -> BYP5 , 
  pip INT_X19Y36 NL2END0 -> NE2BEG0 , 
  pip INT_X19Y36 NL2END0 -> NW2BEG0 , 
  pip INT_X19Y37 NE2MID0 -> IMUX_B2 , 
  pip INT_X19Y37 NE2MID0 -> IMUX_B38 , 
  pip INT_X19Y37 NW2MID0 -> IMUX_B43 , 
  pip INT_X19Y37 NW2MID0 -> IMUX_B7 , 
  ;
net "uart1_transmit_receive/receive/kcuart/edge_delay" , 
  outpin "uart1_transmit_receive/receive/kcuart/start_edge" A ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" A6 ,
  pip CLBLM_X20Y28 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X20Y28 SITE_IMUX_B0 -> L_A6 , 
  pip INT_X20Y28 LOGIC_OUTS12 -> IMUX_B0 , 
  ;
net "uart1_transmit_receive/receive/kcuart/purge" , 
  outpin "uart1_transmit_receive/receive/kcuart/purge" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/purge" A4 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" A4 ,
  pip CLBLM_X20Y27 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X20Y27 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X20Y28 SITE_IMUX_B1 -> L_A4 , 
  pip INT_X20Y27 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X20Y27 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X20Y28 NW2MID0 -> IMUX_B1 , 
  ;
net "uart1_transmit_receive/receive/kcuart/start_bit" , 
  outpin "uart1_transmit_receive/receive/kcuart/start_bit" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" AI ,
  pip CLBLM_X20Y28 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y30 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X20Y28 FAN0 -> FAN_B0 , 
  pip INT_X20Y28 SR2END0 -> FAN0 , 
  pip INT_X20Y30 LOGIC_OUTS4 -> SR2BEG0 , 
  ;
net "uart1_transmit_receive/receive/kcuart/start_edge" , 
  outpin "uart1_transmit_receive/receive/kcuart/start_edge" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" A2 ,
  pip CLBLM_X20Y28 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y28 SITE_IMUX_B4 -> L_A2 , 
  pip INT_X20Y28 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X20Y28 BYP_BOUNCE5 -> IMUX_B4 , 
  pip INT_X20Y28 LOGIC_OUTS4 -> BYP5 , 
  ;
net "uart1_transmit_receive/receive/kcuart/stop_bit" , 
  outpin "uart1_transmit_receive/receive/kcuart/stop_bit" BQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" A1 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" BI ,
  pip CLBLL_X23Y26 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X20Y28 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X20Y33 SITE_FAN_B2 -> M_BI , 
  pip INT_X20Y27 WN5END_S0 -> NW2BEG2 , 
  pip INT_X20Y28 NW2MID2 -> IMUX_B5 , 
  pip INT_X20Y28 NW2MID2 -> NL2BEG_S0 , 
  pip INT_X20Y31 NL2END0 -> NW2BEG0 , 
  pip INT_X20Y32 NW2MID0 -> NE2BEG0 , 
  pip INT_X20Y33 FAN2 -> FAN_B2 , 
  pip INT_X20Y33 NE2MID0 -> FAN2 , 
  pip INT_X23Y26 LOGIC_OUTS5 -> WN5BEG0 , 
  ;
net "uart1_transmit_receive/receive/kcuart/sync_serial" , 
  outpin "uart1_transmit_receive/receive/kcuart/sync_serial" DQ ,
  inpin "uart1_transmit_receive/receive/kcuart/stop_bit" BX ,
  pip CLBLL_X23Y26 SITE_BYP_B4 -> M_BX , 
  pip CLBLM_X27Y20 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X22Y20 WR5END2 -> NR5BEG1 , 
  pip INT_X22Y25 NR5END1 -> ER2BEG2 , 
  pip INT_X23Y25 ER2MID2 -> FAN7 , 
  pip INT_X23Y25 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X23Y26 BYP4 -> BYP_B4 , 
  pip INT_X23Y26 FAN_BOUNCE_N7 -> BYP4 , 
  pip INT_X27Y20 LOGIC_OUTS7 -> WR5BEG2 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_char" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_char" AQ ,
  inpin "uart1_transmit_receive/receive/fifo_write" D3 ,
  inpin "uart1_transmit_receive/receive/kcuart/purge" A6 ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" AI ,
  pip CLBLL_X19Y33 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X20Y27 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X20Y28 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X22Y25 SITE_FAN_B0 -> M_AI , 
  pip INT_X19Y33 WL2MID1 -> IMUX_B44 , 
  pip INT_X20Y26 SR2END0 -> EL2BEG0 , 
  pip INT_X20Y27 SR2MID0 -> IMUX_B0 , 
  pip INT_X20Y28 LOGIC_OUTS0 -> NL5BEG0 , 
  pip INT_X20Y28 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X20Y33 NL5END0 -> WL2BEG1 , 
  pip INT_X21Y26 EL2MID0 -> ES2BEG0 , 
  pip INT_X22Y25 ES2END0 -> FAN0 , 
  pip INT_X22Y25 FAN0 -> FAN_B0 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<0>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" BI ,
  pip CLBLM_X22Y25 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X22Y25 SITE_FAN_B2 -> M_BI , 
  pip INT_X22Y25 FAN2 -> FAN_B2 , 
  pip INT_X22Y25 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X22Y25 WR2BEG0 -> FAN2 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<1>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" BQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" AI ,
  pip CLBLM_X22Y24 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X22Y25 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip INT_X22Y24 FAN0 -> FAN_B0 , 
  pip INT_X22Y24 SR2MID0 -> FAN0 , 
  pip INT_X22Y25 LOGIC_OUTS5 -> SR2BEG0 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<2>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" BI ,
  pip CLBLM_X22Y24 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X22Y24 SITE_FAN_B2 -> M_BI , 
  pip INT_X22Y24 FAN2 -> FAN_B2 , 
  pip INT_X22Y24 LOGIC_OUTS4 -> WR2BEG0 , 
  pip INT_X22Y24 WR2BEG0 -> FAN2 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<3>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" BQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" CI ,
  pip CLBLM_X22Y24 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X22Y24 SITE_FAN_B5 -> M_CI , 
  pip INT_X22Y24 FAN5 -> FAN_B5 , 
  pip INT_X22Y24 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X22Y24 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X22Y24 GFAN1 -> FAN5 , 
  pip INT_X22Y24 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X22Y24 NR2MID2 -> FAN6 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<4>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" CQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" DI ,
  pip CLBLM_X22Y24 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X22Y24 SITE_FAN_B7 -> M_DI , 
  pip INT_X22Y24 EL2BEG2 -> FAN7 , 
  pip INT_X22Y24 FAN7 -> FAN_B7 , 
  pip INT_X22Y24 LOGIC_OUTS6 -> EL2BEG2 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" DQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" CI ,
  pip CLBLM_X22Y24 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X22Y25 SITE_FAN_B5 -> M_CI , 
  pip INT_X22Y24 LOGIC_OUTS7 -> NW2BEG1 , 
  pip INT_X22Y25 FAN5 -> FAN_B5 , 
  pip INT_X22Y25 NW2MID1 -> FAN5 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<6>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" CQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" DI ,
  pip CLBLM_X22Y25 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X22Y25 SITE_FAN_B7 -> M_DI , 
  pip INT_X22Y25 EL2BEG2 -> FAN7 , 
  pip INT_X22Y25 FAN7 -> FAN_B7 , 
  pip INT_X22Y25 LOGIC_OUTS6 -> EL2BEG2 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" DQ ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" AI ,
  pip CLBLM_X22Y25 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLM_X22Y26 SITE_FAN_B0 -> M_AI , 
  pip INT_X22Y25 LOGIC_OUTS7 -> NL2BEG2 , 
  pip INT_X22Y26 FAN0 -> FAN_B0 , 
  pip INT_X22Y26 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X22Y26 FAN_BOUNCE6 -> GFAN1 , 
  pip INT_X22Y26 GFAN1 -> FAN0 , 
  pip INT_X22Y26 NL2MID2 -> FAN6 , 
  ;
net "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" , 
  outpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" AQ ,
  inpin "uart1_transmit_receive/receive/kcuart/purge" A5 ,
  pip CLBLM_X20Y27 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X22Y26 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X20Y27 WN2MID1 -> IMUX_B2 , 
  pip INT_X21Y27 WN2END1 -> WN2BEG1 , 
  pip INT_X22Y26 LOGIC_OUTS4 -> WN2BEG1 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<0>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<0>" AQ ,
  inpin "gpio_C_dir_not0001" BI ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" AI ,
  pip CLBLM_X20Y30 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y37 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y38 SITE_FAN_B2 -> M_BI , 
  pip INT_X20Y30 FAN0 -> FAN_B0 , 
  pip INT_X20Y30 SR2MID0 -> FAN0 , 
  pip INT_X20Y31 SW2MID0 -> SR2BEG0 , 
  pip INT_X20Y32 SR5END0 -> SW2BEG0 , 
  pip INT_X20Y37 LOGIC_OUTS4 -> NE2BEG0 , 
  pip INT_X20Y37 LOGIC_OUTS4 -> SR5BEG0 , 
  pip INT_X20Y38 FAN2 -> FAN_B2 , 
  pip INT_X20Y38 NE2MID0 -> FAN2 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<1>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<2>" AQ ,
  inpin "gpio_C_dir_not0001" AI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" AI ,
  pip CLBLM_X18Y38 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X20Y37 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y38 SITE_FAN_B0 -> M_AI , 
  pip INT_X18Y38 LOGIC_OUTS4 -> EN2BEG0 , 
  pip INT_X18Y38 LOGIC_OUTS4 -> ES2BEG0 , 
  pip INT_X19Y38 EN2MID0 -> ES2BEG0 , 
  pip INT_X19Y38 ES2MID0 -> EN2BEG0 , 
  pip INT_X20Y37 ES2END0 -> FAN0 , 
  pip INT_X20Y37 FAN0 -> FAN_B0 , 
  pip INT_X20Y38 EN2MID0 -> FAN0 , 
  pip INT_X20Y38 FAN0 -> FAN_B0 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<2>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<2>" BQ ,
  inpin "uart1_rx_data<6>" BI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" AI ,
  pip CLBLM_X18Y38 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y38 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X18Y39 SITE_FAN_B2 -> M_BI , 
  pip INT_X18Y38 FAN0 -> FAN_B0 , 
  pip INT_X18Y38 LOGIC_OUTS5 -> NE2BEG0 , 
  pip INT_X18Y38 LOGIC_OUTS5 -> WR2BEG_N2 , 
  pip INT_X18Y38 WR2BEG_N2 -> FAN0 , 
  pip INT_X18Y39 FAN2 -> FAN_B2 , 
  pip INT_X18Y39 NE2MID0 -> FAN2 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<3>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<4>" AQ ,
  inpin "uart1_rx_data<6>" AI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" BI ,
  pip CLBLM_X18Y35 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLM_X18Y38 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X18Y39 SITE_FAN_B0 -> M_AI , 
  pip INT_X18Y35 LOGIC_OUTS4 -> ER2BEG1 , 
  pip INT_X18Y35 LOGIC_OUTS4 -> NR2BEG0 , 
  pip INT_X18Y37 NR2END0 -> NE2BEG0 , 
  pip INT_X18Y38 FAN2 -> FAN_B2 , 
  pip INT_X18Y38 NE2MID0 -> FAN2 , 
  pip INT_X18Y39 FAN0 -> FAN_B0 , 
  pip INT_X18Y39 NW2END_N2 -> FAN0 , 
  pip INT_X19Y35 ER2MID1 -> NL2BEG2 , 
  pip INT_X19Y37 NL2END2 -> NW2BEG2 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<4>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<4>" BQ ,
  inpin "uart1_rx_data<6>" CI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" AI ,
  pip CLBLM_X18Y35 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X18Y35 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X18Y39 SITE_FAN_B5 -> M_CI , 
  pip INT_X18Y35 FAN0 -> FAN_B0 , 
  pip INT_X18Y35 LOGIC_OUTS5 -> NW5BEG0 , 
  pip INT_X18Y35 LOGIC_OUTS5 -> WR2BEG_N2 , 
  pip INT_X18Y35 WR2BEG_N2 -> FAN0 , 
  pip INT_X18Y38 NW5MID0 -> NL2BEG1 , 
  pip INT_X18Y39 FAN5 -> FAN_B5 , 
  pip INT_X18Y39 NL2MID1 -> FAN5 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<5>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<5>" AQ ,
  inpin "N496" AI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" BI ,
  pip CLBLM_X18Y35 SITE_FAN_B2 -> M_BI , 
  pip CLBLM_X18Y40 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y35 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X18Y35 FAN2 -> FAN_B2 , 
  pip INT_X18Y35 WL2END1 -> FAN2 , 
  pip INT_X18Y40 FAN0 -> FAN_B0 , 
  pip INT_X18Y40 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y40 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X18Y40 GFAN1 -> FAN0 , 
  pip INT_X18Y40 WL2END1 -> FAN3 , 
  pip INT_X20Y35 LOGIC_OUTS4 -> NR5BEG0 , 
  pip INT_X20Y35 LOGIC_OUTS4 -> WL2BEG1 , 
  pip INT_X20Y40 NR5END0 -> WL2BEG1 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<6>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<6>" AQ ,
  inpin "uart1_rx_data<6>" DI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" AI ,
  pip CLBLM_X18Y39 SITE_FAN_B7 -> M_DI , 
  pip CLBLM_X20Y35 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y36 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip INT_X18Y39 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X18Y39 FAN7 -> FAN_B7 , 
  pip INT_X18Y39 FAN_BOUNCE3 -> GFAN1 , 
  pip INT_X18Y39 GFAN1 -> FAN7 , 
  pip INT_X18Y39 WL2END1 -> FAN3 , 
  pip INT_X20Y35 FAN0 -> FAN_B0 , 
  pip INT_X20Y35 SR2MID0 -> FAN0 , 
  pip INT_X20Y36 LOGIC_OUTS4 -> NL5BEG0 , 
  pip INT_X20Y36 LOGIC_OUTS4 -> SR2BEG0 , 
  pip INT_X20Y39 NL5MID0 -> WL2BEG1 , 
  ;
net "uart1_transmit_receive/receive/uart_data_out<7>" , 
  outpin "uart1_transmit_receive/receive/uart_data_out<7>" BQ ,
  inpin "uart1_rx_data<7>" AI ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" AI ,
  pip CLBLM_X18Y36 SITE_FAN_B0 -> M_AI , 
  pip CLBLM_X20Y33 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X20Y36 SITE_FAN_B0 -> M_AI , 
  pip INT_X18Y36 FAN0 -> FAN_B0 , 
  pip INT_X18Y36 WN2MID0 -> FAN0 , 
  pip INT_X19Y36 NW2END_N2 -> WN2BEG0 , 
  pip INT_X20Y33 LOGIC_OUTS5 -> NR2BEG_N2 , 
  pip INT_X20Y34 NR2END2 -> NE2BEG2 , 
  pip INT_X20Y34 NR2END2 -> NW2BEG2 , 
  pip INT_X20Y35 NE2MID2 -> NE2MID_FAKE2 , 
  pip INT_X20Y36 FAN0 -> FAN_B0 , 
  pip INT_X20Y36 NE2MID_N2 -> FAN0 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<11>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<11>" COUT ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" CIN ,
  pip CLBLL_X23Y6 LL_COUT -> M_COUT_N , 
  ;
net "uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<3>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<3>" COUT ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" CIN ,
  pip CLBLL_X23Y4 LL_COUT -> M_COUT_N , 
  ;
net "uart1_transmit_receive/ref_sig_gen/Maccum_counter_cy<7>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<7>" COUT ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" CIN ,
  pip CLBLL_X23Y5 LL_COUT -> M_COUT_N , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<0>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<3>" AQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" A4 ,
  pip CLBLL_X23Y4 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y4 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X23Y4 LOGIC_OUTS4 -> IMUX_B25 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<10>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<11>" CQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" C4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C2 ,
  pip CLBLL_X23Y6 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X23Y6 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B31 -> M_C2 , 
  pip INT_X22Y5 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X22Y5 BYP_BOUNCE2 -> IMUX_B31 , 
  pip INT_X22Y5 SW2END2 -> BYP2 , 
  pip INT_X23Y6 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X23Y6 LOGIC_OUTS6 -> SW2BEG2 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<11>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<11>" DQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" D4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C1 ,
  pip CLBLL_X23Y6 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X23Y6 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X22Y5 SL2MID0 -> IMUX_B30 , 
  pip INT_X22Y6 WR2MID1 -> SL2BEG0 , 
  pip INT_X23Y6 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X23Y6 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<12>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<15>" AQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" A4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C5 ,
  pip CLBLL_X23Y7 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y7 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B33 -> M_C5 , 
  pip INT_X22Y5 SW2MID1 -> IMUX_B33 , 
  pip INT_X22Y6 WS2END1 -> SW2BEG1 , 
  pip INT_X23Y7 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X23Y7 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<13>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<15>" BQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" B4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A6 ,
  pip CLBLL_X23Y7 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y7 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y7 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X22Y7 WN2MID0 -> IMUX_B24 , 
  pip INT_X23Y7 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X23Y7 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<14>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<15>" CQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" C4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A5 ,
  pip CLBLL_X23Y7 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X23Y7 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y7 SITE_IMUX_B26 -> M_A5 , 
  pip INT_X22Y7 WR2MID1 -> IMUX_B26 , 
  pip INT_X23Y7 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X23Y7 LOGIC_OUTS6 -> WR2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<15>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<15>" DQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<15>" D4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A3 ,
  pip CLBLL_X23Y7 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X23Y7 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y7 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X22Y7 WS2MID2 -> IMUX_B27 , 
  pip INT_X23Y7 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X23Y7 LOGIC_OUTS7 -> WS2BEG2 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<1>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<3>" BQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" B4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D3 ,
  pip CLBLL_X23Y4 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y4 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B20 -> M_D3 , 
  pip INT_X22Y5 NW2END0 -> IMUX_B20 , 
  pip INT_X23Y4 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X23Y4 LOGIC_OUTS5 -> NW2BEG0 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<2>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<3>" CQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" C4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D5 ,
  pip CLBLL_X23Y4 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X23Y4 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X22Y5 WN2END2 -> IMUX_B21 , 
  pip INT_X23Y4 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X23Y4 LOGIC_OUTS6 -> WN2BEG2 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<3>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<3>" DQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<3>" D4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D4 ,
  pip CLBLL_X23Y4 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X23Y4 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X22Y5 NW2END1 -> IMUX_B22 , 
  pip INT_X23Y4 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X23Y4 LOGIC_OUTS7 -> NW2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<4>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<7>" AQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" A4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D2 ,
  pip CLBLL_X23Y5 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y5 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X22Y5 WS2MID1 -> IMUX_B19 , 
  pip INT_X23Y5 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X23Y5 LOGIC_OUTS4 -> WS2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<5>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<7>" BQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" B4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D1 ,
  pip CLBLL_X23Y5 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y5 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B18 -> M_D1 , 
  pip INT_X22Y5 WN2MID0 -> IMUX_B18 , 
  pip INT_X23Y5 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X23Y5 LOGIC_OUTS5 -> WN2BEG0 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<6>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<7>" CQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" C4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D6 ,
  pip CLBLL_X23Y5 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLL_X23Y5 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X22Y5 FAN5 -> FAN_BOUNCE5 , 
  pip INT_X22Y5 FAN_BOUNCE5 -> IMUX_B23 , 
  pip INT_X22Y5 WS2MID2 -> FAN5 , 
  pip INT_X23Y5 LOGIC_OUTS6 -> IMUX_B34 , 
  pip INT_X23Y5 LOGIC_OUTS6 -> WS2BEG2 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<7>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<7>" DQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<7>" D4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C3 ,
  pip CLBLL_X23Y5 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X23Y5 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X22Y5 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X22Y5 WR2MID1 -> IMUX_B32 , 
  pip INT_X23Y5 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X23Y5 LOGIC_OUTS7 -> WR2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<8>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<11>" AQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" A4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A4 ,
  pip CLBLL_X23Y6 M_AQ -> SITE_LOGIC_OUTS4 , 
  pip CLBLL_X23Y6 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X22Y7 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X22Y7 WN2END1 -> IMUX_B25 , 
  pip INT_X23Y6 LOGIC_OUTS4 -> IMUX_B25 , 
  pip INT_X23Y6 LOGIC_OUTS4 -> WN2BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/counter<9>" , 
  outpin "uart1_transmit_receive/ref_sig_gen/counter<11>" BQ ,
  inpin "uart1_transmit_receive/ref_sig_gen/counter<11>" B4 ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A1 ,
  pip CLBLL_X23Y6 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLL_X23Y6 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X22Y7 SITE_IMUX_B29 -> M_A1 , 
  pip INT_X22Y7 CTRL1 -> CTRL_BOUNCE1 , 
  pip INT_X22Y7 CTRL_BOUNCE1 -> IMUX_B29 , 
  pip INT_X22Y7 NW2END0 -> CTRL1 , 
  pip INT_X23Y6 LOGIC_OUTS5 -> IMUX_B13 , 
  pip INT_X23Y6 LOGIC_OUTS5 -> NW2BEG0 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" , 
  outpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" CQ ,
  inpin "uart1_transmit_receive/receive/fifo_write" D1 ,
  inpin "uart1_transmit_receive/receive/kcuart/purge" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/start_bit" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/start_edge" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_char" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<5>" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<7>" CE ,
  inpin "uart1_transmit_receive/receive/kcuart/valid_reg_delay<8>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<0>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<2>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<4>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<6>" CE ,
  inpin "uart1_transmit_receive/receive/uart_data_out<7>" CE ,
  inpin "uart1_transmit_receive/transmit/fifo_read" A3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" CE ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" CE ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" CE ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" CE ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" CE ,
  pip CLBLL_X19Y33 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X25Y30 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X28Y27 SITE_CTRL_B0 -> L_CE , 
  pip CLBLL_X28Y27 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y35 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X18Y38 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y27 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y28 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X20Y28 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y30 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y33 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y35 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y36 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X20Y37 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X22Y17 M_CQ -> SITE_LOGIC_OUTS6 , 
  pip CLBLM_X22Y24 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X22Y25 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X22Y26 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y27 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X27Y27 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X27Y28 SITE_CTRL_B0 -> L_CE , 
  pip INT_X18Y35 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y35 WL2BEG1 -> CTRL1 , 
  pip INT_X18Y35 WN2END1 -> WL2BEG1 , 
  pip INT_X18Y38 CTRL1 -> CTRL_B1 , 
  pip INT_X18Y38 NW2END0 -> CTRL1 , 
  pip INT_X19Y29 SL5END1 -> SE2BEG1 , 
  pip INT_X19Y31 SL5MID1 -> SE2BEG1 , 
  pip INT_X19Y33 SL2MID0 -> IMUX_B42 , 
  pip INT_X19Y34 WL5MID1 -> NR5BEG0 , 
  pip INT_X19Y34 WL5MID1 -> SL2BEG0 , 
  pip INT_X19Y34 WL5MID1 -> SL5BEG1 , 
  pip INT_X19Y34 WL5MID1 -> WN2BEG1 , 
  pip INT_X19Y37 NR5MID0 -> ER2BEG1 , 
  pip INT_X19Y37 NR5MID0 -> NW2BEG0 , 
  pip INT_X20Y27 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y27 SR2MID1 -> CTRL0 , 
  pip INT_X20Y28 CTRL0 -> CTRL_B0 , 
  pip INT_X20Y28 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y28 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y28 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X20Y28 SE2END1 -> FAN4 , 
  pip INT_X20Y28 SE2END1 -> SR2BEG1 , 
  pip INT_X20Y28 SR2BEG1 -> CTRL0 , 
  pip INT_X20Y30 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y30 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y30 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X20Y30 SE2END1 -> FAN4 , 
  pip INT_X20Y33 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y33 WL2END1 -> CTRL1 , 
  pip INT_X20Y33 WL2END1 -> NR2BEG0 , 
  pip INT_X20Y35 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y35 NR2END0 -> NE2BEG0 , 
  pip INT_X20Y35 NW2END0 -> CTRL1 , 
  pip INT_X20Y36 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y36 NE2MID0 -> CTRL1 , 
  pip INT_X20Y37 CTRL1 -> CTRL_B1 , 
  pip INT_X20Y37 ER2MID1 -> FAN4 , 
  pip INT_X20Y37 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X20Y37 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X21Y34 NW2END0 -> NW2BEG0 , 
  pip INT_X22Y16 SW2MID2 -> LV0 , 
  pip INT_X22Y17 LOGIC_OUTS6 -> NW5BEG2 , 
  pip INT_X22Y17 LOGIC_OUTS6 -> SW2BEG2 , 
  pip INT_X22Y20 NW5MID2 -> NL2BEG_S0 , 
  pip INT_X22Y23 NL2END0 -> NE2BEG0 , 
  pip INT_X22Y23 NL2END0 -> NW2BEG0 , 
  pip INT_X22Y24 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y24 NE2MID0 -> CTRL1 , 
  pip INT_X22Y24 NW2MID0 -> NE2BEG0 , 
  pip INT_X22Y24 NW2MID0 -> NL2BEG1 , 
  pip INT_X22Y25 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y25 NE2MID0 -> CTRL1 , 
  pip INT_X22Y26 CTRL1 -> CTRL_B1 , 
  pip INT_X22Y26 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X22Y26 FAN_BOUNCE4 -> CTRL1 , 
  pip INT_X22Y26 NL2END1 -> FAN4 , 
  pip INT_X22Y28 LV12 -> ES5BEG0 , 
  pip INT_X22Y28 LV12 -> NL5BEG0 , 
  pip INT_X22Y33 NL5END0 -> NW2BEG0 , 
  pip INT_X22Y33 NL5END0 -> WL2BEG1 , 
  pip INT_X22Y34 LV18 -> WL5BEG1 , 
  pip INT_X25Y28 ES5MID0 -> ER2BEG1 , 
  pip INT_X25Y28 ES5MID0 -> NL2BEG1 , 
  pip INT_X25Y30 NL2END1 -> IMUX_B3 , 
  pip INT_X26Y28 ER2MID1 -> ES2BEG1 , 
  pip INT_X27Y27 CTRL0 -> CTRL_B0 , 
  pip INT_X27Y27 CTRL1 -> CTRL_B1 , 
  pip INT_X27Y27 ES2END1 -> CTRL0 , 
  pip INT_X27Y27 ES2END1 -> CTRL1 , 
  pip INT_X27Y28 CTRL0 -> CTRL_B0 , 
  pip INT_X27Y28 ER2END1 -> ES2BEG1 , 
  pip INT_X27Y28 ER2END1 -> FAN4 , 
  pip INT_X27Y28 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y28 FAN_BOUNCE4 -> CTRL0 , 
  pip INT_X28Y27 CTRL0 -> CTRL_B0 , 
  pip INT_X28Y27 CTRL1 -> CTRL_B1 , 
  pip INT_X28Y27 ES2END1 -> CTRL0 , 
  pip INT_X28Y27 ES2END1 -> CTRL1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or0000" , 
  outpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud" SR ,
  pip CLBLM_X22Y17 SITE_CTRL_B3 -> M_SR , 
  pip CLBLM_X22Y5 M_C -> SITE_LOGIC_OUTS14 , 
  pip INT_X22Y10 NL5END1 -> NW5BEG1 , 
  pip INT_X22Y13 NW5MID1 -> NL5BEG1 , 
  pip INT_X22Y16 NL5MID1 -> NW2BEG1 , 
  pip INT_X22Y17 CTRL3 -> CTRL_B3 , 
  pip INT_X22Y17 NW2MID1 -> CTRL3 , 
  pip INT_X22Y5 LOGIC_OUTS14 -> NL5BEG1 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" , 
  outpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000019" A ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C4 ,
  pip CLBLM_X22Y5 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X22Y7 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X22Y5 SR2MID2 -> IMUX_B34 , 
  pip INT_X22Y6 LOGIC_OUTS_S12 -> SR2BEG2 , 
  ;
net "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" , 
  outpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" D ,
  inpin "uart1_transmit_receive/ref_sig_gen/out_16_x_baud_or000040" C6 ,
  pip CLBLM_X22Y5 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X22Y5 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X22Y5 LOGIC_OUTS15 -> IMUX_B35 , 
  ;
net "uart1_transmit_receive/transmit/buf_0/pointer<0>" , 
  outpin "uart1_status_port<1>" AQ ,
  inpin "uart1_status_port<1>" A4 ,
  inpin "uart1_status_port<2>" B4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" A4 ,
  pip CLBLL_X21Y39 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X23Y35 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X23Y35 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y30 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y30 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y32 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y32 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X24Y32 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y32 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X24Y33 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLM_X24Y33 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLM_X24Y35 SITE_IMUX_B25 -> M_A4 , 
  pip INT_X21Y38 NW5END0 -> NW2BEG0 , 
  pip INT_X21Y39 NW2MID0 -> IMUX_B13 , 
  pip INT_X23Y35 LOGIC_OUTS0 -> ES2BEG0 , 
  pip INT_X23Y35 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X23Y35 LOGIC_OUTS0 -> NW5BEG0 , 
  pip INT_X24Y30 SL2END2 -> IMUX_B16 , 
  pip INT_X24Y30 SL2END2 -> IMUX_B28 , 
  pip INT_X24Y32 BYP5 -> BYP_BOUNCE5 , 
  pip INT_X24Y32 BYP_BOUNCE5 -> IMUX_B16 , 
  pip INT_X24Y32 BYP_BOUNCE5 -> IMUX_B28 , 
  pip INT_X24Y32 SW2MID0 -> BYP5 , 
  pip INT_X24Y32 SW2MID0 -> IMUX_B19 , 
  pip INT_X24Y32 SW2MID0 -> IMUX_B31 , 
  pip INT_X24Y33 FAN_BOUNCE_S0 -> IMUX_B16 , 
  pip INT_X24Y33 FAN_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X24Y33 SE2MID0 -> SL2BEG_N2 , 
  pip INT_X24Y33 SE2MID0 -> SW2BEG0 , 
  pip INT_X24Y34 ES2END0 -> FAN0 , 
  pip INT_X24Y34 ES2END0 -> SE2BEG0 , 
  pip INT_X24Y34 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X24Y35 ES2MID0 -> IMUX_B25 , 
  ;
net "uart1_transmit_receive/transmit/buf_0/pointer<1>" , 
  outpin "uart1_status_port<1>" BQ ,
  inpin "uart1_status_port<1>" B4 ,
  inpin "uart1_status_port<1>" BX ,
  inpin "uart1_status_port<2>" B5 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" A6 ,
  pip CLBLL_X21Y39 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLL_X23Y35 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLL_X23Y35 SITE_BYP_B5 -> L_BX , 
  pip CLBLL_X23Y35 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X24Y30 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y30 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y32 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y32 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y32 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y32 SITE_IMUX_B32 -> M_C3 , 
  pip CLBLM_X24Y33 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y33 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B24 -> M_A6 , 
  pip INT_X21Y39 NW2END0 -> IMUX_B14 , 
  pip INT_X22Y36 WN2END1 -> NR2BEG0 , 
  pip INT_X22Y38 NR2END0 -> NW2BEG0 , 
  pip INT_X23Y31 SW2MID1 -> SE2BEG1 , 
  pip INT_X23Y32 SL5MID1 -> SW2BEG1 , 
  pip INT_X23Y33 SR2MID1 -> SE2BEG1 , 
  pip INT_X23Y34 SW2MID1 -> SE2BEG1 , 
  pip INT_X23Y34 SW2MID1 -> SR2BEG1 , 
  pip INT_X23Y35 BYP5 -> BYP_B5 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> BYP5 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> EN2BEG0 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> SL5BEG1 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> SW2BEG1 , 
  pip INT_X23Y35 LOGIC_OUTS1 -> WN2BEG1 , 
  pip INT_X24Y30 SE2END1 -> IMUX_B15 , 
  pip INT_X24Y30 SE2END1 -> IMUX_B27 , 
  pip INT_X24Y32 SE2END1 -> IMUX_B15 , 
  pip INT_X24Y32 SE2END1 -> IMUX_B27 , 
  pip INT_X24Y32 SR2MID1 -> IMUX_B20 , 
  pip INT_X24Y32 SR2MID1 -> IMUX_B32 , 
  pip INT_X24Y33 SE2END1 -> IMUX_B15 , 
  pip INT_X24Y33 SE2END1 -> IMUX_B27 , 
  pip INT_X24Y33 SE2END1 -> SR2BEG1 , 
  pip INT_X24Y35 EN2MID0 -> IMUX_B24 , 
  ;
net "uart1_transmit_receive/transmit/buf_0/pointer<2>" , 
  outpin "uart1_status_port<1>" CQ ,
  inpin "uart1_status_port<1>" C4 ,
  inpin "uart1_status_port<1>" CX ,
  inpin "uart1_status_port<2>" B3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" A3 ,
  pip CLBLL_X21Y39 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X23Y35 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X23Y35 SITE_BYP_B2 -> L_CX , 
  pip CLBLL_X23Y35 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X24Y30 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y30 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y32 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y32 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLM_X24Y32 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y32 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X24Y33 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y33 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X24Y35 SITE_IMUX_B27 -> M_A3 , 
  pip INT_X21Y38 NW5END1 -> NW2BEG1 , 
  pip INT_X21Y39 NW2MID1 -> IMUX_B15 , 
  pip INT_X23Y30 SR5END1 -> EL2BEG1 , 
  pip INT_X23Y32 SR5MID1 -> EL2BEG1 , 
  pip INT_X23Y35 BYP2 -> BYP_B2 , 
  pip INT_X23Y35 LOGIC_OUTS2 -> BYP2 , 
  pip INT_X23Y35 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X23Y35 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X23Y35 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X23Y35 LOGIC_OUTS2 -> SR5BEG1 , 
  pip INT_X24Y30 EL2MID1 -> FAN4 , 
  pip INT_X24Y30 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X24Y30 FAN_BOUNCE4 -> IMUX_B13 , 
  pip INT_X24Y30 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X24Y32 CTRL3 -> CTRL_BOUNCE3 , 
  pip INT_X24Y32 EL2MID1 -> CTRL3 , 
  pip INT_X24Y32 EL2MID1 -> FAN4 , 
  pip INT_X24Y32 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X24Y32 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X24Y32 FAN_BOUNCE3 -> IMUX_B22 , 
  pip INT_X24Y32 FAN_BOUNCE3 -> IMUX_B34 , 
  pip INT_X24Y32 FAN_BOUNCE4 -> IMUX_B13 , 
  pip INT_X24Y32 FAN_BOUNCE4 -> IMUX_B25 , 
  pip INT_X24Y32 SR2END1 -> FAN3 , 
  pip INT_X24Y33 CTRL_BOUNCE_N3 -> IMUX_B13 , 
  pip INT_X24Y33 CTRL_BOUNCE_N3 -> IMUX_B25 , 
  pip INT_X24Y34 ES2END1 -> SR2BEG1 , 
  pip INT_X24Y35 ES2MID1 -> IMUX_B27 , 
  ;
net "uart1_transmit_receive/transmit/buf_0/pointer_zero" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_present" A ,
  inpin "uart1_status_port<1>" A1 ,
  inpin "uart1_status_port<1>" B6 ,
  inpin "uart1_status_port<1>" C1 ,
  inpin "uart1_status_port<1>" D1 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" B6 ,
  pip CLBLL_X23Y35 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X23Y35 SITE_IMUX_B42 -> L_D1 , 
  pip CLBLL_X23Y35 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X23Y35 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X24Y35 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X24Y35 SITE_IMUX_B12 -> M_B6 , 
  pip INT_X23Y35 WN2END_S0 -> IMUX_B5 , 
  pip INT_X23Y35 WN2MID0 -> IMUX_B36 , 
  pip INT_X23Y35 WN2MID0 -> IMUX_B42 , 
  pip INT_X23Y35 WN2MID0 -> IMUX_B6 , 
  pip INT_X24Y35 LOGIC_OUTS12 -> IMUX_B12 , 
  pip INT_X24Y35 LOGIC_OUTS12 -> WN2BEG0 , 
  ;
net "uart1_transmit_receive/transmit/buf_0/valid_write" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_present" D ,
  inpin "uart1_status_port<1>" AX ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<0>" CE ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<2>" CE ,
  inpin "uart1_transmit_receive/transmit/fifo_data_out<6>" CE ,
  pip CLBLL_X23Y35 SITE_BYP_B0 -> L_AX , 
  pip CLBLM_X24Y30 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X24Y32 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X24Y33 SITE_CTRL_B1 -> M_CE , 
  pip CLBLM_X24Y35 M_D -> M_DMUX ,  #  _ROUTETHROUGH:D:DMUX "uart1_transmit_receive/transmit/fifo_data_present" D -> DMUX
  pip CLBLM_X24Y35 M_DMUX -> SITE_LOGIC_OUTS23 , 
  pip INT_X23Y35 BYP0 -> BYP_B0 , 
  pip INT_X23Y35 WS2MID1 -> BYP0 , 
  pip INT_X24Y30 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y30 SR2END1 -> CTRL1 , 
  pip INT_X24Y32 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y32 SR2BEG1 -> CTRL1 , 
  pip INT_X24Y32 SW5MID1 -> SR2BEG1 , 
  pip INT_X24Y33 CTRL1 -> CTRL_B1 , 
  pip INT_X24Y33 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X24Y33 FAN_BOUNCE1 -> CTRL1 , 
  pip INT_X24Y33 SR2END0 -> FAN1 , 
  pip INT_X24Y35 LOGIC_OUTS23 -> SR2BEG0 , 
  pip INT_X24Y35 LOGIC_OUTS23 -> SW5BEG1 , 
  pip INT_X24Y35 LOGIC_OUTS23 -> WS2BEG1 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<0>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<0>" B ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" A3 ,
  pip CLBLM_X24Y32 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X24Y33 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X24Y32 SW2MID1 -> IMUX_B3 , 
  pip INT_X24Y33 LOGIC_OUTS13 -> SW2BEG1 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<1>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<0>" A ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" A2 ,
  pip CLBLM_X24Y32 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X24Y33 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X24Y32 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X24Y32 SR2BEG2 -> IMUX_B4 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<2>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<2>" D ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B1 ,
  pip CLBLM_X24Y32 M_D -> SITE_LOGIC_OUTS15 , 
  pip CLBLM_X24Y32 SITE_IMUX_B41 -> L_B1 , 
  pip INT_X24Y32 LOGIC_OUTS15 -> IMUX_B41 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<3>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<2>" C ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B3 ,
  pip CLBLM_X24Y32 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X24Y32 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X24Y32 ER2BEG2 -> IMUX_B39 , 
  pip INT_X24Y32 LOGIC_OUTS14 -> ER2BEG2 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<4>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<2>" B ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_45" D5 ,
  pip CLBLM_X24Y31 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X24Y32 M_B -> SITE_LOGIC_OUTS13 , 
  pip INT_X24Y31 SW2MID1 -> IMUX_B45 , 
  pip INT_X24Y32 LOGIC_OUTS13 -> SW2BEG1 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<5>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<2>" A ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_45" D4 ,
  pip CLBLM_X24Y31 SITE_IMUX_B46 -> L_D4 , 
  pip CLBLM_X24Y32 M_A -> SITE_LOGIC_OUTS12 , 
  pip INT_X24Y31 LOGIC_OUTS_S12 -> SR2BEG2 , 
  pip INT_X24Y31 SR2BEG2 -> IMUX_B46 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<6>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<6>" B ,
  inpin "uart1_tx_OBUF" C3 ,
  pip CLBLM_X24Y30 M_B -> SITE_LOGIC_OUTS13 , 
  pip CLBLM_X27Y28 SITE_IMUX_B32 -> M_C3 , 
  pip INT_X24Y30 LOGIC_OUTS13 -> ES5BEG1 , 
  pip INT_X27Y28 ES5END1 -> SR2BEG1 , 
  pip INT_X27Y28 SR2BEG1 -> IMUX_B32 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_out<7>" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_out<6>" A ,
  inpin "uart1_tx_OBUF" C4 ,
  pip CLBLM_X24Y30 M_A -> SITE_LOGIC_OUTS12 , 
  pip CLBLM_X27Y28 SITE_IMUX_B34 -> M_C4 , 
  pip INT_X24Y29 LOGIC_OUTS_S1_12 -> ER5BEG2 , 
  pip INT_X27Y28 SR2MID2 -> IMUX_B34 , 
  pip INT_X27Y29 ER5MID2 -> SR2BEG2 , 
  ;
net "uart1_transmit_receive/transmit/fifo_data_present" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_present" BQ ,
  inpin "N310" A6 ,
  inpin "uart1_status_port<1>" CE ,
  inpin "uart1_status_port<2>" A2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" B5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" A4 ,
  pip CLBLL_X16Y42 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLL_X21Y39 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X23Y35 SITE_CTRL_B0 -> L_CE , 
  pip CLBLM_X24Y35 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X24Y35 SITE_IMUX_B14 -> M_B5 , 
  pip CLBLM_X27Y27 SITE_IMUX_B1 -> L_A4 , 
  pip INT_BUFS_L_X17Y42 INT_BUFS_WL2MID_B0 -> INT_BUFS_WL2MID0 , 
  pip INT_BUFS_R_X18Y42 INT_BUFS_WL2MID0 -> INT_BUFS_WL2MID_B0 , 
  pip INT_X16Y42 WL2END0 -> IMUX_B24 , 
  pip INT_X18Y41 WN5END_S0 -> WL2BEG_S0 , 
  pip INT_X21Y39 FAN_BOUNCE_S0 -> IMUX_B28 , 
  pip INT_X21Y40 FAN0 -> FAN_BOUNCE0 , 
  pip INT_X21Y40 SL2BEG_N2 -> FAN0 , 
  pip INT_X21Y40 WL5MID0 -> SL2BEG_N2 , 
  pip INT_X21Y40 WL5MID0 -> WN5BEG0 , 
  pip INT_X23Y35 CTRL0 -> CTRL_B0 , 
  pip INT_X23Y35 WL2MID1 -> CTRL0 , 
  pip INT_X24Y30 SR5END0 -> SE5BEG0 , 
  pip INT_X24Y35 LOGIC_OUTS5 -> NR5BEG_N2 , 
  pip INT_X24Y35 LOGIC_OUTS5 -> SR5BEG0 , 
  pip INT_X24Y35 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X24Y35 WL2BEG1 -> IMUX_B14 , 
  pip INT_X24Y39 NR5END2 -> WL5BEG_S0 , 
  pip INT_X26Y27 SE5END0 -> ES2BEG0 , 
  pip INT_X27Y27 ES2MID0 -> IMUX_B1 , 
  ;
net "uart1_transmit_receive/transmit/fifo_read" , 
  outpin "uart1_transmit_receive/transmit/fifo_read" AQ ,
  inpin "uart1_status_port<1>" A3 ,
  inpin "uart1_status_port<1>" B3 ,
  inpin "uart1_status_port<1>" C2 ,
  inpin "uart1_status_port<1>" D2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" B4 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" D2 ,
  pip CLBLL_X23Y35 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLL_X23Y35 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X23Y35 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X23Y35 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X25Y30 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X24Y35 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X24Y35 SITE_IMUX_B19 -> M_D2 , 
  pip INT_X23Y33 NW5END0 -> NR2BEG0 , 
  pip INT_X23Y34 NR2MID0 -> NE2BEG0 , 
  pip INT_X23Y35 BYP1 -> BYP_BOUNCE1 , 
  pip INT_X23Y35 BYP_BOUNCE1 -> IMUX_B3 , 
  pip INT_X23Y35 BYP_BOUNCE1 -> IMUX_B39 , 
  pip INT_X23Y35 NR2END0 -> BYP1 , 
  pip INT_X23Y35 NR2END0 -> IMUX_B43 , 
  pip INT_X23Y35 NR2END0 -> IMUX_B7 , 
  pip INT_X24Y35 NE2END0 -> IMUX_B13 , 
  pip INT_X24Y35 NE2END0 -> IMUX_B19 , 
  pip INT_X25Y30 LOGIC_OUTS0 -> NW5BEG0 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/Tx_bit" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" BQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" B5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" C2 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" A3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" D5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" AX ,
  pip CLBLL_X28Y27 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X28Y27 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X27Y27 M_BQ -> SITE_LOGIC_OUTS5 , 
  pip CLBLM_X27Y27 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X27Y27 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X27Y28 SITE_BYP_B0 -> L_AX , 
  pip INT_X27Y27 LOGIC_OUTS5 -> ER2BEG1 , 
  pip INT_X27Y27 LOGIC_OUTS5 -> IMUX_B7 , 
  pip INT_X27Y27 LOGIC_OUTS5 -> NW2BEG0 , 
  pip INT_X27Y27 LOGIC_OUTS5 -> WL2BEG1 , 
  pip INT_X27Y27 WL2BEG1 -> IMUX_B38 , 
  pip INT_X27Y28 BYP0 -> BYP_B0 , 
  pip INT_X27Y28 NW2MID0 -> BYP0 , 
  pip INT_X28Y27 ER2MID1 -> IMUX_B21 , 
  pip INT_X28Y27 ER2MID1 -> IMUX_B3 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/Tx_run" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_run" CQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" A2 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" C5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" D3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" A3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" B3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" C5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" A5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B5 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_45" D2 ,
  inpin "uart1_tx_OBUF" C5 ,
  pip CLBLL_X28Y27 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X24Y31 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y32 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X24Y32 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X27Y27 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X27Y27 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X27Y27 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X27Y28 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X27Y28 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X27Y28 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X27Y28 SITE_IMUX_B9 -> L_C5 , 
  pip INT_X24Y31 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X24Y31 BYP7 -> BYP_BOUNCE7 , 
  pip INT_X24Y31 BYP_BOUNCE2 -> IMUX_B43 , 
  pip INT_X24Y31 NW2END1 -> BYP2 , 
  pip INT_X24Y31 NW2END1 -> BYP7 , 
  pip INT_X24Y32 BYP_BOUNCE_N7 -> IMUX_B2 , 
  pip INT_X24Y32 BYP_BOUNCE_N7 -> IMUX_B38 , 
  pip INT_X25Y30 NW5END1 -> NW2BEG1 , 
  pip INT_X27Y27 BYP6 -> BYP_BOUNCE6 , 
  pip INT_X27Y27 BYP_BOUNCE6 -> IMUX_B9 , 
  pip INT_X27Y27 LOGIC_OUTS2 -> BYP6 , 
  pip INT_X27Y27 LOGIC_OUTS2 -> EN2BEG1 , 
  pip INT_X27Y27 LOGIC_OUTS2 -> IMUX_B4 , 
  pip INT_X27Y27 LOGIC_OUTS2 -> NW2BEG1 , 
  pip INT_X27Y27 LOGIC_OUTS2 -> NW5BEG1 , 
  pip INT_X27Y28 NW2MID1 -> IMUX_B3 , 
  pip INT_X27Y28 NW2MID1 -> IMUX_B33 , 
  pip INT_X27Y28 NW2MID1 -> IMUX_B39 , 
  pip INT_X27Y28 NW2MID1 -> IMUX_B9 , 
  pip INT_X28Y27 EN2MID1 -> IMUX_B20 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/Tx_start" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_start" AQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" A6 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" C1 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" A1 ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" SR ,
  inpin "uart1_tx_OBUF" SR ,
  pip CLBLL_X28Y27 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLL_X28Y27 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X27Y27 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X27Y27 SITE_IMUX_B6 -> L_C1 , 
  pip CLBLM_X27Y28 SITE_CTRL_B2 -> L_SR , 
  pip CLBLM_X27Y28 SITE_CTRL_B3 -> M_SR , 
  pip INT_X27Y27 WN2MID0 -> IMUX_B0 , 
  pip INT_X27Y27 WN2MID0 -> IMUX_B6 , 
  pip INT_X27Y28 CTRL2 -> CTRL_B2 , 
  pip INT_X27Y28 CTRL3 -> CTRL_B3 , 
  pip INT_X27Y28 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X27Y28 FAN_BOUNCE3 -> CTRL2 , 
  pip INT_X27Y28 FAN_BOUNCE3 -> CTRL3 , 
  pip INT_X27Y28 NW2END0 -> FAN3 , 
  pip INT_X28Y27 LOGIC_OUTS0 -> NR2BEG_N2 , 
  pip INT_X28Y27 LOGIC_OUTS0 -> NW2BEG0 , 
  pip INT_X28Y27 LOGIC_OUTS0 -> WN2BEG0 , 
  pip INT_X28Y27 NR2MID2 -> IMUX_B5 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/Tx_stop" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" DQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" B3 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" A2 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" D4 ,
  inpin "uart1_tx_OBUF" DX ,
  pip CLBLL_X28Y27 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip CLBLL_X28Y27 SITE_IMUX_B22 -> M_D4 , 
  pip CLBLL_X28Y27 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X27Y27 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X27Y28 SITE_BYP_B6 -> M_DX , 
  pip INT_X27Y27 WS2MID2 -> IMUX_B39 , 
  pip INT_X27Y28 BYP6 -> BYP_B6 , 
  pip INT_X27Y28 NW2END1 -> BYP6 , 
  pip INT_X28Y27 LOGIC_OUTS7 -> IMUX_B22 , 
  pip INT_X28Y27 LOGIC_OUTS7 -> IMUX_B4 , 
  pip INT_X28Y27 LOGIC_OUTS7 -> NW2BEG1 , 
  pip INT_X28Y27 LOGIC_OUTS7 -> WS2BEG2 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/bit_select<0>" , 
  outpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" AQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" A4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" A4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_45" D3 ,
  inpin "uart1_tx_OBUF" C1 ,
  pip CLBLM_X24Y31 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLM_X24Y32 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X24Y32 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X27Y28 L_AQ -> SITE_LOGIC_OUTS0 , 
  pip CLBLM_X27Y28 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X27Y28 SITE_IMUX_B30 -> M_C1 , 
  pip INT_X24Y31 WN2MID1 -> IMUX_B44 , 
  pip INT_X24Y32 WN2END1 -> IMUX_B1 , 
  pip INT_X24Y32 WN2END1 -> IMUX_B37 , 
  pip INT_X25Y31 NW5END0 -> WN2BEG1 , 
  pip INT_X27Y28 LOGIC_OUTS0 -> IMUX_B1 , 
  pip INT_X27Y28 LOGIC_OUTS0 -> NW5BEG0 , 
  pip INT_X27Y28 LOGIC_OUTS0 -> SR2BEG0 , 
  pip INT_X27Y28 SR2BEG0 -> IMUX_B30 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/bit_select<1>" , 
  outpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" BQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" B4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B2 ,
  inpin "uart1_tx_OBUF" C2 ,
  pip CLBLM_X24Y32 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLM_X27Y28 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X27Y28 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X27Y28 SITE_IMUX_B37 -> L_B4 , 
  pip INT_X24Y32 WN2MID2 -> IMUX_B40 , 
  pip INT_X25Y32 WN2END2 -> WN2BEG2 , 
  pip INT_X26Y31 NW2END1 -> WN2BEG2 , 
  pip INT_X27Y28 LOGIC_OUTS1 -> IMUX_B31 , 
  pip INT_X27Y28 LOGIC_OUTS1 -> IMUX_B37 , 
  pip INT_X27Y28 LOGIC_OUTS1 -> NL2BEG1 , 
  pip INT_X27Y30 NL2END1 -> NW2BEG1 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/bit_select<2>" , 
  outpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" CQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" C4 ,
  inpin "uart1_tx_OBUF" D4 ,
  pip CLBLM_X27Y28 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLM_X27Y28 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X27Y28 SITE_IMUX_B22 -> M_D4 , 
  pip INT_X27Y28 LOGIC_OUTS2 -> IMUX_B10 , 
  pip INT_X27Y28 LOGIC_OUTS2 -> IMUX_B22 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/count_carry<2>" , 
  outpin "uart1_transmit_receive/transmit/kcuart/bit_select<2>" CMUX ,
  inpin "uart1_transmit_receive/transmit/fifo_read" A6 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" C4 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_stop" D6 ,
  pip CLBLL_X25Y30 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLL_X28Y27 SITE_IMUX_B23 -> M_D6 , 
  pip CLBLM_X27Y27 SITE_IMUX_B10 -> L_C4 , 
  pip CLBLM_X27Y28 L_CMUX -> SITE_LOGIC_OUTS18 , 
  pip INT_X25Y30 NW2END_N2 -> IMUX_B0 , 
  pip INT_X26Y28 NW2END2 -> NW2BEG2 , 
  pip INT_X27Y27 LOGIC_OUTS_S18 -> ES2BEG2 , 
  pip INT_X27Y27 LOGIC_OUTS_S18 -> NW2BEG2 , 
  pip INT_X27Y27 LOGIC_OUTS_S18 -> SR2BEG2 , 
  pip INT_X27Y27 SR2BEG2 -> IMUX_B10 , 
  pip INT_X28Y27 ES2MID2 -> IMUX_B23 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/data_01" , 
  outpin "uart1_transmit_receive/transmit/kcuart/data_0123" A ,
  inpin "uart1_transmit_receive/transmit/kcuart/data_0123" B6 ,
  pip CLBLM_X24Y32 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X24Y32 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X24Y32 LOGIC_OUTS8 -> IMUX_B36 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/data_0123" , 
  outpin "uart1_transmit_receive/transmit/kcuart/data_0123" B ,
  inpin "uart1_tx_OBUF" D5 ,
  pip CLBLM_X24Y32 L_B -> SITE_LOGIC_OUTS9 , 
  pip CLBLM_X27Y28 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X24Y32 LOGIC_OUTS9 -> SE5BEG1 , 
  pip INT_X26Y29 SE5END1 -> SE2BEG1 , 
  pip INT_X27Y28 SE2END1 -> IMUX_B21 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/data_45" , 
  outpin "uart1_transmit_receive/transmit/kcuart/data_45" D ,
  inpin "uart1_tx_OBUF" C6 ,
  pip CLBLM_X24Y31 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLM_X27Y28 SITE_IMUX_B35 -> M_C6 , 
  pip INT_X24Y31 LOGIC_OUTS11 -> SE5BEG2 , 
  pip INT_X26Y28 SE5END2 -> ES2BEG2 , 
  pip INT_X27Y28 ES2MID2 -> IMUX_B35 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/data_4567" , 
  outpin "uart1_tx_OBUF" C ,
  inpin "uart1_tx_OBUF" D6 ,
  pip CLBLM_X27Y28 M_C -> M_CMUX ,  #  _ROUTETHROUGH:C:CMUX "uart1_tx_OBUF" C -> CMUX
  pip CLBLM_X27Y28 M_CMUX -> SITE_LOGIC_OUTS22 , 
  pip CLBLM_X27Y28 SITE_IMUX_B23 -> M_D6 , 
  pip INT_X27Y28 LOGIC_OUTS22 -> NR2BEG_N2 , 
  pip INT_X27Y28 NR2MID2 -> IMUX_B23 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/hot_state" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_run" BQ ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_bit" BI ,
  pip CLBLM_X27Y27 L_BQ -> SITE_LOGIC_OUTS1 , 
  pip CLBLM_X27Y27 SITE_FAN_B2 -> M_BI , 
  pip INT_X27Y27 FAN2 -> FAN_B2 , 
  pip INT_X27Y27 LOGIC_OUTS1 -> WR2BEG0 , 
  pip INT_X27Y27 WR2BEG0 -> FAN2 , 
  ;
net "uart1_transmit_receive/transmit/kcuart/ready_to_start" , 
  outpin "uart1_transmit_receive/transmit/kcuart/Tx_run" A ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_run" B6 ,
  inpin "uart1_transmit_receive/transmit/kcuart/Tx_start" A4 ,
  pip CLBLL_X28Y27 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X27Y27 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLM_X27Y27 SITE_IMUX_B36 -> L_B6 , 
  pip INT_X27Y27 LOGIC_OUTS8 -> ES2BEG0 , 
  pip INT_X27Y27 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X28Y27 ES2MID0 -> IMUX_B1 , 
  ;
net "uart1_tx" , cfg " _BELSIG:PAD,PAD,uart1_tx:uart1_tx",
  ;
net "uart1_tx_OBUF" , 
  outpin "uart1_tx_OBUF" DQ ,
  inpin "uart1_tx" O ,
  pip CLBLM_X27Y28 M_DQ -> SITE_LOGIC_OUTS7 , 
  pip INT_X27Y23 SL5END2 -> SE5BEG2 , 
  pip INT_X27Y28 LOGIC_OUTS7 -> SL5BEG2 , 
  pip INT_X29Y15 SR5END2 -> EL2BEG2 , 
  pip INT_X29Y20 SE5END2 -> SR5BEG2 , 
  pip INT_X31Y15 EL2END2 -> IMUX_B41 , 
  pip IOI_X31Y15 IOI_IMUX_B41 -> IOI_O11 , 
  pip IOI_X31Y15 IOI_O11 -> IOI_O_PINWIRE1 ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_IOI_X31Y15_OLOGIC_X2Y30" D1 -> OQ
  pip IOI_X31Y15 IOI_O_PINWIRE1 -> IOI_O1 , 
  ;
net "wb_ack" , 
  outpin "wb_ack" A ,
  inpin "port_id<7>" A2 ,
  pip CLBLL_X16Y31 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X19Y41 SITE_IMUX_B28 -> M_A2 , 
  pip INT_BUFS_L_X17Y39 INT_BUFS_ER2MID1 -> INT_BUFS_ER2MID_B1 , 
  pip INT_BUFS_R_X18Y39 INT_BUFS_ER2MID_B1 -> INT_BUFS_ER2MID1 , 
  pip INT_X16Y31 LOGIC_OUTS8 -> NL5BEG0 , 
  pip INT_X16Y36 NL5END0 -> NW5BEG0 , 
  pip INT_X16Y39 NW5MID0 -> ER2BEG1 , 
  pip INT_X18Y39 ER2END1 -> EN2BEG1 , 
  pip INT_X19Y40 EN2END1 -> NE2BEG1 , 
  pip INT_X19Y41 NE2MID1 -> IMUX_B28 , 
  ;
net "wb_dat_s2m_cmp_eq0000" , 
  outpin "wb_dat_s2m_cmp_eq0000" D ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" C2 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" A1 ,
  pip CLBLL_X16Y28 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "wb_dat_s2m_cmp_eq0000" D -> DMUX
  pip CLBLL_X16Y28 L_D -> SITE_LOGIC_OUTS11 , 
  pip CLBLL_X16Y28 L_DMUX -> SITE_LOGIC_OUTS19 , 
  pip CLBLL_X16Y28 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLL_X16Y29 SITE_IMUX_B7 -> L_C2 , 
  pip INT_X16Y28 EL2BEG2 -> IMUX_B29 , 
  pip INT_X16Y28 LOGIC_OUTS11 -> EL2BEG2 , 
  pip INT_X16Y28 LOGIC_OUTS19 -> NR2BEG0 , 
  pip INT_X16Y29 NR2MID0 -> IMUX_B7 , 
  ;
net "write_strobe" , 
  outpin "write_strobe" CQ ,
  inpin "N124" B5 ,
  inpin "N128" A4 ,
  inpin "N331" B2 ,
  inpin "N400" A5 ,
  inpin "N410" B2 ,
  inpin "N72" B3 ,
  inpin "RAM_page_not0001" B4 ,
  inpin "buttons_int_mask_not0001" B3 ,
  inpin "ext_int_slope<3>" C2 ,
  inpin "ext_int_slope_15_not0001" D2 ,
  inpin "ext_int_status<11>" B4 ,
  inpin "ext_int_status<11>" C2 ,
  inpin "ext_int_status<11>" D2 ,
  inpin "ext_int_status<15>" A3 ,
  inpin "ext_int_status<15>" B3 ,
  inpin "ext_int_status<15>" C5 ,
  inpin "ext_int_status<15>" D3 ,
  inpin "ext_int_status<3>" A4 ,
  inpin "ext_int_status<3>" B4 ,
  inpin "ext_int_status<3>" C2 ,
  inpin "ext_int_status<3>" D2 ,
  inpin "ext_int_status<6>" A4 ,
  inpin "ext_int_status<6>" B4 ,
  inpin "ext_int_status<6>" C2 ,
  inpin "ext_int_status<6>" D2 ,
  inpin "ext_int_status<8>" B1 ,
  inpin "ext_int_status<8>" C2 ,
  inpin "gpio_A_out<7>" D5 ,
  inpin "gpio_B_dir_not0001" D5 ,
  inpin "gpio_B_out_not0001" A3 ,
  inpin "gpio_C_dir_not0001" C4 ,
  inpin "gpio_C_out_not0001" A3 ,
  inpin "gpio_D_dir<3>" A6 ,
  inpin "gpio_D_dir<7>" D3 ,
  inpin "gpio_E_dir<3>" A1 ,
  inpin "gpio_E_dir<7>" A1 ,
  inpin "gpio_F_dir_not0001" A3 ,
  inpin "gpio_F_out_not0001" A1 ,
  inpin "gpio_G_dir<7>" D6 ,
  inpin "i2c_top/al" B3 ,
  inpin "i2c_top/byte_controller/bit_controller/dSCL" D3 ,
  inpin "i2c_update_cr" B5 ,
  inpin "in_port_reg_cmp_eq0033" C5 ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" A4 ,
  inpin "inst_wbm_picoblaze/state_FSM_FFd2" B4 ,
  inpin "inst_wbm_picoblaze/wbm_dat_m2s_o_not0001" A1 ,
  inpin "inst_wbm_picoblaze/wbm_we_o" A2 ,
  inpin "inst_wbm_picoblaze/wbm_we_o_not0001" A2 ,
  inpin "int_status<6>" A5 ,
  inpin "led_switch_mask_not0001" B3 ,
  inpin "leds_0_not0001" B1 ,
  inpin "processor/RAM_address_to_mem<4>" B3 ,
  inpin "processor/RAM_wr_enable_from_proc" B1 ,
  inpin "processor/processor/logical_result<7>" D1 ,
  inpin "processor/processor/memory_write" B1 ,
  inpin "ps2_int_edge_not0001" B4 ,
  inpin "ps2_int_edge_not0001" D2 ,
  inpin "ps2_int_mask_not0001" B4 ,
  inpin "ps2_int_mask_not0001" D2 ,
  inpin "timer_0/s_update_TR" A1 ,
  inpin "timer_0_config_not0001" D5 ,
  inpin "timer_0_interrupt_compare_not0001" A2 ,
  inpin "timer_1_config_not0001" A1 ,
  inpin "timer_1_interrupt_compare_not0001" A6 ,
  inpin "timer_1_overflow_compare_not0001" A4 ,
  inpin "timer_1_register_input<3>" A2 ,
  inpin "timers_int_mask_not0001" B4 ,
  inpin "timers_int_status<3>" A4 ,
  inpin "timers_int_status<3>" B4 ,
  inpin "timers_int_status<3>" C2 ,
  inpin "timers_int_status<3>" D2 ,
  inpin "timers_int_status<4>" B4 ,
  inpin "timers_int_status<4>" C2 ,
  inpin "timers_tmp_wr<3>" A1 ,
  inpin "timers_update_register<0>" B3 ,
  inpin "timers_update_register<0>" C5 ,
  inpin "uart0_int_mask<3>" A2 ,
  inpin "uart1_transmit_receive/receive/uart_data_out<5>" D2 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" C6 ,
  pip CLBLL_X10Y45 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X10Y63 SITE_IMUX_B28 -> M_A2 , 
  pip CLBLL_X12Y61 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X14Y12 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLL_X14Y16 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y23 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X14Y53 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X14Y53 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y28 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X16Y29 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X16Y42 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLL_X16Y44 L_CQ -> SITE_LOGIC_OUTS2 , 
  pip CLBLL_X16Y47 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y49 SITE_IMUX_B16 -> M_B2 , 
  pip CLBLL_X16Y55 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y43 SITE_IMUX_B40 -> L_B2 , 
  pip CLBLL_X19Y44 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLL_X19Y47 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLL_X19Y47 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLL_X19Y47 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLL_X19Y52 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLL_X4Y44 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X4Y47 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X13Y54 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLM_X13Y57 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X13Y61 SITE_IMUX_B24 -> M_A6 , 
  pip CLBLM_X15Y46 SITE_IMUX_B9 -> L_C5 , 
  pip CLBLM_X15Y49 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y50 SITE_IMUX_B17 -> M_B1 , 
  pip CLBLM_X15Y51 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B1 -> L_A4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X15Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X15Y52 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X15Y53 SITE_IMUX_B25 -> M_A4 , 
  pip CLBLM_X15Y54 SITE_IMUX_B13 -> M_B4 , 
  pip CLBLM_X15Y54 SITE_IMUX_B31 -> M_C2 , 
  pip CLBLM_X15Y54 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y48 SITE_IMUX_B41 -> L_B1 , 
  pip CLBLM_X18Y48 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X18Y49 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X18Y49 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X18Y53 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y54 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLM_X18Y56 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X18Y56 SITE_IMUX_B39 -> L_B3 , 
  pip CLBLM_X20Y35 SITE_IMUX_B19 -> M_D2 , 
  pip CLBLM_X20Y38 SITE_IMUX_B34 -> M_C4 , 
  pip CLBLM_X20Y41 SITE_IMUX_B7 -> L_C2 , 
  pip CLBLM_X20Y46 SITE_IMUX_B18 -> M_D1 , 
  pip CLBLM_X20Y48 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLM_X20Y51 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X20Y51 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X20Y52 SITE_IMUX_B37 -> L_B4 , 
  pip CLBLM_X20Y52 SITE_IMUX_B43 -> L_D2 , 
  pip CLBLM_X24Y26 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLM_X24Y33 SITE_IMUX_B0 -> L_A6 , 
  pip CLBLM_X24Y35 SITE_IMUX_B35 -> M_C6 , 
  pip CLBLM_X24Y37 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X27Y23 SITE_IMUX_B3 -> L_A3 , 
  pip CLBLM_X27Y29 SITE_IMUX_B20 -> M_D3 , 
  pip CLBLM_X29Y14 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X29Y20 SITE_IMUX_B45 -> L_D5 , 
  pip CLBLM_X7Y49 SITE_IMUX_B4 -> L_A2 , 
  pip CLBLM_X7Y53 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X7Y56 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X7Y60 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLM_X7Y61 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X7Y62 SITE_IMUX_B5 -> L_A1 , 
  pip CLBLM_X7Y63 SITE_IMUX_B29 -> M_A1 , 
  pip CLBLM_X9Y61 SITE_IMUX_B47 -> L_D6 , 
  pip INT_BUFS_L_X17Y44 INT_BUFS_ER2BEG2 -> INT_BUFS_ER2BEG_B2 , 
  pip INT_BUFS_L_X17Y47 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_ER2BEG0 -> INT_BUFS_ER2BEG_B0 , 
  pip INT_BUFS_L_X17Y48 INT_BUFS_NE2MID2 -> INT_BUFS_NE2MID_B2 , 
  pip INT_BUFS_L_X17Y55 INT_BUFS_EN2BEG1 -> INT_BUFS_EN2BEG_B1 , 
  pip INT_BUFS_R_X18Y44 INT_BUFS_ER2BEG_B2 -> INT_BUFS_ER2BEG2 , 
  pip INT_BUFS_R_X18Y47 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_ER2BEG_B0 -> INT_BUFS_ER2BEG0 , 
  pip INT_BUFS_R_X18Y48 INT_BUFS_NE2MID_B2 -> INT_BUFS_NE2MID2 , 
  pip INT_BUFS_R_X18Y55 INT_BUFS_EN2BEG_B1 -> INT_BUFS_EN2BEG1 , 
  pip INT_X10Y45 WN2END2 -> IMUX_B21 , 
  pip INT_X10Y46 WN5END2 -> WL5BEG2 , 
  pip INT_X10Y60 EN2END2 -> ER2BEG_S0 , 
  pip INT_X10Y63 WL2MID2 -> IMUX_B28 , 
  pip INT_X11Y44 WL2END2 -> WN2BEG2 , 
  pip INT_X11Y61 ER2MID0 -> NL2BEG1 , 
  pip INT_X11Y63 NL2END1 -> WL2BEG2 , 
  pip INT_X12Y54 ER5END1 -> ES2BEG1 , 
  pip INT_X12Y54 ER5END1 -> NL2BEG2 , 
  pip INT_X12Y56 NL2END2 -> NE2BEG2 , 
  pip INT_X12Y61 ER2END0 -> EN2BEG0 , 
  pip INT_X12Y61 ER2END0 -> IMUX_B1 , 
  pip INT_X13Y13 SL5END2 -> SE2BEG2 , 
  pip INT_X13Y18 SW5END2 -> SL5BEG2 , 
  pip INT_X13Y44 WS5MID2 -> NR5BEG1 , 
  pip INT_X13Y44 WS5MID2 -> WL2BEG2 , 
  pip INT_X13Y44 WS5MID2 -> WN5BEG2 , 
  pip INT_X13Y49 NR5END1 -> ER2BEG2 , 
  pip INT_X13Y53 ES2END1 -> ES2BEG1 , 
  pip INT_X13Y54 ES2MID1 -> IMUX_B15 , 
  pip INT_X13Y54 ES2MID1 -> IMUX_B33 , 
  pip INT_X13Y57 NE2END2 -> IMUX_B5 , 
  pip INT_X13Y61 EN2MID0 -> IMUX_B24 , 
  pip INT_X14Y12 SE2END2 -> IMUX_B5 , 
  pip INT_X14Y16 WS2END2 -> IMUX_B4 , 
  pip INT_X14Y23 SW2END2 -> IMUX_B4 , 
  pip INT_X14Y49 ER2MID2 -> EN2BEG2 , 
  pip INT_X14Y53 ES2MID1 -> IMUX_B15 , 
  pip INT_X14Y53 ES2MID1 -> IMUX_B27 , 
  pip INT_X14Y53 ES2MID1 -> IMUX_B33 , 
  pip INT_X14Y53 WL2MID1 -> IMUX_B20 , 
  pip INT_X15Y17 SE2MID2 -> WS2BEG2 , 
  pip INT_X15Y18 SW5MID2 -> SE2BEG2 , 
  pip INT_X15Y21 LV0 -> SW5BEG2 , 
  pip INT_X15Y21 LV0 =- LH18 , 
  pip INT_X15Y24 SL5MID2 -> SW2BEG2 , 
  pip INT_X15Y27 LV6 -> SL5BEG2 , 
  pip INT_X15Y28 SR5END0 -> EL2BEG0 , 
  pip INT_X15Y30 SR5MID0 -> SE2BEG0 , 
  pip INT_X15Y33 LV12 -> SR5BEG0 , 
  pip INT_X15Y39 SL2END0 -> LV18 , 
  pip INT_X15Y41 SW2END1 -> SL2BEG0 , 
  pip INT_X15Y45 WN2END2 -> NW2BEG1 , 
  pip INT_X15Y46 NW2MID1 -> IMUX_B9 , 
  pip INT_X15Y46 NW2MID1 -> NE2BEG1 , 
  pip INT_X15Y49 ER2END2 -> EN2BEG2 , 
  pip INT_X15Y49 ER2END2 -> IMUX_B17 , 
  pip INT_X15Y49 ER2END2 -> NL2BEG_S0 , 
  pip INT_X15Y50 EN2END2 -> IMUX_B17 , 
  pip INT_X15Y50 EN2END2 -> NL2BEG_S0 , 
  pip INT_X15Y51 NL2MID0 -> IMUX_B13 , 
  pip INT_X15Y52 NL2END0 -> IMUX_B1 , 
  pip INT_X15Y52 NL2END0 -> IMUX_B37 , 
  pip INT_X15Y52 NL2END0 -> IMUX_B43 , 
  pip INT_X15Y52 NL2END0 -> IMUX_B7 , 
  pip INT_X15Y53 NL2END0 -> IMUX_B25 , 
  pip INT_X15Y53 NL2END0 -> NW2BEG0 , 
  pip INT_X15Y53 NL2END0 -> WL2BEG1 , 
  pip INT_X15Y54 NW2MID0 -> IMUX_B13 , 
  pip INT_X15Y54 NW2MID0 -> IMUX_B31 , 
  pip INT_X15Y54 NW2MID0 -> IMUX_B37 , 
  pip INT_X15Y54 NW2MID0 -> NE2BEG0 , 
  pip INT_X16Y28 EL2MID0 -> IMUX_B13 , 
  pip INT_X16Y29 SE2END0 -> IMUX_B1 , 
  pip INT_X16Y42 FAN3 -> FAN_BOUNCE3 , 
  pip INT_X16Y42 FAN_BOUNCE3 -> IMUX_B4 , 
  pip INT_X16Y42 SR2END1 -> FAN3 , 
  pip INT_X16Y42 SR2END1 -> SW2BEG1 , 
  pip INT_X16Y44 LOGIC_OUTS2 -> ES2BEG1 , 
  pip INT_X16Y44 LOGIC_OUTS2 -> NE2BEG1 , 
  pip INT_X16Y44 LOGIC_OUTS2 -> SR2BEG1 , 
  pip INT_X16Y44 LOGIC_OUTS2 -> WN2BEG2 , 
  pip INT_X16Y44 LOGIC_OUTS2 -> WS5BEG2 , 
  pip INT_X16Y47 NE2END1 -> IMUX_B15 , 
  pip INT_X16Y49 EN2MID2 -> IMUX_B16 , 
  pip INT_X16Y55 NE2END0 -> ER2BEG1 , 
  pip INT_X16Y55 NE2END0 -> IMUX_B43 , 
  pip INT_X17Y44 ES2MID1 -> ER2BEG2 , 
  pip INT_X17Y45 NE2END1 -> NL2BEG2 , 
  pip INT_X17Y46 NL2MID2 -> ER2BEG_S0 , 
  pip INT_X17Y47 NL2END2 -> ER2BEG_S0 , 
  pip INT_X17Y47 NL2END2 -> NE2BEG2 , 
  pip INT_X17Y55 ER2MID1 -> EN2BEG1 , 
  pip INT_X18Y44 ER2MID2 -> ES2BEG2 , 
  pip INT_X18Y48 ER2MID0 -> IMUX_B7 , 
  pip INT_X18Y48 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X18Y48 NE2END2 -> FAN7 , 
  pip INT_X18Y48 NE2END2 -> IMUX_B41 , 
  pip INT_X18Y48 NE2END2 -> NE2BEG2 , 
  pip INT_X18Y49 FAN_BOUNCE_N7 -> IMUX_B37 , 
  pip INT_X18Y49 FAN_BOUNCE_N7 -> IMUX_B43 , 
  pip INT_X18Y49 FAN_BOUNCE_N7 -> IMUX_B7 , 
  pip INT_X18Y53 SR2END1 -> IMUX_B2 , 
  pip INT_X18Y53 SR2END1 -> SE2BEG1 , 
  pip INT_X18Y54 SR2MID1 -> IMUX_B2 , 
  pip INT_X18Y55 EN2MID1 -> SR2BEG1 , 
  pip INT_X18Y56 EN2END1 -> IMUX_B15 , 
  pip INT_X18Y56 EN2END1 -> IMUX_B39 , 
  pip INT_X19Y41 SR2END2 -> SE2BEG2 , 
  pip INT_X19Y43 ES2END2 -> IMUX_B40 , 
  pip INT_X19Y43 ES2END2 -> SR2BEG2 , 
  pip INT_X19Y44 ER2END2 -> IMUX_B17 , 
  pip INT_X19Y47 ER2END0 -> ES2BEG0 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B1 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B13 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B19 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B25 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B31 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B37 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B43 , 
  pip INT_X19Y47 ER2END0 -> IMUX_B7 , 
  pip INT_X19Y49 NE2END2 -> NE2BEG2 , 
  pip INT_X19Y52 SE2END1 -> IMUX_B39 , 
  pip INT_X20Y35 BYP2 -> BYP_BOUNCE2 , 
  pip INT_X20Y35 BYP_BOUNCE2 -> IMUX_B19 , 
  pip INT_X20Y35 SR2END2 -> BYP2 , 
  pip INT_X20Y37 SW2MID2 -> SE2BEG2 , 
  pip INT_X20Y37 SW2MID2 -> SR2BEG2 , 
  pip INT_X20Y38 SR2END2 -> EL2BEG2 , 
  pip INT_X20Y38 SR2END2 -> IMUX_B34 , 
  pip INT_X20Y38 SR2END2 -> SW2BEG2 , 
  pip INT_X20Y40 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y40 SE2END2 -> FAN7 , 
  pip INT_X20Y40 SE2END2 -> SR2BEG2 , 
  pip INT_X20Y41 FAN_BOUNCE_N7 -> IMUX_B7 , 
  pip INT_X20Y46 ES2END0 -> IMUX_B18 , 
  pip INT_X20Y47 ES2MID0 -> NE2BEG0 , 
  pip INT_X20Y48 NE2MID0 -> IMUX_B38 , 
  pip INT_X20Y50 FAN7 -> FAN_BOUNCE7 , 
  pip INT_X20Y50 NE2END2 -> FAN7 , 
  pip INT_X20Y50 NE2END2 -> NL2BEG_S0 , 
  pip INT_X20Y51 FAN_BOUNCE_N7 -> IMUX_B37 , 
  pip INT_X20Y51 FAN_BOUNCE_N7 -> IMUX_B43 , 
  pip INT_X20Y52 NL2MID0 -> IMUX_B37 , 
  pip INT_X20Y52 NL2MID0 -> IMUX_B43 , 
  pip INT_X21Y21 LH12 -> NR5BEG0 , 
  pip INT_X21Y24 NR5MID0 -> ER5BEG0 , 
  pip INT_X21Y26 NR5END0 -> ER2BEG1 , 
  pip INT_X21Y36 SE2END2 -> SE2BEG2 , 
  pip INT_X22Y35 SE2END2 -> EL2BEG2 , 
  pip INT_X22Y38 EL2END2 -> ES2BEG2 , 
  pip INT_X23Y26 ER2END1 -> ES2BEG1 , 
  pip INT_X23Y37 ES2END2 -> EL2BEG2 , 
  pip INT_X24Y26 ES2MID1 -> IMUX_B21 , 
  pip INT_X24Y26 ES2MID1 -> NE2BEG1 , 
  pip INT_X24Y33 NW2END_N2 -> IMUX_B0 , 
  pip INT_X24Y35 EL2END2 -> IMUX_B35 , 
  pip INT_X24Y37 EL2MID2 -> FAN6 , 
  pip INT_X24Y37 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X24Y37 FAN_BOUNCE6 -> IMUX_B20 , 
  pip INT_X25Y27 NE2END1 -> NE2BEG1 , 
  pip INT_X25Y28 NE2MID1 -> NW2BEG1 , 
  pip INT_X25Y29 NW2MID1 -> NL2BEG2 , 
  pip INT_X25Y31 NL2END2 -> NW2BEG2 , 
  pip INT_X26Y24 ER5END0 -> ES2BEG0 , 
  pip INT_X26Y28 NE2END1 -> NE2BEG1 , 
  pip INT_X27Y16 SR5END1 -> SE2BEG1 , 
  pip INT_X27Y18 SR5MID1 -> EL2BEG1 , 
  pip INT_X27Y21 LH6 -> SR5BEG1 , 
  pip INT_X27Y23 ES2END0 -> FAN1 , 
  pip INT_X27Y23 FAN1 -> FAN_BOUNCE1 , 
  pip INT_X27Y23 FAN_BOUNCE1 -> IMUX_B3 , 
  pip INT_X27Y29 FAN4 -> FAN_BOUNCE4 , 
  pip INT_X27Y29 FAN_BOUNCE4 -> IMUX_B20 , 
  pip INT_X27Y29 NE2END1 -> FAN4 , 
  pip INT_X28Y15 SE2END1 -> SE2BEG1 , 
  pip INT_X29Y14 SE2END1 -> IMUX_B27 , 
  pip INT_X29Y18 EL2END1 -> NL2BEG2 , 
  pip INT_X29Y20 FAN6 -> FAN_BOUNCE6 , 
  pip INT_X29Y20 FAN_BOUNCE6 -> IMUX_B45 , 
  pip INT_X29Y20 NL2END2 -> FAN6 , 
  pip INT_X4Y44 SL2END1 -> IMUX_B38 , 
  pip INT_X4Y46 WN2MID2 -> SL2BEG1 , 
  pip INT_X4Y47 WN2END2 -> IMUX_B15 , 
  pip INT_X5Y46 WL5END2 -> WN2BEG2 , 
  pip INT_X7Y46 WL5MID2 -> NR5BEG1 , 
  pip INT_X7Y49 NR5MID1 -> WL2BEG2 , 
  pip INT_X7Y49 WL2BEG2 -> IMUX_B4 , 
  pip INT_X7Y51 NR5END1 -> NW2BEG1 , 
  pip INT_X7Y51 NR5END1 -> NW5BEG1 , 
  pip INT_X7Y52 NW2MID1 -> NL2BEG2 , 
  pip INT_X7Y53 NL2MID2 -> IMUX_B29 , 
  pip INT_X7Y54 NW5MID1 -> ER5BEG1 , 
  pip INT_X7Y54 NW5MID1 -> NL2BEG2 , 
  pip INT_X7Y54 NW5MID1 -> NL5BEG1 , 
  pip INT_X7Y56 NL2END2 -> IMUX_B5 , 
  pip INT_X7Y59 NL5END1 -> ER2BEG2 , 
  pip INT_X7Y59 NL5END1 -> NW2BEG1 , 
  pip INT_X7Y60 NW2MID1 -> IMUX_B27 , 
  pip INT_X7Y60 NW2MID1 -> NE2BEG1 , 
  pip INT_X7Y60 NW2MID1 -> NL2BEG2 , 
  pip INT_X7Y61 NL2MID2 -> IMUX_B5 , 
  pip INT_X7Y62 NL2END2 -> IMUX_B5 , 
  pip INT_X7Y62 NL2END2 -> NW2BEG2 , 
  pip INT_X7Y63 NW2MID2 -> IMUX_B29 , 
  pip INT_X8Y61 NE2END1 -> ER2BEG2 , 
  pip INT_X9Y59 ER2END2 -> EN2BEG2 , 
  pip INT_X9Y61 ER2MID2 -> IMUX_B47 , 
  ;
net "write_to_uart0" , 
  outpin "inst_wbm_picoblaze/pb_in_port_o<0>" A ,
  inpin "inst_wbm_picoblaze/pb_in_port_o<0>" B6 ,
  inpin "uart0_status_port<1>" A3 ,
  inpin "uart0_status_port<1>" B3 ,
  inpin "uart0_status_port<1>" C5 ,
  inpin "uart0_status_port<1>" D5 ,
  inpin "uart0_transmit_receive/transmit/fifo_data_present" B3 ,
  pip CLBLL_X16Y29 L_A -> SITE_LOGIC_OUTS8 , 
  pip CLBLL_X16Y29 SITE_IMUX_B36 -> L_B6 , 
  pip CLBLL_X16Y30 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLL_X16Y30 SITE_IMUX_B21 -> M_D5 , 
  pip CLBLL_X16Y30 SITE_IMUX_B27 -> M_A3 , 
  pip CLBLL_X16Y30 SITE_IMUX_B33 -> M_C5 , 
  pip CLBLL_X16Y30 SITE_IMUX_B39 -> L_B3 , 
  pip INT_X16Y29 LOGIC_OUTS8 -> IMUX_B36 , 
  pip INT_X16Y29 LOGIC_OUTS8 -> NL2BEG1 , 
  pip INT_X16Y30 NL2MID1 -> IMUX_B15 , 
  pip INT_X16Y30 NL2MID1 -> IMUX_B21 , 
  pip INT_X16Y30 NL2MID1 -> IMUX_B27 , 
  pip INT_X16Y30 NL2MID1 -> IMUX_B33 , 
  pip INT_X16Y30 NL2MID1 -> IMUX_B39 , 
  ;
net "write_to_uart1" , 
  outpin "uart1_transmit_receive/transmit/fifo_data_present" C ,
  inpin "uart1_status_port<1>" A5 ,
  inpin "uart1_status_port<1>" B5 ,
  inpin "uart1_status_port<1>" C3 ,
  inpin "uart1_status_port<1>" D3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" B3 ,
  inpin "uart1_transmit_receive/transmit/fifo_data_present" D5 ,
  pip CLBLL_X23Y35 SITE_IMUX_B2 -> L_A5 , 
  pip CLBLL_X23Y35 SITE_IMUX_B38 -> L_B5 , 
  pip CLBLL_X23Y35 SITE_IMUX_B44 -> L_D3 , 
  pip CLBLL_X23Y35 SITE_IMUX_B8 -> L_C3 , 
  pip CLBLM_X24Y35 M_C -> SITE_LOGIC_OUTS14 , 
  pip CLBLM_X24Y35 SITE_IMUX_B15 -> M_B3 , 
  pip CLBLM_X24Y35 SITE_IMUX_B21 -> M_D5 , 
  pip INT_X23Y35 WN2MID1 -> IMUX_B2 , 
  pip INT_X23Y35 WN2MID1 -> IMUX_B38 , 
  pip INT_X23Y35 WN2MID1 -> IMUX_B44 , 
  pip INT_X23Y35 WN2MID1 -> IMUX_B8 , 
  pip INT_X24Y35 LOGIC_OUTS14 -> IMUX_B15 , 
  pip INT_X24Y35 LOGIC_OUTS14 -> IMUX_B21 , 
  pip INT_X24Y35 LOGIC_OUTS14 -> WN2BEG1 , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 837
# Number of Nets: 2025
# =======================================================

