0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sim_1/new/tb_Top.sv,1734270875,systemVerilog,,,,tb_Top,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/ALU.sv,1734272420,systemVerilog,,/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/Instruction_memory.sv,,ALU,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/Instruction_memory.sv,1734271814,systemVerilog,,/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/program_counter.sv,,Instruction_memory,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/program_counter.sv,1734267676,systemVerilog,,/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/register_file.sv,,program_counter,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/register_file.sv,1734272240,systemVerilog,,/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/top.sv,,register_file,,,,,,,,
/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sources_1/new/top.sv,1734272826,systemVerilog,,/home/it/Chip_Design/CommonCore/CompArch/cx-204/lab1/Lab1/Lab1.srcs/sim_1/new/tb_Top.sv,,top,,,,,,,,
