{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  7 20:18:23 2012 " "Info: Processing started: Wed Mar  7 20:18:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\] register de2_vga_raster:V2\|VGA_B\[0\] 7.404 ns " "Info: Slack time is 7.404 ns for clock \"CLOCK_50\" between source register \"nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\]\" and destination register \"de2_vga_raster:V2\|VGA_B\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "79.39 MHz 12.596 ns " "Info: Fmax is 79.39 MHz (period= 12.596 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "21.433 ns + Largest register register " "Info: + Largest register to register requirement is 21.433 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.647 ns + Largest " "Info: + Largest clock skew is 1.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.312 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 4.312 ns de2_vga_raster:V2\|VGA_B\[0\] 4 REG LCFF_X41_Y16_N13 10 " "Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X41_Y16_N13; Fanout = 10; REG Node = 'de2_vga_raster:V2\|VGA_B\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { clk25~clkctrl de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.87 % ) " "Info: Total cell delay = 2.323 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 46.13 % ) " "Info: Total interconnect delay = 1.989 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 942 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 942; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\] 3 REG LCFF_X34_Y16_N7 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 2; REG Node = 'nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "de2_vga_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 205 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.029 ns - Longest register register " "Info: - Longest register to register delay is 14.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\] 1 REG LCFF_X34_Y16_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y16_N7; Fanout = 2; REG Node = 'nios_system:V1\|vga:the_vga\|de2_vga_controller:the_de2_vga_controller\|center_y\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "de2_vga_controller.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.414 ns) 0.739 ns de2_vga_raster:V2\|Add5~121 2 COMB LCCOMB_X34_Y16_N6 2 " "Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~121'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.739 ns" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] de2_vga_raster:V2|Add5~121 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.810 ns de2_vga_raster:V2\|Add5~123 3 COMB LCCOMB_X34_Y16_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.810 ns; Loc. = LCCOMB_X34_Y16_N8; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~123'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add5~121 de2_vga_raster:V2|Add5~123 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.881 ns de2_vga_raster:V2\|Add5~125 4 COMB LCCOMB_X34_Y16_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.881 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~125'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add5~123 de2_vga_raster:V2|Add5~125 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.952 ns de2_vga_raster:V2\|Add5~127 5 COMB LCCOMB_X34_Y16_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~127'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add5~125 de2_vga_raster:V2|Add5~127 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.111 ns de2_vga_raster:V2\|Add5~129 6 COMB LCCOMB_X34_Y16_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.111 ns; Loc. = LCCOMB_X34_Y16_N14; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~129'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { de2_vga_raster:V2|Add5~127 de2_vga_raster:V2|Add5~129 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.521 ns de2_vga_raster:V2\|Add5~130 7 COMB LCCOMB_X34_Y16_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 1.521 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add5~130'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { de2_vga_raster:V2|Add5~129 de2_vga_raster:V2|Add5~130 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.485 ns) 2.758 ns de2_vga_raster:V2\|Add7~172 8 COMB LCCOMB_X34_Y19_N14 2 " "Info: 8: + IC(0.752 ns) + CELL(0.485 ns) = 2.758 ns; Loc. = LCCOMB_X34_Y19_N14; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add7~172'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.237 ns" { de2_vga_raster:V2|Add5~130 de2_vga_raster:V2|Add7~172 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.168 ns de2_vga_raster:V2\|Add7~173 9 COMB LCCOMB_X34_Y19_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.168 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add7~173'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { de2_vga_raster:V2|Add7~172 de2_vga_raster:V2|Add7~173 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.485 ns) 4.318 ns de2_vga_raster:V2\|Add8~230 10 COMB LCCOMB_X38_Y19_N14 2 " "Info: 10: + IC(0.665 ns) + CELL(0.485 ns) = 4.318 ns; Loc. = LCCOMB_X38_Y19_N14; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add8~230'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.150 ns" { de2_vga_raster:V2|Add7~173 de2_vga_raster:V2|Add8~230 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.389 ns de2_vga_raster:V2\|Add8~232 11 COMB LCCOMB_X38_Y19_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.389 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add8~232'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add8~230 de2_vga_raster:V2|Add8~232 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.460 ns de2_vga_raster:V2\|Add8~234 12 COMB LCCOMB_X38_Y19_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.460 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add8~234'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add8~232 de2_vga_raster:V2|Add8~234 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.531 ns de2_vga_raster:V2\|Add8~236 13 COMB LCCOMB_X38_Y19_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.531 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add8~236'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add8~234 de2_vga_raster:V2|Add8~236 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.602 ns de2_vga_raster:V2\|Add8~238 14 COMB LCCOMB_X38_Y19_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.602 ns; Loc. = LCCOMB_X38_Y19_N22; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add8~238'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add8~236 de2_vga_raster:V2|Add8~238 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.673 ns de2_vga_raster:V2\|Add8~240 15 COMB LCCOMB_X38_Y19_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.673 ns; Loc. = LCCOMB_X38_Y19_N24; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|Add8~240'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add8~238 de2_vga_raster:V2|Add8~240 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.083 ns de2_vga_raster:V2\|Add8~241 16 COMB LCCOMB_X38_Y19_N26 30 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.083 ns; Loc. = LCCOMB_X38_Y19_N26; Fanout = 30; COMB Node = 'de2_vga_raster:V2\|Add8~241'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { de2_vga_raster:V2|Add8~240 de2_vga_raster:V2|Add8~241 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(2.663 ns) 8.403 ns de2_vga_raster:V2\|lpm_mult:Mult1\|mult_7o01:auto_generated\|mac_mult1~DATAOUT16 17 COMB DSPMULT_X39_Y19_N0 1 " "Info: 17: + IC(0.657 ns) + CELL(2.663 ns) = 8.403 ns; Loc. = DSPMULT_X39_Y19_N0; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|lpm_mult:Mult1\|mult_7o01:auto_generated\|mac_mult1~DATAOUT16'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.320 ns" { de2_vga_raster:V2|Add8~241 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 } "NODE_NAME" } } { "db/mult_7o01.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/mult_7o01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 8.627 ns de2_vga_raster:V2\|lpm_mult:Mult1\|mult_7o01:auto_generated\|result\[16\] 18 COMB DSPOUT_X39_Y19_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.224 ns) = 8.627 ns; Loc. = DSPOUT_X39_Y19_N2; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|lpm_mult:Mult1\|mult_7o01:auto_generated\|result\[16\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.224 ns" { de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] } "NODE_NAME" } } { "db/mult_7o01.tdf" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/db/mult_7o01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.414 ns) 10.258 ns de2_vga_raster:V2\|Add9~628 19 COMB LCCOMB_X40_Y15_N4 2 " "Info: 19: + IC(1.217 ns) + CELL(0.414 ns) = 10.258 ns; Loc. = LCCOMB_X40_Y15_N4; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~628'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.631 ns" { de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] de2_vga_raster:V2|Add9~628 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.329 ns de2_vga_raster:V2\|Add9~630 20 COMB LCCOMB_X40_Y15_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 10.329 ns; Loc. = LCCOMB_X40_Y15_N6; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~630'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~628 de2_vga_raster:V2|Add9~630 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.400 ns de2_vga_raster:V2\|Add9~632 21 COMB LCCOMB_X40_Y15_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 10.400 ns; Loc. = LCCOMB_X40_Y15_N8; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~632'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~630 de2_vga_raster:V2|Add9~632 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.471 ns de2_vga_raster:V2\|Add9~634 22 COMB LCCOMB_X40_Y15_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 10.471 ns; Loc. = LCCOMB_X40_Y15_N10; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~634'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~632 de2_vga_raster:V2|Add9~634 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.542 ns de2_vga_raster:V2\|Add9~636 23 COMB LCCOMB_X40_Y15_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 10.542 ns; Loc. = LCCOMB_X40_Y15_N12; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~636'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~634 de2_vga_raster:V2|Add9~636 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.701 ns de2_vga_raster:V2\|Add9~638 24 COMB LCCOMB_X40_Y15_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 10.701 ns; Loc. = LCCOMB_X40_Y15_N14; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~638'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { de2_vga_raster:V2|Add9~636 de2_vga_raster:V2|Add9~638 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.772 ns de2_vga_raster:V2\|Add9~640 25 COMB LCCOMB_X40_Y15_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 10.772 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~640'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~638 de2_vga_raster:V2|Add9~640 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.843 ns de2_vga_raster:V2\|Add9~642 26 COMB LCCOMB_X40_Y15_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 10.843 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~642'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~640 de2_vga_raster:V2|Add9~642 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.914 ns de2_vga_raster:V2\|Add9~644 27 COMB LCCOMB_X40_Y15_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 10.914 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~644'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~642 de2_vga_raster:V2|Add9~644 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.985 ns de2_vga_raster:V2\|Add9~646 28 COMB LCCOMB_X40_Y15_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 10.985 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|Add9~646'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { de2_vga_raster:V2|Add9~644 de2_vga_raster:V2|Add9~646 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.395 ns de2_vga_raster:V2\|Add9~647 29 COMB LCCOMB_X40_Y15_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 11.395 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|Add9~647'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { de2_vga_raster:V2|Add9~646 de2_vga_raster:V2|Add9~647 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.438 ns) 13.017 ns de2_vga_raster:V2\|LessThan0~455 30 COMB LCCOMB_X41_Y16_N8 1 " "Info: 30: + IC(1.184 ns) + CELL(0.438 ns) = 13.017 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|LessThan0~455'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.622 ns" { de2_vga_raster:V2|Add9~647 de2_vga_raster:V2|LessThan0~455 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 13.548 ns de2_vga_raster:V2\|LessThan0~461 31 COMB LCCOMB_X41_Y16_N2 2 " "Info: 31: + IC(0.256 ns) + CELL(0.275 ns) = 13.548 ns; Loc. = LCCOMB_X41_Y16_N2; Fanout = 2; COMB Node = 'de2_vga_raster:V2\|LessThan0~461'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { de2_vga_raster:V2|LessThan0~455 de2_vga_raster:V2|LessThan0~461 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.149 ns) 13.945 ns de2_vga_raster:V2\|VGA_B~22 32 COMB LCCOMB_X41_Y16_N12 1 " "Info: 32: + IC(0.248 ns) + CELL(0.149 ns) = 13.945 ns; Loc. = LCCOMB_X41_Y16_N12; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|VGA_B~22'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { de2_vga_raster:V2|LessThan0~461 de2_vga_raster:V2|VGA_B~22 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.029 ns de2_vga_raster:V2\|VGA_B\[0\] 33 REG LCFF_X41_Y16_N13 10 " "Info: 33: + IC(0.000 ns) + CELL(0.084 ns) = 14.029 ns; Loc. = LCFF_X41_Y16_N13; Fanout = 10; REG Node = 'de2_vga_raster:V2\|VGA_B\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { de2_vga_raster:V2|VGA_B~22 de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.725 ns ( 62.19 % ) " "Info: Total cell delay = 8.725 ns ( 62.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.304 ns ( 37.81 % ) " "Info: Total interconnect delay = 5.304 ns ( 37.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "14.029 ns" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] de2_vga_raster:V2|Add5~121 de2_vga_raster:V2|Add5~123 de2_vga_raster:V2|Add5~125 de2_vga_raster:V2|Add5~127 de2_vga_raster:V2|Add5~129 de2_vga_raster:V2|Add5~130 de2_vga_raster:V2|Add7~172 de2_vga_raster:V2|Add7~173 de2_vga_raster:V2|Add8~230 de2_vga_raster:V2|Add8~232 de2_vga_raster:V2|Add8~234 de2_vga_raster:V2|Add8~236 de2_vga_raster:V2|Add8~238 de2_vga_raster:V2|Add8~240 de2_vga_raster:V2|Add8~241 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] de2_vga_raster:V2|Add9~628 de2_vga_raster:V2|Add9~630 de2_vga_raster:V2|Add9~632 de2_vga_raster:V2|Add9~634 de2_vga_raster:V2|Add9~636 de2_vga_raster:V2|Add9~638 de2_vga_raster:V2|Add9~640 de2_vga_raster:V2|Add9~642 de2_vga_raster:V2|Add9~644 de2_vga_raster:V2|Add9~646 de2_vga_raster:V2|Add9~647 de2_vga_raster:V2|LessThan0~455 de2_vga_raster:V2|LessThan0~461 de2_vga_raster:V2|VGA_B~22 de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "14.029 ns" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} de2_vga_raster:V2|Add5~121 {} de2_vga_raster:V2|Add5~123 {} de2_vga_raster:V2|Add5~125 {} de2_vga_raster:V2|Add5~127 {} de2_vga_raster:V2|Add5~129 {} de2_vga_raster:V2|Add5~130 {} de2_vga_raster:V2|Add7~172 {} de2_vga_raster:V2|Add7~173 {} de2_vga_raster:V2|Add8~230 {} de2_vga_raster:V2|Add8~232 {} de2_vga_raster:V2|Add8~234 {} de2_vga_raster:V2|Add8~236 {} de2_vga_raster:V2|Add8~238 {} de2_vga_raster:V2|Add8~240 {} de2_vga_raster:V2|Add8~241 {} de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 {} de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] {} de2_vga_raster:V2|Add9~628 {} de2_vga_raster:V2|Add9~630 {} de2_vga_raster:V2|Add9~632 {} de2_vga_raster:V2|Add9~634 {} de2_vga_raster:V2|Add9~636 {} de2_vga_raster:V2|Add9~638 {} de2_vga_raster:V2|Add9~640 {} de2_vga_raster:V2|Add9~642 {} de2_vga_raster:V2|Add9~644 {} de2_vga_raster:V2|Add9~646 {} de2_vga_raster:V2|Add9~647 {} de2_vga_raster:V2|LessThan0~455 {} de2_vga_raster:V2|LessThan0~461 {} de2_vga_raster:V2|VGA_B~22 {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.752ns 0.000ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.184ns 0.256ns 0.248ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.485ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.312 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.312 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.025ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "14.029 ns" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] de2_vga_raster:V2|Add5~121 de2_vga_raster:V2|Add5~123 de2_vga_raster:V2|Add5~125 de2_vga_raster:V2|Add5~127 de2_vga_raster:V2|Add5~129 de2_vga_raster:V2|Add5~130 de2_vga_raster:V2|Add7~172 de2_vga_raster:V2|Add7~173 de2_vga_raster:V2|Add8~230 de2_vga_raster:V2|Add8~232 de2_vga_raster:V2|Add8~234 de2_vga_raster:V2|Add8~236 de2_vga_raster:V2|Add8~238 de2_vga_raster:V2|Add8~240 de2_vga_raster:V2|Add8~241 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] de2_vga_raster:V2|Add9~628 de2_vga_raster:V2|Add9~630 de2_vga_raster:V2|Add9~632 de2_vga_raster:V2|Add9~634 de2_vga_raster:V2|Add9~636 de2_vga_raster:V2|Add9~638 de2_vga_raster:V2|Add9~640 de2_vga_raster:V2|Add9~642 de2_vga_raster:V2|Add9~644 de2_vga_raster:V2|Add9~646 de2_vga_raster:V2|Add9~647 de2_vga_raster:V2|LessThan0~455 de2_vga_raster:V2|LessThan0~461 de2_vga_raster:V2|VGA_B~22 de2_vga_raster:V2|VGA_B[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "14.029 ns" { nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[1] {} de2_vga_raster:V2|Add5~121 {} de2_vga_raster:V2|Add5~123 {} de2_vga_raster:V2|Add5~125 {} de2_vga_raster:V2|Add5~127 {} de2_vga_raster:V2|Add5~129 {} de2_vga_raster:V2|Add5~130 {} de2_vga_raster:V2|Add7~172 {} de2_vga_raster:V2|Add7~173 {} de2_vga_raster:V2|Add8~230 {} de2_vga_raster:V2|Add8~232 {} de2_vga_raster:V2|Add8~234 {} de2_vga_raster:V2|Add8~236 {} de2_vga_raster:V2|Add8~238 {} de2_vga_raster:V2|Add8~240 {} de2_vga_raster:V2|Add8~241 {} de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|mac_mult1~DATAOUT16 {} de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated|result[16] {} de2_vga_raster:V2|Add9~628 {} de2_vga_raster:V2|Add9~630 {} de2_vga_raster:V2|Add9~632 {} de2_vga_raster:V2|Add9~634 {} de2_vga_raster:V2|Add9~636 {} de2_vga_raster:V2|Add9~638 {} de2_vga_raster:V2|Add9~640 {} de2_vga_raster:V2|Add9~642 {} de2_vga_raster:V2|Add9~644 {} de2_vga_raster:V2|Add9~646 {} de2_vga_raster:V2|Add9~647 {} de2_vga_raster:V2|LessThan0~455 {} de2_vga_raster:V2|LessThan0~461 {} de2_vga_raster:V2|VGA_B~22 {} de2_vga_raster:V2|VGA_B[0] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.752ns 0.000ns 0.665ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.657ns 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.184ns 0.256ns 0.248ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.485ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 2.663ns 0.224ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 5.578 ns " "Info: Slack time is 5.578 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "113.07 MHz 8.844 ns " "Info: Fmax is 113.07 MHz (period= 8.844 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.788 ns + Largest register register " "Info: + Largest register to register requirement is 9.788 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.441 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X35_Y19_N3 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.553 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.439 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.439 ns sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] 3 REG LCFF_X35_Y20_N27 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 4.439 ns; Loc. = LCFF_X35_Y20_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.551 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.902 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} } { 0.000ns 2.888ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} } { 0.000ns 2.888ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} } { 0.000ns 2.888ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.210 ns - Longest register register " "Info: - Longest register to register delay is 4.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\] 1 REG LCFF_X35_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y20_N27; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\|WORD_SR\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.437 ns) 1.220 ns sld_hub:sld_hub_inst\|hub_tdo_reg~323 2 COMB LCCOMB_X36_Y18_N26 1 " "Info: 2: + IC(0.783 ns) + CELL(0.437 ns) = 1.220 ns; Loc. = LCCOMB_X36_Y18_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~323'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.220 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.420 ns) 2.642 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X35_Y14_N24 1 " "Info: 3: + IC(1.002 ns) + CELL(0.420 ns) = 2.642 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.422 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.438 ns) 4.126 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X35_Y19_N2 1 " "Info: 4: + IC(1.046 ns) + CELL(0.438 ns) = 4.126 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.210 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X35_Y19_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.210 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 32.76 % ) " "Info: Total cell delay = 1.379 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.831 ns ( 67.24 % ) " "Info: Total interconnect delay = 2.831 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.210 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.210 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.783ns 1.002ns 1.046ns 0.000ns } { 0.000ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} } { 0.000ns 2.888ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.210 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] sld_hub:sld_hub_inst|hub_tdo_reg~323 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.210 ns" { sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~323 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.783ns 1.002ns 1.046ns 0.000ns } { 0.000ns 0.437ns 0.420ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register de2_vga_raster:V2\|vga_vblank register de2_vga_raster:V2\|vga_vblank 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"de2_vga_raster:V2\|vga_vblank\" and destination register \"de2_vga_raster:V2\|vga_vblank\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns de2_vga_raster:V2\|vga_vblank 1 REG LCFF_X37_Y19_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns de2_vga_raster:V2\|vga_vblank~109 2 COMB LCCOMB_X37_Y19_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 1; COMB Node = 'de2_vga_raster:V2\|vga_vblank~109'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~109 } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns de2_vga_raster:V2\|vga_vblank 3 REG LCFF_X37_Y19_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { de2_vga_raster:V2|vga_vblank~109 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~109 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~109 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.310 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.310 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y19_N17 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.310 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk25 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk25'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk25 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk25~clkctrl 3 COMB CLKCTRL_G0 26 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 26; COMB Node = 'clk25~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk25 clk25~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 4.310 ns de2_vga_raster:V2\|vga_vblank 4 REG LCFF_X37_Y19_N17 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 2; REG Node = 'de2_vga_raster:V2\|vga_vblank'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.90 % ) " "Info: Total cell delay = 2.323 ns ( 53.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.987 ns ( 46.10 % ) " "Info: Total interconnect delay = 1.987 ns ( 46.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { de2_vga_raster:V2|vga_vblank de2_vga_raster:V2|vga_vblank~109 de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { de2_vga_raster:V2|vga_vblank {} de2_vga_raster:V2|vga_vblank~109 {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.310 ns" { CLOCK_50 clk25 clk25~clkctrl de2_vga_raster:V2|vga_vblank } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.310 ns" { CLOCK_50 {} CLOCK_50~combout {} clk25 {} clk25~clkctrl {} de2_vga_raster:V2|vga_vblank {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|hub_tdo_reg register sld_hub:sld_hub_inst\|hub_tdo_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|hub_tdo_reg 1 REG LCFF_X35_Y19_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 2 COMB LCCOMB_X35_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X35_Y19_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.441 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X35_Y19_N3 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.553 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.441 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 4.441 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X35_Y19_N3 2 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.553 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { sld_hub:sld_hub_inst|hub_tdo_reg {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.016ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\] SRAM_DQ\[5\] CLOCK_50 6.490 ns register " "Info: tsu for register \"nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\]\" (data pin = \"SRAM_DQ\[5\]\", clock pin = \"CLOCK_50\") is 6.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.213 ns + Longest pin register " "Info: + Longest pin to register delay is 9.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[5\] 1 PIN PIN_AB10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'SRAM_DQ\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns SRAM_DQ\[5\]~26 2 COMB IOC_X14_Y0_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N1; Fanout = 4; COMB Node = 'SRAM_DQ\[5\]~26'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.820 ns" { SRAM_DQ[5] SRAM_DQ[5]~26 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.437 ns) 7.131 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~1568 3 COMB LCCOMB_X23_Y14_N14 1 " "Info: 3: + IC(5.874 ns) + CELL(0.437 ns) = 7.131 ns; Loc. = LCCOMB_X23_Y14_N14; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~1568'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "6.311 ns" { SRAM_DQ[5]~26 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.416 ns) 7.796 ns nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~1569 4 COMB LCCOMB_X23_Y14_N4 1 " "Info: 4: + IC(0.249 ns) + CELL(0.416 ns) = 7.796 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 1; COMB Node = 'nios_system:V1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[21\]~1569'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 477 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.150 ns) 9.129 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\]~21 5 COMB LCCOMB_X25_Y15_N18 1 " "Info: 5: + IC(1.183 ns) + CELL(0.150 ns) = 9.129 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\]~21'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.333 ns" { nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.213 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\] 6 REG LCFF_X25_Y15_N19 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.213 ns; Loc. = LCFF_X25_Y15_N19; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.907 ns ( 20.70 % ) " "Info: Total cell delay = 1.907 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.306 ns ( 79.30 % ) " "Info: Total interconnect delay = 7.306 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "9.213 ns" { SRAM_DQ[5] SRAM_DQ[5]~26 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "9.213 ns" { SRAM_DQ[5] {} SRAM_DQ[5]~26 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] {} } { 0.000ns 0.000ns 5.874ns 0.249ns 1.183ns 0.000ns } { 0.000ns 0.820ns 0.437ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.687 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 942 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 942; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\] 3 REG LCFF_X25_Y15_N19 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X25_Y15_N19; Fanout = 2; REG Node = 'nios_system:V1\|cpu:the_cpu\|av_ld_byte2_data\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5428 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "9.213 ns" { SRAM_DQ[5] SRAM_DQ[5]~26 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "9.213 ns" { SRAM_DQ[5] {} SRAM_DQ[5]~26 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1568 {} nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[21]~1569 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]~21 {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] {} } { 0.000ns 0.000ns 5.874ns 0.249ns 1.183ns 0.000ns } { 0.000ns 0.820ns 0.437ns 0.416ns 0.150ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[5\] nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\] 16.020 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[5\]\" through register \"nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\]\" is 16.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.692 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 942 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 942; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\] 3 REG LCFF_X27_Y16_N23 4 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X27_Y16_N23; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.575 ns" { CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5341 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.078 ns + Longest register pin " "Info: + Longest register to pin delay is 13.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\] 1 REG LCFF_X27_Y16_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N23; Fanout = 4; REG Node = 'nios_system:V1\|cpu:the_cpu\|internal_d_byteenable\[3\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd" 5341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.419 ns) 1.547 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_byteenable_sram_avalon_slave_0\[1\]~53 2 COMB LCCOMB_X27_Y20_N4 1 " "Info: 2: + IC(1.128 ns) + CELL(0.419 ns) = 1.547 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 1; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_byteenable_sram_avalon_slave_0\[1\]~53'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.547 ns" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 2.074 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 3 COMB LCCOMB_X27_Y20_N12 2 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 2.074 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.527 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 2.786 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 4 COMB LCCOMB_X27_Y20_N10 1 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 2.786 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 1; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.712 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.189 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~68 5 COMB LCCOMB_X27_Y20_N20 9 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 3.189 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 9; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_qualified_request_sram_avalon_slave_0~68'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.403 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.438 ns) 4.349 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44 6 COMB LCCOMB_X30_Y20_N14 28 " "Info: 6: + IC(0.722 ns) + CELL(0.438 ns) = 4.349 ns; Loc. = LCCOMB_X30_Y20_N14; Fanout = 28; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|cpu_data_master_granted_sram_avalon_slave_0~44'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.160 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.437 ns) 6.230 ns nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[5\]~167 7 COMB LCCOMB_X25_Y19_N14 1 " "Info: 7: + IC(1.444 ns) + CELL(0.437 ns) = 6.230 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 1; COMB Node = 'nios_system:V1\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\|sram_avalon_slave_0_address\[5\]~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.881 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 } "NODE_NAME" } } { "nios_system.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd" 1115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(2.798 ns) 13.078 ns SRAM_ADDR\[5\] 8 PIN PIN_AD5 0 " "Info: 8: + IC(4.050 ns) + CELL(2.798 ns) = 13.078 ns; Loc. = PIN_AD5; Fanout = 0; PIN Node = 'SRAM_ADDR\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "6.848 ns" { nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 SRAM_ADDR[5] } "NODE_NAME" } } { "lab3.vhd" "" { Text "/home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.955 ns ( 37.89 % ) " "Info: Total cell delay = 4.955 ns ( 37.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.123 ns ( 62.11 % ) " "Info: Total interconnect delay = 8.123 ns ( 62.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.078 ns" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 SRAM_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.078 ns" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 {} SRAM_ADDR[5] {} } { 0.000ns 1.128ns 0.252ns 0.274ns 0.253ns 0.722ns 1.444ns 4.050ns } { 0.000ns 0.419ns 0.275ns 0.438ns 0.150ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.692 ns" { CLOCK_50 CLOCK_50~clkctrl nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.692 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "13.078 ns" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 SRAM_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "13.078 ns" { nios_system:V1|cpu:the_cpu|internal_d_byteenable[3] {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_byteenable_sram_avalon_slave_0[1]~53 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~61 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|internal_cpu_data_master_qualified_request_sram_avalon_slave_0~62 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_qualified_request_sram_avalon_slave_0~68 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|cpu_data_master_granted_sram_avalon_slave_0~44 {} nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_address[5]~167 {} SRAM_ADDR[5] {} } { 0.000ns 1.128ns 0.252ns 0.274ns 0.253ns 0.722ns 1.444ns 4.050ns } { 0.000ns 0.419ns 0.275ns 0.438ns 0.150ns 0.438ns 0.437ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.738 ns register " "Info: th for register \"nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.446 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G3; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 4.446 ns nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X38_Y17_N21 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X38_Y17_N21; Fanout = 1; REG Node = 'nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { altera_internal_jtag~TCKUTAPclkctrl nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.909 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.888ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.974 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 19; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.149 ns) 2.890 ns nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]~feeder 2 COMB LCCOMB_X38_Y17_N20 1 " "Info: 2: + IC(2.741 ns) + CELL(0.149 ns) = 2.890 ns; Loc. = LCCOMB_X38_Y17_N20; Fanout = 1; COMB Node = 'nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]~feeder'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.890 ns" { altera_internal_jtag~TDIUTAP nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.974 ns nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\] 3 REG LCFF_X38_Y17_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.974 ns; Loc. = LCFF_X38_Y17_N21; Fanout = 1; REG Node = 'nios_system:V1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 7.83 % ) " "Info: Total cell delay = 0.233 ns ( 7.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.741 ns ( 92.17 % ) " "Info: Total interconnect delay = 2.741 ns ( 92.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.974 ns" { altera_internal_jtag~TDIUTAP nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.974 ns" { altera_internal_jtag~TDIUTAP {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.741ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.888ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.974 ns" { altera_internal_jtag~TDIUTAP nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.974 ns" { altera_internal_jtag~TDIUTAP {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~feeder {} nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7] {} } { 0.000ns 2.741ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  7 20:18:25 2012 " "Info: Processing ended: Wed Mar  7 20:18:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
