                                                  
                      Bella                       
                                                  

Input file: ../../../../Benchmark/7_28_5_90_3256314077597157680325048972886554424.cnf
Statistics file: 7_28_5_90_3256314077597157680325048972886554424__c__2.stat

Timeout: 7200 s
Decision heuristic: variable state aware decaying sum (VSADS)
Hypergraph node weight type: clause length
Recomputing hypergraph cut type: a new hypergraph cut is computed when the current hypergraph cut is empty
Component caching scheme: Cara
Component cache cleaning strategy: Cara
Hypergraph cut caching scheme: none
Hypergraph cut cache cleaning strategy: none

Variable: 4 bytes
Literal: 4 bytes
Clause identifier: 4 bytes

Compilation time: 1405.534086 s
Used memory: 3525.492188 MB

Circuit type: nwDNNF
Circuit size: 14429675

Number of edges: 14429675
Number of nodes: 7086354
Number of variables: 2187710

literal leaf: 4375420
constant leaf: 2
AND inner node: 445308
binary OR inner node: 78124
OR inner node: 2187500

Statistics: saved


**********************************************************************************************************

The SCRATCHes have been SUCCESSFULLY cleaned...
