Loading plugins phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.552ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 20 10:03:17 2020


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 20 10:03:17 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 20 10:03:18 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 20 10:03:19 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_10584
	Net_10593
	Net_10585
	Net_10587
	Net_10588
	Net_10589
	Net_10590
	\TransmitShiftReg:Net_1\
	\TransmitShiftReg:bSR:ctrl_f0_full\
	Net_10526
	Net_10527
	Net_10528
	Net_10529
	Net_10530
	Net_10531
	Net_10532
	\BitCounterEnc:Net_82\
	\BitCounterEnc:Net_95\
	\BitCounterEnc:Net_91\
	\BitCounterEnc:Net_102\
	\BitCounterEnc:CounterUDB:ctrl_cmod_2\
	\BitCounterEnc:CounterUDB:ctrl_cmod_1\
	\BitCounterEnc:CounterUDB:ctrl_cmod_0\
	\BitCounterEnc:CounterUDB:ctrl_enable\
	\BitCounterEnc:CounterUDB:control_7\
	\BitCounterEnc:CounterUDB:control_6\
	\BitCounterEnc:CounterUDB:control_5\
	\BitCounterEnc:CounterUDB:control_4\
	\BitCounterEnc:CounterUDB:control_3\
	\BitCounterEnc:CounterUDB:control_2\
	\BitCounterEnc:CounterUDB:control_1\
	\BitCounterEnc:CounterUDB:control_0\
	Net_10802
	Net_10803
	Net_10804
	Net_10806
	Net_10807
	Net_10808
	Net_10809
	\usec_counter:Net_82\
	\usec_counter:Net_95\
	\usec_counter:Net_91\
	\usec_counter:Net_102\
	\usec_counter:CounterUDB:ctrl_cmod_2\
	\usec_counter:CounterUDB:ctrl_cmod_1\
	\usec_counter:CounterUDB:ctrl_cmod_0\
	Net_11273
	Net_11274
	Net_11275
	Net_11276
	Net_11277
	Net_11278
	Net_11279
	Net_914
	Net_11319
	Net_11320
	Net_11321
	Net_11322
	Net_11323
	Net_11324
	\SigmaReg:Net_1\
	\SigmaReg:Net_2\
	\SigmaReg:bSR:ctrl_f0_full\
	\Period:Net_1\
	\Period:Net_2\
	\Period:bSR:ctrl_f0_full\
	Net_11239
	\Boundary32bit:Net_89\
	\Boundary32bit:Net_95\
	\Boundary32bit:Net_102\
	Net_11226
	Net_11224
	\sec_counter:Net_49\
	\sec_counter:Net_82\
	\sec_counter:Net_95\
	\sec_counter:Net_91\
	\sec_counter:Net_102\
	\sec_counter:CounterUDB:ctrl_cmod_2\
	\sec_counter:CounterUDB:ctrl_cmod_1\
	\sec_counter:CounterUDB:ctrl_cmod_0\
	Net_11225
	\sec_counter:CounterUDB:reload_tc\
	\UART:BUART:reset_sr\
	Net_11414
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_11409
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\


Deleted 108 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LOAD_net_0
Aliasing tmpOE__Sh_out_net_0 to tmpOE__LOAD_net_0
Aliasing \FrameAllow:clk\ to zero
Aliasing \FrameAllow:rst\ to zero
Aliasing tmpOE__TC_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Compare_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__ClockEncDelay_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut1P_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__EN1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__DOut1N_net_0 to tmpOE__LOAD_net_0
Aliasing Net_7404 to zero
Aliasing \TransmitShiftReg:Net_2\ to tmpOE__LOAD_net_0
Aliasing \TransmitShiftReg:bSR:status_2\ to zero
Aliasing \TransmitShiftReg:bSR:status_1\ to zero
Aliasing \TransmitShiftReg:bSR:reset\ to zero
Aliasing \TransmitShiftReg:bSR:store\ to zero
Aliasing Net_10554 to zero
Aliasing tmpOE__Start_net_0 to tmpOE__LOAD_net_0
Aliasing \StartButton:status_1\ to zero
Aliasing \StartButton:status_2\ to zero
Aliasing \StartButton:status_3\ to zero
Aliasing \StartButton:status_4\ to zero
Aliasing \StartButton:status_5\ to zero
Aliasing \StartButton:status_6\ to zero
Aliasing \StartButton:status_7\ to zero
Aliasing cydff_12S to zero
Aliasing \StartTransmit:clk\ to zero
Aliasing \StartTransmit:rst\ to zero
Aliasing \BitCounterEnc:Net_89\ to tmpOE__LOAD_net_0
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterEnc:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterEnc:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterEnc:CounterUDB:reset\ to zero
Aliasing \BitCounterEnc:CounterUDB:tc_i\ to \BitCounterEnc:CounterUDB:reload_tc\
Aliasing cydff_11R to zero
Aliasing tmpOE__ClockEnc_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__LOAD_1_net_0 to tmpOE__LOAD_net_0
Aliasing cydff_5R to zero
Aliasing cydff_5S to cydff_12R
Aliasing cydff_6R to zero
Aliasing cydff_6S to cydff_12R
Aliasing cydff_8R to zero
Aliasing cydff_8S to cydff_12R
Aliasing cydff_3R to zero
Aliasing cydff_3S to cydff_12R
Aliasing tmpOE__LED_net_0 to tmpOE__LOAD_net_0
Aliasing \LED_ON:clk\ to zero
Aliasing \LED_ON:rst\ to zero
Aliasing \usec_counter:Net_89\ to tmpOE__LOAD_net_0
Aliasing \usec_counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \usec_counter:CounterUDB:ctrl_capmode_0\ to tmpOE__LOAD_net_0
Aliasing \usec_counter:CounterUDB:reset\ to zero
Aliasing \usec_counter:CounterUDB:tc_i\ to \usec_counter:CounterUDB:reload_tc\
Aliasing \Control_Capture:clk\ to zero
Aliasing \Control_Capture:rst\ to zero
Aliasing Net_11009 to tmpOE__LOAD_net_0
Aliasing cydff_15S to zero
Aliasing tmpOE__PPS_net_0 to tmpOE__LOAD_net_0
Aliasing \Control_Period:clk\ to zero
Aliasing \Control_Period:rst\ to zero
Aliasing tmpOE__Clock_tiktak_net_0 to tmpOE__LOAD_net_0
Aliasing \SigmaReg:bSR:status_2\ to zero
Aliasing \SigmaReg:bSR:final_load\ to zero
Aliasing \SigmaReg:bSR:status_1\ to zero
Aliasing \SigmaReg:bSR:reset\ to zero
Aliasing \SigmaReg:bSR:store\ to zero
Aliasing \Period:bSR:status_2\ to zero
Aliasing \Period:bSR:status_1\ to zero
Aliasing \Period:bSR:reset\ to zero
Aliasing \Period:bSR:store\ to zero
Aliasing \Boundary32bit:Net_82\ to zero
Aliasing \Boundary32bit:Net_91\ to zero
Aliasing \sec_counter:Net_89\ to tmpOE__LOAD_net_0
Aliasing \sec_counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \sec_counter:CounterUDB:ctrl_capmode_0\ to tmpOE__LOAD_net_0
Aliasing \sec_counter:CounterUDB:reload\ to zero
Aliasing \sec_counter:CounterUDB:reset\ to zero
Aliasing \Status_Period:status_1\ to zero
Aliasing \Status_Period:status_2\ to zero
Aliasing \Status_Period:status_3\ to zero
Aliasing \Status_Period:status_4\ to zero
Aliasing \Status_Period:status_5\ to zero
Aliasing \Status_Period:status_6\ to zero
Aliasing \Status_Period:status_7\ to zero
Aliasing Net_11386 to tmpOE__LOAD_net_0
Aliasing tmpOE__Out_TikTak_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__TC_word_net_0 to tmpOE__LOAD_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LOAD_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LOAD_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Out_cap_net_0 to tmpOE__LOAD_net_0
Aliasing tmpOE__Out_cap_comp_tc_net_0 to tmpOE__LOAD_net_0
Aliasing cydff_1D to \Sigma:tmp__Sigma_ins_0\
Aliasing \BitCounterEnc:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterEnc:CounterUDB:prevCompare\\D\
Aliasing \usec_counter:CounterUDB:cmp_out_reg_i\\D\ to \usec_counter:CounterUDB:prevCompare\\D\
Aliasing cydff_9D to \Sigma:tmp__Sigma_ins_2\
Aliasing \SigmaReg:bSR:load_reg\\D\ to zero
Aliasing \Period:bSR:load_reg\\D\ to \Status_Period:status_0\
Aliasing \sec_counter:CounterUDB:prevCapture\\D\ to \usec_counter:CounterUDB:prevCapture\\D\
Aliasing \sec_counter:CounterUDB:cmp_out_reg_i\\D\ to \sec_counter:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_11410D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Sh_out_net_0[12] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10649[13] = \TransmitShiftReg:bSR:so_32_3\[304]
Removing Lhs of wire \FrameAllow:clk\[18] = zero[6]
Removing Lhs of wire \FrameAllow:rst\[19] = zero[6]
Removing Rhs of wire Net_7248[20] = \FrameAllow:control_out_0\[21]
Removing Rhs of wire Net_7248[20] = \FrameAllow:control_0\[44]
Removing Rhs of wire Net_10749[46] = cydff_3[502]
Removing Lhs of wire tmpOE__TC_net_0[50] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10667[51] = \BitCounterEnc:Net_49\[380]
Removing Rhs of wire Net_10667[51] = \BitCounterEnc:CounterUDB:tc_reg_i\[433]
Removing Lhs of wire tmpOE__Compare_net_0[57] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10679[58] = \BitCounterEnc:CounterUDB:cmp_out_reg_i\[437]
Removing Rhs of wire Net_10511[64] = cydff_11[471]
Removing Lhs of wire tmpOE__ClockEncDelay_net_0[66] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut1P_net_0[73] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire My_wire_1[74] = \GlitchFilter_3:genblk1[1]:last_state\[92]
Removing Rhs of wire preouts_2[80] = cydff_12[342]
Removing Rhs of wire My_wire_0[88] = \GlitchFilter_3:genblk1[0]:last_state\[87]
Removing Rhs of wire My_wire_2[97] = \GlitchFilter_3:genblk1[2]:last_state\[96]
Removing Lhs of wire tmpOE__EN1_net_0[99] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__DOut1N_net_0[105] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire Net_7404[110] = zero[6]
Removing Lhs of wire \TransmitShiftReg:Net_350\[111] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \TransmitShiftReg:Net_2\[112] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire \TransmitShiftReg:bSR:ctrl_clk_enable\[114] = \TransmitShiftReg:bSR:control_0\[115]
Removing Lhs of wire \TransmitShiftReg:bSR:status_2\[127] = zero[6]
Removing Rhs of wire \TransmitShiftReg:bSR:status_0\[128] = \TransmitShiftReg:bSR:final_load\[129]
Removing Lhs of wire \TransmitShiftReg:bSR:status_1\[130] = zero[6]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[131] = \TransmitShiftReg:bSR:f0_blk_stat_final\[132]
Removing Rhs of wire \TransmitShiftReg:bSR:status_3\[131] = \TransmitShiftReg:bSR:f0_blk_stat_32_3\[142]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[133] = \TransmitShiftReg:bSR:f0_bus_stat_final\[134]
Removing Rhs of wire \TransmitShiftReg:bSR:status_4\[133] = \TransmitShiftReg:bSR:f0_bus_stat_32_3\[143]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[135] = \TransmitShiftReg:bSR:f1_blk_stat_final\[136]
Removing Rhs of wire \TransmitShiftReg:bSR:status_5\[135] = \TransmitShiftReg:bSR:f1_blk_stat_32_3\[144]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[137] = \TransmitShiftReg:bSR:f1_bus_stat_final\[138]
Removing Rhs of wire \TransmitShiftReg:bSR:status_6\[137] = \TransmitShiftReg:bSR:f1_bus_stat_32_3\[145]
Removing Lhs of wire \TransmitShiftReg:bSR:reset\[147] = zero[6]
Removing Lhs of wire \TransmitShiftReg:bSR:store\[148] = zero[6]
Removing Lhs of wire Net_10554[321] = zero[6]
Removing Lhs of wire tmpOE__Start_net_0[329] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \StartButton:status_0\[333] = Net_9761[322]
Removing Lhs of wire \StartButton:status_1\[334] = zero[6]
Removing Lhs of wire \StartButton:status_2\[335] = zero[6]
Removing Lhs of wire \StartButton:status_3\[336] = zero[6]
Removing Lhs of wire \StartButton:status_4\[337] = zero[6]
Removing Lhs of wire \StartButton:status_5\[338] = zero[6]
Removing Lhs of wire \StartButton:status_6\[339] = zero[6]
Removing Lhs of wire \StartButton:status_7\[340] = zero[6]
Removing Lhs of wire cydff_12R[343] = Net_1463[63]
Removing Lhs of wire cydff_12S[344] = zero[6]
Removing Rhs of wire Net_10110[346] = \BitCounterEnc:Net_43\[379]
Removing Rhs of wire Net_10457[348] = \StartTransmit:control_out_0\[351]
Removing Rhs of wire Net_10457[348] = \StartTransmit:control_0\[374]
Removing Lhs of wire \StartTransmit:clk\[349] = zero[6]
Removing Lhs of wire \StartTransmit:rst\[350] = zero[6]
Removing Rhs of wire Net_11393[377] = \Period:bSR:so_32_0\[1082]
Removing Lhs of wire Net_10925[378] = cydff_1[376]
Removing Lhs of wire \BitCounterEnc:Net_89\[382] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_1\[391] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:ctrl_capmode_0\[392] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_rising\[403] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:capt_falling\[404] = \BitCounterEnc:CounterUDB:prevCapture\[402]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[407] = \BitCounterEnc:CounterUDB:reload_tc\[408]
Removing Lhs of wire \BitCounterEnc:CounterUDB:final_enable\[409] = Net_10511[64]
Removing Lhs of wire \BitCounterEnc:CounterUDB:counter_enable\[410] = Net_10511[64]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_0\[411] = \BitCounterEnc:CounterUDB:cmp_out_status\[412]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_1\[413] = \BitCounterEnc:CounterUDB:per_zero\[414]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_2\[415] = \BitCounterEnc:CounterUDB:overflow_status\[416]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_3\[417] = \BitCounterEnc:CounterUDB:underflow_status\[418]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_4\[419] = \BitCounterEnc:CounterUDB:hwCapture\[406]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_5\[420] = \BitCounterEnc:CounterUDB:fifo_full\[421]
Removing Rhs of wire \BitCounterEnc:CounterUDB:status_6\[422] = \BitCounterEnc:CounterUDB:fifo_nempty\[423]
Removing Lhs of wire \BitCounterEnc:CounterUDB:reset\[425] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:dp_dir\[427] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_i\[432] = \BitCounterEnc:CounterUDB:reload\[407]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_2\[440] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_1\[441] = \BitCounterEnc:CounterUDB:count_enable\[439]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cs_addr_0\[442] = \BitCounterEnc:CounterUDB:reload\[407]
Removing Lhs of wire cydff_11R[472] = zero[6]
Removing Lhs of wire cydff_11S[473] = Net_10457[348]
Removing Lhs of wire tmpOE__ClockEnc_net_0[475] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__LOAD_1_net_0[481] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_1037[488] = cydff_6[492]
Removing Lhs of wire cydff_5R[489] = zero[6]
Removing Lhs of wire cydff_5S[490] = Net_1463[63]
Removing Lhs of wire Net_1453[491] = cydff_5[487]
Removing Lhs of wire cydff_6R[494] = zero[6]
Removing Lhs of wire cydff_6S[495] = Net_1463[63]
Removing Lhs of wire cydff_8R[499] = zero[6]
Removing Lhs of wire cydff_8S[500] = Net_1463[63]
Removing Lhs of wire Net_10696[501] = cydff_8[497]
Removing Lhs of wire cydff_3R[504] = zero[6]
Removing Lhs of wire cydff_3S[505] = Net_1463[63]
Removing Lhs of wire tmpOE__LED_net_0[507] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire Net_10805[508] = \LED_ON:control_out_0\[515]
Removing Rhs of wire Net_10805[508] = \LED_ON:control_0\[538]
Removing Lhs of wire \LED_ON:clk\[513] = zero[6]
Removing Lhs of wire \LED_ON:rst\[514] = zero[6]
Removing Rhs of wire Net_11018[541] = \usec_counter:Net_43\[542]
Removing Rhs of wire Net_11068[543] = \usec_counter:Net_49\[544]
Removing Rhs of wire Net_11068[543] = \usec_counter:CounterUDB:tc_reg_i\[601]
Removing Lhs of wire \usec_counter:Net_89\[546] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_capmode_1\[555] = zero[6]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_capmode_0\[556] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:ctrl_enable\[568] = \usec_counter:CounterUDB:control_7\[560]
Removing Rhs of wire Net_11269[570] = cydff_15[765]
Removing Rhs of wire \usec_counter:CounterUDB:reload\[575] = \usec_counter:CounterUDB:reload_tc\[576]
Removing Lhs of wire \usec_counter:CounterUDB:final_enable\[577] = \usec_counter:CounterUDB:control_7\[560]
Removing Lhs of wire \usec_counter:CounterUDB:counter_enable\[578] = \usec_counter:CounterUDB:control_7\[560]
Removing Rhs of wire \usec_counter:CounterUDB:status_0\[579] = \usec_counter:CounterUDB:cmp_out_status\[580]
Removing Rhs of wire \usec_counter:CounterUDB:status_1\[581] = \usec_counter:CounterUDB:per_zero\[582]
Removing Rhs of wire \usec_counter:CounterUDB:status_2\[583] = \usec_counter:CounterUDB:overflow_status\[584]
Removing Rhs of wire \usec_counter:CounterUDB:status_3\[585] = \usec_counter:CounterUDB:underflow_status\[586]
Removing Lhs of wire \usec_counter:CounterUDB:status_4\[587] = \usec_counter:CounterUDB:hwCapture\[574]
Removing Rhs of wire \usec_counter:CounterUDB:status_5\[588] = \usec_counter:CounterUDB:fifo_full\[589]
Removing Rhs of wire \usec_counter:CounterUDB:status_6\[590] = \usec_counter:CounterUDB:fifo_nempty\[591]
Removing Lhs of wire \usec_counter:CounterUDB:reset\[593] = zero[6]
Removing Lhs of wire \usec_counter:CounterUDB:dp_dir\[595] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:tc_i\[600] = \usec_counter:CounterUDB:reload\[575]
Removing Rhs of wire \usec_counter:CounterUDB:cmp_out_i\[602] = \usec_counter:CounterUDB:cmp_equal\[603]
Removing Rhs of wire Net_11207[606] = \usec_counter:CounterUDB:cmp_out_reg_i\[605]
Removing Rhs of wire Net_11406[608] = cydff_9[807]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_2\[610] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_1\[611] = \usec_counter:CounterUDB:count_enable\[609]
Removing Lhs of wire \usec_counter:CounterUDB:cs_addr_0\[612] = \usec_counter:CounterUDB:reload\[575]
Removing Lhs of wire \Control_Capture:clk\[737] = zero[6]
Removing Lhs of wire \Control_Capture:rst\[738] = zero[6]
Removing Rhs of wire Net_11310[739] = \Control_Capture:control_out_0\[740]
Removing Rhs of wire Net_11310[739] = \Control_Capture:control_0\[763]
Removing Lhs of wire Net_11009[766] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_15R[767] = Net_11310[739]
Removing Lhs of wire cydff_15S[768] = zero[6]
Removing Lhs of wire tmpOE__PPS_net_0[770] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \Control_Period:clk\[774] = zero[6]
Removing Lhs of wire \Control_Period:rst\[775] = zero[6]
Removing Rhs of wire Net_860[776] = \Control_Period:control_out_0\[777]
Removing Rhs of wire Net_860[776] = \Control_Period:control_0\[800]
Removing Rhs of wire Net_867[801] = \Boundary32bit:Net_48\[1246]
Removing Lhs of wire Net_10916[803] = cydff_10[802]
Removing Rhs of wire Net_686[808] = \Sigma:tmp__Sigma_reg_1\[820]
Removing Lhs of wire tmpOE__Clock_tiktak_net_0[810] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_2\[816] = Net_686[808]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_1\[817] = Net_698[818]
Removing Rhs of wire Net_698[818] = \SigmaReg:bSR:so_32_0\[872]
Removing Lhs of wire \Sigma:tmp__Sigma_ins_0\[819] = Net_11393[377]
Removing Rhs of wire Net_10946[822] = \Sigma:tmp__Sigma_reg_0\[821]
Removing Lhs of wire \SigmaReg:Net_350\[823] = Net_10946[822]
Removing Rhs of wire \SigmaReg:bSR:ctrl_clk_enable\[826] = \SigmaReg:bSR:control_0\[827]
Removing Lhs of wire \SigmaReg:bSR:status_2\[839] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:status_0\[840] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:final_load\[841] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:status_1\[842] = zero[6]
Removing Rhs of wire \SigmaReg:bSR:status_3\[843] = \SigmaReg:bSR:f0_blk_stat_final\[844]
Removing Rhs of wire \SigmaReg:bSR:status_3\[843] = \SigmaReg:bSR:f0_blk_stat_32_3\[854]
Removing Rhs of wire \SigmaReg:bSR:status_4\[845] = \SigmaReg:bSR:f0_bus_stat_final\[846]
Removing Rhs of wire \SigmaReg:bSR:status_4\[845] = \SigmaReg:bSR:f0_bus_stat_32_3\[855]
Removing Rhs of wire \SigmaReg:bSR:status_5\[847] = \SigmaReg:bSR:f1_blk_stat_final\[848]
Removing Rhs of wire \SigmaReg:bSR:status_5\[847] = \SigmaReg:bSR:f1_blk_stat_32_3\[856]
Removing Rhs of wire \SigmaReg:bSR:status_6\[849] = \SigmaReg:bSR:f1_bus_stat_final\[850]
Removing Rhs of wire \SigmaReg:bSR:status_6\[849] = \SigmaReg:bSR:f1_bus_stat_32_3\[857]
Removing Lhs of wire \SigmaReg:bSR:reset\[859] = zero[6]
Removing Lhs of wire \SigmaReg:bSR:store\[860] = zero[6]
Removing Lhs of wire \Period:Net_350\[1033] = cydff_1[376]
Removing Rhs of wire \Period:bSR:ctrl_clk_enable\[1036] = \Period:bSR:control_0\[1037]
Removing Lhs of wire \Period:bSR:status_2\[1049] = zero[6]
Removing Rhs of wire \Period:bSR:status_0\[1050] = \Period:bSR:final_load\[1051]
Removing Lhs of wire \Period:bSR:status_1\[1052] = zero[6]
Removing Rhs of wire \Period:bSR:status_3\[1053] = \Period:bSR:f0_blk_stat_final\[1054]
Removing Rhs of wire \Period:bSR:status_3\[1053] = \Period:bSR:f0_blk_stat_32_3\[1064]
Removing Rhs of wire \Period:bSR:status_4\[1055] = \Period:bSR:f0_bus_stat_final\[1056]
Removing Rhs of wire \Period:bSR:status_4\[1055] = \Period:bSR:f0_bus_stat_32_3\[1065]
Removing Rhs of wire \Period:bSR:status_5\[1057] = \Period:bSR:f1_blk_stat_final\[1058]
Removing Rhs of wire \Period:bSR:status_5\[1057] = \Period:bSR:f1_blk_stat_32_3\[1066]
Removing Rhs of wire \Period:bSR:status_6\[1059] = \Period:bSR:f1_bus_stat_final\[1060]
Removing Rhs of wire \Period:bSR:status_6\[1059] = \Period:bSR:f1_bus_stat_32_3\[1067]
Removing Lhs of wire \Period:bSR:reset\[1069] = zero[6]
Removing Lhs of wire \Period:bSR:store\[1070] = zero[6]
Removing Lhs of wire \Boundary32bit:Net_82\[1244] = zero[6]
Removing Lhs of wire \Boundary32bit:Net_91\[1245] = zero[6]
Removing Lhs of wire \sec_counter:Net_89\[1258] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \sec_counter:CounterUDB:ctrl_capmode_1\[1267] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:ctrl_capmode_0\[1268] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \sec_counter:CounterUDB:ctrl_enable\[1280] = \sec_counter:CounterUDB:control_7\[1272]
Removing Lhs of wire \sec_counter:CounterUDB:reload\[1286] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:final_enable\[1287] = \sec_counter:CounterUDB:control_7\[1272]
Removing Lhs of wire \sec_counter:CounterUDB:counter_enable\[1288] = \sec_counter:CounterUDB:control_7\[1272]
Removing Rhs of wire \sec_counter:CounterUDB:status_0\[1289] = \sec_counter:CounterUDB:cmp_out_status\[1290]
Removing Rhs of wire \sec_counter:CounterUDB:status_1\[1291] = \sec_counter:CounterUDB:per_zero\[1292]
Removing Rhs of wire \sec_counter:CounterUDB:status_2\[1293] = \sec_counter:CounterUDB:overflow_status\[1294]
Removing Rhs of wire \sec_counter:CounterUDB:status_3\[1295] = \sec_counter:CounterUDB:underflow_status\[1296]
Removing Lhs of wire \sec_counter:CounterUDB:status_4\[1297] = \sec_counter:CounterUDB:hwCapture\[1285]
Removing Rhs of wire \sec_counter:CounterUDB:status_5\[1298] = \sec_counter:CounterUDB:fifo_full\[1299]
Removing Rhs of wire \sec_counter:CounterUDB:status_6\[1300] = \sec_counter:CounterUDB:fifo_nempty\[1301]
Removing Lhs of wire \sec_counter:CounterUDB:reset\[1303] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:dp_dir\[1305] = tmpOE__LOAD_net_0[1]
Removing Rhs of wire \sec_counter:CounterUDB:cmp_out_i\[1312] = \sec_counter:CounterUDB:cmp_equal\[1313]
Removing Lhs of wire \sec_counter:CounterUDB:cs_addr_2\[1320] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \sec_counter:CounterUDB:cs_addr_1\[1321] = \sec_counter:CounterUDB:count_enable\[1318]
Removing Lhs of wire \sec_counter:CounterUDB:cs_addr_0\[1322] = zero[6]
Removing Lhs of wire \Status_Period:status_0\[1495] = cydff_10[802]
Removing Lhs of wire \Status_Period:status_1\[1496] = zero[6]
Removing Lhs of wire \Status_Period:status_2\[1497] = zero[6]
Removing Lhs of wire \Status_Period:status_3\[1498] = zero[6]
Removing Lhs of wire \Status_Period:status_4\[1499] = zero[6]
Removing Lhs of wire \Status_Period:status_5\[1500] = zero[6]
Removing Lhs of wire \Status_Period:status_6\[1501] = zero[6]
Removing Lhs of wire \Status_Period:status_7\[1502] = zero[6]
Removing Lhs of wire Net_11386[1504] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Out_TikTak_net_0[1506] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__TC_word_net_0[1512] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:Net_61\[1519] = \UART:Net_9\[1518]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1523] = zero[6]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1524] = zero[6]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1525] = zero[6]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1526] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1527] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1528] = zero[6]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1529] = zero[6]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1530] = zero[6]
Removing Rhs of wire Net_11415[1537] = \UART:BUART:rx_interrupt_out\[1538]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1542] = \UART:BUART:tx_bitclk_dp\[1578]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1588] = \UART:BUART:tx_counter_dp\[1579]
Removing Lhs of wire \UART:BUART:tx_status_6\[1589] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_5\[1590] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_4\[1591] = zero[6]
Removing Lhs of wire \UART:BUART:tx_status_1\[1593] = \UART:BUART:tx_fifo_empty\[1556]
Removing Lhs of wire \UART:BUART:tx_status_3\[1595] = \UART:BUART:tx_fifo_notfull\[1555]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1655] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[1663] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[1674]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[1665] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[1675]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[1666] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[1691]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1667] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1705]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[1668] = \UART:BUART:sRX:s23Poll:MODIN1_1\[1669]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[1669] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[1670] = \UART:BUART:sRX:s23Poll:MODIN1_0\[1671]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[1671] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1677] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1678] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[1679] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[1680] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[1681] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[1682] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[1683] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[1684] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[1685] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[1686] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[1687] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[1688] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1693] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1694] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1695] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1696] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1697] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1698] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1699] = \UART:BUART:pollcount_1\[1661]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1700] = \UART:BUART:pollcount_0\[1664]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1701] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1702] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_1\[1709] = zero[6]
Removing Rhs of wire \UART:BUART:rx_status_2\[1710] = \UART:BUART:rx_parity_error_status\[1711]
Removing Rhs of wire \UART:BUART:rx_status_3\[1712] = \UART:BUART:rx_stop_bit_error\[1713]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[1723] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[1772]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1727] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[1794]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[1728] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[1729] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[1730] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[1731] = \UART:BUART:sRX:MODIN4_6\[1732]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[1732] = \UART:BUART:rx_count_6\[1650]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[1733] = \UART:BUART:sRX:MODIN4_5\[1734]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[1734] = \UART:BUART:rx_count_5\[1651]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[1735] = \UART:BUART:sRX:MODIN4_4\[1736]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[1736] = \UART:BUART:rx_count_4\[1652]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[1737] = \UART:BUART:sRX:MODIN4_3\[1738]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[1738] = \UART:BUART:rx_count_3\[1653]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[1739] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[1740] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[1741] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[1742] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[1743] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[1744] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[1745] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1746] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1747] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1748] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1749] = \UART:BUART:rx_count_6\[1650]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1750] = \UART:BUART:rx_count_5\[1651]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1751] = \UART:BUART:rx_count_4\[1652]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1752] = \UART:BUART:rx_count_3\[1653]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[1753] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[1754] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[1755] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[1756] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[1757] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[1758] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[1759] = zero[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[1774] = \UART:BUART:rx_postpoll\[1609]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[1775] = \UART:BUART:rx_parity_bit\[1726]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1776] = \UART:BUART:rx_postpoll\[1609]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[1777] = \UART:BUART:rx_parity_bit\[1726]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1778] = \UART:BUART:rx_postpoll\[1609]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1779] = \UART:BUART:rx_parity_bit\[1726]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1781] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1782] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1780]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1783] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1780]
Removing Lhs of wire tmpOE__Rx_1_net_0[1805] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1810] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Out_cap_net_0[1817] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire tmpOE__Out_cap_comp_tc_net_0[1823] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:sample\\D\[1828] = preouts_0[79]
Removing Lhs of wire \GlitchFilter_3:genblk1[1]:sample\\D\[1830] = preouts_1[81]
Removing Lhs of wire \GlitchFilter_3:genblk1[2]:sample\\D\[1832] = preouts_2[80]
Removing Lhs of wire \TransmitShiftReg:bSR:load_reg\\D\[1834] = Net_10625[2]
Removing Lhs of wire cydff_12D[1835] = Net_7248[20]
Removing Lhs of wire cydff_1D[1836] = Net_11393[377]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCapture\\D\[1837] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:overflow_reg_i\\D\[1838] = \BitCounterEnc:CounterUDB:overflow\[426]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow_reg_i\\D\[1839] = \BitCounterEnc:CounterUDB:underflow\[429]
Removing Lhs of wire \BitCounterEnc:CounterUDB:tc_reg_i\\D\[1840] = \BitCounterEnc:CounterUDB:reload\[407]
Removing Lhs of wire \BitCounterEnc:CounterUDB:prevCompare\\D\[1841] = \BitCounterEnc:CounterUDB:cmp_out_i\[434]
Removing Lhs of wire \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\[1842] = \BitCounterEnc:CounterUDB:cmp_out_i\[434]
Removing Lhs of wire \BitCounterEnc:CounterUDB:count_stored_i\\D\[1843] = Net_10749[46]
Removing Lhs of wire cydff_11D[1844] = zero[6]
Removing Lhs of wire cydff_5D[1845] = Net_1037[488]
Removing Lhs of wire cydff_6D[1846] = Net_10720[493]
Removing Lhs of wire cydff_8D[1847] = Net_10731[498]
Removing Lhs of wire cydff_3D[1848] = Net_10746[503]
Removing Lhs of wire \usec_counter:CounterUDB:prevCapture\\D\[1849] = Net_11269[570]
Removing Lhs of wire \usec_counter:CounterUDB:overflow_reg_i\\D\[1850] = \usec_counter:CounterUDB:overflow\[594]
Removing Lhs of wire \usec_counter:CounterUDB:underflow_reg_i\\D\[1851] = \usec_counter:CounterUDB:underflow\[597]
Removing Lhs of wire \usec_counter:CounterUDB:tc_reg_i\\D\[1852] = \usec_counter:CounterUDB:reload\[575]
Removing Lhs of wire \usec_counter:CounterUDB:prevCompare\\D\[1853] = \usec_counter:CounterUDB:cmp_out_i\[602]
Removing Lhs of wire \usec_counter:CounterUDB:cmp_out_reg_i\\D\[1854] = \usec_counter:CounterUDB:cmp_out_i\[602]
Removing Lhs of wire \usec_counter:CounterUDB:count_stored_i\\D\[1855] = Net_11406[608]
Removing Lhs of wire cydff_15D[1856] = tmpOE__LOAD_net_0[1]
Removing Lhs of wire cydff_10D[1857] = Net_860[776]
Removing Lhs of wire cydff_9D[1858] = Net_686[808]
Removing Lhs of wire \SigmaReg:bSR:load_reg\\D\[1861] = zero[6]
Removing Lhs of wire \Period:bSR:load_reg\\D\[1862] = cydff_10[802]
Removing Lhs of wire \sec_counter:CounterUDB:prevCapture\\D\[1863] = Net_11269[570]
Removing Lhs of wire \sec_counter:CounterUDB:overflow_reg_i\\D\[1864] = \sec_counter:CounterUDB:overflow\[1304]
Removing Lhs of wire \sec_counter:CounterUDB:underflow_reg_i\\D\[1865] = \sec_counter:CounterUDB:underflow\[1307]
Removing Lhs of wire \sec_counter:CounterUDB:tc_reg_i\\D\[1866] = \sec_counter:CounterUDB:tc_i\[1310]
Removing Lhs of wire \sec_counter:CounterUDB:prevCompare\\D\[1867] = \sec_counter:CounterUDB:cmp_out_i\[1312]
Removing Lhs of wire \sec_counter:CounterUDB:cmp_out_reg_i\\D\[1868] = \sec_counter:CounterUDB:cmp_out_i\[1312]
Removing Lhs of wire \sec_counter:CounterUDB:count_stored_i\\D\[1869] = Net_11068[543]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1870] = zero[6]
Removing Lhs of wire Net_11410D[1875] = zero[6]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1885] = \UART:BUART:rx_bitclk_pre\[1644]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1894] = \UART:BUART:rx_parity_error_pre\[1721]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1895] = zero[6]

------------------------------------------------------
Aliased 0 equations, 351 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LOAD_net_0' (cost = 0):
tmpOE__LOAD_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_10625' (cost = 1):
Net_10625 <= ((Net_10679 and Net_10457));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'S' (cost = 4):
S <= ((not Net_10749 and Net_10649)
	OR (not Net_10649 and Net_10749));

Note:  Expanding virtual equation for 'Net_2241' (cost = 2):
Net_2241 <= ((Net_10649 and Net_10749)
	OR (not Net_10649 and not Net_10749));

Note:  Expanding virtual equation for 'preouts_0' (cost = 4):
preouts_0 <= ((Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for 'preouts_1' (cost = 4):
preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[0]:or_term\ <= (\GlitchFilter_3:genblk1[0]:sample\
	OR (Net_10649 and Net_10749 and preouts_2)
	OR (not Net_10649 and not Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[1]:or_term\ <= (\GlitchFilter_3:genblk1[1]:sample\
	OR (not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[1]:and_term\' (cost = 2):
\GlitchFilter_3:genblk1[1]:and_term\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:sample\));

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:or_term\' (cost = 2):
\GlitchFilter_3:genblk1[2]:or_term\ <= (\GlitchFilter_3:genblk1[2]:sample\
	OR preouts_2);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[2]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[2]:and_term\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:sample\));

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterEnc:CounterUDB:capt_either_edge\ <= (\BitCounterEnc:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:overflow\' (cost = 0):
\BitCounterEnc:CounterUDB:overflow\ <= (\BitCounterEnc:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:underflow\' (cost = 0):
\BitCounterEnc:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterEnc:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_11008' (cost = 2):
Net_11008 <= ((cydff_5 and Net_1037));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_rising\' (cost = 2):
\usec_counter:CounterUDB:capt_rising\ <= ((not \usec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_falling\' (cost = 1):
\usec_counter:CounterUDB:capt_falling\ <= ((not Net_11269 and \usec_counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:capt_either_edge\' (cost = 0):
\usec_counter:CounterUDB:capt_either_edge\ <= ((not Net_11269 and \usec_counter:CounterUDB:prevCapture\)
	OR (not \usec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:overflow\' (cost = 0):
\usec_counter:CounterUDB:overflow\ <= (\usec_counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\usec_counter:CounterUDB:underflow\' (cost = 0):
\usec_counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_677' (cost = 0):
Net_677 <= (not Net_819);

Note:  Expanding virtual equation for '\sec_counter:CounterUDB:capt_rising\' (cost = 2):
\sec_counter:CounterUDB:capt_rising\ <= ((not \sec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\sec_counter:CounterUDB:capt_falling\' (cost = 1):
\sec_counter:CounterUDB:capt_falling\ <= ((not Net_11269 and \sec_counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\sec_counter:CounterUDB:capt_either_edge\' (cost = 0):
\sec_counter:CounterUDB:capt_either_edge\ <= ((not Net_11269 and \sec_counter:CounterUDB:prevCapture\)
	OR (not \sec_counter:CounterUDB:prevCapture\ and Net_11269));

Note:  Expanding virtual equation for '\sec_counter:CounterUDB:overflow\' (cost = 0):
\sec_counter:CounterUDB:overflow\ <= (\sec_counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\sec_counter:CounterUDB:underflow\' (cost = 0):
\sec_counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_853' (cost = 2):
Net_853 <= ((not Net_819 and Net_867));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_11413 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_11413 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_11413 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_11413 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_11413 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BitCounterEnc:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterEnc:CounterUDB:status_3\ to zero
Aliasing \BitCounterEnc:CounterUDB:underflow\ to zero
Aliasing \usec_counter:CounterUDB:status_3\ to zero
Aliasing \usec_counter:CounterUDB:underflow\ to zero
Aliasing \sec_counter:CounterUDB:status_3\ to zero
Aliasing \sec_counter:CounterUDB:underflow\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BitCounterEnc:CounterUDB:hwCapture\[406] = zero[6]
Removing Rhs of wire \BitCounterEnc:CounterUDB:reload\[407] = \BitCounterEnc:CounterUDB:per_equal\[428]
Removing Lhs of wire \BitCounterEnc:CounterUDB:status_3\[417] = zero[6]
Removing Lhs of wire \BitCounterEnc:CounterUDB:underflow\[429] = zero[6]
Removing Rhs of wire \usec_counter:CounterUDB:reload\[575] = \usec_counter:CounterUDB:per_equal\[596]
Removing Lhs of wire \usec_counter:CounterUDB:status_3\[585] = zero[6]
Removing Lhs of wire \usec_counter:CounterUDB:underflow\[597] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:status_3\[1295] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:underflow\[1307] = zero[6]
Removing Lhs of wire \sec_counter:CounterUDB:tc_i\[1310] = \sec_counter:CounterUDB:per_equal\[1306]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1608] = \UART:BUART:rx_bitclk\[1656]
Removing Lhs of wire \UART:BUART:rx_status_0\[1707] = zero[6]
Removing Lhs of wire \UART:BUART:rx_status_6\[1716] = zero[6]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1877] = \UART:BUART:tx_ctrl_mark_last\[1599]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1889] = zero[6]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1890] = zero[6]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1892] = zero[6]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1893] = \UART:BUART:rx_markspace_pre\[1720]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1898] = \UART:BUART:rx_parity_bit\[1726]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_11413 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_11413 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.032ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 20 March 2020 10:03:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterEnc:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \usec_counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SigmaReg:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \sec_counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_11410 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock MC to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \TransmitShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_10749:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_10749:macrocell.q
    UDB Clk/Enable \BitCounterEnc:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \usec_counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \usec_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SigmaReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Period:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \sec_counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \sec_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_10749:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10749:macrocell.q
    Routed Clock: Net_10667:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_10667:macrocell.q
    Routed Clock: Net_1037:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_1037:macrocell.q
    Routed Clock: cydff_8:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: cydff_8:macrocell.q
    Routed Clock: PPS(0):iocell.fb
        Effective Clock: PPS(0):iocell.fb
        Enable Signal: True
    Routed Clock: \Boundary32bit:CounterHW\:timercell.tc
        Effective Clock: \Boundary32bit:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: Net_11403:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11403:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \sec_counter:CounterUDB:prevCapture\, Duplicate of \usec_counter:CounterUDB:prevCapture\ 
    MacroCell: Name=\sec_counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11269
        );
        Output = \sec_counter:CounterUDB:prevCapture\ (fanout=1)

    Removing Net_11207, Duplicate of \usec_counter:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_11207, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\
        );
        Output = Net_11207 (fanout=1)

    Removing Net_11068, Duplicate of \usec_counter:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_11068, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = Net_11068 (fanout=2)

    Removing Net_10679, Duplicate of \BitCounterEnc:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_10679, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = Net_10679 (fanout=4)

    Removing Net_10667, Duplicate of \BitCounterEnc:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_10667, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = Net_10667 (fanout=2)

    Removing \sec_counter:CounterUDB:hwCapture\, Duplicate of \usec_counter:CounterUDB:hwCapture\ 
    MacroCell: Name=\sec_counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\usec_counter:CounterUDB:prevCapture\ * Net_11269
        );
        Output = \sec_counter:CounterUDB:hwCapture\ (fanout=5)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LOAD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD(0)__PA ,
            pin_input => Net_10625 ,
            pad => LOAD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sh_out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sh_out(0)__PA ,
            pin_input => Net_10649 ,
            pad => Sh_out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
            pad => TC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Compare(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Compare(0)__PA ,
            pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
            pad => Compare(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ClockEncDelay(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEncDelay(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEncDelay(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1P(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1P(0)__PA ,
            pin_input => My_wire_1 ,
            pad => DOut1P(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN1(0)__PA ,
            pin_input => My_wire_2 ,
            pad => EN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DOut1N(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DOut1N(0)__PA ,
            pin_input => My_wire_0 ,
            pad => DOut1N(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start(0)__PA ,
            fb => Net_9792 ,
            annotation => Net_10561 ,
            pad => Start(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ClockEnc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ClockEnc(0)__PA ,
            pin_input => Net_10749 ,
            pad => ClockEnc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LOAD_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LOAD_1(0)__PA ,
            pin_input => Net_10480 ,
            pad => LOAD_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_10805 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PPS(0)__PA ,
            fb => Net_11422 ,
            pad => PPS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Clock_tiktak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Clock_tiktak(0)__PA ,
            pin_input => Net_11406 ,
            pad => Clock_tiktak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_TikTak(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_TikTak(0)__PA ,
            pin_input => \usec_counter:CounterUDB:prevCompare\ ,
            pad => Out_TikTak(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC_word(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC_word(0)__PA ,
            pin_input => Net_867 ,
            pad => TC_word(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_11413 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_11408 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_cap(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_cap(0)__PA ,
            pin_input => Net_11269 ,
            pad => Out_cap(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Out_cap_comp_tc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out_cap_comp_tc(0)__PA ,
            pin_input => Net_11018 ,
            pad => Out_cap_comp_tc(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)

    MacroCell: Name=Net_9761, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)

    MacroCell: Name=Net_10625, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\usec_counter:CounterUDB:prevCapture\ * Net_11269
        );
        Output = \usec_counter:CounterUDB:hwCapture\ (fanout=9)

    MacroCell: Name=\usec_counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\ * 
              !\usec_counter:CounterUDB:prevCompare\
        );
        Output = \usec_counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\ * 
              !\usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \usec_counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:control_7\ * 
              !\usec_counter:CounterUDB:count_stored_i\ * Net_11406
        );
        Output = \usec_counter:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=5)

    MacroCell: Name=\sec_counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:cmp_out_i\ * 
              !\sec_counter:CounterUDB:prevCompare\
        );
        Output = \sec_counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\sec_counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:per_equal\ * 
              !\sec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \sec_counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\sec_counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:overflow_reg_i\ * 
              \sec_counter:CounterUDB:control_7\ * 
              !\sec_counter:CounterUDB:count_stored_i\
        );
        Output = \sec_counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_11403, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_867 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)

    MacroCell: Name=Net_11408, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_11408 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=12)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=My_wire_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)

    MacroCell: Name=My_wire_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * My_wire_1 * preouts_2
            + !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * My_wire_1 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + My_wire_1 * \GlitchFilter_3:genblk1[1]:sample\
        );
        Output = My_wire_1 (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)

    MacroCell: Name=My_wire_2, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)

    MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)

    MacroCell: Name=preouts_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = cydff_1 (fanout=4)

    MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)

    MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_10511, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)

    MacroCell: Name=Net_1037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)

    MacroCell: Name=cydff_8, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=Net_10749, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)

    MacroCell: Name=\usec_counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11269
        );
        Output = \usec_counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\usec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = \usec_counter:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\usec_counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\
        );
        Output = \usec_counter:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\usec_counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11406
        );
        Output = \usec_counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_11269, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11422)
            Reset  = (Net_11310)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11269 (fanout=3)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=3)

    MacroCell: Name=Net_11406, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = Net_11406 (fanout=3)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11393 * Net_686 * !Net_698
            + Net_11393 * !Net_686 * Net_698
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_10946, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11393 * !Net_686 * Net_698
            + !Net_11393 * Net_686 * !Net_698
            + Net_11393 * !Net_686 * !Net_698
            + Net_11393 * Net_686 * Net_698
        );
        Output = Net_10946 (fanout=4)

    MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\sec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:per_equal\
        );
        Output = \sec_counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\sec_counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:cmp_out_i\
        );
        Output = \sec_counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\sec_counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \sec_counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_11413_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_11413_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
            route_si => __ONE__ ,
            so_comb => Net_10649 ,
            f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
            chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_10749 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)
        Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
            ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
            z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_out => \usec_counter:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \usec_counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_in => \usec_counter:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \usec_counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \usec_counter:CounterUDB:sC24:counterdp:u0\
        Next in chain : \usec_counter:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            ce0_comb => \usec_counter:CounterUDB:reload\ ,
            z0_comb => \usec_counter:CounterUDB:status_1\ ,
            ce1_comb => \usec_counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \usec_counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \usec_counter:CounterUDB:status_5\ ,
            chain_in => \usec_counter:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \usec_counter:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            so_comb => Net_698 ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
            route_si => Net_10946 ,
            f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
            f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
            f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
            f1_blk_stat_comb => \SigmaReg:bSR:status_5\ ,
            chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            so_comb => Net_11393 ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \Period:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \Period:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \Period:bSR:status_0\ ,
            route_si => cydff_1 ,
            f0_bus_stat_comb => \Period:bSR:status_4\ ,
            f0_blk_stat_comb => \Period:bSR:status_3\ ,
            f1_bus_stat_comb => \Period:bSR:status_6\ ,
            f1_blk_stat_comb => \Period:bSR:status_5\ ,
            chain_in => \Period:bSR:sC32:BShiftRegDp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
        Previous in chain : \Period:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
            f0_load => \usec_counter:CounterUDB:hwCapture\ ,
            ce0_comb => \sec_counter:CounterUDB:per_equal\ ,
            z0_comb => \sec_counter:CounterUDB:status_1\ ,
            ce1_comb => \sec_counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \sec_counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \sec_counter:CounterUDB:status_5\ ,
            chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StartButton:sts:sts_reg\
        PORT MAP (
            status_0 => Net_9761 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Period:sts:sts_reg\
        PORT MAP (
            status_0 => cydff_10 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TransmitShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \TransmitShiftReg:bSR:status_6\ ,
            status_5 => \TransmitShiftReg:bSR:status_5\ ,
            status_4 => \TransmitShiftReg:bSR:status_4\ ,
            status_3 => \TransmitShiftReg:bSR:status_3\ ,
            status_0 => \TransmitShiftReg:bSR:status_0\ ,
            interrupt => Net_10480 ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
            status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
            status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
            status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
            status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
            interrupt => Net_10110 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\usec_counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \usec_counter:CounterUDB:status_6\ ,
            status_5 => \usec_counter:CounterUDB:status_5\ ,
            status_4 => \usec_counter:CounterUDB:hwCapture\ ,
            status_2 => \usec_counter:CounterUDB:status_2\ ,
            status_1 => \usec_counter:CounterUDB:status_1\ ,
            status_0 => \usec_counter:CounterUDB:status_0\ ,
            interrupt => Net_11018 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SigmaReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \SigmaReg:bSR:status_6\ ,
            status_5 => \SigmaReg:bSR:status_5\ ,
            status_4 => \SigmaReg:bSR:status_4\ ,
            status_3 => \SigmaReg:bSR:status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\Period:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \Period:bSR:status_6\ ,
            status_5 => \Period:bSR:status_5\ ,
            status_4 => \Period:bSR:status_4\ ,
            status_3 => \Period:bSR:status_3\ ,
            status_0 => \Period:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    statusicell: Name =\sec_counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \sec_counter:CounterUDB:status_6\ ,
            status_5 => \sec_counter:CounterUDB:status_5\ ,
            status_4 => \usec_counter:CounterUDB:hwCapture\ ,
            status_2 => \sec_counter:CounterUDB:status_2\ ,
            status_1 => \sec_counter:CounterUDB:status_1\ ,
            status_0 => \sec_counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_11415 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_11413 ,
            out => Net_11413_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Start(0)_SYNC
        PORT MAP (
            in => Net_9792 ,
            out => Net_9792_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FrameAllow:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FrameAllow:control_7\ ,
            control_6 => \FrameAllow:control_6\ ,
            control_5 => \FrameAllow:control_5\ ,
            control_4 => \FrameAllow:control_4\ ,
            control_3 => \FrameAllow:control_3\ ,
            control_2 => \FrameAllow:control_2\ ,
            control_1 => \FrameAllow:control_1\ ,
            control_0 => Net_7248 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \TransmitShiftReg:bSR:control_7\ ,
            control_6 => \TransmitShiftReg:bSR:control_6\ ,
            control_5 => \TransmitShiftReg:bSR:control_5\ ,
            control_4 => \TransmitShiftReg:bSR:control_4\ ,
            control_3 => \TransmitShiftReg:bSR:control_3\ ,
            control_2 => \TransmitShiftReg:bSR:control_2\ ,
            control_1 => \TransmitShiftReg:bSR:control_1\ ,
            control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => Net_10749 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_10749)

    controlcell: Name =\StartTransmit:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StartTransmit:control_7\ ,
            control_6 => \StartTransmit:control_6\ ,
            control_5 => \StartTransmit:control_5\ ,
            control_4 => \StartTransmit:control_4\ ,
            control_3 => \StartTransmit:control_3\ ,
            control_2 => \StartTransmit:control_2\ ,
            control_1 => \StartTransmit:control_1\ ,
            control_0 => Net_10457 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_ON:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_ON:control_7\ ,
            control_6 => \LED_ON:control_6\ ,
            control_5 => \LED_ON:control_5\ ,
            control_4 => \LED_ON:control_4\ ,
            control_3 => \LED_ON:control_3\ ,
            control_2 => \LED_ON:control_2\ ,
            control_1 => \LED_ON:control_1\ ,
            control_0 => Net_10805 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\usec_counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \usec_counter:CounterUDB:control_7\ ,
            control_6 => \usec_counter:CounterUDB:control_6\ ,
            control_5 => \usec_counter:CounterUDB:control_5\ ,
            control_4 => \usec_counter:CounterUDB:control_4\ ,
            control_3 => \usec_counter:CounterUDB:control_3\ ,
            control_2 => \usec_counter:CounterUDB:control_2\ ,
            control_1 => \usec_counter:CounterUDB:control_1\ ,
            control_0 => \usec_counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Capture:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Capture:control_7\ ,
            control_6 => \Control_Capture:control_6\ ,
            control_5 => \Control_Capture:control_5\ ,
            control_4 => \Control_Capture:control_4\ ,
            control_3 => \Control_Capture:control_3\ ,
            control_2 => \Control_Capture:control_2\ ,
            control_1 => \Control_Capture:control_1\ ,
            control_0 => Net_11310 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Control_Period:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Period:control_7\ ,
            control_6 => \Control_Period:control_6\ ,
            control_5 => \Control_Period:control_5\ ,
            control_4 => \Control_Period:control_4\ ,
            control_3 => \Control_Period:control_3\ ,
            control_2 => \Control_Period:control_2\ ,
            control_1 => \Control_Period:control_1\ ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SigmaReg:bSR:control_7\ ,
            control_6 => \SigmaReg:bSR:control_6\ ,
            control_5 => \SigmaReg:bSR:control_5\ ,
            control_4 => \SigmaReg:bSR:control_4\ ,
            control_3 => \SigmaReg:bSR:control_3\ ,
            control_2 => \SigmaReg:bSR:control_2\ ,
            control_1 => \SigmaReg:bSR:control_1\ ,
            control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Period:bSR:control_7\ ,
            control_6 => \Period:bSR:control_6\ ,
            control_5 => \Period:bSR:control_5\ ,
            control_4 => \Period:bSR:control_4\ ,
            control_3 => \Period:bSR:control_3\ ,
            control_2 => \Period:bSR:control_2\ ,
            control_1 => \Period:bSR:control_1\ ,
            control_0 => \Period:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: True

    controlcell: Name =\sec_counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \sec_counter:CounterUDB:control_7\ ,
            control_6 => \sec_counter:CounterUDB:control_6\ ,
            control_5 => \sec_counter:CounterUDB:control_5\ ,
            control_4 => \sec_counter:CounterUDB:control_4\ ,
            control_3 => \sec_counter:CounterUDB:control_3\ ,
            control_2 => \sec_counter:CounterUDB:control_2\ ,
            control_1 => \sec_counter:CounterUDB:control_1\ ,
            control_0 => \sec_counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Net_11018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_11415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   71 :  121 :  192 : 36.98 %
  Unique P-terms              :   98 :  286 :  384 : 25.52 %
  Total P-terms               :  109 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.163ms
Tech Mapping phase: Elapsed time ==> 0s.226ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : ClockEnc(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : ClockEncDelay(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Clock_tiktak(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Compare(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DOut1N(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DOut1P(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : EN1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LOAD(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LOAD_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Out_TikTak(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Out_cap(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Out_cap_comp_tc(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : PPS(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Rx_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Sh_out(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : TC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TC_word(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.243ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.05
                   Pterms :            2.66
               Macrocells :            1.73
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       5.04 :       2.96
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\SigmaReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SigmaReg:bSR:control_7\ ,
        control_6 => \SigmaReg:bSR:control_6\ ,
        control_5 => \SigmaReg:bSR:control_5\ ,
        control_4 => \SigmaReg:bSR:control_4\ ,
        control_3 => \SigmaReg:bSR:control_3\ ,
        control_2 => \SigmaReg:bSR:control_2\ ,
        control_1 => \SigmaReg:bSR:control_1\ ,
        control_0 => \SigmaReg:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\TransmitShiftReg:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TransmitShiftReg:bSR:load_reg\ * Net_10457 * 
              \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TransmitShiftReg:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \TransmitShiftReg:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_9761, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_9792_SYNCOUT
        );
        Output = Net_9761 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\StartButton:sts:sts_reg\
    PORT MAP (
        status_0 => Net_9761 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_11403, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_867 * !ClockBlock_BUS_CLK_local
        );
        Output = Net_11403 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_11406, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK_local)
            Clock Enable: PosEdge(Net_11403)
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = Net_11406 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Period:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10 * !\Period:bSR:load_reg\
        );
        Output = \Period:bSR:status_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Period:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_10
        );
        Output = \Period:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\

synccell: Name =Start(0)_SYNC
    PORT MAP (
        in => Net_9792 ,
        out => Net_9792_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_867)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = cydff_10 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\Status_Period:sts:sts_reg\
    PORT MAP (
        status_0 => cydff_10 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Period:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Period:control_7\ ,
        control_6 => \Control_Period:control_6\ ,
        control_5 => \Control_Period:control_5\ ,
        control_4 => \Control_Period:control_4\ ,
        control_3 => \Control_Period:control_3\ ,
        control_2 => \Control_Period:control_2\ ,
        control_1 => \Control_Period:control_1\ ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\Period:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Period:bSR:control_7\ ,
        control_6 => \Period:bSR:control_6\ ,
        control_5 => \Period:bSR:control_5\ ,
        control_4 => \Period:bSR:control_4\ ,
        control_3 => \Period:bSR:control_3\ ,
        control_2 => \Period:bSR:control_2\ ,
        control_1 => \Period:bSR:control_1\ ,
        control_0 => \Period:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=My_wire_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * Net_10749 * My_wire_1 * preouts_2
            + !Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + Net_10649 * !Net_10749 * My_wire_1 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[1]:sample\
            + My_wire_1 * \GlitchFilter_3:genblk1[1]:sample\
        );
        Output = My_wire_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        f0_bus_stat_comb => \SigmaReg:bSR:status_4\ ,
        f0_blk_stat_comb => \SigmaReg:bSR:status_3\ ,
        f1_bus_stat_comb => \SigmaReg:bSR:status_6\ ,
        f1_blk_stat_comb => \SigmaReg:bSR:status_5\ ,
        chain_in => \SigmaReg:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SigmaReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \SigmaReg:bSR:status_6\ ,
        status_5 => \SigmaReg:bSR:status_5\ ,
        status_4 => \SigmaReg:bSR:status_4\ ,
        status_3 => \SigmaReg:bSR:status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\StartTransmit:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StartTransmit:control_7\ ,
        control_6 => \StartTransmit:control_6\ ,
        control_5 => \StartTransmit:control_5\ ,
        control_4 => \StartTransmit:control_4\ ,
        control_3 => \StartTransmit:control_3\ ,
        control_2 => \StartTransmit:control_2\ ,
        control_1 => \StartTransmit:control_1\ ,
        control_0 => Net_10457 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_8, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1037
        );
        Output = cydff_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\
        );
        Output = \BitCounterEnc:CounterUDB:prevCompare\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SigmaReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SigmaReg:bSR:ctrl_clk_enable\ ,
        route_si => Net_10946 ,
        so_comb => Net_698 ,
        chain_out => \SigmaReg:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \SigmaReg:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_10749, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: PosEdge(cydff_8)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_10749 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749 * Net_10511 * 
              !\BitCounterEnc:CounterUDB:count_stored_i\
        );
        Output = \BitCounterEnc:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_10946, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_11393 * !Net_686 * Net_698
            + !Net_11393 * Net_686 * !Net_698
            + Net_11393 * !Net_686 * !Net_698
            + Net_11393 * Net_686 * Net_698
        );
        Output = Net_10946 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10749
        );
        Output = \BitCounterEnc:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        chain_out => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Next in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\TransmitShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \TransmitShiftReg:bSR:status_6\ ,
        status_5 => \TransmitShiftReg:bSR:status_5\ ,
        status_4 => \TransmitShiftReg:bSR:status_4\ ,
        status_3 => \TransmitShiftReg:bSR:status_3\ ,
        status_0 => \TransmitShiftReg:bSR:status_0\ ,
        interrupt => Net_10480 ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_10511, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_10457)
            Clock Enable: PosEdge(\BitCounterEnc:CounterUDB:overflow_reg_i\)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_10511 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_11393 * Net_686 * !Net_698
            + Net_11393 * !Net_686 * Net_698
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[1]:sample\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * Net_10749 * preouts_2
            + Net_10649 * !Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[1]:sample\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \TransmitShiftReg:bSR:status_0\ ,
        route_si => __ONE__ ,
        so_comb => Net_10649 ,
        f0_bus_stat_comb => \TransmitShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \TransmitShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \TransmitShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \TransmitShiftReg:bSR:status_5\ ,
        chain_in => \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_10749 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)
    Previous in chain : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\TransmitShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \TransmitShiftReg:bSR:control_7\ ,
        control_6 => \TransmitShiftReg:bSR:control_6\ ,
        control_5 => \TransmitShiftReg:bSR:control_5\ ,
        control_4 => \TransmitShiftReg:bSR:control_4\ ,
        control_3 => \TransmitShiftReg:bSR:control_3\ ,
        control_2 => \TransmitShiftReg:bSR:control_2\ ,
        control_1 => \TransmitShiftReg:bSR:control_1\ ,
        control_0 => \TransmitShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => Net_10749 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_10749)

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=My_wire_0, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + !Net_10649 * !Net_10749 * preouts_2 * My_wire_0
            + Net_10649 * Net_10749 * preouts_2 * 
              \GlitchFilter_3:genblk1[0]:sample\
            + Net_10649 * Net_10749 * preouts_2 * My_wire_0
            + \GlitchFilter_3:genblk1[0]:sample\ * My_wire_0
        );
        Output = My_wire_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10625, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10457 * \BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = Net_10625 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1037, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Net_10511)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              cydff_5 * Net_1037
        );
        Output = Net_1037 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_10649 * !Net_10749 * preouts_2
            + Net_10649 * Net_10749 * preouts_2
        );
        Output = \GlitchFilter_3:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        so_comb => Net_11393 ,
        chain_out => \Period:bSR:sC32:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Next in chain : \Period:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\LED_ON:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_ON:control_7\ ,
        control_6 => \LED_ON:control_6\ ,
        control_5 => \LED_ON:control_5\ ,
        control_4 => \LED_ON:control_4\ ,
        control_3 => \LED_ON:control_3\ ,
        control_2 => \LED_ON:control_2\ ,
        control_1 => \LED_ON:control_1\ ,
        control_0 => Net_10805 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=preouts_2, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(Net_10511)
            Clock Enable: PosEdge(Net_10749)
        Main Equation            : 1 pterm
        (
              Net_7248
        );
        Output = preouts_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11393
        );
        Output = cydff_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Period:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \Period:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \Period:bSR:status_0\ ,
        route_si => cydff_1 ,
        f0_bus_stat_comb => \Period:bSR:status_4\ ,
        f0_blk_stat_comb => \Period:bSR:status_3\ ,
        f1_bus_stat_comb => \Period:bSR:status_6\ ,
        f1_blk_stat_comb => \Period:bSR:status_5\ ,
        chain_in => \Period:bSR:sC32:BShiftRegDp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True
    Previous in chain : \Period:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\Period:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \Period:bSR:status_6\ ,
        status_5 => \Period:bSR:status_5\ ,
        status_4 => \Period:bSR:status_4\ ,
        status_3 => \Period:bSR:status_3\ ,
        status_0 => \Period:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: True

controlcell: Name =\FrameAllow:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FrameAllow:control_7\ ,
        control_6 => \FrameAllow:control_6\ ,
        control_5 => \FrameAllow:control_5\ ,
        control_4 => \FrameAllow:control_4\ ,
        control_3 => \FrameAllow:control_3\ ,
        control_2 => \FrameAllow:control_2\ ,
        control_1 => \FrameAllow:control_1\ ,
        control_0 => Net_7248 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\usec_counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\usec_counter:CounterUDB:prevCapture\ * Net_11269
        );
        Output = \usec_counter:CounterUDB:hwCapture\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\ * 
              !\BitCounterEnc:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterEnc:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\usec_counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11269
        );
        Output = \usec_counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BitCounterEnc:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterEnc:CounterUDB:cmp_less\ * 
              !\BitCounterEnc:CounterUDB:prevCompare\
        );
        Output = \BitCounterEnc:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterEnc:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterEnc:CounterUDB:reload\
        );
        Output = \BitCounterEnc:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\BitCounterEnc:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterEnc:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterEnc:CounterUDB:reload\ ,
        ce0_comb => \BitCounterEnc:CounterUDB:reload\ ,
        z0_comb => \BitCounterEnc:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterEnc:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterEnc:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterEnc:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterEnc:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterEnc:CounterUDB:status_6\ ,
        status_5 => \BitCounterEnc:CounterUDB:status_5\ ,
        status_2 => \BitCounterEnc:CounterUDB:status_2\ ,
        status_1 => \BitCounterEnc:CounterUDB:status_1\ ,
        status_0 => \BitCounterEnc:CounterUDB:status_0\ ,
        interrupt => Net_10110 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        ce0_comb => \sec_counter:CounterUDB:per_equal\ ,
        z0_comb => \sec_counter:CounterUDB:status_1\ ,
        ce1_comb => \sec_counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \sec_counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \sec_counter:CounterUDB:status_5\ ,
        chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\sec_counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:per_equal\ * 
              !\sec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \sec_counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\sec_counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:cmp_out_i\ * 
              !\sec_counter:CounterUDB:prevCompare\
        );
        Output = \sec_counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\sec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:per_equal\
        );
        Output = \sec_counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\sec_counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sec_counter:CounterUDB:cmp_out_i\
        );
        Output = \sec_counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u1\

statusicell: Name =\sec_counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \sec_counter:CounterUDB:status_6\ ,
        status_5 => \sec_counter:CounterUDB:status_5\ ,
        status_4 => \usec_counter:CounterUDB:hwCapture\ ,
        status_2 => \sec_counter:CounterUDB:status_2\ ,
        status_1 => \sec_counter:CounterUDB:status_1\ ,
        status_0 => \sec_counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\sec_counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:overflow_reg_i\ * 
              \sec_counter:CounterUDB:control_7\ * 
              !\sec_counter:CounterUDB:count_stored_i\
        );
        Output = \sec_counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\sec_counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \sec_counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\usec_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\
        );
        Output = \usec_counter:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\usec_counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:reload\ * 
              !\usec_counter:CounterUDB:overflow_reg_i\
        );
        Output = \usec_counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=12)
        Properties               : 
        {
        }
}

controlcell: Name =\sec_counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \sec_counter:CounterUDB:control_7\ ,
        control_6 => \sec_counter:CounterUDB:control_6\ ,
        control_5 => \sec_counter:CounterUDB:control_5\ ,
        control_4 => \sec_counter:CounterUDB:control_4\ ,
        control_3 => \sec_counter:CounterUDB:control_3\ ,
        control_2 => \sec_counter:CounterUDB:control_2\ ,
        control_1 => \sec_counter:CounterUDB:control_1\ ,
        control_0 => \sec_counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\usec_counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11406
        );
        Output = \usec_counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\usec_counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:control_7\ * 
              !\usec_counter:CounterUDB:count_stored_i\ * Net_11406
        );
        Output = \usec_counter:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_out => \usec_counter:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \usec_counter:CounterUDB:sC24:counterdp:u1\

controlcell: Name =\usec_counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \usec_counter:CounterUDB:control_7\ ,
        control_6 => \usec_counter:CounterUDB:control_6\ ,
        control_5 => \usec_counter:CounterUDB:control_5\ ,
        control_4 => \usec_counter:CounterUDB:control_4\ ,
        control_3 => \usec_counter:CounterUDB:control_3\ ,
        control_2 => \usec_counter:CounterUDB:control_2\ ,
        control_1 => \usec_counter:CounterUDB:control_1\ ,
        control_0 => \usec_counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11408, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_11408 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_11415 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_11413_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_11413_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_11413_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u3\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11413_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_11413_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\sec_counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \sec_counter:CounterUDB:count_enable\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_in => \sec_counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \sec_counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sec_counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \sec_counter:CounterUDB:sC32:counterdp:u2\

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_11413 ,
        out => Net_11413_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_11269, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_11422)
            Reset  = (Net_11310)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_11269 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        ce0_comb => \usec_counter:CounterUDB:reload\ ,
        z0_comb => \usec_counter:CounterUDB:status_1\ ,
        ce1_comb => \usec_counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \usec_counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \usec_counter:CounterUDB:status_5\ ,
        chain_in => \usec_counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \usec_counter:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\usec_counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \usec_counter:CounterUDB:status_6\ ,
        status_5 => \usec_counter:CounterUDB:status_5\ ,
        status_4 => \usec_counter:CounterUDB:hwCapture\ ,
        status_2 => \usec_counter:CounterUDB:status_2\ ,
        status_1 => \usec_counter:CounterUDB:status_1\ ,
        status_0 => \usec_counter:CounterUDB:status_0\ ,
        interrupt => Net_11018 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Capture:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Capture:control_7\ ,
        control_6 => \Control_Capture:control_6\ ,
        control_5 => \Control_Capture:control_5\ ,
        control_4 => \Control_Capture:control_4\ ,
        control_3 => \Control_Capture:control_3\ ,
        control_2 => \Control_Capture:control_2\ ,
        control_1 => \Control_Capture:control_1\ ,
        control_0 => Net_11310 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=My_wire_2, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !preouts_2 * !\GlitchFilter_3:genblk1[2]:sample\ * My_wire_2
            + preouts_2 * \GlitchFilter_3:genblk1[2]:sample\ * !My_wire_2
        );
        Output = My_wire_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\usec_counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\ * 
              !\usec_counter:CounterUDB:prevCompare\
        );
        Output = \usec_counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\usec_counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \usec_counter:CounterUDB:cmp_out_i\
        );
        Output = \usec_counter:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[2]:sample\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              preouts_2
        );
        Output = \GlitchFilter_3:genblk1[2]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\usec_counter:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \usec_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \usec_counter:CounterUDB:reload\ ,
        f0_load => \usec_counter:CounterUDB:hwCapture\ ,
        chain_in => \usec_counter:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \usec_counter:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \usec_counter:CounterUDB:sC24:counterdp:u0\
    Next in chain : \usec_counter:CounterUDB:sC24:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TransmitWordShift
        PORT MAP (
            interrupt => Net_10110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =cap_comp_tc
        PORT MAP (
            interrupt => Net_11018 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Load_TrShReg
        PORT MAP (
            interrupt => Net_10480 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_11415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = LOAD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD(0)__PA ,
        pin_input => Net_10625 ,
        pad => LOAD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PPS(0)__PA ,
        fb => Net_11422 ,
        pad => PPS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = ClockEnc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEnc(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEnc(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TC_word(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC_word(0)__PA ,
        pin_input => Net_867 ,
        pad => TC_word(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LOAD_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LOAD_1(0)__PA ,
        pin_input => Net_10480 ,
        pad => LOAD_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_10805 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Start(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start(0)__PA ,
        fb => Net_9792 ,
        annotation => Net_10561 ,
        pad => Start(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Compare(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Compare(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:prevCompare\ ,
        pad => Compare(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC(0)__PA ,
        pin_input => \BitCounterEnc:CounterUDB:overflow_reg_i\ ,
        pad => TC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = EN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN1(0)__PA ,
        pin_input => My_wire_2 ,
        pad => EN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Sh_out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sh_out(0)__PA ,
        pin_input => Net_10649 ,
        pad => Sh_out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ClockEncDelay(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ClockEncDelay(0)__PA ,
        pin_input => Net_10749 ,
        pad => ClockEncDelay(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_11413 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_11408 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Out_TikTak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_TikTak(0)__PA ,
        pin_input => \usec_counter:CounterUDB:prevCompare\ ,
        pad => Out_TikTak(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Clock_tiktak(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Clock_tiktak(0)__PA ,
        pin_input => Net_11406 ,
        pad => Clock_tiktak(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Out_cap(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_cap(0)__PA ,
        pin_input => Net_11269 ,
        pad => Out_cap(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out_cap_comp_tc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out_cap_comp_tc(0)__PA ,
        pin_input => Net_11018 ,
        pad => Out_cap_comp_tc(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DOut1N(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1N(0)__PA ,
        pin_input => My_wire_0 ,
        pad => DOut1N(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DOut1P(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DOut1P(0)__PA ,
        pin_input => My_wire_1 ,
        pad => DOut1P(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Boundary32bit:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_867 ,
            cmp => \Boundary32bit:Net_47\ ,
            irq => \Boundary32bit:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------------
   0 |   1 |     * |      NONE |         CMOS_OUT |            LOAD(0) | In(Net_10625)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |             PPS(0) | FB(Net_11422)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |        ClockEnc(0) | In(Net_10749)
     |   6 |     * |      NONE |         CMOS_OUT |         TC_word(0) | In(Net_867)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          LOAD_1(0) | In(Net_10480)
     |   1 |     * |      NONE |         CMOS_OUT |             LED(0) | In(Net_10805)
     |   2 |     * |      NONE |      RES_PULL_UP |           Start(0) | FB(Net_9792)
     |   6 |     * |      NONE |         CMOS_OUT |         Compare(0) | In(\BitCounterEnc:CounterUDB:prevCompare\)
     |   7 |     * |      NONE |         CMOS_OUT |              TC(0) | In(\BitCounterEnc:CounterUDB:overflow_reg_i\)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |             EN1(0) | In(My_wire_2)
     |   6 |     * |      NONE |         CMOS_OUT |          Sh_out(0) | In(Net_10649)
     |   7 |     * |      NONE |         CMOS_OUT |   ClockEncDelay(0) | In(Net_10749)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |            Rx_1(0) | FB(Net_11413)
     |   1 |     * |      NONE |         CMOS_OUT |            Tx_1(0) | In(Net_11408)
     |   2 |     * |      NONE |         CMOS_OUT |      Out_TikTak(0) | In(\usec_counter:CounterUDB:prevCompare\)
     |   3 |     * |      NONE |         CMOS_OUT |    Clock_tiktak(0) | In(Net_11406)
     |   4 |     * |      NONE |         CMOS_OUT |         Out_cap(0) | In(Net_11269)
     |   5 |     * |      NONE |         CMOS_OUT | Out_cap_comp_tc(0) | In(Net_11018)
     |   6 |     * |      NONE |         CMOS_OUT |          DOut1N(0) | In(My_wire_0)
     |   7 |     * |      NONE |         CMOS_OUT |          DOut1P(0) | In(My_wire_1)
----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.071ms
Digital Placement phase: Elapsed time ==> 2s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.118ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary32bit:CounterHW\/tc" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Boundary32bit:CounterHW\/tc". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "PPS(0)_PAD". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "\Boundary32bit:CounterHW\/tc" to "CyBUS_CLK(routed)". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0021: Manchester encoder-decoder_timing.html: Warning-1350: Asynchronous path(s) exist from "PPS(0)_PAD" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK(routed) ) to clock ( CyBUS_CLK(routed) ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_IntClock ). (File=C:\Users\e.ivanov\Documents\GitHub\time_src\branch\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.490ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.699ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.701ms
API generation phase: Elapsed time ==> 1s.303ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.001ms
