# {{ chip.name }}

{% if chip.description %}{{ chip.description }}{% endif %}

Generated by sram-forge for GF180MCU PDK.

## Overview

| Parameter | Value |
|-----------|-------|
| Total Capacity | {{ total_words }} words x {{ data_width }} bits |
| Total Size | {{ total_bytes }} bytes ({{ total_bits }} bits) |
| Address Width | {{ addr_bits }} bits |
| Data Width | {{ data_width }} bits |
| SRAM Macros | {{ sram_count }} x {{ sram.source }} |
{% if sram.timing_ns %}| Clock Frequency | {{ '%.1f' | format(1000 / sram.timing_ns.min_cycle) }} MHz |{% endif %}

## Memory Architecture

This design uses {{ sram_count }} SRAM macros arranged in a {{ fit.cols }} x {{ fit.rows }} grid:
- Each SRAM: {{ sram.size }} words x {{ sram.width }} bits
- Total addressable: {{ total_words }} words (0x0000 - 0x{{ '%04X' | format(total_words - 1) }})

## Interface

The chip uses a unified bus interface with active-low control signals.

### Signal Summary

| Signal | Direction | Width | Description |
|--------|-----------|-------|-------------|
| clk | Input | 1 | System clock |
| rst_n | Input | 1 | Active-low reset |
| ce_n | Input | 1 | Active-low chip enable |
| we_n | Input | 1 | Active-low write enable |
| addr | Input | {{ addr_bits }} | Address bus |
| din | Input | {{ data_width }} | Write data |
| dout | Output | {{ data_width }} | Read data |
{% if write_mask %}| wem_n | Input | {{ data_width }} | Active-low write mask |{% endif %}

## Usage

### Write Operation

To write data to the SRAM:
1. Set `addr` to the target address
2. Set `din` to the data value
3. Assert `ce_n` low (0)
4. Assert `we_n` low (0)
5. Wait for rising clock edge
6. Deassert control signals

### Read Operation

To read data from the SRAM:
1. Set `addr` to the target address
2. Assert `ce_n` low (0)
3. Keep `we_n` high (1) for read mode
4. Wait for rising clock edge
5. Read data from `dout` on the next clock cycle
6. Deassert control signals

## Files

| File | Description |
|------|-------------|
| `src/{{ chip.name }}_sram_array.sv` | SRAM array with address decoding |
| `src/{{ chip.name }}_core.sv` | Core logic with interface |
| `src/{{ chip.name }}_top.sv` | Top-level with IO mapping |
| `config.yaml` | LibreLane configuration |
| `pdn_cfg.tcl` | Power distribution network |
| `{{ chip.name }}_top.sdc` | Timing constraints |
| `cocotb/test_sram.py` | Verification testbench |

## Implementation Notes

- Target technology: GF180MCU
- SRAM source: {{ sram.source }}
- Core utilization: {{ '%.1f' | format(fit.utilization * 100) }}%

## License

Generated by sram-forge. See project license for terms.
