[ START MERGED ]
reset_sync_ulpi_i[2] reset_sync_ulpi[2]
RESET_N_c_i RESET_N_c
u_rgmii/rst_sync reset_sync_rgmii[2]
[ END MERGED ]
[ START CLIPPED ]
GND
VCC
u_lpddr3/VCC
u_rgmii/VCC
u_rgmii/GND
un2_ulpi_counter_cry_0_0_S1
un2_ulpi_counter_cry_0_0_S0
N_1
u_adc/CLKINTFB
u_adc/REFCLK
u_adc/INTLOCK
u_adc/pll_locked
u_adc/CLKOS3
u_adc/CLKOS2
u_adc/CLKOS
u_lpddr3/CLKINTFB_0
u_lpddr3/REFCLK_0
u_lpddr3/INTLOCK_0
u_lpddr3/CLKOS3_0
u_lpddr3/CLKOS2_0
u_lpddr3/CLKOS_0
u_lpddr3/un1_u_bb_dqs_n
u_lpddr3/un1_u_bb_dqs_p_0
u_lpddr3/un1_u_bb_dqs_p
u_lpddr3/un1_u_bb_dq_14
u_lpddr3/un1_u_bb_dq_13
u_lpddr3/un1_u_bb_dq_12
u_lpddr3/un1_u_bb_dq_11
u_lpddr3/un1_u_bb_dq_10
u_lpddr3/un1_u_bb_dq_9
u_lpddr3/un1_u_bb_dq_8
u_lpddr3/un1_u_bb_dq_7
u_lpddr3/un1_u_bb_dq_6
u_lpddr3/un1_u_bb_dq_5
u_lpddr3/un1_u_bb_dq_4
u_lpddr3/un1_u_bb_dq_3
u_lpddr3/un1_u_bb_dq_2
u_lpddr3/un1_u_bb_dq_0
u_lpddr3/un1_u_bb_dq
u_lpddr3/un1_u_bb_dq_1
u_lpddr3/toggle_counter_s_0_S1[7]
u_lpddr3/toggle_counter_s_0_COUT[7]
u_lpddr3/toggle_counter_cry_0_S0[0]
u_lpddr3/N_1
u_lpddr3/un1_u_bb_dqs_n_1
u_rgmii/Q1
un2_ulpi_counter_s_7_0_S1
un2_ulpi_counter_s_7_0_COUT
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.14.0.75.2 -- WARNING: Map write only section -- Sun Jul  6 18:53:22 2025

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=ENABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=62 TRANSFR=OFF CONFIG_IOVOLTAGE=3.3 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=ON CONFIG_MODE=JTAG INBUF=OFF ;
LOCATE COMP "LPDDR_CLK_P" SITE "P11" ;
LOCATE COMP "ADC_CLK" SITE "T2" ;
LOCATE COMP "CLK_100MHZ" SITE "M2" ;
LOCATE COMP "LPDDR_DQS_N[0]" SITE "H15" ;
LOCATE COMP "LPDDR_DQ[12]" SITE "B16" ;
LOCATE COMP "LPDDR_DQ[14]" SITE "C14" ;
LOCATE COMP "LPDDR_DQ[0]" SITE "F16" ;
LOCATE COMP "LPDDR_DQ[13]" SITE "C16" ;
LOCATE COMP "LPDDR_DQ[2]" SITE "J15" ;
LOCATE COMP "LPDDR_DQ[1]" SITE "J14" ;
LOCATE COMP "LPDDR_DQ[10]" SITE "E16" ;
LOCATE COMP "LPDDR_DQ[11]" SITE "E14" ;
LOCATE COMP "LPDDR_DQ[6]" SITE "H14" ;
LOCATE COMP "LPDDR_DQ[5]" SITE "K14" ;
LOCATE COMP "LPDDR_DQ[9]" SITE "D14" ;
LOCATE COMP "LPDDR_DQ[4]" SITE "J16" ;
LOCATE COMP "LPDDR_DQ[3]" SITE "K16" ;
LOCATE COMP "LPDDR_DQ[15]" SITE "C15" ;
LOCATE COMP "LPDDR_DQ[8]" SITE "F14" ;
LOCATE COMP "LPDDR_DQ[7]" SITE "K15" ;
LOCATE COMP "LPDDR_DQS_P[0]" SITE "G16" ;
LOCATE COMP "LPDDR_DQS_P[1]" SITE "D16" ;
LOCATE COMP "LPDDR_DQS_N[1]" SITE "E15" ;
LOCATE COMP "ULPI_STP" SITE "C13" ;
LOCATE COMP "ULPI_DIR" SITE "D13" ;
LOCATE COMP "ULPI_DATA[7]" SITE "A12" ;
LOCATE COMP "ULPI_DATA[6]" SITE "B12" ;
LOCATE COMP "ULPI_DATA[5]" SITE "A13" ;
LOCATE COMP "ULPI_DATA[4]" SITE "C12" ;
LOCATE COMP "ULPI_DATA[3]" SITE "A14" ;
LOCATE COMP "ULPI_DATA[2]" SITE "B13" ;
LOCATE COMP "ULPI_DATA[1]" SITE "A15" ;
LOCATE COMP "ULPI_DATA[0]" SITE "B14" ;
LOCATE COMP "ULPI_RST" SITE "A11" ;
LOCATE COMP "ULPI_CLK" SITE "C8" ;
LOCATE COMP "RGMII_TX_D[3]" SITE "J4" ;
LOCATE COMP "RGMII_TX_D[2]" SITE "K1" ;
LOCATE COMP "RGMII_TX_D[1]" SITE "K2" ;
LOCATE COMP "RGMII_TX_D[0]" SITE "K3" ;
LOCATE COMP "RGMII_TX_CTL" SITE "J2" ;
LOCATE COMP "RGMII_TX_CLK" SITE "J1" ;
LOCATE COMP "RGMII_RX_D[3]" SITE "H5" ;
LOCATE COMP "RGMII_RX_D[2]" SITE "H4" ;
LOCATE COMP "RGMII_RX_D[1]" SITE "H3" ;
LOCATE COMP "RGMII_RX_D[0]" SITE "H2" ;
LOCATE COMP "RGMII_RX_CTL" SITE "F1" ;
LOCATE COMP "ETH_REFCLK" SITE "G1" ;
LOCATE COMP "LPDDR_DM[1]" SITE "F13" ;
LOCATE COMP "LPDDR_DM[0]" SITE "G15" ;
LOCATE COMP "LPDDR_A[15]" SITE "M16" ;
LOCATE COMP "LPDDR_A[14]" SITE "R14" ;
LOCATE COMP "LPDDR_A[13]" SITE "M15" ;
LOCATE COMP "LPDDR_A[12]" SITE "P15" ;
LOCATE COMP "LPDDR_A[11]" SITE "T15" ;
LOCATE COMP "LPDDR_A[10]" SITE "P16" ;
LOCATE COMP "LPDDR_A[9]" SITE "L15" ;
LOCATE COMP "LPDDR_A[8]" SITE "P13" ;
LOCATE COMP "LPDDR_A[7]" SITE "L16" ;
LOCATE COMP "LPDDR_A[6]" SITE "T14" ;
LOCATE COMP "LPDDR_A[5]" SITE "N12" ;
LOCATE COMP "LPDDR_A[4]" SITE "R13" ;
LOCATE COMP "LPDDR_A[3]" SITE "N13" ;
LOCATE COMP "LPDDR_A[2]" SITE "N16" ;
LOCATE COMP "LPDDR_A[1]" SITE "R15" ;
LOCATE COMP "LPDDR_A[0]" SITE "P14" ;
LOCATE COMP "LPDDR_BA[2]" SITE "M13" ;
LOCATE COMP "LPDDR_BA[1]" SITE "T13" ;
LOCATE COMP "LPDDR_BA[0]" SITE "M12" ;
LOCATE COMP "LPDDR_WE_N" SITE "N14" ;
LOCATE COMP "LPDDR_CAS_N" SITE "L14" ;
LOCATE COMP "LPDDR_RAS_N" SITE "K13" ;
LOCATE COMP "LPDDR_CS_N" SITE "M14" ;
LOCATE COMP "LPDDR_CKE" SITE "R12" ;
LOCATE COMP "LPDDR_CLK_N" SITE "N11" ;
FREQUENCY NET "ADC_CLK_c" 35.000000 MHz ;
FREQUENCY NET "CLK_100MHZ_c" 100.000000 MHz ;
FREQUENCY NET "u_lpddr3/pll_clk_out" 400.000000 MHz ;
FREQUENCY PORT "CLK_100MHZ" 100.000000 MHz ;
FREQUENCY PORT "ETH_REFCLK" 125.000000 MHz ;
FREQUENCY PORT "ULPI_CLK" 60.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
