/*
 * stm32f407xx.h
 *
 *  Created on: Apr 24, 2023
 *      Author: ayuba
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/* Base addresses of Flash SRAM1, SRAM2 and ROM memories*/
#define SRAM1_BASE_ADDR			0x20000000UL 		//112KB, main SRAM
#define SRAM2_BASE_ADDR			0x2001C000UL 		//112KB x 1024 = 1C000
#define ROM_BASE_ADDR			0x1FFF0000UL 		// System memory
#define FLASH_BASE_ADDR			0x08000000UL 		// Main memory


/*Peripheral base addresses of all buses of stm32f407*/
#define APB1PERIPH_BASE_ADDR 	0x40000000UL
#define APB2PERIPH_BASE_ADDR 	0x40010000UL
#define AHB1PERIPH_BASE_ADDR 	0x40020000UL
#define AHB2PERIPH_BASE_ADDR 	0x50000000UL

/*Base addresses of peripherals on AHB1 Bus*/
#define GPIOA_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0000UL)
#define GPIOB_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0400UL)
#define GPIOC_BASE_ADDR			(AHB1PERIPH_BASE_ADDR + 0800UL)
#define GPIOD_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 0C00UL)
#define GPIOE_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1000UL)
#define GPIOF_BASE_ADDR			(AHB1PERIPH_BASE_ADDR + 1400UL)
#define GPIOG_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1800UL)
#define GPIOH_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 1C00UL)
#define GPIOI_BASE_ADDR 		(AHB1PERIPH_BASE_ADDR + 2000UL)

#endif /* INC_STM32F407XX_H_ */
