

================================================================
== Vitis HLS Report for 'mul_mec_matrix'
================================================================
* Date:           Tue Dec 14 19:07:38 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        mul_mec_matrix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_374  |mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Z_XCL_WG_DIM_Y  |        ?|        ?|         ?|          -|          -|    10|        no|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     805|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|    42|    7608|    7265|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     572|    -|
|Register         |        -|     -|     931|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|    42|    8539|    8642|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     2|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|   854|  1448|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                              |        4|   0|   512|   580|    0|
    |mul_2ns_32s_32_1_1_U28                             |mul_2ns_32s_32_1_1                      |        0|   0|     0|    20|    0|
    |mul_32s_32s_32_1_1_U22                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U23                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U24                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U25                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U27                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U31                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U32                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U33                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U34                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U35                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U36                             |mul_32s_32s_32_1_1                      |        0|   3|     0|    20|    0|
    |mul_3ns_32s_32_1_1_U30                             |mul_3ns_32s_32_1_1                      |        0|   0|     0|    20|    0|
    |grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_374  |mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L  |        0|   9|  5454|  4501|    0|
    |udiv_32ns_32s_32_36_seq_1_U26                      |udiv_32ns_32s_32_36_seq_1               |        0|   0|   394|   238|    0|
    |udiv_32ns_32s_32_36_seq_1_U29                      |udiv_32ns_32s_32_36_seq_1               |        0|   0|   394|   238|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                              |                                        |        4|  42|  7608|  7265|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_688_p2                         |         +|   0|  0|  10|           3|           1|
    |add_ln28_2_fu_582_p2                         |         +|   0|  0|   9|           2|           1|
    |add_ln28_fu_559_p2                           |         +|   0|  0|  12|           4|           1|
    |add_ln3_1_fu_483_p2                          |         +|   0|  0|  39|          32|          32|
    |empty_43_fu_645_p2                           |         +|   0|  0|  32|          32|          32|
    |empty_44_fu_663_p2                           |         +|   0|  0|  71|          64|          64|
    |global_id_base_x_fu_440_p2                   |         +|   0|  0|  32|          32|          32|
    |global_id_base_y_fu_416_p2                   |         +|   0|  0|  32|          32|          32|
    |global_id_base_z_fu_398_p2                   |         +|   0|  0|  39|          32|          32|
    |grp_fu_535_p0                                |         +|   0|  0|  39|          32|          32|
    |grp_fu_616_p0                                |         +|   0|  0|  39|          32|          32|
    |mul_ln3_1_fu_477_p0                          |         +|   0|  0|  39|          32|          32|
    |sext_ln3_1_mid2_v_v_v_fu_759_p2              |         +|   0|  0|  71|          64|          64|
    |tmp10_fu_640_p2                              |         +|   0|  0|  32|          32|          32|
    |tmp1_fu_410_p2                               |         +|   0|  0|  32|          32|          32|
    |tmp7_fu_635_p0                               |         +|   0|  0|  39|          32|          32|
    |bound_fu_513_p2                              |         -|   0|  0|  42|          35|          35|
    |empty_38_fu_434_p2                           |         -|   0|  0|  32|          32|          32|
    |sub_ln3_1_fu_718_p2                          |         -|   0|  0|  39|          32|          32|
    |sub_ln3_fu_548_p2                            |         -|   0|  0|  39|          32|          32|
    |icmp_ln28_1_fu_568_p2                        |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln28_fu_553_p2                          |      icmp|   0|  0|   9|           4|           4|
    |lid_1_mid2_fu_574_p3                         |    select|   0|  0|   3|           1|           1|
    |mul6_mid2_v_fu_723_p3                        |    select|   0|  0|  32|           1|          32|
    |p_mid217_v_v_fu_587_p3                       |    select|   0|  0|   2|           1|           2|
    |sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v_fu_729_p3  |    select|   0|  0|  32|           1|          32|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0| 805|         631|         688|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  463|         89|    1|         89|
    |gmem_ARVALID             |    9|          2|    1|          2|
    |gmem_RREADY              |    9|          2|    1|          2|
    |gmem_WDATA               |   37|          7|   32|        224|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |indvar_flatten18_fu_198  |    9|          2|    4|          8|
    |lid_1_fu_190             |    9|          2|    3|          6|
    |lid_2_fu_194             |    9|          2|    2|          4|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  572|        112|   47|        341|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln3_1_reg_959                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  88|   0|   88|          0|
    |bound_reg_969                                                   |  34|   0|   35|          1|
    |global_id_base_x_reg_883                                        |  32|   0|   32|          0|
    |global_id_base_y_reg_877                                        |  32|   0|   32|          0|
    |global_id_base_z_reg_871                                        |  32|   0|   32|          0|
    |gmem_addr_reg_1013                                              |  64|   0|   64|          0|
    |grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_374_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln28_1_reg_996                                             |   1|   0|    1|          0|
    |indvar_flatten18_fu_198                                         |   4|   0|    4|          0|
    |lid_1_fu_190                                                    |   3|   0|    3|          0|
    |lid_2_fu_194                                                    |   2|   0|    2|          0|
    |mul14_reg_1024                                                  |  32|   0|   32|          0|
    |mul6_mid2_reg_1039                                              |  32|   0|   32|          0|
    |mul6_mid2_v_reg_1029                                            |  32|   0|   32|          0|
    |mul7_reg_953                                                    |  32|   0|   32|          0|
    |mul_ln3_2_reg_964                                               |  32|   0|   32|          0|
    |mul_ln3_reg_889                                                 |  32|   0|   32|          0|
    |sext_ln3_1_mid2_v_reg_1049                                      |  62|   0|   62|          0|
    |sext_ln3_1_mid2_v_v_v_v_v_v_v_reg_1044                          |  32|   0|   32|          0|
    |sext_ln3_1_mid2_v_v_v_v_v_v_v_v_v_reg_1034                      |  32|   0|   32|          0|
    |sub_ln3_reg_988                                                 |  32|   0|   32|          0|
    |tmp7_reg_1008                                                   |  32|   0|   32|          0|
    |tmp_7_reg_1054                                                  |  32|   0|   32|          0|
    |tmp_8_reg_1059                                                  |  32|   0|   32|          0|
    |tmp_9_reg_1064                                                  |  32|   0|   32|          0|
    |tmp_s_reg_1069                                                  |  32|   0|   32|          0|
    |tz_mid1_reg_1002                                                |  32|   0|   32|          0|
    |tz_reg_977                                                      |  32|   0|   32|          0|
    |udiv_ln3_reg_983                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 931|   0|  932|          1|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mul_mec_matrix|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mul_mec_matrix|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mul_mec_matrix|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|            gmem|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

