Running : /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/ise/sf/ee533_cpu/cpu/cpu.ise -intstyle ise -incremental -lib unisims_ver
-lib unimacro_ver -lib xilinxcorelib_ver -v 2 -o cpu_fifo_tb_isim_beh.exe -prj
cpu_fifo_tb_beh.prj -top cpu_fifo_tb -top glbl
Determining compilation order of HDL files
The vhdl library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The veri library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The vhdl library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The veri library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The vhdl library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The veri library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The vhdl library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The veri library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The vhdl library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The veri library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The vhdl library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The veri library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The vhdl library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The veri library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The vhdl library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The veri library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The vhdl library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The veri library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The vhdl library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The veri library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The vhdl library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The veri library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The vhdl library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The veri library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The vhdl library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The veri library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The vhdl library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The veri library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The veri library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The vhdl library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The veri library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The vhdl library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The veri library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The vhdl library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The veri library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The vhdl library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The veri library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The vhdl library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The veri library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The vhdl library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The veri library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The vhdl library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The veri library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The vhdl library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The veri library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The vhdl library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The veri library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The vhdl library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The veri library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The vhdl library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The veri library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The vhdl library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The veri library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The vhdl library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The veri library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The vhdl library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The veri library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The default vhdl library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
The default veri library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
-- Dumping library mapping
aim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim
aim_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver
cpld=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld
cpld_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver
emac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver
gt10_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver
gt11_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver
gt_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver
gtp_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver
gtp_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver
gtx_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver
gtx_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver
ieee=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee
ieee_proposed=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed
pcie_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver
pls=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls
ppc405_adv_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver
ppc405_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver
ppc440_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver
simprim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim
simprims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver
std=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std
synopsys=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys
temac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver
uni9000_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver
unimacro=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro
unimacro_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver
unisim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim
unisims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver
work=isim/work
xilinxcorelib=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib
xilinxcorelib_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver
-- Done dumping library mapping
Analyzing Verilog file ../pattern_matcher/OR2_8.v
Analyzing Verilog file ../pattern_matcher/rotate_shift.v
Analyzing Verilog file ../pattern_matcher/OR3_8.v
Analyzing Verilog file ../pattern_matcher/mux2to1_8.v
Analyzing Verilog file ../pattern_matcher/character_rotate.v
Analyzing Verilog file xor8_by_1.vf
Analyzing Verilog file patternout_8.vf
Analyzing Verilog file comparator.vf
Analyzing Verilog file ../pattern_matcher/output_extend.v
Analyzing Verilog file ../pattern_matcher/character_distributor.v
Analyzing Verilog file xor32_by_1.vf
Analyzing Verilog file pattern_8x1_8.vf
Analyzing Verilog file patternout_16.vf
Analyzing Verilog file character_comparetor_64.vf
Analyzing Verilog file ../pattern_matcher/pattern_string.v
Analyzing Verilog file ../pattern_matcher/pattern_filter.v
Analyzing Verilog file ../pattern_matcher/find_last_one.v
Analyzing Verilog file ../pattern_matcher/find_first_one.v
Analyzing Verilog file xor64_by_1.vf
Analyzing Verilog file vadder64.v
Analyzing Verilog file special_reg_mux.v
Analyzing Verilog file reg_7bit.v
Analyzing Verilog file regmem64.v
Analyzing Verilog file pattern_9x1_output.vf
Analyzing Verilog file mux2_1_x7.v
Analyzing Verilog file lt65.v
Analyzing Verilog file character_compare_all.vf
Analyzing Verilog file ../convertable_fifo/pointer_extend.v
Analyzing Verilog file ../convertable_fifo/out_data_mux.v
Analyzing Verilog file ../convertable_fifo/mux4to1_64.v
Analyzing Verilog file ../convertable_fifo/fifo_write_module.v
Analyzing Verilog file ../convertable_fifo/dff_9bit.v
Analyzing Verilog file ../convertable_fifo/data_mux.v
Analyzing Verilog file ../convertable_fifo/CVTB_mem.v
Analyzing Verilog file ../convertable_fifo/CVTB_ctrlmem.v
Analyzing Verilog file ../convertable_fifo/ctrl_data_mux.v
Analyzing Verilog file ../convertable_fifo/cpu_write_mux.v
Analyzing Verilog file ../convertable_fifo/addr_mux.v
Analyzing Verilog file ../alu/xnor64.v
Analyzing Verilog file ../alu/shift64.v
Analyzing Verilog file ../alu/set_lsb.v
Analyzing Verilog file ../alu/or64.v
Analyzing Verilog file ../alu/mux8_to_1_x64.v
Analyzing Verilog file ../alu/gt65.v
WARNING:HDLCompiler:687 - "../alu/gt65.v" Line 1111. Overwriting previous
   definition of module glbl
Analyzing Verilog file ../alu/comp_sign_extend.v
Analyzing Verilog file ../alu/and64.v
Analyzing Verilog file zero_50bit.v
Analyzing Verilog file thread_arbiter_4way.v
Analyzing Verilog file RV64Idecoder.v
Analyzing Verilog file regfile64bit.vf
Analyzing Verilog file perf_interface.v
Analyzing Verilog file pattern_matcher.vf
Analyzing Verilog file mux2_to_1_x64.v
Analyzing Verilog file ME_WBreg.v
Analyzing Verilog file IP_4way.v
Analyzing Verilog file instructionmem64.v
Analyzing Verilog file IF_IDreg.v
Analyzing Verilog file ID_EXreg.v
Analyzing Verilog file EX_MEreg.v
Analyzing Verilog file dmem_write_protect.v
Analyzing Verilog file datamem64.v
Analyzing Verilog file CVTB_memory.vf
Analyzing Verilog file busmerge_2_5.v
Analyzing Verilog file Br_adder.v
Analyzing Verilog file branch_jump_detector.v
Analyzing Verilog file alu64.vf
Analyzing Verilog file ../pattern_matcher/pattern_cpu.v
Analyzing Verilog file tlv_decoder.v
Analyzing Verilog file test_data_generator.v
Analyzing Verilog file perf_mux.v
Analyzing Verilog file datapath64bit.vf
Analyzing Verilog file ../convertable_fifo/fifo_state_machine.v
WARNING:HDLCompiler:693 - "../convertable_fifo/fifo_state_machine.v" Line 77.
   Parameter declaration becomes local in convertable_fifo_controller with
   formal parameter declaration list
WARNING:HDLCompiler:693 - "../convertable_fifo/fifo_state_machine.v" Line 78.
   Parameter declaration becomes local in convertable_fifo_controller with
   formal parameter declaration list
WARNING:HDLCompiler:693 - "../convertable_fifo/fifo_state_machine.v" Line 79.
   Parameter declaration becomes local in convertable_fifo_controller with
   formal parameter declaration list
WARNING:HDLCompiler:693 - "../convertable_fifo/fifo_state_machine.v" Line 80.
   Parameter declaration becomes local in convertable_fifo_controller with
   formal parameter declaration list
Analyzing Verilog file cpu_fifo.v
Analyzing Verilog file cpu_fifo_tb.tfw
Analyzing Verilog file /opt/Xilinx/10.1/ISE/verilog/src/glbl.v
WARNING:HDLCompiler:687 - "/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5.
   Overwriting previous definition of module glbl
Saving Verilog parse-tree work.OR2_8 into
/home/ise/sf/ee533_cpu/cpu/isim/work/@o@r2_8.sdb
Saving Verilog parse-tree work.rotate_shift into
/home/ise/sf/ee533_cpu/cpu/isim/work/rotate_shift.sdb
Saving Verilog parse-tree work.OR3_8 into
/home/ise/sf/ee533_cpu/cpu/isim/work/@o@r3_8.sdb
Saving Verilog parse-tree work.mux2to1_8 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux2to1_8.sdb
Saving Verilog parse-tree work.character_rotate into
/home/ise/sf/ee533_cpu/cpu/isim/work/character_rotate.sdb
Saving Verilog parse-tree work.xor8_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor8_by_1.sdb
Saving Verilog parse-tree work.patternout_8 into
/home/ise/sf/ee533_cpu/cpu/isim/work/patternout_8.sdb
Saving Verilog parse-tree work.AND8_MXILINX_comparator into
/home/ise/sf/ee533_cpu/cpu/isim/work/@a@n@d8_@m@x@i@l@i@n@x_comparator.sdb
Saving Verilog parse-tree work.COMP8_MXILINX_comparator into
/home/ise/sf/ee533_cpu/cpu/isim/work/@c@o@m@p8_@m@x@i@l@i@n@x_comparator.sdb
Saving Verilog parse-tree work.comparator into
/home/ise/sf/ee533_cpu/cpu/isim/work/comparator.sdb
Saving Verilog parse-tree work.output_extend into
/home/ise/sf/ee533_cpu/cpu/isim/work/output_extend.sdb
Saving Verilog parse-tree work.character_distributor into
/home/ise/sf/ee533_cpu/cpu/isim/work/character_distributor.sdb
Saving Verilog parse-tree work.xor32_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor32_by_1.sdb
Saving Verilog parse-tree work.pattern_8x1_8 into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_8x1_8.sdb
Saving Verilog parse-tree work.patternout_16 into
/home/ise/sf/ee533_cpu/cpu/isim/work/patternout_16.sdb
Saving Verilog parse-tree work.character_comparetor_64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/character_comparetor_64.sdb
Saving Verilog parse-tree work.pattern_string into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_string.sdb
Saving Verilog parse-tree work.pattern_filter into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_filter.sdb
Saving Verilog parse-tree work.find_last_one into
/home/ise/sf/ee533_cpu/cpu/isim/work/find_last_one.sdb
Saving Verilog parse-tree work.find_first_one into
/home/ise/sf/ee533_cpu/cpu/isim/work/find_first_one.sdb
Saving Verilog parse-tree work.xor64_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor64_by_1.sdb
Saving Verilog parse-tree work.vadder64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/vadder64.sdb
Saving Verilog parse-tree work.special_reg_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/special_reg_mux.sdb
Saving Verilog parse-tree work.reg_7bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/reg_7bit.sdb
Saving Verilog parse-tree work.regmem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/regmem64.sdb
Saving Verilog parse-tree work.pattern_9x1_output into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_9x1_output.sdb
Saving Verilog parse-tree work.mux2_1_x7 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux2_1_x7.sdb
Saving Verilog parse-tree work.lt65 into
/home/ise/sf/ee533_cpu/cpu/isim/work/lt65.sdb
Saving Verilog parse-tree work.glbl into
/home/ise/sf/ee533_cpu/cpu/isim/work/glbl.sdb
Saving Verilog parse-tree work.character_compare_all into
/home/ise/sf/ee533_cpu/cpu/isim/work/character_compare_all.sdb
Saving Verilog parse-tree work.pointer_extend into
/home/ise/sf/ee533_cpu/cpu/isim/work/pointer_extend.sdb
Saving Verilog parse-tree work.out_data_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/out_data_mux.sdb
Saving Verilog parse-tree work.mux4to1_64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux4to1_64.sdb
Saving Verilog parse-tree work.fifo_write_module into
/home/ise/sf/ee533_cpu/cpu/isim/work/fifo_write_module.sdb
Saving Verilog parse-tree work.dff_9bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/dff_9bit.sdb
Saving Verilog parse-tree work.data_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/data_mux.sdb
Saving Verilog parse-tree work.CVTB_mem into
/home/ise/sf/ee533_cpu/cpu/isim/work/@c@v@t@b_mem.sdb
Saving Verilog parse-tree work.CVTB_ctrlmem into
/home/ise/sf/ee533_cpu/cpu/isim/work/@c@v@t@b_ctrlmem.sdb
Saving Verilog parse-tree work.ctrl_data_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/ctrl_data_mux.sdb
Saving Verilog parse-tree work.cpu_write_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/cpu_write_mux.sdb
Saving Verilog parse-tree work.addr_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/addr_mux.sdb
Saving Verilog parse-tree work.xnor64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xnor64.sdb
Saving Verilog parse-tree work.shift64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/shift64.sdb
Saving Verilog parse-tree work.set_lsb into
/home/ise/sf/ee533_cpu/cpu/isim/work/set_lsb.sdb
Saving Verilog parse-tree work.or64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/or64.sdb
Saving Verilog parse-tree work.mux8_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux8_to_1_x64.sdb
Saving Verilog parse-tree work.gt65 into
/home/ise/sf/ee533_cpu/cpu/isim/work/gt65.sdb
Saving Verilog parse-tree work.comp_sign_extend into
/home/ise/sf/ee533_cpu/cpu/isim/work/comp_sign_extend.sdb
Saving Verilog parse-tree work.and64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/and64.sdb
Saving Verilog parse-tree work.zero_50bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/zero_50bit.sdb
Saving Verilog parse-tree work.thread_arbiter_4way into
/home/ise/sf/ee533_cpu/cpu/isim/work/thread_arbiter_4way.sdb
Saving Verilog parse-tree work.RV64I_decoder into
/home/ise/sf/ee533_cpu/cpu/isim/work/@r@v64@i_decoder.sdb
Saving Verilog parse-tree work.regfile64bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/regfile64bit.sdb
Saving Verilog parse-tree work.perf_interface into
/home/ise/sf/ee533_cpu/cpu/isim/work/perf_interface.sdb
Saving Verilog parse-tree work.pattern_matcher into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_matcher.sdb
Saving Verilog parse-tree work.mux2_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux2_to_1_x64.sdb
Saving Verilog parse-tree work.ME_WBreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@m@e_@w@breg.sdb
Saving Verilog parse-tree work.IP_4way into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@p_4way.sdb
Saving Verilog parse-tree work.instructionmem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/instructionmem64.sdb
Saving Verilog parse-tree work.IF_IDreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@f_@i@dreg.sdb
Saving Verilog parse-tree work.ID_EXreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@d_@e@xreg.sdb
Saving Verilog parse-tree work.EX_MEreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@e@x_@m@ereg.sdb
Saving Verilog parse-tree work.dmem_write_protect into
/home/ise/sf/ee533_cpu/cpu/isim/work/dmem_write_protect.sdb
Saving Verilog parse-tree work.datamem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/datamem64.sdb
Saving Verilog parse-tree work.M2_1_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu/isim/work/@m2_1_@m@x@i@l@i@n@x_@c@v@t@b_memory.sdb
Saving Verilog parse-tree work.FTCLEX_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu/isim/work/@f@t@c@l@e@x_@m@x@i@l@i@n@x_@c@v@t@b_memory
.sdb
Saving Verilog parse-tree work.CB16CLE_MXILINX_CVTB_memory into
/home/ise/sf/ee533_cpu/cpu/isim/work/@c@b16@c@l@e_@m@x@i@l@i@n@x_@c@v@t@b_memory
.sdb
Saving Verilog parse-tree work.CVTB_memory into
/home/ise/sf/ee533_cpu/cpu/isim/work/@c@v@t@b_memory.sdb
Saving Verilog parse-tree work.busmerge_2_5 into
/home/ise/sf/ee533_cpu/cpu/isim/work/busmerge_2_5.sdb
Saving Verilog parse-tree work.Br_adder into
/home/ise/sf/ee533_cpu/cpu/isim/work/@br_adder.sdb
Saving Verilog parse-tree work.branch_jump_detector into
/home/ise/sf/ee533_cpu/cpu/isim/work/branch_jump_detector.sdb
Saving Verilog parse-tree work.alu64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/alu64.sdb
Saving Verilog parse-tree work.pattern_cpu into
/home/ise/sf/ee533_cpu/cpu/isim/work/pattern_cpu.sdb
Saving Verilog parse-tree work.tlv_decoder into
/home/ise/sf/ee533_cpu/cpu/isim/work/tlv_decoder.sdb
Saving Verilog parse-tree work.test_data_generator into
/home/ise/sf/ee533_cpu/cpu/isim/work/test_data_generator.sdb
Saving Verilog parse-tree work.perf_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/perf_mux.sdb
Saving Verilog parse-tree work.datapath64bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/datapath64bit.sdb
Saving Verilog parse-tree work.convertable_fifo_controller into
/home/ise/sf/ee533_cpu/cpu/isim/work/convertable_fifo_controller.sdb
Saving Verilog parse-tree work.cpu_fifo into
/home/ise/sf/ee533_cpu/cpu/isim/work/cpu_fifo.sdb
Saving Verilog parse-tree work.cpu_fifo_tb into
/home/ise/sf/ee533_cpu/cpu/isim/work/cpu_fifo_tb.sdb
Starting static elaboration
"/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5. Compiling module glbl
"cpu_fifo_tb.tfw" Line 21. Compiling module cpu_fifo_tb
Restoring Verilog parse-tree unisims_ver.AND2B1 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND5 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND4 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND3 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDR from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XNOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FMAP from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.NOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.LUT2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
WARNING:HDLCompiler:1016 - "cpu_fifo.v" Line 128. Port DATA_DOUT is not
   connected to this instance
Completed static elaboration
Fuse Memory Usage: 26364 Kb
Fuse CPU Usage: 490 ms
Compiling module glbl
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module test_data_generator
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND2B1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module OR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module M2_1_MXILINX_CVTB_memory
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module XOR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
Compiling module FDCE(INIT=1'b0)_2
Compiling module FDCE(INIT=1'b0)_3
Compiling module FDCE(INIT=1'b0)_4
Compiling module FDCE(INIT=1'b0)_5
Compiling module FDCE(INIT=1'b0)_6
Compiling module FDCE(INIT=1'b0)_7
Compiling module FDCE(INIT=1'b0)_8
Compiling module FDCE(INIT=1'b0)_9
Compiling module FDCE(INIT=1'b0)_10
Compiling module FDCE(INIT=1'b0)_11
Compiling module FDCE(INIT=1'b0)_12
Compiling module FDCE(INIT=1'b0)_13
Compiling module FDCE(INIT=1'b0)_14
Compiling module FDCE(INIT=1'b0)_15
Compiling module FDCE(INIT=1'b0)_16
Compiling module FDCE(INIT=1'b0)_17
Compiling module FDCE(INIT=1'b0)_18
Compiling module FDCE(INIT=1'b0)_19
Compiling module FDCE(INIT=1'b0)_20
Compiling module FDCE(INIT=1'b0)_21
Compiling module FDCE(INIT=1'b0)_22
Compiling module FDCE(INIT=1'b0)_23
Compiling module FDCE(INIT=1'b0)_24
Compiling module FDCE(INIT=1'b0)_25
Compiling module FDCE(INIT=1'b0)_26
Compiling module FDCE(INIT=1'b0)_27
Compiling module FDCE(INIT=1'b0)_28
Compiling module FDCE(INIT=1'b0)_29
Compiling module FDCE(INIT=1'b0)_30
Compiling module FDCE(INIT=1'b0)_31
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.c to
isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.c"
Compiling module FTCLEX_MXILINX_CVTB_memory
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_3
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_4
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_5
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_6
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_7
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_9
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_10
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_11
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_12
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_13
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_14
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_15
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_16
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND5
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND4
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND3
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module VCC
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module CB16CLE_MXILINX_CVTB_memory
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_17
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_18
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_19
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_20
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_21
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_22
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_23
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_24
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_25
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_26
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_27
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_28
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_29
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_30
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_31
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FTCLEX_MXILINX_CVTB_memory_32
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module CB16CLE_MXILINX_CVTB_memory_2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module data_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module addr_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pointer_extend
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux4to1_64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=9...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module CVTB_mem
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module GND
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FDR(INIT=1'b0)_0
Compiling module FDR(INIT=1'b0)_1
Compiling module FDR(INIT=1'b0)_2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling isim/_tmp/unisims_ver/m_00000000001787250511_2776147646.c to
isim/_tmp/unisims_ver/m_00000000001787250511_2776147646.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/unisims_ver/m_00000000001787250511_2776147646.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/unisims_ver/m_00000000001787250511_2776147646.c"
Compiling module BLK_MEM_GEN_V2_8_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_8(C_ADDRA_WIDTH=9...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module CVTB_ctrlmem
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module cpu_write_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module ctrl_data_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module fifo_write_module
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module dff_9bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module out_data_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module CVTB_memory
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module convertable_fifo_controller(DATA...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module tlv_decoder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_filter
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module find_last_one
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module find_first_one
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_string
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module character_rotate
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module XNOR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module COMP8_MXILINX_comparator
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FMAP
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND8_MXILINX_comparator
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module comparator
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module character_comparetor_64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module character_distributor
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module character_compare_all
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux2to1_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module OR2_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module patternout_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module rotate_shift
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_8x1_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module OR3_8
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module patternout_16
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module output_extend
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_9x1_output
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_matcher
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module pattern_cpu
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module perf_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=1...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module instructionmem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module and64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module or64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor8_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor32_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor64_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module shift64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module NOR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xnor64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module LUT2(INIT=4'b1001)
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module MUXCY
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module gt65
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module lt65
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module comp_sign_extend
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module set_lsb
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module vadder64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux8_to_1_x64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module alu64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux2_to_1_x64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module perf_interface
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module dmem_write_protect
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module thread_arbiter_4way
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module IP_4way
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module IF_IDreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module Br_adder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module ID_EXreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module EX_MEreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=1...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module datamem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module ME_WBreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module busmerge_2_5
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_8_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_8(C_ADDRA_WIDTH=7...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module regmem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux2_1_x7
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module reg_7bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module special_reg_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module regfile64bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module RV64I_decoder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module zero_50bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module branch_jump_detector
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module datapath64bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module cpu_fifo
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module cpu_fifo_tb
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.c to
isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.c"
Total Object files count:
137
Archiving with command:
/usr/bin/ar crP "isim/_tmp/work/m_00000000000866782574_2073120511.lin.a" 
"isim/_tmp/work/m_00000000000866782574_2073120511.lin.o"
"isim/_tmp/work/m_00000000000120516746_1347532679.lin.o"
"isim/_tmp/unisims_ver/m_00000000002674302814_1435897813.lin.o"
"isim/_tmp/unisims_ver/m_00000000001080104878_0970595058.lin.o"
"isim/_tmp/unisims_ver/m_00000000003912143520_2316096324.lin.o"
"isim/_tmp/work/m_00000000001817543134_1548229642.lin.o"
"isim/_tmp/unisims_ver/m_00000000000179858743_3125220529.lin.o"
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o"
"isim/_tmp/work/m_00000000003643646574_2523374986.lin.o"
"isim/_tmp/work/m_00000000003643646574_2543366036.lin.o"
"isim/_tmp/work/m_00000000003643646574_3768557314.lin.o"
"isim/_tmp/work/m_00000000003643646574_2130381473.lin.o"
"isim/_tmp/work/m_00000000003643646574_0167524919.lin.o"
"isim/_tmp/work/m_00000000003643646574_2432002957.lin.o"
"isim/_tmp/work/m_00000000003643646574_3891419931.lin.o"
"isim/_tmp/work/m_00000000003643646574_2001553034.lin.o"
"isim/_tmp/work/m_00000000003643646574_0004879900.lin.o"
"isim/_tmp/work/m_00000000003643646574_2567337401.lin.o"
"isim/_tmp/work/m_00000000003643646574_3993060655.lin.o"
"isim/_tmp/work/m_00000000003643646574_1997018261.lin.o"
"isim/_tmp/work/m_00000000003643646574_0000992259.lin.o"
"isim/_tmp/work/m_00000000003643646574_2657857952.lin.o"
"isim/_tmp/work/m_00000000003643646574_3916202294.lin.o"
"isim/_tmp/work/m_00000000003643646574_1885720716.lin.o"
"isim/_tmp/unisims_ver/m_00000000003333028603_0342378215.lin.o"
"isim/_tmp/unisims_ver/m_00000000000847167281_1668249201.lin.o"
"isim/_tmp/unisims_ver/m_00000000004050487752_4245414866.lin.o"
"isim/_tmp/unisims_ver/m_00000000001920171980_1593237687.lin.o"
"isim/_tmp/work/m_00000000002238389291_1237209752.lin.o"
"isim/_tmp/work/m_00000000003643646574_0123920410.lin.o"
"isim/_tmp/work/m_00000000003643646574_2547907979.lin.o"
"isim/_tmp/work/m_00000000003643646574_3772435741.lin.o"
"isim/_tmp/work/m_00000000003643646574_2989172346.lin.o"
"isim/_tmp/work/m_00000000003643646574_3308001004.lin.o"
"isim/_tmp/work/m_00000000003643646574_1545946966.lin.o"
"isim/_tmp/work/m_00000000003643646574_0723679168.lin.o"
"isim/_tmp/work/m_00000000003643646574_3041321571.lin.o"
"isim/_tmp/work/m_00000000003643646574_3259093749.lin.o"
"isim/_tmp/work/m_00000000003643646574_1531478863.lin.o"
"isim/_tmp/work/m_00000000003643646574_0743420889.lin.o"
"isim/_tmp/work/m_00000000003643646574_3169889864.lin.o"
"isim/_tmp/work/m_00000000003643646574_3422002910.lin.o"
"isim/_tmp/work/m_00000000003643646574_2872055611.lin.o"
"isim/_tmp/work/m_00000000003643646574_3694602157.lin.o"
"isim/_tmp/work/m_00000000003643646574_1161721367.lin.o"
"isim/_tmp/work/m_00000000002238389291_1483258358.lin.o"
"isim/_tmp/work/m_00000000002246076671_1100206261.lin.o"
"isim/_tmp/work/m_00000000003320222371_2145197759.lin.o"
"isim/_tmp/work/m_00000000001500407499_3890938940.lin.o"
"isim/_tmp/work/m_00000000003092240094_2795023925.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_0451882537.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000001006755372_2702309864.lin.o"
"isim/_tmp/work/m_00000000004001028428_2033616510.lin.o"
"isim/_tmp/unisims_ver/m_00000000003257999491_1759035934.lin.o"
"isim/_tmp/unisims_ver/m_00000000001787250511_2776147646.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_3422021043.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000001005388756_1118622544.lin.o"
"isim/_tmp/work/m_00000000004001028428_2917723120.lin.o"
"isim/_tmp/work/m_00000000000938629574_1832567161.lin.o"
"isim/_tmp/work/m_00000000002246076671_2169579022.lin.o"
"isim/_tmp/work/m_00000000002176223409_2990208971.lin.o"
"isim/_tmp/work/m_00000000000130400807_0787199448.lin.o"
"isim/_tmp/work/m_00000000002375199578_0277225484.lin.o"
"isim/_tmp/work/m_00000000000220704769_0313907079.lin.o"
"isim/_tmp/work/m_00000000003936114286_1780370647.lin.o"
"isim/_tmp/work/m_00000000002834770158_3673614631.lin.o"
"isim/_tmp/work/m_00000000002401995452_2890371050.lin.o"
"isim/_tmp/work/m_00000000001702662400_0379989797.lin.o"
"isim/_tmp/work/m_00000000004135347327_1394490635.lin.o"
"isim/_tmp/work/m_00000000004097658718_1295868510.lin.o"
"isim/_tmp/work/m_00000000000191810518_2656560212.lin.o"
"isim/_tmp/unisims_ver/m_00000000000179858743_2161410271.lin.o"
"isim/_tmp/work/m_00000000004032837128_1870555602.lin.o"
"isim/_tmp/unisims_ver/m_00000000000084376409_3411452309.lin.o"
"isim/_tmp/work/m_00000000002880135112_1174924645.lin.o"
"isim/_tmp/work/m_00000000000398282770_3306708044.lin.o"
"isim/_tmp/work/m_00000000000254467805_1125413194.lin.o"
"isim/_tmp/work/m_00000000003794596272_0543993247.lin.o"
"isim/_tmp/work/m_00000000001625980765_1833350968.lin.o"
"isim/_tmp/work/m_00000000000126077715_0748003406.lin.o"
"isim/_tmp/work/m_00000000002574958268_1099517754.lin.o"
Archiving with final command:
/usr/bin/ar crP "isim/_tmp/work/m_00000000000866782574_2073120511.lin.a"  
"isim/_tmp/work/m_00000000003001654554_0850377466.lin.o"
"isim/_tmp/work/m_00000000000305930272_3582462531.lin.o"
"isim/_tmp/work/m_00000000003954599227_0787802628.lin.o"
"isim/_tmp/work/m_00000000002503198533_1078666509.lin.o"
"isim/_tmp/work/m_00000000001854473614_2662613997.lin.o"
"isim/_tmp/work/m_00000000002646993629_2805749049.lin.o"
"isim/_tmp/work/m_00000000000998157917_1470330383.lin.o"
"isim/_tmp/work/m_00000000002529724205_0970126630.lin.o"
"isim/_tmp/work/m_00000000002384612551_0163194662.lin.o"
"isim/_tmp/work/m_00000000003731170306_0693433466.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_3894270693.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000001006755372_0127322965.lin.o"
"isim/_tmp/work/m_00000000004001028428_2496777317.lin.o"
"isim/_tmp/work/m_00000000004181266128_1346197377.lin.o"
"isim/_tmp/work/m_00000000004181266128_0335194620.lin.o"
"isim/_tmp/work/m_00000000003579224306_1635538095.lin.o"
"isim/_tmp/work/m_00000000000409935852_1402724792.lin.o"
"isim/_tmp/work/m_00000000000797492425_3623496962.lin.o"
"isim/_tmp/work/m_00000000001592411322_2378129824.lin.o"
"isim/_tmp/unisims_ver/m_00000000001080104878_3476364530.lin.o"
"isim/_tmp/work/m_00000000004181266128_2343738166.lin.o"
"isim/_tmp/unisims_ver/m_00000000002145065410_0374334164.lin.o"
"isim/_tmp/unisims_ver/m_00000000001933396858_1058825862.lin.o"
"isim/_tmp/work/m_00000000000133109214_2781138231.lin.o"
"isim/_tmp/work/m_00000000000804122509_1925532214.lin.o"
"isim/_tmp/work/m_00000000003180483936_3348362083.lin.o"
"isim/_tmp/work/m_00000000001017161074_0960572207.lin.o"
"isim/_tmp/work/m_00000000000487092104_2565441277.lin.o"
"isim/_tmp/work/m_00000000003905718400_1970084041.lin.o"
"isim/_tmp/work/m_00000000002862217558_3889190477.lin.o"
"isim/_tmp/work/m_00000000001271911350_1649379328.lin.o"
"isim/_tmp/work/m_00000000002949968913_3638225198.lin.o"
"isim/_tmp/work/m_00000000003140303428_1776166545.lin.o"
"isim/_tmp/work/m_00000000002543606116_0610838321.lin.o"
"isim/_tmp/work/m_00000000000212423849_3643923604.lin.o"
"isim/_tmp/work/m_00000000003924766520_3800570471.lin.o"
"isim/_tmp/work/m_00000000000940713613_3342563234.lin.o"
"isim/_tmp/work/m_00000000003970763010_2854751848.lin.o"
"isim/_tmp/work/m_00000000002864985596_3489278238.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000000910001589_2227731819.lin.o"
"isim/_tmp/work/m_00000000004001028428_4011812719.lin.o"
"isim/_tmp/work/m_00000000001493228819_2911991871.lin.o"
"isim/_tmp/work/m_00000000003821418956_2257197695.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_3263055014.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000000333588353_0201965519.lin.o"
"isim/_tmp/work/m_00000000004001028428_1947359366.lin.o"
"isim/_tmp/work/m_00000000001271911350_3110440724.lin.o"
"isim/_tmp/work/m_00000000000130400807_2387882879.lin.o"
"isim/_tmp/work/m_00000000000679907625_0286295069.lin.o"
"isim/_tmp/work/m_00000000000504673669_3525170186.lin.o"
"isim/_tmp/work/m_00000000004045112749_3506707034.lin.o"
"isim/_tmp/work/m_00000000002343203454_3204506722.lin.o"
"isim/_tmp/work/m_00000000003009911749_3012452373.lin.o"
"isim/_tmp/work/m_00000000002047352445_2734816324.lin.o"
"isim/_tmp/work/m_00000000001064621122_0933511222.lin.o"
"isim/_tmp/work/m_00000000000124897984_0399049451.lin.o"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32 -shared  -o
"isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.lin.so"
"isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_lib.lin.o" 
"isim/_tmp/work/m_00000000000866782574_2073120511.lin.a"
"/opt/Xilinx/10.1/ISE/lib/lin/libhsimengine.so"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -Wl,--rpath "/opt/Xilinx/10.1/ISE/lib/lin" -o
"cpu_fifo_tb_isim_beh.exe" "isim/_tmp/work/cpu_fifo_tb_isim_beh.exe_main.c" -ldl
Compiled 170 Verilog Units
Built simulation executable cpu_fifo_tb_isim_beh.exe
Fuse Memory Usage: 28428 Kb
Fuse CPU Usage: 1230 ms
GCC CPU Usage: 290 ms
