{"status": "active", "external_homepage": "http://opencores.org/project,async_sdm_noc", "developers": [{"url": "http://sourceforge.net/u/wsong83/", "username": "wsong83", "name": "wsong83"}], "screenshots": [], "name": "ASDM-NoC", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": ["ASDM-NoC", "Verilog", "SDM", "NoC"], "video_url": "", "private": false, "creation_date": "2012-05-25", "url": "http://sourceforge.net/p/asdmnoc/", "socialnetworks": [], "short_description": "This project provide a reconfigurable asynchronous SDM router which can be configured\r\ninto a basic wormhole router or an SDM router with multiple virtual circuits in every\r\ndirection.\r\n\r\nFeatures:\r\n* 5-port router for mesh network (0 south, 1 west, 2 north, 3 east, 4 local)\r\n* The dimension order routing (XY routing)\r\n* Available flow control methods: wormhole, SDM, VC\r\n* Reconfigurable number of virtual circuits, buffer size, data width\r\n* Fully synthesizable router implementation\r\n* SystemC testbench provided\r\n\r\nLanguages:\r\n* Routers are written in synthesizable SystemVerilog\r\n* Test benches are provided by SystemC\r\n\r\nSoftware requirements:\r\n* The open source Nangate 45nm cell library\r\n* Synopsys Design Compiler (Synthesis)\r\n* Cadence IUS -- NC Simulator (for SystemC/Verilog co-simulation) ", "moved_to_url": "", "shortname": "asdmnoc", "_id": "4fbfb86c0594ca4027000080", "tools": [{"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"mount_point": "blog", "name": "blog", "label": "Blog"}, {"sourceforge_group_id": 779311, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "Asynchronous Spatial Division Multiplexing Router for On-Chip Networks", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 5 - Production/Stable", "shortname": "production", "fullname": "5 - Production/Stable", "id": 11}], "topic": [{"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}, {"fullpath": "Topic :: System :: Networking :: Routing", "shortname": "routing", "fullname": "Routing", "id": 857}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 3.0 (LGPLv3)", "shortname": "lgplv3", "fullname": "GNU Library or Lesser General Public License version 3.0 (LGPLv3)", "id": 680}], "database": [], "environment": [], "audience": [], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "shortname": "linux", "fullname": "Linux", "id": 201}, {"fullpath": "Operating System :: Grouping and Descriptive Categories :: All POSIX (Linux/BSD/UNIX-like OSes)", "shortname": "posix", "fullname": "All POSIX (Linux/BSD/UNIX-like OSes)", "id": 200}]}}
