###############################################################################
#
# IAR C/C++ Compiler V6.30.2.940/W32 for MSP430           16/Nov/2015  01:01:53
# Copyright 1996-2015 IAR Systems AB.
# Standalone license - IAR Embedded Workbench for Texas Instruments MSP430, 8K KickStart Edition 6.30
#
#    __rt_version  =  3
#    __double_size =  32
#    __reg_r4      =  free
#    __reg_r5      =  free
#    __pic         =  no
#    __core        =  430X
#    __data_model  =  small
#    __code_model  =  large
#    Source file   =  
#        \\vmware-host\Shared Folders\Desktop\ECE306Code\Project
#        07\init_cereal.c
#    Command line  =  
#        "\\vmware-host\Shared Folders\Desktop\ECE306Code\Project
#        07\init_cereal.c" -lC "\\vmware-host\Shared
#        Folders\Desktop\ECE306Code\Project 07\Debug\List\" -o
#        "\\vmware-host\Shared Folders\Desktop\ECE306Code\Project
#        07\Debug\Obj\" --no_cse --no_unroll --no_inline --no_code_motion
#        --no_tbaa --debug -D__MSP430FR5739__ -e --double=32 --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        7.2\430\lib\dlib\dl430xlsfn.h" --core=430X --data_model=small -On
#        --multiplier=32 --hw_workaround=CPU40 --code_model=large
#    List file     =  
#        \\vmware-host\Shared Folders\Desktop\ECE306Code\Project
#        07\Debug\List\init_cereal.lst
#    Object file   =  
#        \\vmware-host\Shared Folders\Desktop\ECE306Code\Project
#        07\Debug\Obj\init_cereal.r43
#
###############################################################################

\\vmware-host\Shared Folders\Desktop\ECE306Code\Project 07\init_cereal.c
      1          #include  "macros.h"
      2          #include  "msp430.h"

   \                                 In  segment DATA16_AN, at 0x202
   \   union <unnamed> _A_PAOUT_L
   \                     _A_PAOUT_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x204
   \   union <unnamed> _A_PADIR_L
   \                     _A_PADIR_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x20a
   \   union <unnamed> _A_PASEL0_L
   \                     _A_PASEL0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x20c
   \   union <unnamed> _A_PASEL1_L
   \                     _A_PASEL1_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5c0
   \   union <unnamed> _A_UCA0CTLW0_L
   \                     _A_UCA0CTLW0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5c6
   \   union <unnamed> _A_UCA0BRW_L
   \                     _A_UCA0BRW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5c8
   \   union <unnamed> _A_UCA0MCTLW_L
   \                     _A_UCA0MCTLW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5da
   \   union <unnamed> _A_UCA0IE_L
   \                     _A_UCA0IE_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5e0
   \   union <unnamed> _A_UCA1CTLW0_L
   \                     _A_UCA1CTLW0_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5e6
   \   union <unnamed> _A_UCA1BRW_L
   \                     _A_UCA1BRW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5e8
   \   union <unnamed> _A_UCA1MCTLW_L
   \                     _A_UCA1MCTLW_L:
   \   000000                DS8 2

   \                                 In  segment DATA16_AN, at 0x5fa
   \   union <unnamed> _A_UCA1IE_L
   \                     _A_UCA1IE_L:
   \   000000                DS8 2
      3          #include  "functions.h"
      4          /*******************************************************************************
      5          *        Author: Steffon Brigman
      6          *        Date:   October 2015
      7          *        Description: This file contains code to initialize UART serial communication.
      8          *        Built with IAR Embedded Workbench Version: V7.0.5/W32 (6.10.5)
      9          *
     10          *        File name: init_cereal.c
     11          *        Passed : No variables passed 
     12          *        Returned: no values returned 
     13          *        Globlas: None used
     14          *******************************************************************************/
     15          /*
     16          Transmit flag is already set
     17          Set the baud rate
     18          Set transmission buffer
     19          */

   \                                 In  segment CODE, align 2
     20          void Init_Serial_UCA1(void){// IOT SERIAL
   \                     Init_Serial_UCA1:
     21            /*******************************************************************************
     22          *        Author: Steffon Brigman
     23          *        Date:   October 2015
     24          *        Description: This fucntion initialize UART serial communication for A1 registers.
     25          *        Built with IAR Embedded Workbench Version: V7.0.5/W32 (6.10.5)
     26          *
     27          *        Funcction name: Init_Serial_UCA1
     28          *        Passed : No variables passed 
     29          *        Returned: no values returned 
     30          *        Locals: i
     31          *        Globlas: cpu_rx_ring_wr, cpu_rx_ring_rd, cpu_rx_ring_wr,cpu_rt_ring_rd
     32          *******************************************************************************/
     33           int i;
     34           
     35           for(i=ZERO; i<IOT_RING_SIZE; i++){
   \   000000   0F43         MOV.W   #0x0, R15
   \                     ??Init_Serial_UCA1_0:
   \   000002   3F902800     CMP.W   #0x28, R15
   \   000006   0434         JGE     ??Init_Serial_UCA1_2
     36           CPU_Char_Rx[i] = ORIGINAL; // USB Rx Buffer
   \   000008   CF43....     MOV.B   #0x0, CPU_Char_Rx(R15)
     37           }
   \   00000C   1F53         ADD.W   #0x1, R15
   \   00000E   F93F         JMP     ??Init_Serial_UCA1_0
     38           cpu_rx_ring_wr = BEGINNING;
   \                     ??Init_Serial_UCA1_2:
   \   000010   8243....     MOV.W   #0x0, &cpu_rx_ring_wr
     39           cpu_rx_ring_rd = BEGINNING;
   \   000014   8243....     MOV.W   #0x0, &cpu_rx_ring_rd
     40          
     41           for(i=ZERO; i<IOT_RING_SIZE; i++){ // May not use this
   \   000018   0F43         MOV.W   #0x0, R15
   \                     ??Init_Serial_UCA1_1:
   \   00001A   3F902800     CMP.W   #0x28, R15
   \   00001E   0434         JGE     ??Init_Serial_UCA1_3
     42           CPU_Char_Tx[i] = ORIGINAL; // USB Tx Buffer
   \   000020   CF43....     MOV.B   #0x0, CPU_Char_Tx(R15)
     43           }
   \   000024   1F53         ADD.W   #0x1, R15
   \   000026   F93F         JMP     ??Init_Serial_UCA1_1
     44           cpu_tx_ring_wr = BEGINNING;
   \                     ??Init_Serial_UCA1_3:
   \   000028   8243....     MOV.W   #0x0, &cpu_tx_ring_wr
     45           cpu_tx_ring_rd = BEGINNING;
   \   00002C   8243....     MOV.W   #0x0, &cpu_tx_ring_rd
     46           // Configure UART 0
     47           UCA1CTLW0 = ZERO; // Use word register
   \   000030   8243E005     MOV.W   #0x0, &0x5e0
     48           UCA1CTLW0 |= UCSSEL__SMCLK; // Set SMCLK as fBRCLK
   \   000034   B2D08000E005 BIS.W   #0x80, &0x5e0
     49           UCA1CTLW0 |= UCSWRST; // Set Software reset enable, logic held in reset state
   \   00003A   92D3E005     BIS.W   #0x1, &0x5e0
     50           UCA1BRW = BAUD_9600; // 9600 baud
   \   00003E   B2403400E605 MOV.W   #0x34, &0x5e6
     51           UCA1MCTLW = MOD_CTRL1;
   \   000044   B2401149E805 MOV.W   #0x4911, &0x5e8
     52           
     53           P2SEL1 |= CPU_TXD;
   \   00004A   F2D020000D02 BIS.B   #0x20, &0x20d
     54           P2SEL0 &= ~CPU_TXD;
   \   000050   F2C020000B02 BIC.B   #0x20, &0x20b
     55           P2OUT  |= CPU_TXD;
   \   000056   F2D020000302 BIS.B   #0x20, &0x203
     56           P2DIR |= CPU_TXD;
   \   00005C   F2D020000502 BIS.B   #0x20, &0x205
     57           
     58           P2SEL1 |= CPU_RXD;
   \   000062   F2D040000D02 BIS.B   #0x40, &0x20d
     59           P2SEL0 &= ~CPU_RXD;
   \   000068   F2C040000B02 BIC.B   #0x40, &0x20b
     60           P2OUT &= ~CPU_RXD;
   \   00006E   F2C040000302 BIC.B   #0x40, &0x203
     61           P2DIR &= ~CPU_RXD;
   \   000074   F2C040000502 BIC.B   #0x40, &0x205
     62           
     63           UCA1CTLW0 &= ~UCSWRST; // Release from reset
   \   00007A   92C3E005     BIC.W   #0x1, &0x5e0
     64           UCA1IE |= UCRXIE; // Enable RX (receive) interrupt
   \   00007E   92D3FA05     BIS.W   #0x1, &0x5fa
     65           UCA1IE |= UCTXIE; // Enable TX (transmit) interrupt 
   \   000082   A2D3FA05     BIS.W   #0x2, &0x5fa
     66          }
   \   000086   1001         RETA
   \   000088                REQUIRE _A_UCA1CTLW0_L
   \   000088                REQUIRE _A_UCA1BRW_L
   \   000088                REQUIRE _A_UCA1MCTLW_L
   \   000088                REQUIRE _A_PASEL1_L
   \   000088                REQUIRE _A_PASEL0_L
   \   000088                REQUIRE _A_PAOUT_L
   \   000088                REQUIRE _A_PADIR_L
   \   000088                REQUIRE _A_UCA1IE_L
     67          

   \                                 In  segment CODE, align 2
     68          void Init_Serial_UCA0(){// COMPUTER SERIAL
   \                     Init_Serial_UCA0:
     69            /*******************************************************************************
     70          *        Author: Steffon Brigman
     71          *        Date:   October 2015
     72          *        Description: This fucntion initialize UART serial communication for A1 registers.
     73          *        Built with IAR Embedded Workbench Version: V7.0.5/W32 (6.10.5)
     74          *
     75          *        Funcction name: Init_Serial_UCA1
     76          *        Passed : No variables passed 
     77          *        Returned: no values returned 
     78          *        Locals: i
     79          *        Globlas: cpu_rx_ring_wr, cpu_rx_ring_rd, cpu_rx_ring_wr,cpu_rt_ring_rd
     80          *******************************************************************************/
     81           int i;
     82           
     83           for(i=ZERO; i<IOT_RING_SIZE; i++){
   \   000000   0F43         MOV.W   #0x0, R15
   \                     ??Init_Serial_UCA0_0:
   \   000002   3F902800     CMP.W   #0x28, R15
   \   000006   0434         JGE     ??Init_Serial_UCA0_2
     84           USB_Char_Rx[i] = ORIGINAL; // USB Rx Buffer
   \   000008   CF43....     MOV.B   #0x0, USB_Char_Rx(R15)
     85           }
   \   00000C   1F53         ADD.W   #0x1, R15
   \   00000E   F93F         JMP     ??Init_Serial_UCA0_0
     86           usb_rx_ring_wr = BEGINNING;
   \                     ??Init_Serial_UCA0_2:
   \   000010   8243....     MOV.W   #0x0, &usb_rx_ring_wr
     87           usb_rx_ring_rd = BEGINNING;
   \   000014   8243....     MOV.W   #0x0, &usb_rx_ring_rd
     88          
     89           for(i=ZERO; i<IOT_RING_SIZE; i++){ // May not use this
   \   000018   0F43         MOV.W   #0x0, R15
   \                     ??Init_Serial_UCA0_1:
   \   00001A   3F902800     CMP.W   #0x28, R15
   \   00001E   0434         JGE     ??Init_Serial_UCA0_3
     90           USB_Char_Tx[i] = ORIGINAL; // USB Tx Buffer
   \   000020   CF43....     MOV.B   #0x0, USB_Char_Tx(R15)
     91           }
   \   000024   1F53         ADD.W   #0x1, R15
   \   000026   F93F         JMP     ??Init_Serial_UCA0_1
     92           usb_tx_ring_wr = BEGINNING;
   \                     ??Init_Serial_UCA0_3:
   \   000028   8243....     MOV.W   #0x0, &usb_tx_ring_wr
     93           usb_tx_ring_rd = BEGINNING;
   \   00002C   8243....     MOV.W   #0x0, &usb_tx_ring_rd
     94           // Configure UART 0
     95           UCA0CTLW0 = ZERO; // Use word register
   \   000030   8243C005     MOV.W   #0x0, &0x5c0
     96           UCA0CTLW0 |= UCSSEL__SMCLK; // Set SMCLK as fBRCLK
   \   000034   B2D08000C005 BIS.W   #0x80, &0x5c0
     97           UCA0CTLW0 |= UCSWRST; // Set Software reset enable, logic held in reset state
   \   00003A   92D3C005     BIS.W   #0x1, &0x5c0
     98           UCA0BRW = BAUD_9600; // 9600 baud
   \   00003E   B2403400C605 MOV.W   #0x34, &0x5c6
     99           UCA0MCTLW = MOD_CTRL1;
   \   000044   B2401149C805 MOV.W   #0x4911, &0x5c8
    100           
    101           P2SEL1 |= USB_TXD;
   \   00004A   D2D30D02     BIS.B   #0x1, &0x20d
    102           P2SEL0 &= ~USB_TXD;
   \   00004E   D2C30B02     BIC.B   #0x1, &0x20b
    103           P2OUT  |= USB_TXD;
   \   000052   D2D30302     BIS.B   #0x1, &0x203
    104           P2DIR |= USB_TXD;
   \   000056   D2D30502     BIS.B   #0x1, &0x205
    105           
    106           P2SEL1 |= USB_RXD;
   \   00005A   E2D30D02     BIS.B   #0x2, &0x20d
    107           P2SEL0 &= ~USB_RXD;
   \   00005E   E2C30B02     BIC.B   #0x2, &0x20b
    108           P2OUT &= ~USB_RXD;
   \   000062   E2C30302     BIC.B   #0x2, &0x203
    109           P2DIR &= ~USB_RXD;
   \   000066   E2C30502     BIC.B   #0x2, &0x205
    110           
    111           UCA0CTLW0 &= ~UCSWRST; // Release from reset
   \   00006A   92C3C005     BIC.W   #0x1, &0x5c0
    112           UCA0IE |= UCRXIE; // Enable RX (receive) interrupt
   \   00006E   92D3DA05     BIS.W   #0x1, &0x5da
    113           UCA0IE |= UCTXIE; // Enable TX (transmit) interrupt 
   \   000072   A2D3DA05     BIS.W   #0x2, &0x5da
    114          }
   \   000076   1001         RETA
   \   000078                REQUIRE _A_UCA0CTLW0_L
   \   000078                REQUIRE _A_UCA0BRW_L
   \   000078                REQUIRE _A_UCA0MCTLW_L
   \   000078                REQUIRE _A_PASEL1_L
   \   000078                REQUIRE _A_PASEL0_L
   \   000078                REQUIRE _A_PAOUT_L
   \   000078                REQUIRE _A_PADIR_L
   \   000078                REQUIRE _A_UCA0IE_L

   Maximum stack usage in bytes:

   CSTACK Function
   ------ --------
      4   Init_Serial_UCA0
      4   Init_Serial_UCA1


   Segment part sizes:

   Bytes  Function/Label
   -----  --------------
     120  Init_Serial_UCA0
     136  Init_Serial_UCA1
       2  _A_PADIR_L
       2  _A_PAOUT_L
       2  _A_PASEL0_L
       2  _A_PASEL1_L
       2  _A_UCA0BRW_L
       2  _A_UCA0CTLW0_L
       2  _A_UCA0IE_L
       2  _A_UCA0MCTLW_L
       2  _A_UCA1BRW_L
       2  _A_UCA1CTLW0_L
       2  _A_UCA1IE_L
       2  _A_UCA1MCTLW_L

 
 256 bytes in segment CODE
  24 bytes in segment DATA16_AN
 
 256 bytes of CODE memory
   0 bytes of DATA memory (+ 24 bytes shared)

Errors: none
Warnings: none
