--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18625 paths analyzed, 1263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.395ns.
--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_6 (SLICE_X4Y27.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.306ns (Levels of Logic = 5)
  Clock Path Skew:      -0.089ns (0.451 - 0.540)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.G4      net (fanout=14)       1.106   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X4Y26.G2       net (fanout=8)        0.878   N21
    SLICE_X4Y26.Y        Tilo                  0.616   Inst_control_i2c/cargador_1_0_not0001
                                                       Inst_control_i2c/cargador_1_6_not00011
    SLICE_X4Y27.CE       net (fanout=1)        1.179   Inst_control_i2c/cargador_1_6_not0001
    SLICE_X4Y27.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<6>
                                                       Inst_control_i2c/cargador_1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.306ns (3.689ns logic, 4.617ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.101ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.451 - 0.581)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.G2      net (fanout=14)       0.865   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.Y       Tilo                  0.561   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.F1      net (fanout=1)        0.115   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X4Y26.G2       net (fanout=8)        0.878   N21
    SLICE_X4Y26.Y        Tilo                  0.616   Inst_control_i2c/cargador_1_0_not0001
                                                       Inst_control_i2c/cargador_1_6_not00011
    SLICE_X4Y27.CE       net (fanout=1)        1.179   Inst_control_i2c/cargador_1_6_not0001
    SLICE_X4Y27.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<6>
                                                       Inst_control_i2c/cargador_1_6
    -------------------------------------------------  ---------------------------
    Total                                      8.101ns (3.631ns logic, 4.470ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd4 (FF)
  Destination:          Inst_control_i2c/cargador_1_6 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.451 - 0.562)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd4 to Inst_control_i2c/cargador_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd4
                                                       Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.G1      net (fanout=9)        0.760   Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X4Y26.G2       net (fanout=8)        0.878   N21
    SLICE_X4Y26.Y        Tilo                  0.616   Inst_control_i2c/cargador_1_0_not0001
                                                       Inst_control_i2c/cargador_1_6_not00011
    SLICE_X4Y27.CE       net (fanout=1)        1.179   Inst_control_i2c/cargador_1_6_not0001
    SLICE_X4Y27.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<6>
                                                       Inst_control_i2c/cargador_1_6
    -------------------------------------------------  ---------------------------
    Total                                      7.957ns (3.686ns logic, 4.271ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_1 (SLICE_X11Y20.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.427 - 0.540)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.G4      net (fanout=14)       1.106   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X17Y18.F2      net (fanout=8)        0.701   N21
    SLICE_X17Y18.X       Tilo                  0.562   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_1_1_not00011
    SLICE_X11Y20.CE      net (fanout=1)        0.884   Inst_control_i2c/cargador_1_1_not0001
    SLICE_X11Y20.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<1>
                                                       Inst_control_i2c/cargador_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (3.635ns logic, 4.145ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.427 - 0.581)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.G2      net (fanout=14)       0.865   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.Y       Tilo                  0.561   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.F1      net (fanout=1)        0.115   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X17Y18.F2      net (fanout=8)        0.701   N21
    SLICE_X17Y18.X       Tilo                  0.562   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_1_1_not00011
    SLICE_X11Y20.CE      net (fanout=1)        0.884   Inst_control_i2c/cargador_1_1_not0001
    SLICE_X11Y20.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<1>
                                                       Inst_control_i2c/cargador_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (3.577ns logic, 3.998ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd4 (FF)
  Destination:          Inst_control_i2c/cargador_1_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.431ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (0.427 - 0.562)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd4 to Inst_control_i2c/cargador_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd4
                                                       Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.G1      net (fanout=9)        0.760   Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X17Y18.F2      net (fanout=8)        0.701   N21
    SLICE_X17Y18.X       Tilo                  0.562   Inst_control_i2c/cargador_1_1_not0001
                                                       Inst_control_i2c/cargador_1_1_not00011
    SLICE_X11Y20.CE      net (fanout=1)        0.884   Inst_control_i2c/cargador_1_1_not0001
    SLICE_X11Y20.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<1>
                                                       Inst_control_i2c/cargador_1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (3.632ns logic, 3.799ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_3 (SLICE_X8Y23.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.765ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.438 - 0.540)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.YQ      Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.G4      net (fanout=14)       1.106   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y22.F2       net (fanout=8)        0.393   N21
    SLICE_X9Y22.X        Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X8Y23.CE       net (fanout=1)        1.177   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X8Y23.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (3.635ns logic, 4.130ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.560ns (Levels of Logic = 5)
  Clock Path Skew:      -0.143ns (0.438 - 0.581)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.G2      net (fanout=14)       0.865   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X19Y21.Y       Tilo                  0.561   N24
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.F1      net (fanout=1)        0.115   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y22.F2       net (fanout=8)        0.393   N21
    SLICE_X9Y22.X        Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X8Y23.CE       net (fanout=1)        1.177   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X8Y23.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (3.577ns logic, 3.983ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd4 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.124ns (0.438 - 0.562)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd4 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.XQ      Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd4
                                                       Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.G1      net (fanout=9)        0.760   Inst_control_i2c/estado_FSM_FFd4
    SLICE_X18Y21.Y       Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y21.F3      net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y21.X       Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y20.G2      net (fanout=3)        0.629   N16
    SLICE_X16Y20.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X13Y22.G1      net (fanout=4)        0.804   N14
    SLICE_X13Y22.Y       Tilo                  0.561   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y22.F2       net (fanout=8)        0.393   N21
    SLICE_X9Y22.X        Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X8Y23.CE       net (fanout=1)        1.177   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X8Y23.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (3.632ns logic, 3.784ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E (SLICE_X10Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_5 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.032 - 0.034)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_5 to Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.XQ       Tcko                  0.396   Inst_control_ultrasonico_1/dato<5>
                                                       Inst_control_ultrasonico_1/dato_5
    SLICE_X10Y10.BX      net (fanout=2)        0.315   Inst_control_ultrasonico_1/dato<5>
    SLICE_X10Y10.CLK     Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<5>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.244ns logic, 0.315ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_3/SRL16E (SLICE_X8Y12.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_3 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_3 to Inst_moduloAudio/Mshreg_contador_distancia_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y13.XQ       Tcko                  0.417   Inst_control_ultrasonico_1/dato<3>
                                                       Inst_control_ultrasonico_1/dato_3
    SLICE_X8Y12.BX       net (fanout=2)        0.317   Inst_control_ultrasonico_1/dato<3>
    SLICE_X8Y12.CLK      Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<3>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.265ns logic, 0.317ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E (SLICE_X10Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_1 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.007 - 0.017)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_1 to Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.XQ      Tcko                  0.396   Inst_control_ultrasonico_1/dato<1>
                                                       Inst_control_ultrasonico_1/dato_1
    SLICE_X10Y14.BX      net (fanout=2)        0.329   Inst_control_ultrasonico_1/dato<1>
    SLICE_X10Y14.CLK     Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<1>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.244ns logic, 0.329ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_transmiso_tx/select_senal<0>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_0/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_transmiso_tx/select_senal<0>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_0/CK
  Location pin: SLICE_X16Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_transmiso_tx/conteo<6>/CLK
  Logical resource: Inst_transmiso_tx/conteo_6/CK
  Location pin: SLICE_X22Y4.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.395|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18625 paths, 0 nets, and 2857 connections

Design statistics:
   Minimum period:   8.395ns{1}   (Maximum frequency: 119.119MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 24 12:21:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



