<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"  lang="en-gb">
<head>
<meta charset="UTF-8" />
<meta name="viewport" content="width=device-width, initial-scale=1"/>

<title>Fixed Point Numbers in Verilog | Project F - FPGA Development</title>

<meta property='og:title' content='Fixed Point Numbers in Verilog - Project F - FPGA Development'>
<meta property='og:description' content='Sometimes you need more precision than integers can provide, but floating-point computation is not trivial (try reading IEEE 754). You could use a library or IP block, but simple fixed point maths can often get the job done with little effort. Furthermore, most FPGAs have dedicated DSP blocks that make multiplication and addition of integers fast; we can take advantage of that with a fixed-point approach.
This post is part of a series of handy recipes to solve common FPGA development problems.'>
<meta property='og:url' content='https://projectf.io/posts/fixed-point-numbers-in-verilog/'>
<meta property='og:site_name' content='Project F - FPGA Development'>
<meta property='og:type' content='article'><meta property='og:image' content='https://projectf.io/img/posts/fixed-point-numbers-in-verilog/social-card.png'><meta property='article:published_time' content='2020-05-26T00:00:00Z'/><meta property='article:modified_time' content='2020-05-26T00:00:00Z'/><meta name='twitter:card' content='summary_large_image'><meta name='twitter:site' content='@WillFlux'><meta name='twitter:creator' content='@WillFlux'>


<link href="https://projectf.io/index.xml" rel="alternate" type="application/rss+xml" title="Project F - FPGA Development" />

<link rel="stylesheet" href="/css/style.css"/><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5">
<link rel="canonical" href="https://projectf.io/posts/fixed-point-numbers-in-verilog/">
<meta name="msapplication-TileColor" content="#da532c">
<meta name="theme-color" content="#ffffff">
<meta name="referrer" content="no-referrer, same-origin">
</head>
<body>
<section class="section">
  <div class="container">
    <nav id="nav-main" class="nav">
      <div id="nav-name" class="nav-left">
        <a id="nav-anchor" class="nav-item" href="https://projectf.io">
          <h1 id="nav-heading" class="title is-4">Project F - FPGA Development</h1>
        </a>
      </div>
      <div class="nav-right">
        <nav id="nav-items" class="nav-item level is-mobile"><a class="level-item" aria-label="github" href='https://github.com/projf/projf-explore'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="twitter" href='https://twitter.com/WillFlux'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M23 3a10.9 10.9 0 0 1-3.14 1.53 4.48 4.48 0 0 0-7.86 3v1A10.66 10.66 0 0 1 3 4s-4 9 5 13a11.64 11.64 0 0 1-7 2c9 5 20 0 20-11.5a4.5 4.5 0 0 0-.08-.83A7.72 7.72 0 0 0 23 3z"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="youtube" href='https://youtube.com/channel/UCaT0lvfWo1GStbp0neg8weg'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M22.54 6.42a2.78 2.78 0 0 0-1.94-2C18.88 4 12 4 12 4s-6.88 0-8.6.46a2.78 2.78 0 0 0-1.94 2A29 29 0 0 0 1 11.75a29 29 0 0 0 .46 5.33A2.78 2.78 0 0 0 3.4 19c1.72.46 8.6.46 8.6.46s6.88 0 8.6-.46a2.78 2.78 0 0 0 1.94-2 29 29 0 0 0 .46-5.25 29 29 0 0 0-.46-5.33z"/>
    <polygon points="9.75 15.02 15.5 11.75 9.75 8.48 9.75 15.02"/>
    
  </svg></i>
            </span>
          </a><a class="level-item" aria-label="rss" href='/index.xml'
            target='_blank' rel='noopener'>
            <span class="icon">
              <i class><svg viewbox='0 0 24 24' stroke-linecap='round' stroke-linejoin='round' stroke-width='2' aria-hidden='true'>
    
    <path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle>
    
  </svg></i>
            </span>
          </a></nav>
      </div>
    </nav>

    <nav class="nav">
      
      <div class="nav-left"><a class="nav-item" href="/about">
          <h2 class="title is-5">About</h2>
        </a><a class="nav-item" href="/sitemap">
          <h2 class="title is-5">Sitemap</h2>
        </a><a class="nav-item" href="/tags/cookbook">
          <h2 class="title is-5">Cookbook</h2>
        </a><a class="nav-item" href="/tags/graphics">
          <h2 class="title is-5">Graphics</h2>
        </a><a class="nav-item" href="/tags/maths">
          <h2 class="title is-5">Maths</h2>
        </a><a class="nav-item" href="/tags/tools">
          <h2 class="title is-5">Tools</h2>
        </a></div>
      

      
    </nav>

  </div>
  <script src="/js/navicon-shift.js"></script>
</section>
<section class="section">
  <div class="container">
    <div class="subtitle tags is-6 is-pulled-right">
      
      
<a class="subtitle is-6" href="/tags/cookbook/">#cookbook</a>



  
  | <a class="subtitle is-6" href="/tags/maths/">#maths</a>
  


      
    </div>
    <h2 class="subtitle is-6">26 May 2020</h2>
    <h1 class="title">Fixed Point Numbers in Verilog</h1>
    
    <div class="content">
      <p>Sometimes you need more precision than integers can provide, but floating-point computation is not trivial (try reading <a href="https://en.wikipedia.org/wiki/IEEE_754">IEEE 754</a>). You could use a library or IP block, but simple fixed point maths can often get the job done with little effort. Furthermore, most FPGAs have dedicated DSP blocks that make multiplication and addition of integers fast; we can take advantage of that with a fixed-point approach.</p>
<p>This post is part of a series of <a href="/tags/cookbook">handy recipes</a> to solve common FPGA development problems. There are also posts on <a href="/posts/division-in-verilog/">division</a>, <a href="/posts/square-root-in-verilog/">square root</a>, and <a href="/posts/fpga-sine-table/">sine &amp; cosine</a>.</p>
<p><em>Updated 2021-05-27. Feedback to <a href="https://twitter.com/WillFlux">@WillFlux</a> is most welcome.</em></p>
<h2 id="what-is-a-fixed-point-number">What is a Fixed Point Number?</h2>
<p>In a regular binary integer, the bits represent powers of two, with the least significant bit being <code>1</code>.</p>
<p>For example, decimal <code>13</code> is <code>1101</code> in binary: <code>8 + 4 + 1 = 13</code>.</p>
<p>With decimal numbers, we&rsquo;re used to the idea of using a <a href="https://en.wikipedia.org/wiki/Decimal_separator">decimal separator</a>, a point or comma, to separate integer and fractional parts. 1001 is one thousand and one, whereas 10.01 is ten and one hundredth.</p>
<p>We can do the same thing in binary and use the bits to represent any powers of two we like.</p>
<p>For example, we can think of <code>4.75</code> as being <code>4 + 1/2 + 1/4</code>.</p>
<p>In binary terms this can be visualized as:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">8    4    2    1   1/2  1/4  1/8  1/16
^    ^    ^    ^    ^    ^    ^    ^
0    1    0    0    1    1    0    0
</code></pre></div><p>Or, with a handy point to mark the fractional part: <code>0100.1100</code>.</p>
<p>We&rsquo;re choosing to interpret the value as being fixed point, but from an FPGA logic point of view, it&rsquo;s just an 8-bit integer: provided we are consistent in the position of the fixed point we&rsquo;ll get the expected result from mathematical operations. See later in this post if you have existing integers you need to convert to fixed point.</p>
<h3 id="q-notation">Q Notation</h3>
<p>To express the number of integer and fractional bits we use <a href="https://en.wikipedia.org/wiki/Q_%28number_format%29">Q number format</a>: <strong>Qi.f</strong> where <strong>i</strong> is the number of integer bits and <strong>f</strong> is the number of fractional bits. <code>0100.1100</code> has four integer and four fractional bits, so is Q4.4. We&rsquo;ll mostly use Q4.4 in this post to keep the examples manageable.</p>
<p><em>ProTip: Some sources include the sign bit in <strong>i</strong>, but others do not. In our examples, we include the sign bit: thus Q4.4 is from -8 to 7.9375 (7 + 15/16): we discuss range later in this post.</em></p>
<h2 id="maths-just-works">Maths Just Works!</h2>
<p>All the usual binary maths work when used with fixed-point numbers. Verilog can generally synthesize addition, subtraction, and multiplication on an FPGA. We cannot synthesize division automatically, but we can multiply by fractional numbers, e.g. multiply by 0.1 instead of dividing by 10.</p>
<h3 id="addition--subtraction">Addition &amp; Subtraction</h3>
<p>Addition works in exactly the same way as for integers:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0011.1010        3.6250
+ 0100.0001      + 4.0625
= 0111.1011      = 7.6875
</code></pre></div><p>We can also do subtraction using <a href="https://en.wikipedia.org/wiki/Two%27s_complement">two&rsquo;s complement</a> to express the negative number:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0011.1010        3.6250
+ 1110.1000      - 1.5000
= 0010.0010      = 2.1250
</code></pre></div><p>How did we get the two&rsquo;s complement for -1.5?</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">1.5 = 1 + 1/2 = 0001.1000

Start:  0001.1000 (1.5)
Invert: 1110.0111
Add 1:  0000.0001
Result: 1110.1000 (-1.5)
</code></pre></div><h3 id="multiplication">Multiplication</h3>
<p>Multiplication works as expected too, but the product contains twice the number of bits. Multiplying two Q4.4 numbers results in a Q8.8 product:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0011.0100        3.2500
x 0010.0001        2.0625
</code></pre></div><p>You can do the long multiplication to produce:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">00000110.10110100 = 6.703125
</code></pre></div><p>We can round this to our original Q4.4 format by taking the eight middle bits:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">0000[0110.1011]0100 = 0110.1011 = 6.6875
</code></pre></div><p>You can see we lost some precision there; this often happens when you convert to the original precision after multiplication. If our result had been 8 or higher, it would have overflowed our Q4.4 format because the largest digit we can represent with four bits in two&rsquo;s complement is 7. We discuss range and precision in more detail below.</p>
<h3 id="division">Division</h3>
<p>Division is less straightforward. You can&rsquo;t synthesize it with regular Verilog unless it&rsquo;s by a power of two, which uses a right shift. A right shift truncates the result, so we lose the fractional part:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">0111    7
 &gt;&gt;1    right-shift 1 bit
0011    3
</code></pre></div><p>However, with fractional numbers, we can do accurate division by a constant using multiplication.</p>
<p>For example, to divide by 2 we multiple by 0.5:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0111.1000             7.5000
x 0000.1000             0.5000
= 00000011.11000000     3.7500
</code></pre></div><p>Back in Q4.4: <code>0011.1100</code>. In this case, our answer is exact.</p>
<p>To be able to divide arbitrary fixed-point numbers see: <a href="/posts/division-in-verilog/">Division in Verilog</a>.</p>
<h2 id="in-verilog">In Verilog</h2>
<p>You can&rsquo;t use a point &lsquo;.&rsquo; in Verilog binary literals, but you can use an underscore. The following module demonstrates all the calculations we performed above:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> fixedtest();
    <span style="color:#66d9ef">reg</span> <span style="color:#66d9ef">signed</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] a, b, c;
    <span style="color:#66d9ef">reg</span> <span style="color:#66d9ef">signed</span> [<span style="color:#ae81ff">15</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ab;  <span style="color:#75715e">// large enough for product
</span><span style="color:#75715e"></span>
    <span style="color:#66d9ef">localparam</span> SF <span style="color:#f92672">=</span> <span style="color:#ae81ff">2.0</span><span style="color:#f92672">**-</span><span style="color:#ae81ff">4.0</span>;  <span style="color:#75715e">// Q4.4 scaling factor is 2^-4
</span><span style="color:#75715e"></span>
    <span style="color:#66d9ef">initial</span> <span style="color:#66d9ef">begin</span>
        $display(<span style="color:#e6db74">&#34;Fixed Point Examples from projectf.io.&#34;</span>);

        a <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0011</span>_1010;  <span style="color:#75715e">// 3.6250
</span><span style="color:#75715e"></span>        b <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0100</span>_0001;  <span style="color:#75715e">// 4.0625
</span><span style="color:#75715e"></span>        c <span style="color:#f92672">=</span> a <span style="color:#f92672">+</span> b;         <span style="color:#75715e">// 0111.1011 = 7.6875
</span><span style="color:#75715e"></span>        $display(<span style="color:#e6db74">&#34;%f + %f = %f&#34;</span>, $itor(a<span style="color:#f92672">*</span>SF), $itor(b<span style="color:#f92672">*</span>SF), $itor(c<span style="color:#f92672">*</span>SF));

        a <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0011</span>_1010;  <span style="color:#75715e">// 3.6250
</span><span style="color:#75715e"></span>        b <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b1110</span>_1000;  <span style="color:#75715e">// -1.5000
</span><span style="color:#75715e"></span>        c <span style="color:#f92672">=</span> a <span style="color:#f92672">+</span> b;         <span style="color:#75715e">// 0010.0010 = 2.1250
</span><span style="color:#75715e"></span>        $display(<span style="color:#e6db74">&#34;%f + %f = %f&#34;</span>, $itor(a<span style="color:#f92672">*</span>SF), $itor(b<span style="color:#f92672">*</span>SF), $itor(c<span style="color:#f92672">*</span>SF));

        a <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0011</span>_0100;  <span style="color:#75715e">// 3.2500
</span><span style="color:#75715e"></span>        b <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0010</span>_0001;  <span style="color:#75715e">// 2.0625
</span><span style="color:#75715e"></span>        ab <span style="color:#f92672">=</span> a <span style="color:#f92672">*</span> b;        <span style="color:#75715e">// 00000110.10110100 = 6.703125
</span><span style="color:#75715e"></span>        c <span style="color:#f92672">=</span> ab[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">4</span>];      <span style="color:#75715e">// take middle 8 bits: 0110.1011 = 6.6875
</span><span style="color:#75715e"></span>        $display(<span style="color:#e6db74">&#34;%f * %f = %f&#34;</span>, $itor(a<span style="color:#f92672">*</span>SF), $itor(b<span style="color:#f92672">*</span>SF), $itor(c<span style="color:#f92672">*</span>SF));

        a <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0111</span>_1000;  <span style="color:#75715e">// 7.5000
</span><span style="color:#75715e"></span>        b <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0000</span>_1000;  <span style="color:#75715e">// 0.5000
</span><span style="color:#75715e"></span>        ab <span style="color:#f92672">=</span> a <span style="color:#f92672">*</span> b;        <span style="color:#75715e">// 00000011.11000000 = 3.7500
</span><span style="color:#75715e"></span>        c <span style="color:#f92672">=</span> ab[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">4</span>];      <span style="color:#75715e">// take middle 8 bits: 0011.1100 = 3.7500
</span><span style="color:#75715e"></span>        $display(<span style="color:#e6db74">&#34;%f * %f = %f&#34;</span>, $itor(a<span style="color:#f92672">*</span>SF), $itor(b<span style="color:#f92672">*</span>SF), $itor(c<span style="color:#f92672">*</span>SF));
    <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p><em>NB. My syntax highlighter doesn&rsquo;t like underscore in numbers, but they do work in actual tools.</em></p>
<p>The <strong><code>$itor</code></strong> function converts an integer into a real number we can display. We divide our results by 2<sup>4</sup> to account for the lower four bits being fractional. For example, <code>00101000</code> would normally be interpreted as 40 (32+8), but we want it to be 2.5 (2 + 1/2). If we divide 40 by 2<sup>4</sup>=16 we get the desired 2.5.</p>
<h3 id="large-numbers-small-numbers">Large Numbers, Small Numbers</h3>
<p>If the numbers you&rsquo;re using are very small or large, you can improve your accuracy by scaling them so that they fit comfortably into the range of your fixed-point numbers.</p>
<p>Let&rsquo;s say we want to perform the following: <code>3/256 x 7</code>.</p>
<p>The smallest fraction we can represent in Q4.4 is 1/16, so 3/256 can&rsquo;t be expressed. Rather than use a larger precision we can scale the smaller number up. If we multiply 3/256 by 2<sup>6</sup> we get 0.75, which comfortably fits within our precision. Because we&rsquo;ve multiplied one of our numbers by 2<sup>6</sup> we need to add this to the scaling factor, making it 2<sup>10</sup> (that&rsquo;s 4 bits for our Q4.4 format and 6 bits for adjusted scaling):</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog">a <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0000</span>_1100;  <span style="color:#75715e">// 0.7500  (0.75 = 3/256 x 2^6)
</span><span style="color:#75715e"></span>b <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0111</span>_0000;  <span style="color:#75715e">// 7.0000
</span><span style="color:#75715e"></span>ab <span style="color:#f92672">=</span> a <span style="color:#f92672">*</span> b;        <span style="color:#75715e">// 00000101.01000000
</span><span style="color:#75715e"></span>c <span style="color:#f92672">=</span> ab[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">4</span>];      <span style="color:#75715e">// take middle 8 bits: 0101.1010
</span><span style="color:#75715e"></span>$display(<span style="color:#e6db74">&#34;%f&#34;</span>, $itor(c<span style="color:#f92672">*</span><span style="color:#ae81ff">2.0</span><span style="color:#f92672">**-</span><span style="color:#ae81ff">10.0</span>));  <span style="color:#75715e">// divide result by 2^10
</span></code></pre></div><p>We get the result 0.082031, which is close to the exact value of 0.08203125. To improve on the accuracy further would require using more bits.</p>
<h2 id="range--precision">Range &amp; Precision</h2>
<p>You can get a wider range by using more integer bits and better precision by using more fractional bits. However, using more bits increases the amount of FPGA logic required. Consider what your problem requires and the capabilities of your FPGA.</p>
<h3 id="q44">Q4.4</h3>
<p>Using two&rsquo;s complement, a 4-bit value ranges from -8 (<code>1000</code>) to +7 (<code>0111</code>).
A 4-bit fraction can represent numbers as small as 1/16 (<code>0001</code>) and as large as 15/16 (<code>1111</code>).</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">Range:      -8 to 7.9375 (7 + 15/16)
Precision:  0.0625 (1/16)
</code></pre></div><h3 id="q1616">Q16.16</h3>
<p>Using two&rsquo;s compliment a 16-bit value ranges from -32,768 to +32,767.
A 16-bit fraction can represent numbers as small as 1/65,536 and as large as 65,535/65,536.</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">Range:      -32,768 to 32,767.9999847...
Precision:  0.0000152...
</code></pre></div><p>According to <a href="https://en.wikipedia.org/wiki/Fixed-point_arithmetic">Wikipedia</a>, <strong>Doom</strong> used a Q16.16 representation:</p>
<blockquote>
<p>&ldquo;&hellip;for all of its non-integer computations, including map system, geometry, rendering, player movement etc. This was done in order for the game to be playable on 386 and 486SX CPUs without an FPU. For compatibility reasons, this representation is still used in modern Doom source ports.&rdquo;</p>
</blockquote>
<h3 id="overflow">Overflow</h3>
<p>All results so far have fitted in our Q4.4 representation, but this doesn&rsquo;t always happen. Let&rsquo;s consider what happens when we multiply 6.5 by 4:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0110.1000        6.5000
x 0100.0000        4.0000
00011010.00000000 26.0000
</code></pre></div><p>If we take the eight middle bits, we get 1010.0000, which is -6. Our Q4.4 representation can&rsquo;t hold 26.
For a Q4.4 product, if any of the first four bits contain <code>1</code>, then we&rsquo;ve overflowed. You can also check for a loss of precision by looking for any 1s in the four least significant bits.</p>
<p>Overflow can also happen with addition:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  0110.1010        6.6250
+ 0100.0001     +  4.0625
= 1010.1011     = -5.3125 ?!
</code></pre></div><p>And if our result is less than -8 it will overflow in the negative direction:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">  1010.0000       -6.0000
+ 1010.0000     + -6.0000
= 0100.0000     =  4.0000 ?!
</code></pre></div><p>Thankfully it&rsquo;s not too hard to detect this. If both our operands are positive and the result is negative, then overflow must have occurred. Similarly, if both our operands are negative and the result is positive, then it has overflowed too.</p>
<h2 id="converting-to-and-from-integers">Converting to and from Integers</h2>
<p>Conversion to and from regular binary integers simply requires using the appropriate left or right shift. For example, if we&rsquo;re using Q16.16 format we need to left-shift an integer 16 positions to create the Q16.16 fixed-point number:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">101010  // decimal 42
&lt;&lt; 16   // left shift 16 positions
101010000000000000000
0000000000101010.0000000000000000  // with all bits shown in Q16.16 notation
</code></pre></div><p>To make long binary numbers easier to read it&rsquo;s common practice to include spaces. For example, we could represent decimal 42 in Q16.16 as:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">0000 0000 0010 1010.0000 0000 0000 0000
</code></pre></div><p>We can then perform all the usual arithmetic operators on it with other Q16.16 numbers. For example, let&rsquo;s add decimal 2.875:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">0000 0000 0010 1010.0000 0000 0000 0000  //  42
0000 0000 0000 0010.1110 0000 0000 0000  // + 2.875
0000 0000 0010 1100.1110 0000 0000 0000  //  44.875
</code></pre></div><p>If you need to convert a Q16.16 number back to a regular integer, you right shift 16 positions:</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-plaintext" data-lang="plaintext">0000 0000 0001 0111.1110 0000 0000 0000  // 44.875
&gt;&gt; 16  // right shift 16 positions
0000 0000 0010 1100 // 44
</code></pre></div><p>This removes (truncates) the fractional part, so the answer ends up being <code>101100</code> (decimal 44).</p>

      
      <div class="related">

<h3>Similar articles:</h3>
<ul>
	
	<li><a href="/posts/initialize-memory-in-verilog/">Initialize Memory in Verilog</a></li>
	
</ul>
</div>
      
    </div>
    
  </div>
</section>

    <script src="/js/copycode.js"></script>



<section class="section">
  <div class="container has-text-centered">
    <p>©2021 Will Green, Project F</p>
    
  </div>
</section>


<script src="https://narwhal.projectf.io/script.js" site="EVCGKVDN" defer></script>
</body>
</html>

