// Seed: 2158769026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  parameter id_6 = 1 > 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_3 = 32'd48,
    parameter id_8 = 32'd72
) (
    input uwire id_0,
    output supply1 id_1,
    input tri1 _id_2,
    output tri1 _id_3,
    input tri1 id_4
    , id_13,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri _id_8,
    output tri1 id_9,
    output supply0 id_10[id_2 : id_3],
    output wand id_11
);
  wire  id_14;
  wire  id_15;
  uwire id_16;
  initial $clog2(82);
  ;
  assign id_16 = 1;
  assign id_6  = id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_15,
      id_15,
      id_14
  );
  wire [-1 'b0 : (  -1  )  -  id_8] id_17;
endmodule
