#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a962f17750 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x55a962f45100_0 .var "clk", 0 0;
v0x55a962f451c0_0 .var "inputs", 3 0;
v0x55a962f45280_0 .net "outputs", 1 0, L_0x55a962f0cb20;  1 drivers
v0x55a962f45380_0 .var "reset", 0 0;
S_0x55a962f178e0 .scope module, "uut" "spiking_neural_network" 2 15, 3 1 0, S_0x55a962f17750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "inputs";
    .port_info 3 /OUTPUT 2 "outputs";
P_0x55a962f1c5a0 .param/l "NUM_HIDDEN" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x55a962f1c5e0 .param/l "NUM_INPUTS" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x55a962f1c620 .param/l "NUM_OUTPUTS" 0 3 4, +C4<00000000000000000000000000000010>;
P_0x55a962f1c660 .param/l "Tau_m" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x55a962f1c6a0 .param/l "V_rest" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x55a962f1c6e0 .param/l "V_th" 0 3 6, +C4<00000000000000000000000000001010>;
L_0x55a962f0cb20 .functor BUFZ 2, L_0x55a962f46b40, C4<00>, C4<00>, C4<00>;
v0x55a962f44bc0_0 .net "clk", 0 0, v0x55a962f45100_0;  1 drivers
v0x55a962f44c80_0 .net "hidden_spikes", 2 0, L_0x55a962f46180;  1 drivers
v0x55a962f44d60_0 .net "inputs", 3 0, v0x55a962f451c0_0;  1 drivers
v0x55a962f44e20_0 .net "output_spikes", 1 0, L_0x55a962f46b40;  1 drivers
v0x55a962f44f00_0 .net "outputs", 1 0, L_0x55a962f0cb20;  alias, 1 drivers
v0x55a962f44fe0_0 .net "reset", 0 0, v0x55a962f45380_0;  1 drivers
L_0x55a962f45420 .part v0x55a962f451c0_0, 0, 1;
L_0x55a962f458d0 .part v0x55a962f451c0_0, 1, 1;
L_0x55a962f45ce0 .part v0x55a962f451c0_0, 2, 1;
L_0x55a962f46180 .concat8 [ 1 1 1 0], v0x55a962f42f20_0, v0x55a962f43bc0_0, v0x55a962f44960_0;
L_0x55a962f46310 .part L_0x55a962f46180, 0, 1;
L_0x55a962f46720 .part L_0x55a962f46180, 1, 1;
L_0x55a962f46b40 .concat8 [ 1 1 0 0], v0x55a962f20ce0_0, v0x55a962f42180_0;
S_0x55a962edb490 .scope generate, "hidden_to_output[0]" "hidden_to_output[0]" 3 38, 3 38 0, S_0x55a962f178e0;
 .timescale 0 0;
P_0x55a962edb670 .param/l "i" 1 3 38, +C4<00>;
v0x55a962f123d0_0 .net *"_ivl_0", 0 0, L_0x55a962f46310;  1 drivers
LS_0x55a962f463e0_0_0 .concat [ 1 1 1 1], L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310;
LS_0x55a962f463e0_0_4 .concat [ 1 1 1 1], L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310;
LS_0x55a962f463e0_0_8 .concat [ 1 1 1 1], L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310;
LS_0x55a962f463e0_0_12 .concat [ 1 1 1 1], L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310, L_0x55a962f46310;
L_0x55a962f463e0 .concat [ 4 4 4 4], LS_0x55a962f463e0_0_0, LS_0x55a962f463e0_0_4, LS_0x55a962f463e0_0_8, LS_0x55a962f463e0_0_12;
S_0x55a962edb710 .scope module, "output_neuron" "lif_neuron" 3 43, 4 1 0, S_0x55a962edb490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "I_in";
    .port_info 3 /OUTPUT 1 "spike";
    .port_info 4 /OUTPUT 16 "V_out";
P_0x55a962f0f370 .param/l "Tau_m" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55a962f0f3b0 .param/l "V_rest" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x55a962f0f3f0 .param/l "V_th" 0 4 3, +C4<00000000000000000000000000001010>;
v0x55a962f0aaa0_0 .net "I_in", 15 0, L_0x55a962f463e0;  1 drivers
v0x55a962f0ae40_0 .var "V_mem", 15 0;
v0x55a962f1f8e0_0 .var "V_out", 15 0;
v0x55a962f1f9b0_0 .net "clk", 0 0, v0x55a962f45100_0;  alias, 1 drivers
v0x55a962f1fd50_0 .net "reset", 0 0, v0x55a962f45380_0;  alias, 1 drivers
v0x55a962f20ce0_0 .var "spike", 0 0;
E_0x55a962edbd10 .event posedge, v0x55a962f1f9b0_0;
E_0x55a962edbfa0 .event posedge, v0x55a962f1fd50_0, v0x55a962f1f9b0_0;
S_0x55a962f416e0 .scope generate, "hidden_to_output[1]" "hidden_to_output[1]" 3 38, 3 38 0, S_0x55a962f178e0;
 .timescale 0 0;
P_0x55a962f41900 .param/l "i" 1 3 38, +C4<01>;
v0x55a962f422d0_0 .net *"_ivl_0", 0 0, L_0x55a962f46720;  1 drivers
LS_0x55a962f46800_0_0 .concat [ 1 1 1 1], L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720;
LS_0x55a962f46800_0_4 .concat [ 1 1 1 1], L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720;
LS_0x55a962f46800_0_8 .concat [ 1 1 1 1], L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720;
LS_0x55a962f46800_0_12 .concat [ 1 1 1 1], L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720, L_0x55a962f46720;
L_0x55a962f46800 .concat [ 4 4 4 4], LS_0x55a962f46800_0_0, LS_0x55a962f46800_0_4, LS_0x55a962f46800_0_8, LS_0x55a962f46800_0_12;
S_0x55a962f419c0 .scope module, "output_neuron" "lif_neuron" 3 43, 4 1 0, S_0x55a962f416e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "I_in";
    .port_info 3 /OUTPUT 1 "spike";
    .port_info 4 /OUTPUT 16 "V_out";
P_0x55a962f0a9a0 .param/l "Tau_m" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55a962f0a9e0 .param/l "V_rest" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x55a962f0aa20 .param/l "V_th" 0 4 3, +C4<00000000000000000000000000001010>;
v0x55a962f41cf0_0 .net "I_in", 15 0, L_0x55a962f46800;  1 drivers
v0x55a962f41df0_0 .var "V_mem", 15 0;
v0x55a962f41ed0_0 .var "V_out", 15 0;
v0x55a962f41fc0_0 .net "clk", 0 0, v0x55a962f45100_0;  alias, 1 drivers
v0x55a962f42090_0 .net "reset", 0 0, v0x55a962f45380_0;  alias, 1 drivers
v0x55a962f42180_0 .var "spike", 0 0;
S_0x55a962f423d0 .scope generate, "input_to_hidden[0]" "input_to_hidden[0]" 3 21, 3 21 0, S_0x55a962f178e0;
 .timescale 0 0;
P_0x55a962f425d0 .param/l "i" 1 3 21, +C4<00>;
v0x55a962f43080_0 .net *"_ivl_0", 0 0, L_0x55a962f45420;  1 drivers
LS_0x55a962f45540_0_0 .concat [ 1 1 1 1], L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420;
LS_0x55a962f45540_0_4 .concat [ 1 1 1 1], L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420;
LS_0x55a962f45540_0_8 .concat [ 1 1 1 1], L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420;
LS_0x55a962f45540_0_12 .concat [ 1 1 1 1], L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420, L_0x55a962f45420;
L_0x55a962f45540 .concat [ 4 4 4 4], LS_0x55a962f45540_0_0, LS_0x55a962f45540_0_4, LS_0x55a962f45540_0_8, LS_0x55a962f45540_0_12;
S_0x55a962f42690 .scope module, "hidden_neuron" "lif_neuron" 3 26, 4 1 0, S_0x55a962f423d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "I_in";
    .port_info 3 /OUTPUT 1 "spike";
    .port_info 4 /OUTPUT 16 "V_out";
P_0x55a962f0d0f0 .param/l "Tau_m" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55a962f0d130 .param/l "V_rest" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x55a962f0d170 .param/l "V_th" 0 4 3, +C4<00000000000000000000000000001010>;
v0x55a962f42a20_0 .net "I_in", 15 0, L_0x55a962f45540;  1 drivers
v0x55a962f42b20_0 .var "V_mem", 15 0;
v0x55a962f42c00_0 .var "V_out", 15 0;
v0x55a962f42cf0_0 .net "clk", 0 0, v0x55a962f45100_0;  alias, 1 drivers
v0x55a962f42de0_0 .net "reset", 0 0, v0x55a962f45380_0;  alias, 1 drivers
v0x55a962f42f20_0 .var "spike", 0 0;
S_0x55a962f43180 .scope generate, "input_to_hidden[1]" "input_to_hidden[1]" 3 21, 3 21 0, S_0x55a962f178e0;
 .timescale 0 0;
P_0x55a962f43380 .param/l "i" 1 3 21, +C4<01>;
v0x55a962f43d20_0 .net *"_ivl_0", 0 0, L_0x55a962f458d0;  1 drivers
LS_0x55a962f45970_0_0 .concat [ 1 1 1 1], L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0;
LS_0x55a962f45970_0_4 .concat [ 1 1 1 1], L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0;
LS_0x55a962f45970_0_8 .concat [ 1 1 1 1], L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0;
LS_0x55a962f45970_0_12 .concat [ 1 1 1 1], L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0, L_0x55a962f458d0;
L_0x55a962f45970 .concat [ 4 4 4 4], LS_0x55a962f45970_0_0, LS_0x55a962f45970_0_4, LS_0x55a962f45970_0_8, LS_0x55a962f45970_0_12;
S_0x55a962f43460 .scope module, "hidden_neuron" "lif_neuron" 3 26, 4 1 0, S_0x55a962f43180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "I_in";
    .port_info 3 /OUTPUT 1 "spike";
    .port_info 4 /OUTPUT 16 "V_out";
P_0x55a962f0cd50 .param/l "Tau_m" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55a962f0cd90 .param/l "V_rest" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x55a962f0cdd0 .param/l "V_th" 0 4 3, +C4<00000000000000000000000000001010>;
v0x55a962f43760_0 .net "I_in", 15 0, L_0x55a962f45970;  1 drivers
v0x55a962f43860_0 .var "V_mem", 15 0;
v0x55a962f43940_0 .var "V_out", 15 0;
v0x55a962f43a30_0 .net "clk", 0 0, v0x55a962f45100_0;  alias, 1 drivers
v0x55a962f43ad0_0 .net "reset", 0 0, v0x55a962f45380_0;  alias, 1 drivers
v0x55a962f43bc0_0 .var "spike", 0 0;
S_0x55a962f43e20 .scope generate, "input_to_hidden[2]" "input_to_hidden[2]" 3 21, 3 21 0, S_0x55a962f178e0;
 .timescale 0 0;
P_0x55a962f44070 .param/l "i" 1 3 21, +C4<010>;
v0x55a962f44ac0_0 .net *"_ivl_0", 0 0, L_0x55a962f45ce0;  1 drivers
LS_0x55a962f45d80_0_0 .concat [ 1 1 1 1], L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0;
LS_0x55a962f45d80_0_4 .concat [ 1 1 1 1], L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0;
LS_0x55a962f45d80_0_8 .concat [ 1 1 1 1], L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0;
LS_0x55a962f45d80_0_12 .concat [ 1 1 1 1], L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0, L_0x55a962f45ce0;
L_0x55a962f45d80 .concat [ 4 4 4 4], LS_0x55a962f45d80_0_0, LS_0x55a962f45d80_0_4, LS_0x55a962f45d80_0_8, LS_0x55a962f45d80_0_12;
S_0x55a962f44150 .scope module, "hidden_neuron" "lif_neuron" 3 26, 4 1 0, S_0x55a962f43e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "I_in";
    .port_info 3 /OUTPUT 1 "spike";
    .port_info 4 /OUTPUT 16 "V_out";
P_0x55a962f44330 .param/l "Tau_m" 0 4 4, +C4<00000000000000000000000000001010>;
P_0x55a962f44370 .param/l "V_rest" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x55a962f443b0 .param/l "V_th" 0 4 3, +C4<00000000000000000000000000001010>;
v0x55a962f44550_0 .net "I_in", 15 0, L_0x55a962f45d80;  1 drivers
v0x55a962f44650_0 .var "V_mem", 15 0;
v0x55a962f44730_0 .var "V_out", 15 0;
v0x55a962f44820_0 .net "clk", 0 0, v0x55a962f45100_0;  alias, 1 drivers
v0x55a962f448c0_0 .net "reset", 0 0, v0x55a962f45380_0;  alias, 1 drivers
v0x55a962f44960_0 .var "spike", 0 0;
    .scope S_0x55a962f42690;
T_0 ;
    %wait E_0x55a962edbfa0;
    %load/vec4 v0x55a962f42de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f42b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f42f20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a962f42b20_0;
    %pad/u 32;
    %load/vec4 v0x55a962f42a20_0;
    %pad/u 32;
    %load/vec4 v0x55a962f42b20_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %add;
    %pad/u 16;
    %assign/vec4 v0x55a962f42b20_0, 0;
    %load/vec4 v0x55a962f42b20_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a962f42f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f42b20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f42f20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a962f42690;
T_1 ;
    %wait E_0x55a962edbd10;
    %load/vec4 v0x55a962f42b20_0;
    %assign/vec4 v0x55a962f42c00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a962f43460;
T_2 ;
    %wait E_0x55a962edbfa0;
    %load/vec4 v0x55a962f43ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f43860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f43bc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a962f43860_0;
    %pad/u 32;
    %load/vec4 v0x55a962f43760_0;
    %pad/u 32;
    %load/vec4 v0x55a962f43860_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %add;
    %pad/u 16;
    %assign/vec4 v0x55a962f43860_0, 0;
    %load/vec4 v0x55a962f43860_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a962f43bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f43860_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f43bc0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a962f43460;
T_3 ;
    %wait E_0x55a962edbd10;
    %load/vec4 v0x55a962f43860_0;
    %assign/vec4 v0x55a962f43940_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a962f44150;
T_4 ;
    %wait E_0x55a962edbfa0;
    %load/vec4 v0x55a962f448c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f44650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f44960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a962f44650_0;
    %pad/u 32;
    %load/vec4 v0x55a962f44550_0;
    %pad/u 32;
    %load/vec4 v0x55a962f44650_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %add;
    %pad/u 16;
    %assign/vec4 v0x55a962f44650_0, 0;
    %load/vec4 v0x55a962f44650_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a962f44960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f44650_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f44960_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a962f44150;
T_5 ;
    %wait E_0x55a962edbd10;
    %load/vec4 v0x55a962f44650_0;
    %assign/vec4 v0x55a962f44730_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a962edb710;
T_6 ;
    %wait E_0x55a962edbfa0;
    %load/vec4 v0x55a962f1fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f0ae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f20ce0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a962f0ae40_0;
    %pad/u 32;
    %load/vec4 v0x55a962f0aaa0_0;
    %pad/u 32;
    %load/vec4 v0x55a962f0ae40_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %add;
    %pad/u 16;
    %assign/vec4 v0x55a962f0ae40_0, 0;
    %load/vec4 v0x55a962f0ae40_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a962f20ce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f0ae40_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f20ce0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a962edb710;
T_7 ;
    %wait E_0x55a962edbd10;
    %load/vec4 v0x55a962f0ae40_0;
    %assign/vec4 v0x55a962f1f8e0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55a962f419c0;
T_8 ;
    %wait E_0x55a962edbfa0;
    %load/vec4 v0x55a962f42090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f41df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f42180_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a962f41df0_0;
    %pad/u 32;
    %load/vec4 v0x55a962f41cf0_0;
    %pad/u 32;
    %load/vec4 v0x55a962f41df0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %add;
    %pad/u 16;
    %assign/vec4 v0x55a962f41df0_0, 0;
    %load/vec4 v0x55a962f41df0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a962f42180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a962f41df0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a962f42180_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a962f419c0;
T_9 ;
    %wait E_0x55a962edbd10;
    %load/vec4 v0x55a962f41df0_0;
    %assign/vec4 v0x55a962f41ed0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a962f17750;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x55a962f45100_0;
    %inv;
    %store/vec4 v0x55a962f45100_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a962f17750;
T_11 ;
    %vpi_call 2 26 "$dumpfile", "spiking_neural_network.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a962f17750 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a962f45100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a962f45380_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55a962f451c0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a962f45380_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55a962f451c0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55a962f451c0_0, 0, 4;
    %delay 200, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "spiking_neural_network_tb.v";
    "spiking_neural_network.v";
    "lif_neuron.v";
