// Seed: 4243002312
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_4;
  module_2();
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  nand (id_5, id_7, id_1, id_2, id_8);
  module_0(
      id_8, id_6, id_6
  );
endmodule
module module_2;
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(id_2), .id_4(1'd0), .id_5(1 & 1), .id_6(id_2)
  );
endmodule
