{"vcs1":{"timestamp_begin":1739442394.848647716, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739442395.197526265, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739442395.516216541, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739442394.631680800}
{"VCS_COMP_START_TIME": 1739442394.631680800}
{"VCS_COMP_END_TIME": 1739442395.733742258}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150356}}
