Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/xilinxSample/mux16b8_tb_0_isim_beh.exe -prj C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/xilinxSample/mux16b8_tb_0_beh.prj work.mux16b8_tb_0 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/xilinxSample/mux16b8.vf" into library work
Analyzing Verilog file "C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/xilinxSample/mux16b8_tb_0.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND3
Compiling module AND3B1
Compiling module OR2
Compiling module M2_1E_MXILINX_mux16b8
Compiling module MUXF5_L
Compiling module MUXF6
Compiling module M8_1E_MXILINX_mux16b8
Compiling module VCC
Compiling module mux16b8
Compiling module mux16b8_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/Administrator/Documents/Classes/FR3/CSSE132/Lab/xilinxSample/mux16b8_tb_0_isim_beh.exe
Fuse Memory Usage: 28016 KB
Fuse CPU Usage: 484 ms
