<rdf:RDF xmlns:api="http://www.elsevier.com/xml/svapi/rdf/dtd/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:skos="http://www.w3.org/2004/02/skos/core#" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0029288557"><dc:identifier>https://api.elsevier.com/content/abstract/eid/2-s2.0-0029288557</dc:identifier><api:scopusId>0029288557</api:scopusId><api:eid>2-s2.0-0029288557</api:eid><api:pui>400235517</api:pui><prism:doi>10.1109/5.371965</prism:doi><dc:title>Trends in Low-Power RAM Circuit Technologies</dc:title><prism:issn>15582256</prism:issn><prism:issn>00189219</prism:issn><prism:contentType>Abstract</prism:contentType><prism:aggregationType>Journal</prism:aggregationType><api:srctype>j</api:srctype><api:subtype>ar</api:subtype><api:subtypeDescription>Article</api:subtypeDescription><api:citedbyCount>154</api:citedbyCount><prism:publicationName>Proceedings of the IEEE</prism:publicationName><api:sourceId>17915</api:sourceId><prism:volume>83</prism:volume><prism:issueIdentifier>4</prism:issueIdentifier><prism:startingPage>524</prism:startingPage><prism:endingPage>543</prism:endingPage><prism:pageRange>524-543</prism:pageRange><prism:coverDate>1995-01-01</prism:coverDate><prism:copyrightYear>1995</prism:copyrightYear><dc:creator><rdf:Seq><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/7404898115"><api:authid>7404898115</api:authid><api:surname>Itoh</api:surname><api:givenName>Kiyoo</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60003381"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/7006155794"><api:authid>7006155794</api:authid><api:surname>Nakagome</api:surname><api:givenName>Yoshinobu</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60003381"/></api:Author></rdf:li><rdf:li><api:Author rdf:about="https://api.elsevier.com/content/author/author_id/7404487067"><api:authid>7404487067</api:authid><api:surname>Sasaki</api:surname><api:givenName>Katsuro</api:givenName><api:affiliation rdf:resource="https://api.elsevier.com/content/affiliation/affiliation_id/60098249"/></api:Author></rdf:li></rdf:Seq></dc:creator><dc:subject rdf:resource="http://data.elsevier.com/vocabulary/ASJC/2208"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025449455"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0012846688"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0026138627"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84889174680"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0004005306"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/33746253866"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/80053152921"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/33746253837"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0022733598"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028479662"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025502962"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025450151"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84873675737"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0001846643"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0020829904"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025901952"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024906828"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0021476780"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0021506513"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0344507617"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024752340"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/5844248661"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0026259617"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024091883"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024134001"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024479923"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024175092"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028396035"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0022187940"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025507858"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/5544307453"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025450663"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027813559"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028557571"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0022861812"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028585577"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027875769"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936896638"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027698768"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027813556"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/5344239345"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027700917"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028126176"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84870545821"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0008576108"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936896773"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025502963"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936904234"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936904235"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0019625997"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0022240805"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0022201107"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936894026"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024134743"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0024751720"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0026954548"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84936894793"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0025551779"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/33746228255"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/3843134267"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0026880611"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0027874729"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028557573"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028571338"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0028013943"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/0343534369"/><api:reference rdf:resource="https://api.elsevier.com/content/abstract/scopus_id/84939738968"/><api:scopusPage rdf:resource="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0029288557&amp;origin=inward"/></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60003381"><api:afid>60003381</api:afid><skos:prefLabel>Hitachi, Ltd.</skos:prefLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/affiliation/affiliation_id/60098249"><api:afid>60098249</api:afid><skos:prefLabel>Hitachi America, Ltd.</skos:prefLabel></rdf:Description><rdf:Description rdf:about="http://data.elsevier.com/vocabulary/ASJC/2208"><api:code>2208</api:code><api:abbrev>ENGI</api:abbrev><skos:prefLabel>Electrical and Electronic Engineering</skos:prefLabel><skos:altLabel>Engineering</skos:altLabel></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025449455"><api:scopusId>0025449455</api:scopusId><dc:title>Trends in megabit DRAM circuit design</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:volume>25</prism:volume><prism:startingPage>778</prism:startingPage><prism:endingPage>789</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0012846688"><api:scopusId>0012846688</api:scopusId><dc:title>Review and prospects of DRAM technology</dc:title><prism:publicationName>IEICE Trans. Electron.</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:volume>E74-C</prism:volume><prism:startingPage>799</prism:startingPage><prism:endingPage>811</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0026138627"><api:scopusId>0026138627</api:scopusId><dc:title>An experimental 1.5-V 64-Mb DRAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:volume>26</prism:volume><prism:startingPage>465</prism:startingPage><prism:endingPage>472</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84889174680"><api:scopusId>84889174680</api:scopusId><dc:title>A 4 Mb pseudo-SRAM operating at 2.6 ± 1 V with 3 μA data-retention current</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:startingPage>268</prism:startingPage><prism:endingPage>269</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0004005306"><api:scopusId>0004005306</api:scopusId><prism:publicationName>Physics of Semiconductor Devices</prism:publicationName><prism:publicationYear>1981</prism:publicationYear></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/33746253866"><api:scopusId>33746253866</api:scopusId><dc:title>Reviews and prospects of SRAM technology</dc:title><prism:publicationName>IEICE Trans.</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:volume>E74</prism:volume><prism:startingPage>827</prism:startingPage><prism:endingPage>838</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/80053152921"><api:scopusId>80053152921</api:scopusId><dc:title>High-speed, low-voltage design for high-performance static RAM's</dc:title><prism:publicationName>Proc. Tech. Papers, VLSI Tech., Syst., and Appl.</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>292</prism:startingPage><prism:endingPage>296</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/33746253837"><api:scopusId>33746253837</api:scopusId><dc:title>A 15 ns 16Mb CMOS SRAM with reduced voltage amplitude data bus</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:startingPage>214</prism:startingPage><prism:endingPage>215</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0022733598"><api:scopusId>0022733598</api:scopusId><dc:title>Power reduction techniques in megabit DRAM's</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1986</prism:publicationYear><prism:volume>SC-21</prism:volume><prism:startingPage>381</prism:startingPage><prism:endingPage>389</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028479662"><api:scopusId>0028479662</api:scopusId><dc:title>Low-voltage, low-power ULSI circuit techniques</dc:title><prism:publicationName>IEICE Trans. Electron.</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:volume>E77-c</prism:volume><prism:startingPage>1351</prism:startingPage><prism:endingPage>1360</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025502962"><api:scopusId>0025502962</api:scopusId><dc:title>A 23-ns 4-Mb CMOS SRAM with 0.2-μA standby current</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:volume>25</prism:volume><prism:startingPage>1075</prism:startingPage><prism:endingPage>1081</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025450151"><api:scopusId>0025450151</api:scopusId><dc:title>A 1 μA retention 4 Mb SRAM with a thin-film-transistor load cell</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:startingPage>128</prism:startingPage><prism:endingPage>129</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84873675737"><api:scopusId>84873675737</api:scopusId><dc:title>An experimental 1 Mb DRAM with on-chip voltage limiter</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1984</prism:publicationYear><prism:startingPage>106</prism:startingPage><prism:endingPage>107</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0001846643"><api:scopusId>0001846643</api:scopusId><dc:title>A 30 ns 256 Mb DRAM with multi-divided array structure</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>50</prism:startingPage><prism:endingPage>51</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0020829904"><api:scopusId>0020829904</api:scopusId><dc:title>A 256K dynamic RAM with page-nibble mode</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1983</prism:publicationYear><prism:volume>SC-18</prism:volume><prism:startingPage>470</prism:startingPage><prism:endingPage>478</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025901952"><api:scopusId>0025901952</api:scopusId><dc:title>Reviews and prospects of deep sub-micron DRAM technology</dc:title><prism:publicationName>Int. Conf. Solid-State Devices and Materials</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:startingPage>468</prism:startingPage><prism:endingPage>471</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024906828"><api:scopusId>0024906828</api:scopusId><dc:title>A 36 μA 4 Mb PSRAM with quadruple array operation</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1989</prism:publicationYear><prism:startingPage>79</prism:startingPage><prism:endingPage>80</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0021476780"><api:scopusId>0021476780</api:scopusId><dc:title>Half-VDD bit-line sensing scheme in CMOS DRAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1984</prism:publicationYear><prism:volume>SC-19</prism:volume><prism:startingPage>451</prism:startingPage><prism:endingPage>454</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0021506513"><api:scopusId>0021506513</api:scopusId><dc:title>A 288-K CMOS pseudostatic RAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1984</prism:publicationYear><prism:volume>SC-19</prism:volume><prism:startingPage>619</prism:startingPage><prism:endingPage>623</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0344507617"><api:scopusId>0344507617</api:scopusId><dc:title>Stabilization of voltage limiter circuit for high-density DRAM's using pole-zero compensation</dc:title><prism:publicationName>IEICE Trans. Electron.</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:volume>E75-C</prism:volume><prism:startingPage>1333</prism:startingPage><prism:endingPage>1343</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024752340"><api:scopusId>0024752340</api:scopusId><dc:title>An experimental 16-Mbit DRAM with reduced peak-current noise</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1989</prism:publicationYear><prism:volume>24</prism:volume><prism:startingPage>1191</prism:startingPage><prism:endingPage>1197</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/5844248661"><api:scopusId>5844248661</api:scopusId><dc:title>A new on-chip voltage regulator for high density CMOS DRAM's</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:startingPage>108</prism:startingPage><prism:endingPage>109</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0026259617"><api:scopusId>0026259617</api:scopusId><dc:title>Dual-regulator dual-decoding-trimmer DRAM voltage limiter for burn-in test</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:volume>26</prism:volume><prism:startingPage>1544</prism:startingPage><prism:endingPage>1549</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024091883"><api:scopusId>0024091883</api:scopusId><dc:title>The impact of data-line interference noise on DRAM scaling</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1988</prism:publicationYear><prism:volume>23</prism:volume><prism:startingPage>1120</prism:startingPage><prism:endingPage>1127</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024134001"><api:scopusId>0024134001</api:scopusId><dc:title>A twisted bit line technique for multi-Mb DRAM's</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1988</prism:publicationYear><prism:startingPage>238</prism:startingPage><prism:endingPage>239</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024479923"><api:scopusId>0024479923</api:scopusId><dc:title>Advanced cell structures for dynamic RAM</dc:title><prism:publicationName>IEEE Circ. and Devices Mag.</prism:publicationName><prism:publicationYear>1989</prism:publicationYear><prism:startingPage>27</prism:startingPage><prism:endingPage>36</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024175092"><api:scopusId>0024175092</api:scopusId><dc:title>3-dimensional stacked capacitor cell for 16M and 64M DRAM's</dc:title><prism:publicationName>IEDM Tech. Dig.</prism:publicationName><prism:publicationYear>1988</prism:publicationYear><prism:startingPage>592</prism:startingPage><prism:endingPage>595</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028396035"><api:scopusId>0028396035</api:scopusId><dc:title>(Ba0.75Sr0.25)TiO3 films for 256 Mbit DRAM</dc:title><prism:publicationName>IEICE Trans. Electron.</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:volume>E77-C</prism:volume><prism:startingPage>385</prism:startingPage><prism:endingPage>391</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0022187940"><api:scopusId>0022187940</api:scopusId><dc:title>A 20 ns static column 1 Mb DRAM in CMOS technology</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1985</prism:publicationYear><prism:startingPage>254</prism:startingPage><prism:endingPage>255</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025507858"><api:scopusId>0025507858</api:scopusId><dc:title>A 23-ns 1-Mb BiCMOS DRAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:volume>25</prism:volume><prism:startingPage>1102</prism:startingPage><prism:endingPage>1111</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/5544307453"><api:scopusId>5544307453</api:scopusId><dc:title>A 35 ns 64 Mb DRAM using on-chip boosted power supply</dc:title><prism:publicationName>Symp. on VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:startingPage>64</prism:startingPage><prism:endingPage>65</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025450663"><api:scopusId>0025450663</api:scopusId><dc:title>A 38 ns 4 Mb DRAM with a battery back-up mode</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1989</prism:publicationYear><prism:startingPage>230</prism:startingPage><prism:endingPage>231</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027813559"><api:scopusId>0027813559</api:scopusId><dc:title>Sub-1-μA dynamic reference voltage generator for battery-operated DRAM's</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>87</prism:startingPage><prism:endingPage>88</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028557571"><api:scopusId>0028557571</api:scopusId><dc:title>Battery operated 16M DRAM with post package programmable and variable self refresh</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>83</prism:startingPage><prism:endingPage>84</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0022861812"><api:scopusId>0022861812</api:scopusId><dc:title>Self-aligned refresh scheme for VLSI intelligent dynamic RAM's</dc:title><prism:publicationName>Symp. VLSI Tech. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1986</prism:publicationYear><prism:startingPage>85</prism:startingPage><prism:endingPage>86</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028585577"><api:scopusId>0028585577</api:scopusId><dc:title>Automatic voltage-swing reduction (AVR) scheme for ultra low power DRAM's</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>87</prism:startingPage><prism:endingPage>88</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027875769"><api:scopusId>0027875769</api:scopusId><dc:title>A charge recycle refresh for Gb-scale DRAM's in file applications</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>41</prism:startingPage><prism:endingPage>42</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936896638"><api:scopusId>84936896638</api:scopusId><dc:title>Two-dimensional power-line selection scheme for low subthreshold-current multi-gigabit DRAM's</dc:title><prism:publicationName>ESSCIRC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>33</prism:startingPage><prism:endingPage>36</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027698768"><api:scopusId>0027698768</api:scopusId><dc:title>Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:volume>28</prism:volume><prism:startingPage>1131</prism:startingPage><prism:endingPage>1135</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027813556"><api:scopusId>0027813556</api:scopusId><dc:title>Subthreshold-current reduction circuits for multi-gigabit DRAM's</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>45</prism:startingPage><prism:endingPage>46</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/5344239345"><api:scopusId>5344239345</api:scopusId><dc:title>256 Mb DRAM technologies for file applications</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>48</prism:startingPage><prism:endingPage>49</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027700917"><api:scopusId>0027700917</api:scopusId><dc:title>Subthreshold current reduction for decoded-driver by self biasing</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:volume>28</prism:volume><prism:startingPage>1136</prism:startingPage><prism:endingPage>1144</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028126176"><api:scopusId>0028126176</api:scopusId><dc:title>A 34 ns 256 Mb DRAM with boosted sense-ground scheme</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>140</prism:startingPage><prism:endingPage>141</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84870545821"><api:scopusId>84870545821</api:scopusId><dc:title>A 42 ns 1 Mb CMOS SRAM</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1987</prism:publicationYear><prism:startingPage>260</prism:startingPage><prism:endingPage>261</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0008576108"><api:scopusId>0008576108</api:scopusId><dc:title>A 64 Kb CMOS RAM with divided word line structure</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1983</prism:publicationYear><prism:startingPage>58</prism:startingPage><prism:endingPage>59</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936896773"><api:scopusId>84936896773</api:scopusId><dc:title>A 25 ns 4 Mb CMOS SRAM with dynamic bit line loads</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1983</prism:publicationYear><prism:startingPage>58</prism:startingPage><prism:endingPage>60</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025502963"><api:scopusId>0025502963</api:scopusId><dc:title>A 20-ns 4-Mb CMOS RAM with hierarchical word decoding architecture</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:volume>25</prism:volume><prism:startingPage>1068</prism:startingPage><prism:endingPage>1074</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936904234"><api:scopusId>84936904234</api:scopusId><dc:title>A 20 ns 64K CMOS RAM</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1984</prism:publicationYear><prism:startingPage>222</prism:startingPage><prism:endingPage>223</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936904235"><api:scopusId>84936904235</api:scopusId><dc:title>A 25 ns 16 × 1 static RAM</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1981</prism:publicationYear><prism:startingPage>20</prism:startingPage><prism:endingPage>21</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0019625997"><api:scopusId>0019625997</api:scopusId><dc:title>A fault-tolerant 30 ns/375 mW 16K × 1 NMOS static RAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1981</prism:publicationYear><prism:volume>SC-16</prism:volume><prism:startingPage>435</prism:startingPage><prism:endingPage>443</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0022240805"><api:scopusId>0022240805</api:scopusId><dc:title>A 256K CMOS RAM with variable-impedance loads</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1985</prism:publicationYear><prism:startingPage>58</prism:startingPage><prism:endingPage>59</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0022201107"><api:scopusId>0022201107</api:scopusId><dc:title>A 10 μW standby-power 256K CMOS SRAM</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1985</prism:publicationYear><prism:startingPage>60</prism:startingPage><prism:endingPage>61</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936894026"><api:scopusId>84936894026</api:scopusId><dc:title>A 21 mW 4 Mb CMOS SRAM for battery operation</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1991</prism:publicationYear><prism:startingPage>46</prism:startingPage><prism:endingPage>47</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024134743"><api:scopusId>0024134743</api:scopusId><dc:title>A 15 ns 1 Mb CMOS RAM</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1988</prism:publicationYear><prism:startingPage>174</prism:startingPage><prism:endingPage>175</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0024751720"><api:scopusId>0024751720</api:scopusId><dc:title>A 9-ns 1-Mbit CMOS RAM</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1989</prism:publicationYear><prism:volume>24</prism:volume><prism:startingPage>1219</prism:startingPage><prism:endingPage>1225</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0026954548"><api:scopusId>0026954548</api:scopusId><dc:title>A 1 V TFT-load SRAM using a two-step word-voltage method</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:volume>27</prism:volume><prism:startingPage>1519</prism:startingPage><prism:endingPage>1524</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84936894793"><api:scopusId>84936894793</api:scopusId><dc:title>A 16 Mb CMOS SRAM with a 2.3 μm2 single-bit-line memory cell</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>250</prism:startingPage><prism:endingPage>251</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0025551779"><api:scopusId>0025551779</api:scopusId><dc:title>A current sense-amplifier for fast CMOS SRAM</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1990</prism:publicationYear><prism:startingPage>71</prism:startingPage><prism:endingPage>72</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/33746228255"><api:scopusId>33746228255</api:scopusId><dc:title>A 7 ns 140 mW/Mb CMOS SRAM with current sense amplifier</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:startingPage>208</prism:startingPage><prism:endingPage>209</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/3843134267"><api:scopusId>3843134267</api:scopusId><dc:title>A 256K SRAM with on-chip power supply conversion</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1987</prism:publicationYear><prism:startingPage>252</prism:startingPage><prism:endingPage>253</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0026880611"><api:scopusId>0026880611</api:scopusId><dc:title>A voltage down converter with submicroampare standby current for low-power static RAM's</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1992</prism:publicationYear><prism:volume>27</prism:volume><prism:startingPage>920</prism:startingPage><prism:endingPage>926</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0027874729"><api:scopusId>0027874729</api:scopusId><dc:title>High-speed and low-standby-power circuit design of 1-5 V operating 1 Mb full CMOS SRAM</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>107</prism:startingPage><prism:endingPage>108</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028557573"><api:scopusId>0028557573</api:scopusId><dc:title>A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers</dc:title><prism:publicationName>Symp. VLSI Circ. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>107</prism:startingPage><prism:endingPage>108</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028571338"><api:scopusId>0028571338</api:scopusId><dc:title>Implication of fundamental threshold voltage variations for high-density SRAM and logic circuits</dc:title><prism:publicationName>Symp. VLSI Tech. Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>15</prism:startingPage><prism:endingPage>16</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0028013943"><api:scopusId>0028013943</api:scopusId><dc:title>Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation</dc:title><prism:publicationName>CICC Proc.</prism:publicationName><prism:publicationYear>1994</prism:publicationYear><prism:startingPage>267</prism:startingPage><prism:endingPage>270</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/0343534369"><api:scopusId>0343534369</api:scopusId><dc:title>A 9 ns 16 Mb CMOS SRAM with offset reduced current sense amplifier</dc:title><prism:publicationName>ISSCC Dig. Tech. Papers</prism:publicationName><prism:publicationYear>1993</prism:publicationYear><prism:startingPage>248</prism:startingPage><prism:endingPage>249</prism:endingPage></rdf:Description><rdf:Description rdf:about="https://api.elsevier.com/content/abstract/scopus_id/84939738968"><api:scopusId>84939738968</api:scopusId><dc:title>Two 13-ns 64K CMOS SRAM's with very low active power and improved asynchronous circuit techniques</dc:title><prism:publicationName>IEEE J. Solid-State Circ.</prism:publicationName><prism:publicationYear>1986</prism:publicationYear><prism:volume>21</prism:volume><prism:startingPage>692</prism:startingPage><prism:endingPage>703</prism:endingPage></rdf:Description></rdf:RDF>