set_min_delay 4.0 -from and1 -rise_from pin2 -rise_through [get_ports clk*] -ignore_clock_latency -reset_path
