-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity seq_align_multiple_seq_align is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    chunk1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    chunk1_ce0 : OUT STD_LOGIC;
    chunk1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    ref1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ref1_ce0 : OUT STD_LOGIC;
    ref1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (8 downto 0) );
end;


architecture behav of seq_align_multiple_seq_align is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal dp_matrix_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dp_matrix_V_ce0 : STD_LOGIC;
    signal dp_matrix_V_we0 : STD_LOGIC;
    signal dp_matrix_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dp_matrix_V_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dp_matrix_V_ce1 : STD_LOGIC;
    signal dp_matrix_V_we1 : STD_LOGIC;
    signal last_pe_score_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal last_pe_score_V_ce0 : STD_LOGIC;
    signal last_pe_score_V_we0 : STD_LOGIC;
    signal last_pe_score_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_pe_score_V_ce1 : STD_LOGIC;
    signal last_pe_score_V_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal last_pe_scoreIx_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal last_pe_scoreIx_V_ce0 : STD_LOGIC;
    signal last_pe_scoreIx_V_we0 : STD_LOGIC;
    signal last_pe_scoreIx_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal last_pe_scoreIx_V_ce1 : STD_LOGIC;
    signal last_pe_scoreIx_V_q1 : STD_LOGIC_VECTOR (9 downto 0);
    signal local_reference_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_ce0 : STD_LOGIC;
    signal local_reference_V_we0 : STD_LOGIC;
    signal local_reference_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_ce1 : STD_LOGIC;
    signal local_reference_V_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_1_ce0 : STD_LOGIC;
    signal local_reference_V_1_we0 : STD_LOGIC;
    signal local_reference_V_1_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_1_ce1 : STD_LOGIC;
    signal local_reference_V_1_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_2_ce0 : STD_LOGIC;
    signal local_reference_V_2_we0 : STD_LOGIC;
    signal local_reference_V_2_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_2_ce1 : STD_LOGIC;
    signal local_reference_V_2_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_3_ce0 : STD_LOGIC;
    signal local_reference_V_3_we0 : STD_LOGIC;
    signal local_reference_V_3_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_3_ce1 : STD_LOGIC;
    signal local_reference_V_3_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_4_ce0 : STD_LOGIC;
    signal local_reference_V_4_we0 : STD_LOGIC;
    signal local_reference_V_4_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_4_ce1 : STD_LOGIC;
    signal local_reference_V_4_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_5_ce0 : STD_LOGIC;
    signal local_reference_V_5_we0 : STD_LOGIC;
    signal local_reference_V_5_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_5_ce1 : STD_LOGIC;
    signal local_reference_V_5_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_6_ce0 : STD_LOGIC;
    signal local_reference_V_6_we0 : STD_LOGIC;
    signal local_reference_V_6_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_6_ce1 : STD_LOGIC;
    signal local_reference_V_6_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_7_ce0 : STD_LOGIC;
    signal local_reference_V_7_we0 : STD_LOGIC;
    signal local_reference_V_7_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_7_ce1 : STD_LOGIC;
    signal local_reference_V_7_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_8_ce0 : STD_LOGIC;
    signal local_reference_V_8_we0 : STD_LOGIC;
    signal local_reference_V_8_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_8_ce1 : STD_LOGIC;
    signal local_reference_V_8_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_9_ce0 : STD_LOGIC;
    signal local_reference_V_9_we0 : STD_LOGIC;
    signal local_reference_V_9_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_9_ce1 : STD_LOGIC;
    signal local_reference_V_9_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_10_ce0 : STD_LOGIC;
    signal local_reference_V_10_we0 : STD_LOGIC;
    signal local_reference_V_10_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_10_ce1 : STD_LOGIC;
    signal local_reference_V_10_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_11_ce0 : STD_LOGIC;
    signal local_reference_V_11_we0 : STD_LOGIC;
    signal local_reference_V_11_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_11_ce1 : STD_LOGIC;
    signal local_reference_V_11_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_12_ce0 : STD_LOGIC;
    signal local_reference_V_12_we0 : STD_LOGIC;
    signal local_reference_V_12_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_12_ce1 : STD_LOGIC;
    signal local_reference_V_12_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_13_ce0 : STD_LOGIC;
    signal local_reference_V_13_we0 : STD_LOGIC;
    signal local_reference_V_13_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_13_ce1 : STD_LOGIC;
    signal local_reference_V_13_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_14_ce0 : STD_LOGIC;
    signal local_reference_V_14_we0 : STD_LOGIC;
    signal local_reference_V_14_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_14_ce1 : STD_LOGIC;
    signal local_reference_V_14_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal local_reference_V_15_ce0 : STD_LOGIC;
    signal local_reference_V_15_we0 : STD_LOGIC;
    signal local_reference_V_15_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal local_reference_V_15_ce1 : STD_LOGIC;
    signal local_reference_V_15_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62_ap_vld : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_idle : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1 : STD_LOGIC;
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0 : STD_LOGIC;
    signal grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg : STD_LOGIC := '0';
    signal grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg : STD_LOGIC := '0';
    signal grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg : STD_LOGIC := '0';
    signal grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg : STD_LOGIC := '0';
    signal grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_return_preg : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dp_matrix_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dp_matrix_V_ce0 : OUT STD_LOGIC;
        dp_matrix_V_we0 : OUT STD_LOGIC;
        dp_matrix_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC );
    end component;


    component seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC );
    end component;


    component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_100_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        last_pe_score_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_score_V_ce0 : OUT STD_LOGIC;
        last_pe_score_V_we0 : OUT STD_LOGIC;
        last_pe_score_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        last_pe_scoreIx_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_scoreIx_V_ce0 : OUT STD_LOGIC;
        last_pe_scoreIx_V_we0 : OUT STD_LOGIC;
        last_pe_scoreIx_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_117_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        local_reference_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_ce0 : OUT STD_LOGIC;
        local_reference_V_we0 : OUT STD_LOGIC;
        local_reference_V_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_1_ce0 : OUT STD_LOGIC;
        local_reference_V_1_we0 : OUT STD_LOGIC;
        local_reference_V_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_2_ce0 : OUT STD_LOGIC;
        local_reference_V_2_we0 : OUT STD_LOGIC;
        local_reference_V_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_3_ce0 : OUT STD_LOGIC;
        local_reference_V_3_we0 : OUT STD_LOGIC;
        local_reference_V_3_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_4_ce0 : OUT STD_LOGIC;
        local_reference_V_4_we0 : OUT STD_LOGIC;
        local_reference_V_4_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_5_ce0 : OUT STD_LOGIC;
        local_reference_V_5_we0 : OUT STD_LOGIC;
        local_reference_V_5_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_6_ce0 : OUT STD_LOGIC;
        local_reference_V_6_we0 : OUT STD_LOGIC;
        local_reference_V_6_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_7_ce0 : OUT STD_LOGIC;
        local_reference_V_7_we0 : OUT STD_LOGIC;
        local_reference_V_7_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_8_ce0 : OUT STD_LOGIC;
        local_reference_V_8_we0 : OUT STD_LOGIC;
        local_reference_V_8_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_9_ce0 : OUT STD_LOGIC;
        local_reference_V_9_we0 : OUT STD_LOGIC;
        local_reference_V_9_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_10_ce0 : OUT STD_LOGIC;
        local_reference_V_10_we0 : OUT STD_LOGIC;
        local_reference_V_10_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_11_ce0 : OUT STD_LOGIC;
        local_reference_V_11_we0 : OUT STD_LOGIC;
        local_reference_V_11_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_12_ce0 : OUT STD_LOGIC;
        local_reference_V_12_we0 : OUT STD_LOGIC;
        local_reference_V_12_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_13_ce0 : OUT STD_LOGIC;
        local_reference_V_13_we0 : OUT STD_LOGIC;
        local_reference_V_13_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_14_ce0 : OUT STD_LOGIC;
        local_reference_V_14_we0 : OUT STD_LOGIC;
        local_reference_V_14_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_15_ce0 : OUT STD_LOGIC;
        local_reference_V_15_we0 : OUT STD_LOGIC;
        local_reference_V_15_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        ref1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        ref1_ce0 : OUT STD_LOGIC;
        ref1_q0 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component seq_align_multiple_seq_align_Pipeline_kernel_kernel1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_reload543 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload542 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload541 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload540 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload539 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload538 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload537 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload536 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload535 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload534 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload533 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload532 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload531 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload530 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload529 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload528 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload527 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload526 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload525 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload524 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload523 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload522 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload521 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload520 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload519 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload518 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload517 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload516 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload515 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload514 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload513 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload481 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload512 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload511 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload510 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload509 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload508 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload507 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload506 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload505 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload504 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload503 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload502 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload501 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload500 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload499 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload498 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload497 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload496 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload495 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload494 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload493 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload492 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload491 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload490 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload489 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload488 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload487 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload486 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload485 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload484 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload483 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload482 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload385 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload384 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload383 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload382 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload381 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload380 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload379 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload378 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload377 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload376 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload375 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload374 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload373 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload372 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload371 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload370 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload369 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload368 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload367 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload366 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload365 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload364 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload363 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload362 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload361 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload360 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload359 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload358 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload357 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload356 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload355 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload416 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload415 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload414 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload413 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload412 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload411 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload410 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload409 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload408 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload407 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload406 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload405 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload404 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload403 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload402 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload401 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload400 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload399 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload398 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload397 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload396 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload395 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload394 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload393 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload392 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload391 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload390 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload389 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload388 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload387 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_reload386 : IN STD_LOGIC_VECTOR (9 downto 0);
        local_reference_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_ce0 : OUT STD_LOGIC;
        local_reference_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_ce1 : OUT STD_LOGIC;
        local_reference_V_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_1_ce0 : OUT STD_LOGIC;
        local_reference_V_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_1_ce1 : OUT STD_LOGIC;
        local_reference_V_1_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_2_ce0 : OUT STD_LOGIC;
        local_reference_V_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_2_ce1 : OUT STD_LOGIC;
        local_reference_V_2_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_3_ce0 : OUT STD_LOGIC;
        local_reference_V_3_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_3_ce1 : OUT STD_LOGIC;
        local_reference_V_3_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_4_ce0 : OUT STD_LOGIC;
        local_reference_V_4_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_4_ce1 : OUT STD_LOGIC;
        local_reference_V_4_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_5_ce0 : OUT STD_LOGIC;
        local_reference_V_5_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_5_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_5_ce1 : OUT STD_LOGIC;
        local_reference_V_5_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_6_ce0 : OUT STD_LOGIC;
        local_reference_V_6_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_6_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_6_ce1 : OUT STD_LOGIC;
        local_reference_V_6_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_7_ce0 : OUT STD_LOGIC;
        local_reference_V_7_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_7_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_7_ce1 : OUT STD_LOGIC;
        local_reference_V_7_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_8_ce0 : OUT STD_LOGIC;
        local_reference_V_8_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_8_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_8_ce1 : OUT STD_LOGIC;
        local_reference_V_8_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_9_ce0 : OUT STD_LOGIC;
        local_reference_V_9_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_9_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_9_ce1 : OUT STD_LOGIC;
        local_reference_V_9_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_10_ce0 : OUT STD_LOGIC;
        local_reference_V_10_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_10_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_10_ce1 : OUT STD_LOGIC;
        local_reference_V_10_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_11_ce0 : OUT STD_LOGIC;
        local_reference_V_11_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_11_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_11_ce1 : OUT STD_LOGIC;
        local_reference_V_11_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_12_ce0 : OUT STD_LOGIC;
        local_reference_V_12_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_12_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_12_ce1 : OUT STD_LOGIC;
        local_reference_V_12_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_13_ce0 : OUT STD_LOGIC;
        local_reference_V_13_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_13_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_13_ce1 : OUT STD_LOGIC;
        local_reference_V_13_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_14_ce0 : OUT STD_LOGIC;
        local_reference_V_14_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_14_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_14_ce1 : OUT STD_LOGIC;
        local_reference_V_14_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_15_ce0 : OUT STD_LOGIC;
        local_reference_V_15_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        local_reference_V_15_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        local_reference_V_15_ce1 : OUT STD_LOGIC;
        local_reference_V_15_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        dp_matrix_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dp_matrix_V_ce0 : OUT STD_LOGIC;
        dp_matrix_V_we0 : OUT STD_LOGIC;
        dp_matrix_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        dp_matrix_V_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dp_matrix_V_ce1 : OUT STD_LOGIC;
        dp_matrix_V_we1 : OUT STD_LOGIC;
        dp_matrix_V_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        last_pe_score_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_score_V_ce0 : OUT STD_LOGIC;
        last_pe_score_V_we0 : OUT STD_LOGIC;
        last_pe_score_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        last_pe_score_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_score_V_ce1 : OUT STD_LOGIC;
        last_pe_score_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
        last_pe_scoreIx_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_scoreIx_V_ce0 : OUT STD_LOGIC;
        last_pe_scoreIx_V_we0 : OUT STD_LOGIC;
        last_pe_scoreIx_V_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_scoreIx_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        last_pe_scoreIx_V_ce1 : OUT STD_LOGIC;
        last_pe_scoreIx_V_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        chunk1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        chunk1_ce0 : OUT STD_LOGIC;
        chunk1_q0 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    dp_matrix_V_U : component seq_align_multiple_seq_align_dp_matrix_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dp_matrix_V_address0,
        ce0 => dp_matrix_V_ce0,
        we0 => dp_matrix_V_we0,
        d0 => dp_matrix_V_d0,
        q0 => dp_matrix_V_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1,
        ce1 => dp_matrix_V_ce1,
        we1 => dp_matrix_V_we1,
        d1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1);

    last_pe_score_V_U : component seq_align_multiple_seq_align_last_pe_score_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => last_pe_score_V_address0,
        ce0 => last_pe_score_V_ce0,
        we0 => last_pe_score_V_we0,
        d0 => last_pe_score_V_d0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1,
        ce1 => last_pe_score_V_ce1,
        q1 => last_pe_score_V_q1);

    last_pe_scoreIx_V_U : component seq_align_multiple_seq_align_last_pe_scoreIx_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => last_pe_scoreIx_V_address0,
        ce0 => last_pe_scoreIx_V_ce0,
        we0 => last_pe_scoreIx_V_we0,
        d0 => last_pe_scoreIx_V_d0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1,
        ce1 => last_pe_scoreIx_V_ce1,
        q1 => last_pe_scoreIx_V_q1);

    local_reference_V_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_address0,
        ce0 => local_reference_V_ce0,
        we0 => local_reference_V_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0,
        q0 => local_reference_V_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1,
        ce1 => local_reference_V_ce1,
        q1 => local_reference_V_q1);

    local_reference_V_1_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_1_address0,
        ce0 => local_reference_V_1_ce0,
        we0 => local_reference_V_1_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0,
        q0 => local_reference_V_1_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1,
        ce1 => local_reference_V_1_ce1,
        q1 => local_reference_V_1_q1);

    local_reference_V_2_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_2_address0,
        ce0 => local_reference_V_2_ce0,
        we0 => local_reference_V_2_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0,
        q0 => local_reference_V_2_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1,
        ce1 => local_reference_V_2_ce1,
        q1 => local_reference_V_2_q1);

    local_reference_V_3_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_3_address0,
        ce0 => local_reference_V_3_ce0,
        we0 => local_reference_V_3_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0,
        q0 => local_reference_V_3_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1,
        ce1 => local_reference_V_3_ce1,
        q1 => local_reference_V_3_q1);

    local_reference_V_4_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_4_address0,
        ce0 => local_reference_V_4_ce0,
        we0 => local_reference_V_4_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0,
        q0 => local_reference_V_4_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1,
        ce1 => local_reference_V_4_ce1,
        q1 => local_reference_V_4_q1);

    local_reference_V_5_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_5_address0,
        ce0 => local_reference_V_5_ce0,
        we0 => local_reference_V_5_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0,
        q0 => local_reference_V_5_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1,
        ce1 => local_reference_V_5_ce1,
        q1 => local_reference_V_5_q1);

    local_reference_V_6_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_6_address0,
        ce0 => local_reference_V_6_ce0,
        we0 => local_reference_V_6_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0,
        q0 => local_reference_V_6_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1,
        ce1 => local_reference_V_6_ce1,
        q1 => local_reference_V_6_q1);

    local_reference_V_7_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_7_address0,
        ce0 => local_reference_V_7_ce0,
        we0 => local_reference_V_7_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0,
        q0 => local_reference_V_7_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1,
        ce1 => local_reference_V_7_ce1,
        q1 => local_reference_V_7_q1);

    local_reference_V_8_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_8_address0,
        ce0 => local_reference_V_8_ce0,
        we0 => local_reference_V_8_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0,
        q0 => local_reference_V_8_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1,
        ce1 => local_reference_V_8_ce1,
        q1 => local_reference_V_8_q1);

    local_reference_V_9_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_9_address0,
        ce0 => local_reference_V_9_ce0,
        we0 => local_reference_V_9_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0,
        q0 => local_reference_V_9_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1,
        ce1 => local_reference_V_9_ce1,
        q1 => local_reference_V_9_q1);

    local_reference_V_10_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_10_address0,
        ce0 => local_reference_V_10_ce0,
        we0 => local_reference_V_10_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0,
        q0 => local_reference_V_10_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1,
        ce1 => local_reference_V_10_ce1,
        q1 => local_reference_V_10_q1);

    local_reference_V_11_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_11_address0,
        ce0 => local_reference_V_11_ce0,
        we0 => local_reference_V_11_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0,
        q0 => local_reference_V_11_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1,
        ce1 => local_reference_V_11_ce1,
        q1 => local_reference_V_11_q1);

    local_reference_V_12_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_12_address0,
        ce0 => local_reference_V_12_ce0,
        we0 => local_reference_V_12_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0,
        q0 => local_reference_V_12_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1,
        ce1 => local_reference_V_12_ce1,
        q1 => local_reference_V_12_q1);

    local_reference_V_13_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_13_address0,
        ce0 => local_reference_V_13_ce0,
        we0 => local_reference_V_13_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0,
        q0 => local_reference_V_13_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1,
        ce1 => local_reference_V_13_ce1,
        q1 => local_reference_V_13_q1);

    local_reference_V_14_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_14_address0,
        ce0 => local_reference_V_14_ce0,
        we0 => local_reference_V_14_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0,
        q0 => local_reference_V_14_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1,
        ce1 => local_reference_V_14_ce1,
        q1 => local_reference_V_14_q1);

    local_reference_V_15_U : component seq_align_multiple_seq_align_local_reference_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_reference_V_15_address0,
        ce0 => local_reference_V_15_ce0,
        we0 => local_reference_V_15_we0,
        d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0,
        q0 => local_reference_V_15_q0,
        address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1,
        ce1 => local_reference_V_15_ce1,
        q1 => local_reference_V_15_q1);

    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623 : component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start,
        ap_done => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done,
        ap_idle => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_idle,
        ap_ready => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready,
        dp_matrix_V_address0 => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0,
        dp_matrix_V_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0,
        dp_matrix_V_we0 => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0,
        dp_matrix_V_d0 => grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0);

    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629 : component seq_align_multiple_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start,
        ap_done => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done,
        ap_idle => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_idle,
        ap_ready => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready,
        p_out => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out,
        p_out_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out_ap_vld,
        p_out1 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1,
        p_out1_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1_ap_vld,
        p_out2 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2,
        p_out2_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2_ap_vld,
        p_out3 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3,
        p_out3_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3_ap_vld,
        p_out4 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4,
        p_out4_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4_ap_vld,
        p_out5 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5,
        p_out5_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5_ap_vld,
        p_out6 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6,
        p_out6_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6_ap_vld,
        p_out7 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7,
        p_out7_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7_ap_vld,
        p_out8 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8,
        p_out8_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8_ap_vld,
        p_out9 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9,
        p_out9_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9_ap_vld,
        p_out10 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10,
        p_out10_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10_ap_vld,
        p_out11 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11,
        p_out11_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11_ap_vld,
        p_out12 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12,
        p_out12_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12_ap_vld,
        p_out13 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13,
        p_out13_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13_ap_vld,
        p_out14 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14,
        p_out14_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14_ap_vld,
        p_out15 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15,
        p_out15_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15_ap_vld,
        p_out16 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16,
        p_out16_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16_ap_vld,
        p_out17 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17,
        p_out17_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17_ap_vld,
        p_out18 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18,
        p_out18_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18_ap_vld,
        p_out19 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19,
        p_out19_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19_ap_vld,
        p_out20 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20,
        p_out20_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20_ap_vld,
        p_out21 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21,
        p_out21_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21_ap_vld,
        p_out22 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22,
        p_out22_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22_ap_vld,
        p_out23 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23,
        p_out23_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23_ap_vld,
        p_out24 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24,
        p_out24_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24_ap_vld,
        p_out25 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25,
        p_out25_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25_ap_vld,
        p_out26 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26,
        p_out26_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26_ap_vld,
        p_out27 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27,
        p_out27_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27_ap_vld,
        p_out28 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28,
        p_out28_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28_ap_vld,
        p_out29 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29,
        p_out29_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29_ap_vld,
        p_out30 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30,
        p_out30_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30_ap_vld,
        p_out31 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31,
        p_out31_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31_ap_vld,
        p_out32 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32,
        p_out32_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32_ap_vld,
        p_out33 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33,
        p_out33_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33_ap_vld,
        p_out34 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34,
        p_out34_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34_ap_vld,
        p_out35 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35,
        p_out35_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35_ap_vld,
        p_out36 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36,
        p_out36_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36_ap_vld,
        p_out37 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37,
        p_out37_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37_ap_vld,
        p_out38 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38,
        p_out38_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38_ap_vld,
        p_out39 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39,
        p_out39_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39_ap_vld,
        p_out40 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40,
        p_out40_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40_ap_vld,
        p_out41 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41,
        p_out41_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41_ap_vld,
        p_out42 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42,
        p_out42_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42_ap_vld,
        p_out43 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43,
        p_out43_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43_ap_vld,
        p_out44 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44,
        p_out44_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44_ap_vld,
        p_out45 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45,
        p_out45_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45_ap_vld,
        p_out46 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46,
        p_out46_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46_ap_vld,
        p_out47 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47,
        p_out47_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47_ap_vld,
        p_out48 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48,
        p_out48_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48_ap_vld,
        p_out49 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49,
        p_out49_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49_ap_vld,
        p_out50 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50,
        p_out50_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50_ap_vld,
        p_out51 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51,
        p_out51_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51_ap_vld,
        p_out52 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52,
        p_out52_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52_ap_vld,
        p_out53 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53,
        p_out53_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53_ap_vld,
        p_out54 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54,
        p_out54_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54_ap_vld,
        p_out55 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55,
        p_out55_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55_ap_vld,
        p_out56 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56,
        p_out56_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56_ap_vld,
        p_out57 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57,
        p_out57_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57_ap_vld,
        p_out58 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58,
        p_out58_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58_ap_vld,
        p_out59 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59,
        p_out59_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59_ap_vld,
        p_out60 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60,
        p_out60_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60_ap_vld,
        p_out61 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61,
        p_out61_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61_ap_vld,
        p_out62 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62,
        p_out62_ap_vld => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62_ap_vld);

    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696 : component seq_align_multiple_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start,
        ap_done => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done,
        ap_idle => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_idle,
        ap_ready => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready,
        p_out => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out,
        p_out_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out_ap_vld,
        p_out1 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1,
        p_out1_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1_ap_vld,
        p_out2 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2,
        p_out2_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2_ap_vld,
        p_out3 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3,
        p_out3_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3_ap_vld,
        p_out4 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4,
        p_out4_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4_ap_vld,
        p_out5 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5,
        p_out5_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5_ap_vld,
        p_out6 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6,
        p_out6_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6_ap_vld,
        p_out7 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7,
        p_out7_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7_ap_vld,
        p_out8 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8,
        p_out8_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8_ap_vld,
        p_out9 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9,
        p_out9_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9_ap_vld,
        p_out10 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10,
        p_out10_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10_ap_vld,
        p_out11 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11,
        p_out11_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11_ap_vld,
        p_out12 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12,
        p_out12_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12_ap_vld,
        p_out13 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13,
        p_out13_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13_ap_vld,
        p_out14 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14,
        p_out14_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14_ap_vld,
        p_out15 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15,
        p_out15_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15_ap_vld,
        p_out16 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16,
        p_out16_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16_ap_vld,
        p_out17 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17,
        p_out17_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17_ap_vld,
        p_out18 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18,
        p_out18_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18_ap_vld,
        p_out19 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19,
        p_out19_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19_ap_vld,
        p_out20 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20,
        p_out20_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20_ap_vld,
        p_out21 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21,
        p_out21_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21_ap_vld,
        p_out22 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22,
        p_out22_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22_ap_vld,
        p_out23 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23,
        p_out23_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23_ap_vld,
        p_out24 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24,
        p_out24_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24_ap_vld,
        p_out25 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25,
        p_out25_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25_ap_vld,
        p_out26 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26,
        p_out26_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26_ap_vld,
        p_out27 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27,
        p_out27_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27_ap_vld,
        p_out28 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28,
        p_out28_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28_ap_vld,
        p_out29 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29,
        p_out29_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29_ap_vld,
        p_out30 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30,
        p_out30_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30_ap_vld,
        p_out31 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31,
        p_out31_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31_ap_vld,
        p_out32 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32,
        p_out32_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32_ap_vld,
        p_out33 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33,
        p_out33_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33_ap_vld,
        p_out34 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34,
        p_out34_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34_ap_vld,
        p_out35 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35,
        p_out35_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35_ap_vld,
        p_out36 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36,
        p_out36_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36_ap_vld,
        p_out37 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37,
        p_out37_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37_ap_vld,
        p_out38 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38,
        p_out38_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38_ap_vld,
        p_out39 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39,
        p_out39_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39_ap_vld,
        p_out40 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40,
        p_out40_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40_ap_vld,
        p_out41 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41,
        p_out41_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41_ap_vld,
        p_out42 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42,
        p_out42_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42_ap_vld,
        p_out43 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43,
        p_out43_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43_ap_vld,
        p_out44 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44,
        p_out44_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44_ap_vld,
        p_out45 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45,
        p_out45_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45_ap_vld,
        p_out46 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46,
        p_out46_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46_ap_vld,
        p_out47 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47,
        p_out47_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47_ap_vld,
        p_out48 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48,
        p_out48_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48_ap_vld,
        p_out49 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49,
        p_out49_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49_ap_vld,
        p_out50 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50,
        p_out50_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50_ap_vld,
        p_out51 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51,
        p_out51_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51_ap_vld,
        p_out52 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52,
        p_out52_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52_ap_vld,
        p_out53 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53,
        p_out53_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53_ap_vld,
        p_out54 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54,
        p_out54_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54_ap_vld,
        p_out55 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55,
        p_out55_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55_ap_vld,
        p_out56 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56,
        p_out56_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56_ap_vld,
        p_out57 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57,
        p_out57_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57_ap_vld,
        p_out58 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58,
        p_out58_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58_ap_vld,
        p_out59 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59,
        p_out59_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59_ap_vld,
        p_out60 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60,
        p_out60_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60_ap_vld,
        p_out61 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61,
        p_out61_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61_ap_vld,
        p_out62 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62,
        p_out62_ap_vld => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62_ap_vld);

    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763 : component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_100_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start,
        ap_done => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done,
        ap_idle => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_idle,
        ap_ready => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready,
        last_pe_score_V_address0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0,
        last_pe_score_V_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0,
        last_pe_score_V_we0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0,
        last_pe_score_V_d0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0,
        last_pe_scoreIx_V_address0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0,
        last_pe_scoreIx_V_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0,
        last_pe_scoreIx_V_we0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0,
        last_pe_scoreIx_V_d0 => grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0);

    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771 : component seq_align_multiple_seq_align_Pipeline_VITIS_LOOP_117_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start,
        ap_done => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done,
        ap_idle => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_idle,
        ap_ready => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready,
        local_reference_V_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0,
        local_reference_V_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0,
        local_reference_V_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0,
        local_reference_V_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_d0,
        local_reference_V_1_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0,
        local_reference_V_1_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0,
        local_reference_V_1_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0,
        local_reference_V_1_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_d0,
        local_reference_V_2_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0,
        local_reference_V_2_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0,
        local_reference_V_2_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0,
        local_reference_V_2_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_d0,
        local_reference_V_3_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0,
        local_reference_V_3_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0,
        local_reference_V_3_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0,
        local_reference_V_3_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_d0,
        local_reference_V_4_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0,
        local_reference_V_4_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0,
        local_reference_V_4_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0,
        local_reference_V_4_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_d0,
        local_reference_V_5_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0,
        local_reference_V_5_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0,
        local_reference_V_5_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0,
        local_reference_V_5_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_d0,
        local_reference_V_6_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0,
        local_reference_V_6_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0,
        local_reference_V_6_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0,
        local_reference_V_6_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_d0,
        local_reference_V_7_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0,
        local_reference_V_7_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0,
        local_reference_V_7_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0,
        local_reference_V_7_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_d0,
        local_reference_V_8_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0,
        local_reference_V_8_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0,
        local_reference_V_8_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0,
        local_reference_V_8_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_d0,
        local_reference_V_9_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0,
        local_reference_V_9_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0,
        local_reference_V_9_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0,
        local_reference_V_9_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_d0,
        local_reference_V_10_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0,
        local_reference_V_10_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0,
        local_reference_V_10_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0,
        local_reference_V_10_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_d0,
        local_reference_V_11_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0,
        local_reference_V_11_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0,
        local_reference_V_11_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0,
        local_reference_V_11_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_d0,
        local_reference_V_12_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0,
        local_reference_V_12_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0,
        local_reference_V_12_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0,
        local_reference_V_12_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_d0,
        local_reference_V_13_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0,
        local_reference_V_13_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0,
        local_reference_V_13_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0,
        local_reference_V_13_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_d0,
        local_reference_V_14_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0,
        local_reference_V_14_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0,
        local_reference_V_14_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0,
        local_reference_V_14_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_d0,
        local_reference_V_15_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0,
        local_reference_V_15_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0,
        local_reference_V_15_we0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0,
        local_reference_V_15_d0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_d0,
        ref1_address0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0,
        ref1_ce0 => grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0,
        ref1_q0 => ref1_q0);

    grp_seq_align_Pipeline_kernel_kernel1_fu_809 : component seq_align_multiple_seq_align_Pipeline_kernel_kernel1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start,
        ap_done => grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done,
        ap_idle => grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_idle,
        ap_ready => grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready,
        p_reload543 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out62,
        p_reload542 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out61,
        p_reload541 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out60,
        p_reload540 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out59,
        p_reload539 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out58,
        p_reload538 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out57,
        p_reload537 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out56,
        p_reload536 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out55,
        p_reload535 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out54,
        p_reload534 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out53,
        p_reload533 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out52,
        p_reload532 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out51,
        p_reload531 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out50,
        p_reload530 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out49,
        p_reload529 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out48,
        p_reload528 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out47,
        p_reload527 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out46,
        p_reload526 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out45,
        p_reload525 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out44,
        p_reload524 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out43,
        p_reload523 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out42,
        p_reload522 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out41,
        p_reload521 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out40,
        p_reload520 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out39,
        p_reload519 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out38,
        p_reload518 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out37,
        p_reload517 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out36,
        p_reload516 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out35,
        p_reload515 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out34,
        p_reload514 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out33,
        p_reload513 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out32,
        p_reload481 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out,
        p_reload512 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out31,
        p_reload511 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out30,
        p_reload510 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out29,
        p_reload509 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out28,
        p_reload508 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out27,
        p_reload507 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out26,
        p_reload506 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out25,
        p_reload505 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out24,
        p_reload504 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out23,
        p_reload503 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out22,
        p_reload502 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out21,
        p_reload501 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out20,
        p_reload500 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out19,
        p_reload499 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out18,
        p_reload498 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out17,
        p_reload497 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out16,
        p_reload496 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out15,
        p_reload495 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out14,
        p_reload494 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out13,
        p_reload493 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out12,
        p_reload492 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out11,
        p_reload491 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out10,
        p_reload490 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out9,
        p_reload489 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out8,
        p_reload488 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out7,
        p_reload487 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out6,
        p_reload486 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out5,
        p_reload485 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out4,
        p_reload484 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out3,
        p_reload483 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out2,
        p_reload482 => grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_p_out1,
        p_reload => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out,
        p_reload385 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out31,
        p_reload384 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out30,
        p_reload383 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out29,
        p_reload382 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out28,
        p_reload381 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out27,
        p_reload380 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out26,
        p_reload379 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out25,
        p_reload378 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out24,
        p_reload377 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out23,
        p_reload376 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out22,
        p_reload375 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out21,
        p_reload374 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out20,
        p_reload373 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out19,
        p_reload372 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out18,
        p_reload371 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out17,
        p_reload370 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out16,
        p_reload369 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out15,
        p_reload368 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out14,
        p_reload367 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out13,
        p_reload366 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out12,
        p_reload365 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out11,
        p_reload364 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out10,
        p_reload363 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out9,
        p_reload362 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out8,
        p_reload361 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out7,
        p_reload360 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out6,
        p_reload359 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out5,
        p_reload358 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out4,
        p_reload357 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out3,
        p_reload356 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out2,
        p_reload355 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out1,
        p_reload416 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out62,
        p_reload415 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out61,
        p_reload414 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out60,
        p_reload413 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out59,
        p_reload412 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out58,
        p_reload411 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out57,
        p_reload410 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out56,
        p_reload409 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out55,
        p_reload408 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out54,
        p_reload407 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out53,
        p_reload406 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out52,
        p_reload405 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out51,
        p_reload404 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out50,
        p_reload403 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out49,
        p_reload402 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out48,
        p_reload401 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out47,
        p_reload400 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out46,
        p_reload399 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out45,
        p_reload398 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out44,
        p_reload397 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out43,
        p_reload396 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out42,
        p_reload395 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out41,
        p_reload394 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out40,
        p_reload393 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out39,
        p_reload392 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out38,
        p_reload391 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out37,
        p_reload390 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out36,
        p_reload389 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out35,
        p_reload388 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out34,
        p_reload387 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out33,
        p_reload386 => grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_p_out32,
        local_reference_V_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0,
        local_reference_V_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0,
        local_reference_V_q0 => local_reference_V_q0,
        local_reference_V_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address1,
        local_reference_V_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1,
        local_reference_V_q1 => local_reference_V_q1,
        local_reference_V_1_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0,
        local_reference_V_1_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0,
        local_reference_V_1_q0 => local_reference_V_1_q0,
        local_reference_V_1_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address1,
        local_reference_V_1_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1,
        local_reference_V_1_q1 => local_reference_V_1_q1,
        local_reference_V_2_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0,
        local_reference_V_2_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0,
        local_reference_V_2_q0 => local_reference_V_2_q0,
        local_reference_V_2_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address1,
        local_reference_V_2_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1,
        local_reference_V_2_q1 => local_reference_V_2_q1,
        local_reference_V_3_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0,
        local_reference_V_3_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0,
        local_reference_V_3_q0 => local_reference_V_3_q0,
        local_reference_V_3_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address1,
        local_reference_V_3_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1,
        local_reference_V_3_q1 => local_reference_V_3_q1,
        local_reference_V_4_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0,
        local_reference_V_4_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0,
        local_reference_V_4_q0 => local_reference_V_4_q0,
        local_reference_V_4_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address1,
        local_reference_V_4_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1,
        local_reference_V_4_q1 => local_reference_V_4_q1,
        local_reference_V_5_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0,
        local_reference_V_5_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0,
        local_reference_V_5_q0 => local_reference_V_5_q0,
        local_reference_V_5_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address1,
        local_reference_V_5_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1,
        local_reference_V_5_q1 => local_reference_V_5_q1,
        local_reference_V_6_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0,
        local_reference_V_6_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0,
        local_reference_V_6_q0 => local_reference_V_6_q0,
        local_reference_V_6_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address1,
        local_reference_V_6_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1,
        local_reference_V_6_q1 => local_reference_V_6_q1,
        local_reference_V_7_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0,
        local_reference_V_7_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0,
        local_reference_V_7_q0 => local_reference_V_7_q0,
        local_reference_V_7_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address1,
        local_reference_V_7_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1,
        local_reference_V_7_q1 => local_reference_V_7_q1,
        local_reference_V_8_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0,
        local_reference_V_8_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0,
        local_reference_V_8_q0 => local_reference_V_8_q0,
        local_reference_V_8_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address1,
        local_reference_V_8_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1,
        local_reference_V_8_q1 => local_reference_V_8_q1,
        local_reference_V_9_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0,
        local_reference_V_9_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0,
        local_reference_V_9_q0 => local_reference_V_9_q0,
        local_reference_V_9_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address1,
        local_reference_V_9_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1,
        local_reference_V_9_q1 => local_reference_V_9_q1,
        local_reference_V_10_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0,
        local_reference_V_10_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0,
        local_reference_V_10_q0 => local_reference_V_10_q0,
        local_reference_V_10_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address1,
        local_reference_V_10_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1,
        local_reference_V_10_q1 => local_reference_V_10_q1,
        local_reference_V_11_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0,
        local_reference_V_11_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0,
        local_reference_V_11_q0 => local_reference_V_11_q0,
        local_reference_V_11_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address1,
        local_reference_V_11_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1,
        local_reference_V_11_q1 => local_reference_V_11_q1,
        local_reference_V_12_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0,
        local_reference_V_12_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0,
        local_reference_V_12_q0 => local_reference_V_12_q0,
        local_reference_V_12_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address1,
        local_reference_V_12_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1,
        local_reference_V_12_q1 => local_reference_V_12_q1,
        local_reference_V_13_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0,
        local_reference_V_13_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0,
        local_reference_V_13_q0 => local_reference_V_13_q0,
        local_reference_V_13_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address1,
        local_reference_V_13_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1,
        local_reference_V_13_q1 => local_reference_V_13_q1,
        local_reference_V_14_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0,
        local_reference_V_14_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0,
        local_reference_V_14_q0 => local_reference_V_14_q0,
        local_reference_V_14_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address1,
        local_reference_V_14_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1,
        local_reference_V_14_q1 => local_reference_V_14_q1,
        local_reference_V_15_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0,
        local_reference_V_15_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0,
        local_reference_V_15_q0 => local_reference_V_15_q0,
        local_reference_V_15_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address1,
        local_reference_V_15_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1,
        local_reference_V_15_q1 => local_reference_V_15_q1,
        dp_matrix_V_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0,
        dp_matrix_V_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0,
        dp_matrix_V_we0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0,
        dp_matrix_V_d0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0,
        dp_matrix_V_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address1,
        dp_matrix_V_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1,
        dp_matrix_V_we1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1,
        dp_matrix_V_d1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d1,
        last_pe_score_V_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0,
        last_pe_score_V_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0,
        last_pe_score_V_we0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0,
        last_pe_score_V_d0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0,
        last_pe_score_V_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address1,
        last_pe_score_V_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1,
        last_pe_score_V_q1 => last_pe_score_V_q1,
        last_pe_scoreIx_V_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0,
        last_pe_scoreIx_V_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0,
        last_pe_scoreIx_V_we0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0,
        last_pe_scoreIx_V_d0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0,
        last_pe_scoreIx_V_address1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address1,
        last_pe_scoreIx_V_ce1 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1,
        last_pe_scoreIx_V_q1 => last_pe_scoreIx_V_q1,
        chunk1_address0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0,
        chunk1_ce0 => grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0,
        chunk1_q0 => chunk1_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv9_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_return_preg <= dp_matrix_V_q0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_ready = ap_const_logic_1)) then 
                    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done)
    begin
        if ((grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done, grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done, grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done, grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done, grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_done = ap_const_logic_0) or (grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_done = ap_const_logic_0) or (grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_done = ap_const_logic_0) or (grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_done = ap_const_logic_0) or (grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(dp_matrix_V_q0, ap_return_preg, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_return <= dp_matrix_V_q0;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    chunk1_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_address0;
    chunk1_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_chunk1_ce0;

    dp_matrix_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dp_matrix_V_address0 <= ap_const_lv64_0(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dp_matrix_V_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_address0;
        else 
            dp_matrix_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dp_matrix_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dp_matrix_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dp_matrix_V_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_ce0;
        else 
            dp_matrix_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dp_matrix_V_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_ce1;
        else 
            dp_matrix_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dp_matrix_V_d0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_d0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dp_matrix_V_d0 <= grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_d0;
        else 
            dp_matrix_V_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    dp_matrix_V_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_we0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dp_matrix_V_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_dp_matrix_V_we0;
        else 
            dp_matrix_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dp_matrix_V_we1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dp_matrix_V_we1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_dp_matrix_V_we1;
        else 
            dp_matrix_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_ap_start_reg;
    grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ap_start_reg;
    grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start <= grp_seq_align_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_623_ap_start_reg;
    grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_ap_start_reg;
    grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start <= grp_seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_93_4_fu_696_ap_start_reg;
    grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start <= grp_seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_86_3_fu_629_ap_start_reg;

    last_pe_scoreIx_V_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_scoreIx_V_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_scoreIx_V_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_address0;
        else 
            last_pe_scoreIx_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    last_pe_scoreIx_V_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_scoreIx_V_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_scoreIx_V_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_ce0;
        else 
            last_pe_scoreIx_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    last_pe_scoreIx_V_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_scoreIx_V_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_ce1;
        else 
            last_pe_scoreIx_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    last_pe_scoreIx_V_d0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_scoreIx_V_d0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_scoreIx_V_d0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_d0;
        else 
            last_pe_scoreIx_V_d0 <= "XXXXXXXXXX";
        end if; 
    end process;


    last_pe_scoreIx_V_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_scoreIx_V_we0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_scoreIx_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_scoreIx_V_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_scoreIx_V_we0;
        else 
            last_pe_scoreIx_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    last_pe_score_V_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_score_V_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_score_V_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_address0;
        else 
            last_pe_score_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    last_pe_score_V_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_score_V_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_score_V_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_ce0;
        else 
            last_pe_score_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    last_pe_score_V_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_score_V_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_ce1;
        else 
            last_pe_score_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    last_pe_score_V_d0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_score_V_d0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_score_V_d0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_d0;
        else 
            last_pe_score_V_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    last_pe_score_V_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            last_pe_score_V_we0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_last_pe_score_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            last_pe_score_V_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_100_5_fu_763_last_pe_score_V_we0;
        else 
            last_pe_score_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_10_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_10_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_10_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_address0;
        else 
            local_reference_V_10_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_10_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_10_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_10_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_ce0;
        else 
            local_reference_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_10_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_10_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_10_ce1;
        else 
            local_reference_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_10_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_10_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_10_we0;
        else 
            local_reference_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_11_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_11_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_11_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_address0;
        else 
            local_reference_V_11_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_11_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_11_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_11_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_ce0;
        else 
            local_reference_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_11_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_11_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_11_ce1;
        else 
            local_reference_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_11_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_11_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_11_we0;
        else 
            local_reference_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_12_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_12_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_12_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_address0;
        else 
            local_reference_V_12_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_12_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_12_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_12_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_ce0;
        else 
            local_reference_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_12_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_12_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_12_ce1;
        else 
            local_reference_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_12_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_12_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_12_we0;
        else 
            local_reference_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_13_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_13_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_13_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_address0;
        else 
            local_reference_V_13_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_13_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_13_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_13_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_ce0;
        else 
            local_reference_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_13_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_13_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_13_ce1;
        else 
            local_reference_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_13_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_13_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_13_we0;
        else 
            local_reference_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_14_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_14_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_14_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_address0;
        else 
            local_reference_V_14_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_14_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_14_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_14_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_ce0;
        else 
            local_reference_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_14_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_14_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_14_ce1;
        else 
            local_reference_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_14_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_14_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_14_we0;
        else 
            local_reference_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_15_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_15_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_15_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_address0;
        else 
            local_reference_V_15_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_15_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_15_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_15_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_ce0;
        else 
            local_reference_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_15_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_15_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_15_ce1;
        else 
            local_reference_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_15_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_15_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_15_we0;
        else 
            local_reference_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_1_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_1_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_1_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_address0;
        else 
            local_reference_V_1_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_1_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_1_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_1_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_ce0;
        else 
            local_reference_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_1_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_1_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_1_ce1;
        else 
            local_reference_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_1_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_1_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_1_we0;
        else 
            local_reference_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_2_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_2_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_2_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_address0;
        else 
            local_reference_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_2_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_2_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_2_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_ce0;
        else 
            local_reference_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_2_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_2_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_2_ce1;
        else 
            local_reference_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_2_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_2_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_2_we0;
        else 
            local_reference_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_3_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_3_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_3_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_address0;
        else 
            local_reference_V_3_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_3_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_3_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_3_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_ce0;
        else 
            local_reference_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_3_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_3_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_3_ce1;
        else 
            local_reference_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_3_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_3_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_3_we0;
        else 
            local_reference_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_4_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_4_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_4_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_address0;
        else 
            local_reference_V_4_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_4_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_4_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_4_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_ce0;
        else 
            local_reference_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_4_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_4_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_4_ce1;
        else 
            local_reference_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_4_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_4_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_4_we0;
        else 
            local_reference_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_5_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_5_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_5_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_address0;
        else 
            local_reference_V_5_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_5_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_5_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_5_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_ce0;
        else 
            local_reference_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_5_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_5_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_5_ce1;
        else 
            local_reference_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_5_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_5_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_5_we0;
        else 
            local_reference_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_6_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_6_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_6_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_address0;
        else 
            local_reference_V_6_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_6_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_6_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_6_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_ce0;
        else 
            local_reference_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_6_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_6_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_6_ce1;
        else 
            local_reference_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_6_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_6_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_6_we0;
        else 
            local_reference_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_7_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_7_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_7_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_address0;
        else 
            local_reference_V_7_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_7_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_7_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_7_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_ce0;
        else 
            local_reference_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_7_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_7_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_7_ce1;
        else 
            local_reference_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_7_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_7_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_7_we0;
        else 
            local_reference_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_8_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_8_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_8_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_address0;
        else 
            local_reference_V_8_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_8_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_8_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_8_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_ce0;
        else 
            local_reference_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_8_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_8_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_8_ce1;
        else 
            local_reference_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_8_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_8_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_8_we0;
        else 
            local_reference_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_9_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_9_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_9_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_address0;
        else 
            local_reference_V_9_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_9_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_9_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_9_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_ce0;
        else 
            local_reference_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_9_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_9_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_9_ce1;
        else 
            local_reference_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_9_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_9_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_9_we0;
        else 
            local_reference_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_address0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_address0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_address0;
        else 
            local_reference_V_address0 <= "XXXXXX";
        end if; 
    end process;


    local_reference_V_ce0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0, grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_ce0 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_ce0;
        else 
            local_reference_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_ce1_assign_proc : process(grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            local_reference_V_ce1 <= grp_seq_align_Pipeline_kernel_kernel1_fu_809_local_reference_V_ce1;
        else 
            local_reference_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_reference_V_we0_assign_proc : process(grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_reference_V_we0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_local_reference_V_we0;
        else 
            local_reference_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ref1_address0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_address0;
    ref1_ce0 <= grp_seq_align_Pipeline_VITIS_LOOP_117_6_fu_771_ref1_ce0;
end behav;
