
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../spec_cpu_traces/450.soplex-247B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 6007642 heartbeat IPC: 1.66455 cumulative IPC: 1.66455 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 11128351 heartbeat IPC: 1.95285 cumulative IPC: 1.79721 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 13581318 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 34877151 heartbeat IPC: 0.421074 cumulative IPC: 0.234788 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 74700135 heartbeat IPC: 0.251111 cumulative IPC: 0.245424 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 114543776 heartbeat IPC: 0.250981 cumulative IPC: 0.247617 (Simulation time: 0 hr 1 min 10 sec) 
Finished CPU 0 instructions: 25000000 cycles: 100962458 cumulative IPC: 0.247617 (Simulation time: 0 hr 1 min 10 sec) 

CPU 0 Branch Prediction Accuracy: 95.0343% MPKI: 9.0128

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.247617 instructions: 25000000 cycles: 100962458
L1D TOTAL     ACCESS:    5851187  HIT:    4580556  MISS:    1270631
L1D LOAD      ACCESS:    4615348  HIT:    3498785  MISS:    1116563
L1D RFO       ACCESS:    1235839  HIT:    1081771  MISS:     154068
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5807218  HIT:    5807184  MISS:         34
L1I LOAD      ACCESS:    5807218  HIT:    5807184  MISS:         34
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:    1870495  HIT:    1036949  MISS:     833546
LLC LOAD      ACCESS:    1116547  HIT:     395513  MISS:     721034
LLC RFO       ACCESS:     154062  HIT:      58706  MISS:      95356
LLC PREFETCH  ACCESS:      43723  HIT:      26573  MISS:      17150
LLC WRITEBACK ACCESS:     556163  HIT:     556157  MISS:          6
LLC PREFETCH  REQUESTED:      60533  ISSUED:      52438  USEFUL:      17100  USELESS:         90
Major fault: 0 Minor fault: 7780

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 1116547
* CPU 0 Total Misses: 721034
* CPU 0 Total Prefetches: 17150
* CPU 0 Total Prefetch Hits: 17045
* CPU 0 Total Non-useful Prefetches: 76
* CPU 0 Total Undecided Prefetches: 29

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 1116547
* CPU 0 ROI Misses: 721034
* CPU 0 ROI Prefetches: 17150
* CPU 0 ROI Prefetch Hits: 17045
* CPU 0 ROI Non-useful Prefetches: 76
* CPU 0 ROI Undecided Prefetches: 29

