
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xcvu47p-fsvh2892-3-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu47p'
INFO: [Device 21-403] Loading part xcvu47p-fsvh2892-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 130989 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.914 ; gain = 123.719 ; free physical = 4017 ; free virtual = 18241
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DCT' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:12]
	Parameter ap_ST_fsm_state1 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 85'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 85'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 85'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 85'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 85'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 85'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 85'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 85'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 85'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 85'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 85'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 85'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 85'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 85'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 85'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 85'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 85'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 85'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 85'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 85'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 85'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 85'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 85'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 85'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 85'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 85'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 85'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 85'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 85'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 85'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 85'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 85'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 85'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 85'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 85'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 85'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 85'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 85'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 85'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 85'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 85'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 85'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 85'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 85'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 85'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 85'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 85'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 85'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 85'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 85'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 85'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 85'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 85'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 85'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 85'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 85'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 85'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 85'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 85'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 85'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 85'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 85'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:342]
INFO: [Synth 8-6157] synthesizing module 'DCT_input_buf_2d_0' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_input_buf_2d_0.v:50]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_input_buf_2d_0_ram' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_input_buf_2d_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_input_buf_2d_0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DCT_input_buf_2d_0_ram' (1#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_input_buf_2d_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCT_input_buf_2d_0' (2#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_input_buf_2d_0.v:50]
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_outOgC' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outOgC.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_outOgC_ram' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outOgC.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outOgC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_outOgC_ram' (3#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outOgC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_outOgC' (4#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outOgC.v:52]
INFO: [Synth 8-6157] synthesizing module 'DCT_2D' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D.v:243]
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_in_yd2' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:53]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_in_yd2_ram' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:23]
INFO: [Synth 8-3876] $readmem data file './DCT_2D_DCT_1D_in_yd2_ram.dat' is read successfully [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_in_yd2_ram' (5#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_in_yd2' (6#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_in_yd2.v:53]
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_outGfk' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_2D_DCT_1D_outGfk_ram' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:22]
INFO: [Synth 8-3876] $readmem data file './DCT_2D_DCT_1D_outGfk_ram.dat' is read successfully [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_outGfk_ram' (7#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D_DCT_1D_outGfk' (8#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D_DCT_1D_outGfk.v:51]
INFO: [Synth 8-6157] synthesizing module 'transpose_matrix_1' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix_1.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix_1.v:355]
INFO: [Synth 8-6155] done synthesizing module 'transpose_matrix_1' (9#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'transpose_matrix' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix.v:357]
INFO: [Synth 8-6155] done synthesizing module 'transpose_matrix' (10#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/transpose_matrix.v:10]
INFO: [Synth 8-6157] synthesizing module 'DCT_1D_1' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:174]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:233]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:234]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:241]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:242]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:249]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:250]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:257]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:258]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:265]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:266]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:273]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:274]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:283]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:284]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'DCT_ama_addmuladdbkb' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_ama_addmuladdbkb.v:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_ama_addmuladdbkb_DSP48_0' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_ama_addmuladdbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_ama_addmuladdbkb_DSP48_0' (11#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_ama_addmuladdbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_ama_addmuladdbkb' (12#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_ama_addmuladdbkb.v:36]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16cud' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16cud_DSP48_1' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16cud_DSP48_1' (13#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16cud' (14#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16cud.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1dEe' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1dEe.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1dEe_DSP48_2' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1dEe_DSP48_2' (15#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1dEe' (16#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1dEe.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1eOg' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1eOg.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1eOg_DSP48_3' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1eOg_DSP48_3' (17#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1eOg' (18#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1eOg.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16fYi' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16fYi.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16fYi_DSP48_4' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16fYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16fYi_DSP48_4' (19#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16fYi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16fYi' (20#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16fYi.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16g8j' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16g8j.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16g8j_DSP48_5' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16g8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16g8j_DSP48_5' (21#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16g8j.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16g8j' (22#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16g8j.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1hbi' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1hbi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1hbi_DSP48_6' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1hbi_DSP48_6' (23#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1hbi' (24#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1hbi.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ibs' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ibs.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ibs_DSP48_7' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ibs.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ibs_DSP48_7' (25#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ibs.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ibs' (26#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ibs.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16jbC' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16jbC.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16jbC_DSP48_8' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16jbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16jbC_DSP48_8' (27#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16jbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16jbC' (28#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16jbC.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16kbM' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16kbM.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16kbM_DSP48_9' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16kbM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16kbM_DSP48_9' (29#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16kbM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16kbM' (30#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16kbM.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16lbW' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16lbW.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16lbW_DSP48_10' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16lbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16lbW_DSP48_10' (31#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16lbW.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16lbW' (32#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16lbW.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1mb6' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1mb6.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mul_mul_16s_1mb6_DSP48_11' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1mb6_DSP48_11' (33#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1mb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mul_mul_16s_1mb6' (34#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mul_mul_16s_1mb6.v:13]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ncg' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ncg.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ncg_DSP48_12' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ncg_DSP48_12' (35#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ncg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ncg' (36#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ncg.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ocq' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ocq.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16ocq_DSP48_13' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ocq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ocq_DSP48_13' (37#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ocq.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16ocq' (38#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16ocq.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16pcA' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16pcA.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16pcA_DSP48_14' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16pcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16pcA_DSP48_14' (39#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16pcA.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16pcA' (40#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16pcA.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16qcK' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16qcK.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16qcK_DSP48_15' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16qcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16qcK_DSP48_15' (41#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16qcK.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16qcK' (42#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16qcK.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16rcU' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16rcU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16rcU_DSP48_16' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16rcU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16rcU_DSP48_16' (43#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16rcU.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16rcU' (44#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16rcU.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16sc4' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16sc4.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16sc4_DSP48_17' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16sc4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16sc4_DSP48_17' (45#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16sc4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16sc4' (46#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16sc4.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16tde' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16tde.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16tde_DSP48_18' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16tde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16tde_DSP48_18' (47#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16tde.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16tde' (48#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16tde.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16udo' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16udo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16udo_DSP48_19' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16udo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16udo_DSP48_19' (49#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16udo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16udo' (50#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16udo.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16vdy' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16vdy.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16vdy_DSP48_20' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16vdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16vdy_DSP48_20' (51#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16vdy.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16vdy' (52#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16vdy.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16wdI' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16wdI.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16wdI_DSP48_21' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16wdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16wdI_DSP48_21' (53#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16wdI.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16wdI' (54#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16wdI.v:30]
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16xdS' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16xdS.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCT_mac_muladd_16xdS_DSP48_22' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16xdS_DSP48_22' (55#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16xdS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DCT_mac_muladd_16xdS' (56#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_mac_muladd_16xdS.v:30]
INFO: [Synth 8-6155] done synthesizing module 'DCT_1D_1' (57#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DCT_1D' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:174]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:233]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:234]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:241]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:242]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:249]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:250]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:257]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:258]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:265]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:266]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:273]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:274]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:283]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:284]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'DCT_1D' (58#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DCT_2D' (59#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_matrix' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/read_matrix.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/read_matrix.v:339]
INFO: [Synth 8-6155] done synthesizing module 'read_matrix' (60#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/read_matrix.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_matrix' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/write_matrix.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/write_matrix.v:339]
INFO: [Synth 8-6155] done synthesizing module 'write_matrix' (61#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/write_matrix.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DCT' (62#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (63#1) [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
WARNING: [Synth 8-3331] design DCT_1D has unconnected port input_offset[3]
WARNING: [Synth 8-3331] design DCT_1D_1 has unconnected port input_offset[3]
WARNING: [Synth 8-3331] design DCT_2D_DCT_1D_outOgC has unconnected port reset
WARNING: [Synth 8-3331] design DCT_2D_DCT_1D_outGfk has unconnected port reset
WARNING: [Synth 8-3331] design DCT_2D_DCT_1D_in_yd2 has unconnected port reset
WARNING: [Synth 8-3331] design DCT_input_buf_2d_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2933.602 ; gain = 210.406 ; free physical = 4017 ; free virtual = 18245
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.445 ; gain = 229.250 ; free physical = 4018 ; free virtual = 18246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.445 ; gain = 229.250 ; free physical = 4018 ; free virtual = 18246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2952.445 ; gain = 0.000 ; free physical = 4016 ; free virtual = 18244
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/DCT_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/DCT_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3159.820 ; gain = 0.000 ; free physical = 3866 ; free virtual = 18113
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3159.820 ; gain = 0.000 ; free physical = 3866 ; free virtual = 18113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.820 ; gain = 436.625 ; free physical = 3982 ; free virtual = 18229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu47p-fsvh2892-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.820 ; gain = 436.625 ; free physical = 3982 ; free virtual = 18229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3159.820 ; gain = 436.625 ; free physical = 3982 ; free virtual = 18229
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'output_offset_read_reg_1203_reg' and it is trimmed from '4' to '3' bits. [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D_1.v:1218]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_offset_read_reg_1203_reg' and it is trimmed from '4' to '3' bits. [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT_1D.v:1218]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'input_buf_2d_1_addr_reg_600_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1559]
INFO: [Synth 8-4471] merging register 'input_buf_2d_2_addr_reg_605_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1560]
INFO: [Synth 8-4471] merging register 'input_buf_2d_3_addr_reg_610_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1561]
INFO: [Synth 8-4471] merging register 'input_buf_2d_4_addr_reg_615_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1562]
INFO: [Synth 8-4471] merging register 'input_buf_2d_5_addr_reg_620_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1563]
INFO: [Synth 8-4471] merging register 'input_buf_2d_6_addr_reg_625_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1564]
INFO: [Synth 8-4471] merging register 'input_buf_2d_7_addr_reg_630_reg[2:0]' into 'input_buf_2d_0_addr_reg_595_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1565]
INFO: [Synth 8-4471] merging register 'output_buf_2d_1_add_reg_656_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1573]
INFO: [Synth 8-4471] merging register 'output_buf_2d_2_add_reg_661_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1574]
INFO: [Synth 8-4471] merging register 'output_buf_2d_3_add_reg_666_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1575]
INFO: [Synth 8-4471] merging register 'output_buf_2d_4_add_reg_671_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1576]
INFO: [Synth 8-4471] merging register 'output_buf_2d_5_add_reg_676_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1577]
INFO: [Synth 8-4471] merging register 'output_buf_2d_6_add_reg_681_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1578]
INFO: [Synth 8-4471] merging register 'output_buf_2d_7_add_reg_686_reg[2:0]' into 'output_buf_2d_0_add_reg_651_reg[2:0]' [/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/d155/hdl/verilog/DCT.v:1579]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DCT_input_buf_2d_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "DCT_input_buf_2d_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "DCT_input_buf_2d_0_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DCT_2D_DCT_1D_outOgC_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "DCT_2D_DCT_1D_outOgC_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "DCT_2D_DCT_1D_outOgC_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"DCT_2D_DCT_1D_in_yd2_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "DCT_2D_DCT_1D_in_yd2_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "DCT_2D_DCT_1D_in_yd2_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3159.820 ; gain = 436.625 ; free physical = 3979 ; free virtual = 18228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 42    
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               85 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 120   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 21    
+---RAMs : 
	              128 Bit         RAMs := 32    
+---Muxes : 
	  86 Input     85 Bit        Muxes := 1     
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 120   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 106   
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT_input_buf_2d_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module DCT_2D_DCT_1D_outOgC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module DCT_2D_DCT_1D_in_yd2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module DCT_2D_DCT_1D_outGfk_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module transpose_matrix_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 48    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module transpose_matrix 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 28    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 48    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module DCT_1D_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 21    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DCT_1D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 21    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DCT_2D 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  29 Input     28 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
Module read_matrix 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module write_matrix 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module DCT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               85 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  86 Input     85 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p, operation Mode is: (C:0x1000)+(D+A)*(B:0xb50).
DSP Report: operator DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p is absorbed into DSP DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: operator DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/m is absorbed into DSP DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: operator DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/ad is absorbed into DSP DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ibs_U24/DCT_mac_muladd_16ibs_DSP48_7_U/p, operation Mode is: C+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16ibs_U24/DCT_mac_muladd_16ibs_DSP48_7_U/p is absorbed into DSP DCT_mac_muladd_16ibs_U24/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: operator DCT_mac_muladd_16ibs_U24/DCT_mac_muladd_16ibs_DSP48_7_U/m is absorbed into DSP DCT_mac_muladd_16ibs_U24/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m is absorbed into DSP DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/p is absorbed into DSP DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/p.
DSP Report: operator DCT_mul_mul_16s_1hbi_U23/DCT_mul_mul_16s_1hbi_DSP48_6_U/p is absorbed into DSP DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/m is absorbed into DSP DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/p, operation Mode is: PCIN+A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: operator DCT_mul_mul_16s_1eOg_U20/DCT_mul_mul_16s_1eOg_DSP48_3_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U21/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U19/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16cud_U18/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ocq_U33/DCT_mac_muladd_16ocq_DSP48_13_U/p, operation Mode is: (C:0x1000)+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16ocq_U33/DCT_mac_muladd_16ocq_DSP48_13_U/p is absorbed into DSP DCT_mac_muladd_16ocq_U33/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: operator DCT_mac_muladd_16ocq_U33/DCT_mac_muladd_16ocq_DSP48_13_U/m is absorbed into DSP DCT_mac_muladd_16ocq_U33/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ncg_U32/DCT_mac_muladd_16ncg_DSP48_12_U/p, operation Mode is: C+A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16ncg_U32/DCT_mac_muladd_16ncg_DSP48_12_U/p is absorbed into DSP DCT_mac_muladd_16ncg_U32/DCT_mac_muladd_16ncg_DSP48_12_U/p.
DSP Report: operator DCT_mac_muladd_16ncg_U32/DCT_mac_muladd_16ncg_DSP48_12_U/m is absorbed into DSP DCT_mac_muladd_16ncg_U32/DCT_mac_muladd_16ncg_DSP48_12_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U30/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U31/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U29/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U28/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/m, operation Mode is: A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/m is absorbed into DSP DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U26/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U27/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p, operation Mode is: C+A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p is absorbed into DSP DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p.
DSP Report: operator DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/m is absorbed into DSP DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U39/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/m, operation Mode is: A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/m is absorbed into DSP DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U37/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U36/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/m is absorbed into DSP DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U34/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U35/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ocq_U49/DCT_mac_muladd_16ocq_DSP48_13_U/p, operation Mode is: (C:0x1000)+A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16ocq_U49/DCT_mac_muladd_16ocq_DSP48_13_U/p is absorbed into DSP DCT_mac_muladd_16ocq_U49/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: operator DCT_mac_muladd_16ocq_U49/DCT_mac_muladd_16ocq_DSP48_13_U/m is absorbed into DSP DCT_mac_muladd_16ocq_U49/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ibs_U48/DCT_mac_muladd_16ibs_DSP48_7_U/p, operation Mode is: C+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16ibs_U48/DCT_mac_muladd_16ibs_DSP48_7_U/p is absorbed into DSP DCT_mac_muladd_16ibs_U48/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: operator DCT_mac_muladd_16ibs_U48/DCT_mac_muladd_16ibs_DSP48_7_U/m is absorbed into DSP DCT_mac_muladd_16ibs_U48/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U47/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U46/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/m, operation Mode is: A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/m is absorbed into DSP DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/p, operation Mode is: PCIN+A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U45/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U44/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U43/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U42/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U57/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16jbC_U57/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U57/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U57/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U57/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16tde_U56/DCT_mac_muladd_16tde_DSP48_18_U/p, operation Mode is: C+A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16tde_U56/DCT_mac_muladd_16tde_DSP48_18_U/p is absorbed into DSP DCT_mac_muladd_16tde_U56/DCT_mac_muladd_16tde_DSP48_18_U/p.
DSP Report: operator DCT_mac_muladd_16tde_U56/DCT_mac_muladd_16tde_DSP48_18_U/m is absorbed into DSP DCT_mac_muladd_16tde_U56/DCT_mac_muladd_16tde_DSP48_18_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/m is absorbed into DSP DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/p, operation Mode is: PCIN+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U54/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U55/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/m is absorbed into DSP DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/p is absorbed into DSP DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U53/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16sc4_U52/DCT_mac_muladd_16sc4_DSP48_17_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U51/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U50/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16vdy_U65/DCT_mac_muladd_16vdy_DSP48_20_U/p, operation Mode is: (C:0x1000)+A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16vdy_U65/DCT_mac_muladd_16vdy_DSP48_20_U/p is absorbed into DSP DCT_mac_muladd_16vdy_U65/DCT_mac_muladd_16vdy_DSP48_20_U/p.
DSP Report: operator DCT_mac_muladd_16vdy_U65/DCT_mac_muladd_16vdy_DSP48_20_U/m is absorbed into DSP DCT_mac_muladd_16vdy_U65/DCT_mac_muladd_16vdy_DSP48_20_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16udo_U64/DCT_mac_muladd_16udo_DSP48_19_U/p, operation Mode is: C+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16udo_U64/DCT_mac_muladd_16udo_DSP48_19_U/p is absorbed into DSP DCT_mac_muladd_16udo_U64/DCT_mac_muladd_16udo_DSP48_19_U/p.
DSP Report: operator DCT_mac_muladd_16udo_U64/DCT_mac_muladd_16udo_DSP48_19_U/m is absorbed into DSP DCT_mac_muladd_16udo_U64/DCT_mac_muladd_16udo_DSP48_19_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U63/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U62/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U60/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U61/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/m, operation Mode is: A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/m is absorbed into DSP DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U59/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U58/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16xdS_U73/DCT_mac_muladd_16xdS_DSP48_22_U/p, operation Mode is: (C:0x1000)+A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16xdS_U73/DCT_mac_muladd_16xdS_DSP48_22_U/p is absorbed into DSP DCT_mac_muladd_16xdS_U73/DCT_mac_muladd_16xdS_DSP48_22_U/p.
DSP Report: operator DCT_mac_muladd_16xdS_U73/DCT_mac_muladd_16xdS_DSP48_22_U/m is absorbed into DSP DCT_mac_muladd_16xdS_U73/DCT_mac_muladd_16xdS_DSP48_22_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16wdI_U72/DCT_mac_muladd_16wdI_DSP48_21_U/p, operation Mode is: C+A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16wdI_U72/DCT_mac_muladd_16wdI_DSP48_21_U/p is absorbed into DSP DCT_mac_muladd_16wdI_U72/DCT_mac_muladd_16wdI_DSP48_21_U/p.
DSP Report: operator DCT_mac_muladd_16wdI_U72/DCT_mac_muladd_16wdI_DSP48_21_U/m is absorbed into DSP DCT_mac_muladd_16wdI_U72/DCT_mac_muladd_16wdI_DSP48_21_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U71/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U70/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U69/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U68/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/m is absorbed into DSP DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: operator DCT_mul_mul_16s_1hbi_U67/DCT_mul_mul_16s_1hbi_DSP48_6_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U66/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: Generating DSP DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/p, operation Mode is: (C:0x1000)+(D+A)*(B:0xb50).
DSP Report: operator DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/p is absorbed into DSP DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: operator DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/m is absorbed into DSP DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: operator DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/ad is absorbed into DSP DCT_ama_addmuladdbkb_U131/DCT_ama_addmuladdbkb_DSP48_0_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U139/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16jbC_U139/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U139/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U139/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U139/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ibs_U138/DCT_mac_muladd_16ibs_DSP48_7_U/p, operation Mode is: C+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16ibs_U138/DCT_mac_muladd_16ibs_DSP48_7_U/p is absorbed into DSP DCT_mac_muladd_16ibs_U138/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: operator DCT_mac_muladd_16ibs_U138/DCT_mac_muladd_16ibs_DSP48_7_U/m is absorbed into DSP DCT_mac_muladd_16ibs_U138/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/m is absorbed into DSP DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/p is absorbed into DSP DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/p.
DSP Report: operator DCT_mul_mul_16s_1hbi_U137/DCT_mul_mul_16s_1hbi_DSP48_6_U/p is absorbed into DSP DCT_mac_muladd_16g8j_U136/DCT_mac_muladd_16g8j_DSP48_5_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/m is absorbed into DSP DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/p, operation Mode is: PCIN+A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: operator DCT_mul_mul_16s_1eOg_U134/DCT_mul_mul_16s_1eOg_DSP48_3_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U135/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U133/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16cud_U132/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ocq_U147/DCT_mac_muladd_16ocq_DSP48_13_U/p, operation Mode is: (C:0x1000)+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16ocq_U147/DCT_mac_muladd_16ocq_DSP48_13_U/p is absorbed into DSP DCT_mac_muladd_16ocq_U147/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: operator DCT_mac_muladd_16ocq_U147/DCT_mac_muladd_16ocq_DSP48_13_U/m is absorbed into DSP DCT_mac_muladd_16ocq_U147/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ncg_U146/DCT_mac_muladd_16ncg_DSP48_12_U/p, operation Mode is: C+A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16ncg_U146/DCT_mac_muladd_16ncg_DSP48_12_U/p is absorbed into DSP DCT_mac_muladd_16ncg_U146/DCT_mac_muladd_16ncg_DSP48_12_U/p.
DSP Report: operator DCT_mac_muladd_16ncg_U146/DCT_mac_muladd_16ncg_DSP48_12_U/m is absorbed into DSP DCT_mac_muladd_16ncg_U146/DCT_mac_muladd_16ncg_DSP48_12_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U144/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U145/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U143/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U142/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/m, operation Mode is: A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/m is absorbed into DSP DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U140/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U141/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U155/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16jbC_U155/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U155/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U155/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U155/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16rcU_U154/DCT_mac_muladd_16rcU_DSP48_16_U/p, operation Mode is: C+A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16rcU_U154/DCT_mac_muladd_16rcU_DSP48_16_U/p is absorbed into DSP DCT_mac_muladd_16rcU_U154/DCT_mac_muladd_16rcU_DSP48_16_U/p.
DSP Report: operator DCT_mac_muladd_16rcU_U154/DCT_mac_muladd_16rcU_DSP48_16_U/m is absorbed into DSP DCT_mac_muladd_16rcU_U154/DCT_mac_muladd_16rcU_DSP48_16_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U153/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16cud_U152/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/m, operation Mode is: A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/m is absorbed into DSP DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U151/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U150/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/m is absorbed into DSP DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U148/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U149/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ocq_U163/DCT_mac_muladd_16ocq_DSP48_13_U/p, operation Mode is: (C:0x1000)+A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16ocq_U163/DCT_mac_muladd_16ocq_DSP48_13_U/p is absorbed into DSP DCT_mac_muladd_16ocq_U163/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: operator DCT_mac_muladd_16ocq_U163/DCT_mac_muladd_16ocq_DSP48_13_U/m is absorbed into DSP DCT_mac_muladd_16ocq_U163/DCT_mac_muladd_16ocq_DSP48_13_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16ibs_U162/DCT_mac_muladd_16ibs_DSP48_7_U/p, operation Mode is: C+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16ibs_U162/DCT_mac_muladd_16ibs_DSP48_7_U/p is absorbed into DSP DCT_mac_muladd_16ibs_U162/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: operator DCT_mac_muladd_16ibs_U162/DCT_mac_muladd_16ibs_DSP48_7_U/m is absorbed into DSP DCT_mac_muladd_16ibs_U162/DCT_mac_muladd_16ibs_DSP48_7_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U161/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U160/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/m, operation Mode is: A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/m is absorbed into DSP DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/p, operation Mode is: PCIN+A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U159/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16qcK_U158/DCT_mac_muladd_16qcK_DSP48_15_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xb50).
DSP Report: operator DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f4b0).
DSP Report: operator DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U157/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U156/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16jbC_U171/DCT_mac_muladd_16jbC_DSP48_8_U/p, operation Mode is: (C:0x1000)+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16jbC_U171/DCT_mac_muladd_16jbC_DSP48_8_U/p is absorbed into DSP DCT_mac_muladd_16jbC_U171/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: operator DCT_mac_muladd_16jbC_U171/DCT_mac_muladd_16jbC_DSP48_8_U/m is absorbed into DSP DCT_mac_muladd_16jbC_U171/DCT_mac_muladd_16jbC_DSP48_8_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16tde_U170/DCT_mac_muladd_16tde_DSP48_18_U/p, operation Mode is: C+A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16tde_U170/DCT_mac_muladd_16tde_DSP48_18_U/p is absorbed into DSP DCT_mac_muladd_16tde_U170/DCT_mac_muladd_16tde_DSP48_18_U/p.
DSP Report: operator DCT_mac_muladd_16tde_U170/DCT_mac_muladd_16tde_DSP48_18_U/m is absorbed into DSP DCT_mac_muladd_16tde_U170/DCT_mac_muladd_16tde_DSP48_18_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/m, operation Mode is: A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/m is absorbed into DSP DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/p, operation Mode is: PCIN+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U168/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16pcA_U169/DCT_mac_muladd_16pcA_DSP48_14_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/m is absorbed into DSP DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/p, operation Mode is: PCIN+A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/p is absorbed into DSP DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U167/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16sc4_U166/DCT_mac_muladd_16sc4_DSP48_17_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U165/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U164/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16vdy_U179/DCT_mac_muladd_16vdy_DSP48_20_U/p, operation Mode is: (C:0x1000)+A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16vdy_U179/DCT_mac_muladd_16vdy_DSP48_20_U/p is absorbed into DSP DCT_mac_muladd_16vdy_U179/DCT_mac_muladd_16vdy_DSP48_20_U/p.
DSP Report: operator DCT_mac_muladd_16vdy_U179/DCT_mac_muladd_16vdy_DSP48_20_U/m is absorbed into DSP DCT_mac_muladd_16vdy_U179/DCT_mac_muladd_16vdy_DSP48_20_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16udo_U178/DCT_mac_muladd_16udo_DSP48_19_U/p, operation Mode is: C+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16udo_U178/DCT_mac_muladd_16udo_DSP48_19_U/p is absorbed into DSP DCT_mac_muladd_16udo_U178/DCT_mac_muladd_16udo_DSP48_19_U/p.
DSP Report: operator DCT_mac_muladd_16udo_U178/DCT_mac_muladd_16udo_DSP48_19_U/m is absorbed into DSP DCT_mac_muladd_16udo_U178/DCT_mac_muladd_16udo_DSP48_19_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U177/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U176/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/m, operation Mode is: A*(B:0x3f9e1).
DSP Report: operator DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/m is absorbed into DSP DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/p, operation Mode is: PCIN+A*(B:0xec8).
DSP Report: operator DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: operator DCT_mul_mul_16s_1dEe_U174/DCT_mul_mul_16s_1dEe_DSP48_2_U/p is absorbed into DSP DCT_mac_muladd_16lbW_U175/DCT_mac_muladd_16lbW_DSP48_10_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/m, operation Mode is: A*(B:0x61f).
DSP Report: operator DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/m is absorbed into DSP DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/p, operation Mode is: PCIN+A*(B:0x3f138).
DSP Report: operator DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U173/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16kbM_U172/DCT_mac_muladd_16kbM_DSP48_9_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16xdS_U187/DCT_mac_muladd_16xdS_DSP48_22_U/p, operation Mode is: (C:0x1000)+A*(B:0x3fce1).
DSP Report: operator DCT_mac_muladd_16xdS_U187/DCT_mac_muladd_16xdS_DSP48_22_U/p is absorbed into DSP DCT_mac_muladd_16xdS_U187/DCT_mac_muladd_16xdS_DSP48_22_U/p.
DSP Report: operator DCT_mac_muladd_16xdS_U187/DCT_mac_muladd_16xdS_DSP48_22_U/m is absorbed into DSP DCT_mac_muladd_16xdS_U187/DCT_mac_muladd_16xdS_DSP48_22_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16wdI_U186/DCT_mac_muladd_16wdI_DSP48_21_U/p, operation Mode is: C+A*(B:0x8e4).
DSP Report: operator DCT_mac_muladd_16wdI_U186/DCT_mac_muladd_16wdI_DSP48_21_U/p is absorbed into DSP DCT_mac_muladd_16wdI_U186/DCT_mac_muladd_16wdI_DSP48_21_U/p.
DSP Report: operator DCT_mac_muladd_16wdI_U186/DCT_mac_muladd_16wdI_DSP48_21_U/m is absorbed into DSP DCT_mac_muladd_16wdI_U186/DCT_mac_muladd_16wdI_DSP48_21_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xfb1).
DSP Report: operator DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f2b2).
DSP Report: operator DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U185/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U184/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/m, operation Mode is: A*(B:0xd4e).
DSP Report: operator DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: PCIN+A*(B:0x3f04f).
DSP Report: operator DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator DCT_mul_mul_16s_1mb6_U183/DCT_mul_mul_16s_1mb6_DSP48_11_U/p is absorbed into DSP DCT_mac_muladd_16cud_U182/DCT_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/m, operation Mode is: A*(B:0x31f).
DSP Report: operator DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/m is absorbed into DSP DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/m.
DSP Report: Generating DSP DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/p, operation Mode is: PCIN+A*(B:0x3f71c).
DSP Report: operator DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/p.
DSP Report: operator DCT_mul_mul_16s_1hbi_U181/DCT_mul_mul_16s_1hbi_DSP48_6_U/p is absorbed into DSP DCT_mac_muladd_16fYi_U180/DCT_mac_muladd_16fYi_DSP48_4_U/p.
WARNING: [Synth 8-3331] design DCT_1D has unconnected port input_offset[3]
WARNING: [Synth 8-3331] design DCT_1D has unconnected port output_offset[3]
WARNING: [Synth 8-3331] design DCT_1D_1 has unconnected port input_offset[3]
WARNING: [Synth 8-3331] design DCT_1D_1 has unconnected port output_offset[3]
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/ap_CS_fsm_reg[0]' (FDSE) to 'inst/grp_DCT_2D_fu_410/grp_DCT_1D_fu_874/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_DCT_2D_fu_410/grp_DCT_1D_fu_874/ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3159.820 ; gain = 436.625 ; free physical = 3928 ; free virtual = 18186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DCT_ama_addmuladdbkb_DSP48_0  | (C:0x1000)+(D+A)*(B:0xb50) | 18     | 13     | 14     | 18     | 29     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f04f)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ibs_DSP48_7  | C+A*(B:0x3f2b2)            | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16g8j_DSP48_5  | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16g8j_DSP48_5  | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | PCIN+A*(B:0x8e4)           | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xfb1)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ocq_DSP48_13 | (C:0x1000)+A*(B:0xec8)     | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ncg_DSP48_12 | C+A*(B:0x61f)              | 16     | 12     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | A*(B:0x61f)                | 16     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f2b2)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16rcU_DSP48_16 | C+A*(B:0x31f)              | 16     | 11     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0x8e4)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0xfb1)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | A*(B:0x3f04f)              | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ocq_DSP48_13 | (C:0x1000)+A*(B:0xb50)     | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ibs_DSP48_7  | C+A*(B:0x3f4b0)            | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xb50)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f4b0)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | A*(B:0x3f4b0)              | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | PCIN+A*(B:0xb50)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xb50)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f4b0)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f71c)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16tde_DSP48_18 | C+A*(B:0xfb1)              | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | PCIN+A*(B:0x3f2b2)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16sc4_DSP48_17 | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16sc4_DSP48_17 | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0x8e4)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f04f)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16vdy_DSP48_20 | (C:0x1000)+A*(B:0x61f)     | 16     | 12     | 14     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16udo_DSP48_19 | C+A*(B:0x3f138)            | 16     | 13     | 27     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | A*(B:0x61f)                | 16     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16xdS_DSP48_22 | (C:0x1000)+A*(B:0x3fce1)   | 16     | 11     | 14     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16wdI_DSP48_21 | C+A*(B:0x8e4)              | 16     | 13     | 26     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xfb1)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f2b2)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xd4e)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f04f)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_ama_addmuladdbkb_DSP48_0  | (C:0x1000)+(D+A)*(B:0xb50) | 18     | 13     | 14     | 18     | 29     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f04f)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ibs_DSP48_7  | C+A*(B:0x3f2b2)            | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16g8j_DSP48_5  | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16g8j_DSP48_5  | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | PCIN+A*(B:0x8e4)           | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xfb1)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ocq_DSP48_13 | (C:0x1000)+A*(B:0xec8)     | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ncg_DSP48_12 | C+A*(B:0x61f)              | 16     | 12     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | A*(B:0x61f)                | 16     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f2b2)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16rcU_DSP48_16 | C+A*(B:0x31f)              | 16     | 11     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0x8e4)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0xfb1)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | A*(B:0x3f04f)              | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ocq_DSP48_13 | (C:0x1000)+A*(B:0xb50)     | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16ibs_DSP48_7  | C+A*(B:0x3f4b0)            | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xb50)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f4b0)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | A*(B:0x3f4b0)              | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16qcK_DSP48_15 | PCIN+A*(B:0xb50)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xb50)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f4b0)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16jbC_DSP48_8  | (C:0x1000)+A*(B:0x3f71c)   | 16     | 13     | 14     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16tde_DSP48_18 | C+A*(B:0xfb1)              | 16     | 13     | 28     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | A*(B:0x3fce1)              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16pcA_DSP48_14 | PCIN+A*(B:0x3f2b2)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16sc4_DSP48_17 | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16sc4_DSP48_17 | PCIN+A*(B:0xd4e)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0x8e4)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f04f)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16vdy_DSP48_20 | (C:0x1000)+A*(B:0x61f)     | 16     | 12     | 14     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16udo_DSP48_19 | C+A*(B:0x3f138)            | 16     | 13     | 27     | -      | 29     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | A*(B:0x3f9e1)              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16lbW_DSP48_10 | PCIN+A*(B:0xec8)           | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | A*(B:0x61f)                | 16     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16kbM_DSP48_9  | PCIN+A*(B:0x3f138)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16xdS_DSP48_22 | (C:0x1000)+A*(B:0x3fce1)   | 16     | 11     | 14     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16wdI_DSP48_21 | C+A*(B:0x8e4)              | 16     | 13     | 26     | -      | 28     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xfb1)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f2b2)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | A*(B:0xd4e)                | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16cud_DSP48_1  | PCIN+A*(B:0x3f04f)         | 16     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | A*(B:0x31f)                | 16     | 11     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DCT_mac_muladd_16fYi_DSP48_4  | PCIN+A*(B:0x3f71c)         | 16     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3469.719 ; gain = 746.523 ; free physical = 3388 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3299 ; free virtual = 17568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg                           | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg                        | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg  | 8 x 16(NO_CHANGE)      | W |   | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg | 8 x 16(READ_FIRST)     | W | R | 8 x 16(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 1               | 
+------------+-----------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                                                  | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_0_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_1_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_2_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_3_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_4_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_5_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_6_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
|inst        | grp_DCT_2D_fu_410/DCT_1D_out_buf_col_7_U/DCT_2D_DCT_1D_outGfk_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1D x 16	 | 
+------------+-----------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_0_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_1_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_2_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_3_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_4_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_5_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_6_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_2_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/output_buf_2d_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_1_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_2_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_3_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_4_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_5_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_6_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_7_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_0_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_1_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_4_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_5_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_6_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_7_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |   204|
|2     |DSP_ALU           |   114|
|3     |DSP_A_B_DATA      |   114|
|4     |DSP_C_DATA        |    30|
|5     |DSP_C_DATA_1      |    84|
|6     |DSP_MULTIPLIER    |     2|
|7     |DSP_MULTIPLIER_1  |   112|
|8     |DSP_M_DATA        |   114|
|9     |DSP_OUTPUT        |   114|
|10    |DSP_PREADD        |   114|
|11    |DSP_PREADD_DATA   |     2|
|12    |DSP_PREADD_DATA_1 |   112|
|13    |LUT1              |    16|
|14    |LUT2              |  1699|
|15    |LUT3              |   294|
|16    |LUT4              |   214|
|17    |LUT5              |   480|
|18    |LUT6              |   249|
|19    |RAM16X1D          |   128|
|20    |RAMB18E2          |    16|
|21    |RAMB18E2_1        |    14|
|22    |RAMB18E2_2        |     2|
|23    |FDRE              |  1260|
|24    |FDSE              |     6|
+------+------------------+------+

Report Instance Areas: 
+------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                  |Module                                                                                                       |Cells |
+------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
|1     |top                                       |                                                                                                             |  5494|
|2     |  inst                                    |DCT                                                                                                          |  5494|
|3     |    grp_DCT_2D_fu_410                     |DCT_2D                                                                                                       |  5119|
|4     |      DCT_1D_in_buf_col_0_U               |DCT_2D_DCT_1D_in_yd2                                                                                         |     1|
|5     |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_177                                                                                 |     1|
|6     |      DCT_1D_in_buf_col_1_U               |DCT_2D_DCT_1D_in_yd2_28                                                                                      |     2|
|7     |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_176                                                                                 |     2|
|8     |      DCT_1D_in_buf_col_2_U               |DCT_2D_DCT_1D_in_yd2_29                                                                                      |     1|
|9     |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_175                                                                                 |     1|
|10    |      DCT_1D_in_buf_col_3_U               |DCT_2D_DCT_1D_in_yd2_30                                                                                      |     3|
|11    |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_174                                                                                 |     3|
|12    |      DCT_1D_in_buf_col_4_U               |DCT_2D_DCT_1D_in_yd2_31                                                                                      |     1|
|13    |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_173                                                                                 |     1|
|14    |      DCT_1D_in_buf_col_5_U               |DCT_2D_DCT_1D_in_yd2_32                                                                                      |     4|
|15    |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_172                                                                                 |     4|
|16    |      DCT_1D_in_buf_col_6_U               |DCT_2D_DCT_1D_in_yd2_33                                                                                      |     1|
|17    |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram_171                                                                                 |     1|
|18    |      DCT_1D_in_buf_col_7_U               |DCT_2D_DCT_1D_in_yd2_34                                                                                      |    10|
|19    |        DCT_2D_DCT_1D_in_yd2_ram_U        |DCT_2D_DCT_1D_in_yd2_ram                                                                                     |    10|
|20    |      DCT_1D_out_buf_col_0_U              |DCT_2D_DCT_1D_outGfk                                                                                         |    48|
|21    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_170                                                                                 |    48|
|22    |      DCT_1D_out_buf_col_1_U              |DCT_2D_DCT_1D_outGfk_35                                                                                      |    48|
|23    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_169                                                                                 |    48|
|24    |      DCT_1D_out_buf_col_2_U              |DCT_2D_DCT_1D_outGfk_36                                                                                      |    48|
|25    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_168                                                                                 |    48|
|26    |      DCT_1D_out_buf_col_3_U              |DCT_2D_DCT_1D_outGfk_37                                                                                      |    48|
|27    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_167                                                                                 |    48|
|28    |      DCT_1D_out_buf_col_4_U              |DCT_2D_DCT_1D_outGfk_38                                                                                      |    48|
|29    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_166                                                                                 |    48|
|30    |      DCT_1D_out_buf_col_5_U              |DCT_2D_DCT_1D_outGfk_39                                                                                      |    48|
|31    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_165                                                                                 |    48|
|32    |      DCT_1D_out_buf_col_6_U              |DCT_2D_DCT_1D_outGfk_40                                                                                      |    48|
|33    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram_164                                                                                 |    48|
|34    |      DCT_1D_out_buf_col_7_U              |DCT_2D_DCT_1D_outGfk_41                                                                                      |    50|
|35    |        DCT_2D_DCT_1D_outGfk_ram_U        |DCT_2D_DCT_1D_outGfk_ram                                                                                     |    50|
|36    |      DCT_1D_out_buf_row_0_U              |DCT_2D_DCT_1D_outOgC_42                                                                                      |     1|
|37    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_163                                                                                 |     1|
|38    |      DCT_1D_out_buf_row_1_U              |DCT_2D_DCT_1D_outOgC_43                                                                                      |     1|
|39    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_162                                                                                 |     1|
|40    |      DCT_1D_out_buf_row_2_U              |DCT_2D_DCT_1D_outOgC_44                                                                                      |     2|
|41    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_161                                                                                 |     2|
|42    |      DCT_1D_out_buf_row_3_U              |DCT_2D_DCT_1D_outOgC_45                                                                                      |     1|
|43    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_160                                                                                 |     1|
|44    |      DCT_1D_out_buf_row_4_U              |DCT_2D_DCT_1D_outOgC_46                                                                                      |     1|
|45    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_159                                                                                 |     1|
|46    |      DCT_1D_out_buf_row_5_U              |DCT_2D_DCT_1D_outOgC_47                                                                                      |     1|
|47    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_158                                                                                 |     1|
|48    |      DCT_1D_out_buf_row_6_U              |DCT_2D_DCT_1D_outOgC_48                                                                                      |     1|
|49    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_157                                                                                 |     1|
|50    |      DCT_1D_out_buf_row_7_U              |DCT_2D_DCT_1D_outOgC_49                                                                                      |    10|
|51    |        DCT_2D_DCT_1D_outOgC_ram_U        |DCT_2D_DCT_1D_outOgC_ram_156                                                                                 |    10|
|52    |      grp_DCT_1D_1_fu_828                 |DCT_1D_1                                                                                                     |  1405|
|53    |        DCT_ama_addmuladdbkb_U17          |DCT_ama_addmuladdbkb_84                                                                                      |    24|
|54    |          DCT_ama_addmuladdbkb_DSP48_0_U  |DCT_ama_addmuladdbkb_DSP48_0_155                                                                             |    24|
|55    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p_funnel      |     8|
|56    |        DCT_mac_muladd_16cud_U18          |DCT_mac_muladd_16cud_85                                                                                      |    43|
|57    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_154                                                                             |    43|
|58    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__4   |     8|
|59    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__5   |     8|
|60    |        DCT_mac_muladd_16cud_U38          |DCT_mac_muladd_16cud_86                                                                                      |    44|
|61    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_153                                                                             |    44|
|62    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__12  |     8|
|63    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__13  |     8|
|64    |        DCT_mac_muladd_16cud_U42          |DCT_mac_muladd_16cud_87                                                                                      |    44|
|65    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_152                                                                             |    44|
|66    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__22  |     8|
|67    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__23  |     8|
|68    |        DCT_mac_muladd_16cud_U46          |DCT_mac_muladd_16cud_88                                                                                      |    44|
|69    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_151                                                                             |    44|
|70    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__18  |     8|
|71    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__19  |     8|
|72    |        DCT_mac_muladd_16cud_U50          |DCT_mac_muladd_16cud_89                                                                                      |    44|
|73    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_150                                                                             |    44|
|74    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__28  |     8|
|75    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__29  |     8|
|76    |        DCT_mac_muladd_16cud_U68          |DCT_mac_muladd_16cud_90                                                                                      |    19|
|77    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_149                                                                             |    19|
|78    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__38  |     8|
|79    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__39  |     8|
|80    |        DCT_mac_muladd_16cud_U70          |DCT_mac_muladd_16cud_91                                                                                      |    43|
|81    |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_148                                                                             |    43|
|82    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__36  |     8|
|83    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__37  |     8|
|84    |        DCT_mac_muladd_16fYi_U21          |DCT_mac_muladd_16fYi_92                                                                                      |    18|
|85    |          DCT_mac_muladd_16fYi_DSP48_4_U  |DCT_mac_muladd_16fYi_DSP48_4_147                                                                             |    18|
|86    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__2   |     8|
|87    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__3   |     8|
|88    |        DCT_mac_muladd_16fYi_U66          |DCT_mac_muladd_16fYi_93                                                                                      |    43|
|89    |          DCT_mac_muladd_16fYi_DSP48_4_U  |DCT_mac_muladd_16fYi_DSP48_4_146                                                                             |    43|
|90    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__40  |     8|
|91    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__41  |     8|
|92    |        DCT_mac_muladd_16g8j_U22          |DCT_mac_muladd_16g8j_94                                                                                      |    43|
|93    |          DCT_mac_muladd_16g8j_DSP48_5_U  |DCT_mac_muladd_16g8j_DSP48_5_145                                                                             |    43|
|94    |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel      |     8|
|95    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__1   |     8|
|96    |        DCT_mac_muladd_16ibs_U24          |DCT_mac_muladd_16ibs_95                                                                                      |    11|
|97    |          DCT_mac_muladd_16ibs_DSP48_7_U  |DCT_mac_muladd_16ibs_DSP48_7_144                                                                             |    11|
|98    |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__1   |     8|
|99    |        DCT_mac_muladd_16ibs_U48          |DCT_mac_muladd_16ibs_96                                                                                      |     9|
|100   |          DCT_mac_muladd_16ibs_DSP48_7_U  |DCT_mac_muladd_16ibs_DSP48_7_143                                                                             |     9|
|101   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__7   |     8|
|102   |        DCT_mac_muladd_16jbC_U25          |DCT_mac_muladd_16jbC_97                                                                                      |     8|
|103   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8_142                                                                             |     8|
|104   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel      |     8|
|105   |        DCT_mac_muladd_16jbC_U41          |DCT_mac_muladd_16jbC_98                                                                                      |     8|
|106   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8_141                                                                             |     8|
|107   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__4   |     8|
|108   |        DCT_mac_muladd_16jbC_U57          |DCT_mac_muladd_16jbC_99                                                                                      |     8|
|109   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8_140                                                                             |     8|
|110   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__8   |     8|
|111   |        DCT_mac_muladd_16kbM_U27          |DCT_mac_muladd_16kbM_100                                                                                     |    44|
|112   |          DCT_mac_muladd_16kbM_DSP48_9_U  |DCT_mac_muladd_16kbM_DSP48_9_139                                                                             |    44|
|113   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__10  |     8|
|114   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__11  |     8|
|115   |        DCT_mac_muladd_16kbM_U58          |DCT_mac_muladd_16kbM_101                                                                                     |    44|
|116   |          DCT_mac_muladd_16kbM_DSP48_9_U  |DCT_mac_muladd_16kbM_DSP48_9_138                                                                             |    44|
|117   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__34  |     8|
|118   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__35  |     8|
|119   |        DCT_mac_muladd_16lbW_U28          |DCT_mac_muladd_16lbW_102                                                                                     |    17|
|120   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_137                                                                            |    17|
|121   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__8   |     8|
|122   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__9   |     8|
|123   |        DCT_mac_muladd_16lbW_U31          |DCT_mac_muladd_16lbW_103                                                                                     |    44|
|124   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_136                                                                            |    44|
|125   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__6   |     8|
|126   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__7   |     8|
|127   |        DCT_mac_muladd_16lbW_U61          |DCT_mac_muladd_16lbW_104                                                                                     |    17|
|128   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_135                                                                            |    17|
|129   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__32  |     8|
|130   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__33  |     8|
|131   |        DCT_mac_muladd_16lbW_U62          |DCT_mac_muladd_16lbW_105                                                                                     |    44|
|132   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_134                                                                            |    44|
|133   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__30  |     8|
|134   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__31  |     8|
|135   |        DCT_mac_muladd_16ncg_U32          |DCT_mac_muladd_16ncg_106                                                                                     |     9|
|136   |          DCT_mac_muladd_16ncg_DSP48_12_U |DCT_mac_muladd_16ncg_DSP48_12_133                                                                            |     9|
|137   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__3   |     8|
|138   |        DCT_mac_muladd_16ocq_U33          |DCT_mac_muladd_16ocq_107                                                                                     |     8|
|139   |          DCT_mac_muladd_16ocq_DSP48_13_U |DCT_mac_muladd_16ocq_DSP48_13_132                                                                            |     8|
|140   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__2   |     8|
|141   |        DCT_mac_muladd_16ocq_U49          |DCT_mac_muladd_16ocq_108                                                                                     |     8|
|142   |          DCT_mac_muladd_16ocq_DSP48_13_U |DCT_mac_muladd_16ocq_DSP48_13_131                                                                            |     8|
|143   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__6   |     8|
|144   |        DCT_mac_muladd_16pcA_U35          |DCT_mac_muladd_16pcA_109                                                                                     |    44|
|145   |          DCT_mac_muladd_16pcA_DSP48_14_U |DCT_mac_muladd_16pcA_DSP48_14_130                                                                            |    44|
|146   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__16  |     8|
|147   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__17  |     8|
|148   |        DCT_mac_muladd_16pcA_U55          |DCT_mac_muladd_16pcA_110                                                                                     |    44|
|149   |          DCT_mac_muladd_16pcA_DSP48_14_U |DCT_mac_muladd_16pcA_DSP48_14_129                                                                            |    44|
|150   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__24  |     8|
|151   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__25  |     8|
|152   |        DCT_mac_muladd_16qcK_U36          |DCT_mac_muladd_16qcK_111                                                                                     |    17|
|153   |          DCT_mac_muladd_16qcK_DSP48_15_U |DCT_mac_muladd_16qcK_DSP48_15_128                                                                            |    17|
|154   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__14  |     8|
|155   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__15  |     8|
|156   |        DCT_mac_muladd_16qcK_U44          |DCT_mac_muladd_16qcK_112                                                                                     |    17|
|157   |          DCT_mac_muladd_16qcK_DSP48_15_U |DCT_mac_muladd_16qcK_DSP48_15_127                                                                            |    17|
|158   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__20  |     8|
|159   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__21  |     8|
|160   |        DCT_mac_muladd_16rcU_U40          |DCT_mac_muladd_16rcU_113                                                                                     |     9|
|161   |          DCT_mac_muladd_16rcU_DSP48_16_U |DCT_mac_muladd_16rcU_DSP48_16_126                                                                            |     9|
|162   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__5   |     8|
|163   |        DCT_mac_muladd_16sc4_U52          |DCT_mac_muladd_16sc4_114                                                                                     |    17|
|164   |          DCT_mac_muladd_16sc4_DSP48_17_U |DCT_mac_muladd_16sc4_DSP48_17_125                                                                            |    17|
|165   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__26  |     8|
|166   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__27  |     8|
|167   |        DCT_mac_muladd_16tde_U56          |DCT_mac_muladd_16tde_115                                                                                     |     9|
|168   |          DCT_mac_muladd_16tde_DSP48_18_U |DCT_mac_muladd_16tde_DSP48_18_124                                                                            |     9|
|169   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__9   |     8|
|170   |        DCT_mac_muladd_16udo_U64          |DCT_mac_muladd_16udo_116                                                                                     |     9|
|171   |          DCT_mac_muladd_16udo_DSP48_19_U |DCT_mac_muladd_16udo_DSP48_19_123                                                                            |     9|
|172   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__11  |     8|
|173   |        DCT_mac_muladd_16vdy_U65          |DCT_mac_muladd_16vdy_117                                                                                     |     8|
|174   |          DCT_mac_muladd_16vdy_DSP48_20_U |DCT_mac_muladd_16vdy_DSP48_20_122                                                                            |     8|
|175   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__10  |     8|
|176   |        DCT_mac_muladd_16wdI_U72          |DCT_mac_muladd_16wdI_118                                                                                     |    10|
|177   |          DCT_mac_muladd_16wdI_DSP48_21_U |DCT_mac_muladd_16wdI_DSP48_21_121                                                                            |    10|
|178   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__13  |     8|
|179   |        DCT_mac_muladd_16xdS_U73          |DCT_mac_muladd_16xdS_119                                                                                     |     8|
|180   |          DCT_mac_muladd_16xdS_DSP48_22_U |DCT_mac_muladd_16xdS_DSP48_22_120                                                                            |     8|
|181   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__12  |     8|
|182   |      grp_DCT_1D_fu_874                   |DCT_1D                                                                                                       |  1274|
|183   |        DCT_ama_addmuladdbkb_U131         |DCT_ama_addmuladdbkb                                                                                         |     8|
|184   |          DCT_ama_addmuladdbkb_DSP48_0_U  |DCT_ama_addmuladdbkb_DSP48_0                                                                                 |     8|
|185   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_ama_addmuladdbkb_U17/DCT_ama_addmuladdbkb_DSP48_0_U/p_funnel__1   |     8|
|186   |        DCT_mac_muladd_16cud_U132         |DCT_mac_muladd_16cud                                                                                         |    16|
|187   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_83                                                                              |    16|
|188   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__46  |     8|
|189   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__47  |     8|
|190   |        DCT_mac_muladd_16cud_U152         |DCT_mac_muladd_16cud_50                                                                                      |    16|
|191   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_82                                                                              |    16|
|192   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__54  |     8|
|193   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__55  |     8|
|194   |        DCT_mac_muladd_16cud_U156         |DCT_mac_muladd_16cud_51                                                                                      |    16|
|195   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_81                                                                              |    16|
|196   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__64  |     8|
|197   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__65  |     8|
|198   |        DCT_mac_muladd_16cud_U160         |DCT_mac_muladd_16cud_52                                                                                      |    16|
|199   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_80                                                                              |    16|
|200   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__60  |     8|
|201   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__61  |     8|
|202   |        DCT_mac_muladd_16cud_U164         |DCT_mac_muladd_16cud_53                                                                                      |    16|
|203   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_79                                                                              |    16|
|204   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__70  |     8|
|205   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__71  |     8|
|206   |        DCT_mac_muladd_16cud_U182         |DCT_mac_muladd_16cud_54                                                                                      |    18|
|207   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1_78                                                                              |    18|
|208   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__80  |     8|
|209   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__81  |     8|
|210   |        DCT_mac_muladd_16cud_U184         |DCT_mac_muladd_16cud_55                                                                                      |    16|
|211   |          DCT_mac_muladd_16cud_DSP48_1_U  |DCT_mac_muladd_16cud_DSP48_1                                                                                 |    16|
|212   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__78  |     8|
|213   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__79  |     8|
|214   |        DCT_mac_muladd_16fYi_U135         |DCT_mac_muladd_16fYi                                                                                         |    17|
|215   |          DCT_mac_muladd_16fYi_DSP48_4_U  |DCT_mac_muladd_16fYi_DSP48_4_77                                                                              |    17|
|216   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__44  |     8|
|217   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__45  |     8|
|218   |        DCT_mac_muladd_16fYi_U180         |DCT_mac_muladd_16fYi_56                                                                                      |    16|
|219   |          DCT_mac_muladd_16fYi_DSP48_4_U  |DCT_mac_muladd_16fYi_DSP48_4                                                                                 |    16|
|220   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__82  |     8|
|221   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__83  |     8|
|222   |        DCT_mac_muladd_16g8j_U136         |DCT_mac_muladd_16g8j                                                                                         |    16|
|223   |          DCT_mac_muladd_16g8j_DSP48_5_U  |DCT_mac_muladd_16g8j_DSP48_5                                                                                 |    16|
|224   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__42  |     8|
|225   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__43  |     8|
|226   |        DCT_mac_muladd_16ibs_U138         |DCT_mac_muladd_16ibs                                                                                         |    10|
|227   |          DCT_mac_muladd_16ibs_DSP48_7_U  |DCT_mac_muladd_16ibs_DSP48_7_76                                                                              |    10|
|228   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__15  |     8|
|229   |        DCT_mac_muladd_16ibs_U162         |DCT_mac_muladd_16ibs_57                                                                                      |     8|
|230   |          DCT_mac_muladd_16ibs_DSP48_7_U  |DCT_mac_muladd_16ibs_DSP48_7                                                                                 |     8|
|231   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__21  |     8|
|232   |        DCT_mac_muladd_16jbC_U139         |DCT_mac_muladd_16jbC                                                                                         |     8|
|233   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8_75                                                                              |     8|
|234   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__14  |     8|
|235   |        DCT_mac_muladd_16jbC_U155         |DCT_mac_muladd_16jbC_58                                                                                      |     8|
|236   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8_74                                                                              |     8|
|237   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__18  |     8|
|238   |        DCT_mac_muladd_16jbC_U171         |DCT_mac_muladd_16jbC_59                                                                                      |     8|
|239   |          DCT_mac_muladd_16jbC_DSP48_8_U  |DCT_mac_muladd_16jbC_DSP48_8                                                                                 |     8|
|240   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__22  |     8|
|241   |        DCT_mac_muladd_16kbM_U141         |DCT_mac_muladd_16kbM                                                                                         |    16|
|242   |          DCT_mac_muladd_16kbM_DSP48_9_U  |DCT_mac_muladd_16kbM_DSP48_9_73                                                                              |    16|
|243   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__52  |     8|
|244   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__53  |     8|
|245   |        DCT_mac_muladd_16kbM_U172         |DCT_mac_muladd_16kbM_60                                                                                      |    16|
|246   |          DCT_mac_muladd_16kbM_DSP48_9_U  |DCT_mac_muladd_16kbM_DSP48_9                                                                                 |    16|
|247   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__76  |     8|
|248   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__77  |     8|
|249   |        DCT_mac_muladd_16lbW_U142         |DCT_mac_muladd_16lbW                                                                                         |    16|
|250   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_72                                                                             |    16|
|251   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__50  |     8|
|252   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__51  |     8|
|253   |        DCT_mac_muladd_16lbW_U145         |DCT_mac_muladd_16lbW_61                                                                                      |    16|
|254   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_71                                                                             |    16|
|255   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__48  |     8|
|256   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__49  |     8|
|257   |        DCT_mac_muladd_16lbW_U175         |DCT_mac_muladd_16lbW_62                                                                                      |    16|
|258   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10_70                                                                             |    16|
|259   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__74  |     8|
|260   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__75  |     8|
|261   |        DCT_mac_muladd_16lbW_U176         |DCT_mac_muladd_16lbW_63                                                                                      |    16|
|262   |          DCT_mac_muladd_16lbW_DSP48_10_U |DCT_mac_muladd_16lbW_DSP48_10                                                                                |    16|
|263   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__72  |     8|
|264   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__73  |     8|
|265   |        DCT_mac_muladd_16ncg_U146         |DCT_mac_muladd_16ncg                                                                                         |     8|
|266   |          DCT_mac_muladd_16ncg_DSP48_12_U |DCT_mac_muladd_16ncg_DSP48_12                                                                                |     8|
|267   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__17  |     8|
|268   |        DCT_mac_muladd_16ocq_U147         |DCT_mac_muladd_16ocq                                                                                         |     8|
|269   |          DCT_mac_muladd_16ocq_DSP48_13_U |DCT_mac_muladd_16ocq_DSP48_13_69                                                                             |     8|
|270   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__16  |     8|
|271   |        DCT_mac_muladd_16ocq_U163         |DCT_mac_muladd_16ocq_64                                                                                      |     8|
|272   |          DCT_mac_muladd_16ocq_DSP48_13_U |DCT_mac_muladd_16ocq_DSP48_13                                                                                |     8|
|273   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__20  |     8|
|274   |        DCT_mac_muladd_16pcA_U149         |DCT_mac_muladd_16pcA                                                                                         |    16|
|275   |          DCT_mac_muladd_16pcA_DSP48_14_U |DCT_mac_muladd_16pcA_DSP48_14_68                                                                             |    16|
|276   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__58  |     8|
|277   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__59  |     8|
|278   |        DCT_mac_muladd_16pcA_U169         |DCT_mac_muladd_16pcA_65                                                                                      |    16|
|279   |          DCT_mac_muladd_16pcA_DSP48_14_U |DCT_mac_muladd_16pcA_DSP48_14                                                                                |    16|
|280   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__66  |     8|
|281   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__67  |     8|
|282   |        DCT_mac_muladd_16qcK_U150         |DCT_mac_muladd_16qcK                                                                                         |    16|
|283   |          DCT_mac_muladd_16qcK_DSP48_15_U |DCT_mac_muladd_16qcK_DSP48_15_67                                                                             |    16|
|284   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__56  |     8|
|285   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__57  |     8|
|286   |        DCT_mac_muladd_16qcK_U158         |DCT_mac_muladd_16qcK_66                                                                                      |    16|
|287   |          DCT_mac_muladd_16qcK_DSP48_15_U |DCT_mac_muladd_16qcK_DSP48_15                                                                                |    16|
|288   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__62  |     8|
|289   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__63  |     8|
|290   |        DCT_mac_muladd_16rcU_U154         |DCT_mac_muladd_16rcU                                                                                         |     8|
|291   |          DCT_mac_muladd_16rcU_DSP48_16_U |DCT_mac_muladd_16rcU_DSP48_16                                                                                |     8|
|292   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__19  |     8|
|293   |        DCT_mac_muladd_16sc4_U166         |DCT_mac_muladd_16sc4                                                                                         |    16|
|294   |          DCT_mac_muladd_16sc4_DSP48_17_U |DCT_mac_muladd_16sc4_DSP48_17                                                                                |    16|
|295   |            m                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__68  |     8|
|296   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16g8j_U22/DCT_mac_muladd_16g8j_DSP48_5_U/m_funnel__69  |     8|
|297   |        DCT_mac_muladd_16tde_U170         |DCT_mac_muladd_16tde                                                                                         |     8|
|298   |          DCT_mac_muladd_16tde_DSP48_18_U |DCT_mac_muladd_16tde_DSP48_18                                                                                |     8|
|299   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__23  |     8|
|300   |        DCT_mac_muladd_16udo_U178         |DCT_mac_muladd_16udo                                                                                         |     8|
|301   |          DCT_mac_muladd_16udo_DSP48_19_U |DCT_mac_muladd_16udo_DSP48_19                                                                                |     8|
|302   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__25  |     8|
|303   |        DCT_mac_muladd_16vdy_U179         |DCT_mac_muladd_16vdy                                                                                         |     8|
|304   |          DCT_mac_muladd_16vdy_DSP48_20_U |DCT_mac_muladd_16vdy_DSP48_20                                                                                |     8|
|305   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__24  |     8|
|306   |        DCT_mac_muladd_16wdI_U186         |DCT_mac_muladd_16wdI                                                                                         |     9|
|307   |          DCT_mac_muladd_16wdI_DSP48_21_U |DCT_mac_muladd_16wdI_DSP48_21                                                                                |     9|
|308   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__27  |     8|
|309   |        DCT_mac_muladd_16xdS_U187         |DCT_mac_muladd_16xdS                                                                                         |     8|
|310   |          DCT_mac_muladd_16xdS_DSP48_22_U |DCT_mac_muladd_16xdS_DSP48_22                                                                                |     8|
|311   |            p                             |\grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U25/DCT_mac_muladd_16jbC_DSP48_8_U/p_funnel__26  |     8|
|312   |      grp_transpose_matrix_1_fu_764       |transpose_matrix_1                                                                                           |  1012|
|313   |      grp_transpose_matrix_fu_800         |transpose_matrix                                                                                             |   947|
|314   |    grp_read_matrix_fu_462                |read_matrix                                                                                                  |    28|
|315   |    grp_write_matrix_fu_490               |write_matrix                                                                                                 |    30|
|316   |    input_buf_2d_0_U                      |DCT_input_buf_2d_0                                                                                           |    17|
|317   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_27                                                                                    |    17|
|318   |    input_buf_2d_1_U                      |DCT_input_buf_2d_0_0                                                                                         |    18|
|319   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_26                                                                                    |    18|
|320   |    input_buf_2d_2_U                      |DCT_input_buf_2d_0_1                                                                                         |    17|
|321   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_25                                                                                    |    17|
|322   |    input_buf_2d_3_U                      |DCT_input_buf_2d_0_2                                                                                         |    18|
|323   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_24                                                                                    |    18|
|324   |    input_buf_2d_4_U                      |DCT_input_buf_2d_0_3                                                                                         |    17|
|325   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_23                                                                                    |    17|
|326   |    input_buf_2d_5_U                      |DCT_input_buf_2d_0_4                                                                                         |    18|
|327   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_22                                                                                    |    18|
|328   |    input_buf_2d_6_U                      |DCT_input_buf_2d_0_5                                                                                         |    17|
|329   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram_21                                                                                    |    17|
|330   |    input_buf_2d_7_U                      |DCT_input_buf_2d_0_6                                                                                         |    23|
|331   |      DCT_input_buf_2d_0_ram_U            |DCT_input_buf_2d_0_ram                                                                                       |    23|
|332   |    output_buf_2d_0_U                     |DCT_2D_DCT_1D_outOgC                                                                                         |     1|
|333   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_20                                                                                  |     1|
|334   |    output_buf_2d_1_U                     |DCT_2D_DCT_1D_outOgC_7                                                                                       |     1|
|335   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_19                                                                                  |     1|
|336   |    output_buf_2d_2_U                     |DCT_2D_DCT_1D_outOgC_8                                                                                       |     1|
|337   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_18                                                                                  |     1|
|338   |    output_buf_2d_3_U                     |DCT_2D_DCT_1D_outOgC_9                                                                                       |     2|
|339   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_17                                                                                  |     2|
|340   |    output_buf_2d_4_U                     |DCT_2D_DCT_1D_outOgC_10                                                                                      |     1|
|341   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_16                                                                                  |     1|
|342   |    output_buf_2d_5_U                     |DCT_2D_DCT_1D_outOgC_11                                                                                      |     2|
|343   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_15                                                                                  |     2|
|344   |    output_buf_2d_6_U                     |DCT_2D_DCT_1D_outOgC_12                                                                                      |     1|
|345   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram_14                                                                                  |     1|
|346   |    output_buf_2d_7_U                     |DCT_2D_DCT_1D_outOgC_13                                                                                      |     4|
|347   |      DCT_2D_DCT_1D_outOgC_ram_U          |DCT_2D_DCT_1D_outOgC_ram                                                                                     |     4|
+------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.500 ; gain = 867.305 ; free physical = 3295 ; free virtual = 17565
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3590.500 ; gain = 659.930 ; free physical = 3338 ; free virtual = 17607
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3590.508 ; gain = 867.305 ; free physical = 3338 ; free virtual = 17607
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3598.500 ; gain = 0.000 ; free physical = 3408 ; free virtual = 17678
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.078 ; gain = 0.000 ; free physical = 3297 ; free virtual = 17567
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 114 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
354 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 3691.078 ; gain = 2160.738 ; free physical = 3483 ; free virtual = 17753
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.078 ; gain = 0.000 ; free physical = 3483 ; free virtual = 17756
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = b8f13f500cda5438
INFO: [Coretcl 2-1174] Renamed 232 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.090 ; gain = 0.000 ; free physical = 3459 ; free virtual = 17745
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 20:12:34 2023...
