e7a900babbbef02a5ef50699df2ece1b536683b6
Change debug system for multi-region MAM
diff --git a/src/main/verilog/debug_system.sv b/src/main/verilog/debug_system.sv
index 7a4bff0..58f0690 100644
--- a/src/main/verilog/debug_system.sv
+++ b/src/main/verilog/debug_system.sv
@@ -2,8 +2,9 @@ import dii_package::dii_flit;
 
 module debug_system
   #(parameter MAM_DATA_WIDTH = 512,
-    parameter MAM_BASE_ADDR = 0,
-    parameter MAM_MEM_SIZE = 1024*1024*1024,
+    parameter MAM_REGIONS    = 1,
+    parameter MAM_BASE_ADDR0 = 0,
+    parameter MAM_MEM_SIZE0  = 1024*1024*1024,
     parameter MAM_ADDR_WIDTH = 64)
   (
    input                        clk, rstn,
@@ -173,9 +174,9 @@ module debug_system
              );
 
    osd_mam
-     #(.DATA_WIDTH(MAM_DATA_WIDTH), .BASE_ADDR(MAM_BASE_ADDR),
-       .MEM_SIZE(MAM_MEM_SIZE), .ADDR_WIDTH(MAM_ADDR_WIDTH),
-       .MAX_PKT_LEN(MAX_PKT_LEN))
+     #(.DATA_WIDTH(MAM_DATA_WIDTH), .REGIONS(MAM_REGIONS),
+       .BASE_ADDR0(MAM_BASE_ADDR0), .MEM_SIZE0(MAM_MEM_SIZE0),
+       .ADDR_WIDTH(MAM_ADDR_WIDTH), .MAX_PKT_LEN(MAX_PKT_LEN))
    u_mam (.*,
           .id (10'd3),
           .debug_in        ( dii_in[3]        ),