<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r26492 - in haiku/trunk:	headers/private/kernel/arch headers/private/system	src/add-ons/kernel/bus_managers/pci	src/system/boot/platform/bios_ia32 src/system/kernel/arch/x86	src/system/kernel/arch/x86/timers
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-July/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r26492%20-%20in%20haiku/trunk%3A%0A%09headers/private/kernel/arch%20headers/private/system%0A%09src/add-ons/kernel/bus_managers/pci%0A%09src/system/boot/platform/bios_ia32%20src/system/kernel/arch/x86%0A%09src/system/kernel/arch/x86/timers&In-Reply-To=%3C200807182320.m6INK0uu018924%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010358.html">
   <LINK REL="Next"  HREF="010355.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r26492 - in haiku/trunk:	headers/private/kernel/arch headers/private/system	src/add-ons/kernel/bus_managers/pci	src/system/boot/platform/bios_ia32 src/system/kernel/arch/x86	src/system/kernel/arch/x86/timers</H1>
    <B>mmlr at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r26492%20-%20in%20haiku/trunk%3A%0A%09headers/private/kernel/arch%20headers/private/system%0A%09src/add-ons/kernel/bus_managers/pci%0A%09src/system/boot/platform/bios_ia32%20src/system/kernel/arch/x86%0A%09src/system/kernel/arch/x86/timers&In-Reply-To=%3C200807182320.m6INK0uu018924%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r26492 - in haiku/trunk:	headers/private/kernel/arch headers/private/system	src/add-ons/kernel/bus_managers/pci	src/system/boot/platform/bios_ia32 src/system/kernel/arch/x86	src/system/kernel/arch/x86/timers">mmlr at mail.berlios.de
       </A><BR>
    <I>Sat Jul 19 01:20:00 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="010358.html">[Haiku-commits] r26491 - haiku/trunk/src/kits/interface
</A></li>
        <LI>Next message: <A HREF="010355.html">[Haiku-commits] r26492 - in haiku/trunk:	headers/private/kernel/arch headers/private/system	src/add-ons/kernel/bus_managers/pci	src/system/boot/platform/bios_ia32 src/system/kernel/arch/x86	src/system/kernel/arch/x86/timers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10353">[ date ]</a>
              <a href="thread.html#10353">[ thread ]</a>
              <a href="subject.html#10353">[ subject ]</a>
              <a href="author.html#10353">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: mmlr
Date: 2008-07-19 01:19:41 +0200 (Sat, 19 Jul 2008)
New Revision: 26492
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=26492&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=26492&amp;view=rev</A>

Modified:
   haiku/trunk/headers/private/kernel/arch/int.h
   haiku/trunk/headers/private/system/safemode_defs.h
   haiku/trunk/src/add-ons/kernel/bus_managers/pci/Jamfile
   haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci.cpp
   haiku/trunk/src/system/boot/platform/bios_ia32/smp.cpp
   haiku/trunk/src/system/kernel/arch/x86/arch_int.c
   haiku/trunk/src/system/kernel/arch/x86/arch_interrupts.S
   haiku/trunk/src/system/kernel/arch/x86/arch_smp.c
   haiku/trunk/src/system/kernel/arch/x86/interrupts.h
   haiku/trunk/src/system/kernel/arch/x86/timers/x86_apic.c
Log:
Initial work towards supporting IO APICs. This cannot work for PCI interrupts
though until we use ACPI for proper PCI IRQ routing through the IO APIC.
Therefore the IO APIC code path is not yet enabled and the IO APIC isn't used.
ISA interrupts would work though, as would PCI interrupts if you'd hardcode
them for your specific configuration.
Note that this change also modifies some parts in the bootloader and in the PIC
setup to make local APICs available even on non-SMP systems. This causes APIC
timers to be used instead the normal PIT if it is available (also on non-SMP
configurations).
Also fixes some general errors in SMP and PIC code as well as some code cleanup.

Modified: haiku/trunk/headers/private/kernel/arch/int.h
===================================================================
--- haiku/trunk/headers/private/kernel/arch/int.h	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/headers/private/kernel/arch/int.h	2008-07-18 23:19:41 UTC (rev 26492)
@@ -8,17 +8,22 @@
 #ifndef KERNEL_ARCH_INT_H
 #define KERNEL_ARCH_INT_H
 
-
-#include &lt;boot/kernel_args.h&gt;
 #include &lt;arch_int.h&gt;
 
+// config flags for arch_int_configure_io_interrupt()
+#define B_EDGE_TRIGGERED		1
+#define B_LEVEL_TRIGGERED		2
+#define B_LOW_ACTIVE_POLARITY	4
+#define B_HIGH_ACTIVE_POLARITY	8
 
 #ifdef __cplusplus
 extern &quot;C&quot; {
 #endif
 
-status_t arch_int_init(kernel_args *args);
-status_t arch_int_init_post_vm(kernel_args *args);
+struct kernel_args;
+
+status_t arch_int_init(struct kernel_args *args);
+status_t arch_int_init_post_vm(struct kernel_args *args);
 status_t arch_int_init_post_device_manager(struct kernel_args *args);
 
 void arch_int_enable_interrupts(void);
@@ -26,6 +31,7 @@
 void arch_int_restore_interrupts(int oldstate);
 void arch_int_enable_io_interrupt(int irq);
 void arch_int_disable_io_interrupt(int irq);
+void arch_int_configure_io_interrupt(int irq, uint32 config);
 bool arch_int_are_interrupts_enabled(void);
 
 #ifdef __cplusplus

Modified: haiku/trunk/headers/private/system/safemode_defs.h
===================================================================
--- haiku/trunk/headers/private/system/safemode_defs.h	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/headers/private/system/safemode_defs.h	2008-07-18 23:19:41 UTC (rev 26492)
@@ -11,6 +11,7 @@
 
 #define B_SAFEMODE_DISABLE_USER_ADD_ONS		&quot;disableuseraddons&quot;
 #define B_SAFEMODE_DISABLE_IDE_DMA			&quot;disableidedma&quot;
+#define B_SAFEMODE_DISABLE_IOAPIC			&quot;disable_ioapic&quot;
 #define B_SAFEMODE_DISABLE_ACPI				&quot;disable_acpi&quot;
 #define B_SAFEMODE_DISABLE_APM				&quot;disable_apm&quot;
 #define B_SAFEMODE_DISABLE_SMP				&quot;disable_smp&quot;

Modified: haiku/trunk/src/add-ons/kernel/bus_managers/pci/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/bus_managers/pci/Jamfile	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/add-ons/kernel/bus_managers/pci/Jamfile	2008-07-18 23:19:41 UTC (rev 26492)
@@ -1,6 +1,7 @@
 SubDir HAIKU_TOP src add-ons kernel bus_managers pci ;
 
-UsePrivateHeaders kernel shared ;
+UsePrivateKernelHeaders ;
+UsePrivateHeaders shared ;
 UsePrivateHeaders [ FDirName kernel util ] ;
 
 KernelAddon pci :

Modified: haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci.cpp	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/add-ons/kernel/bus_managers/pci/pci.cpp	2008-07-18 23:19:41 UTC (rev 26492)
@@ -16,6 +16,9 @@
 #include &quot;pci_private.h&quot;
 #include &quot;pci.h&quot;
 
+// private header for configuring io interrupts to level triggered
+#include &lt;arch/int.h&gt;
+
 #define TRACE_CAP(x...) dprintf(x)
 #define FLOW(x...)
 //#define FLOW(x...) dprintf(x)
@@ -1005,6 +1008,12 @@
 				dev-&gt;device, dev-&gt;function, PCI_min_grant, 1);
 			dev-&gt;info.u.h0.max_latency = ReadConfig(dev-&gt;domain, dev-&gt;bus,
 				dev-&gt;device, dev-&gt;function, PCI_max_latency, 1);
+
+			if (dev-&gt;info.u.h0.interrupt_line != 0
+				&amp;&amp; dev-&gt;info.u.h0.interrupt_line != 0xff) {
+				arch_int_configure_io_interrupt(dev-&gt;info.u.h0.interrupt_line,
+					B_LEVEL_TRIGGERED | B_LOW_ACTIVE_POLARITY);
+			}
 			break;
 		}
 

Modified: haiku/trunk/src/system/boot/platform/bios_ia32/smp.cpp
===================================================================
--- haiku/trunk/src/system/boot/platform/bios_ia32/smp.cpp	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/boot/platform/bios_ia32/smp.cpp	2008-07-18 23:19:41 UTC (rev 26492)
@@ -421,18 +421,20 @@
 		unload_driver_settings(handle);
 	}
 
-	if (gKernelArgs.num_cpus &lt; 2)
+	if (gKernelArgs.arch_args.apic_phys == 0)
 		return;
 
-	TRACE((&quot;smp: found %ld cpus\n&quot;, gKernelArgs.num_cpus));
+	TRACE((&quot;smp: found %ld cpu%s\n&quot;, gKernelArgs.num_cpus, gKernelArgs.num_cpus != 1 ? &quot;s&quot; : &quot;&quot;));
 	TRACE((&quot;smp: apic_phys = %p\n&quot;, (void *)gKernelArgs.arch_args.apic_phys));
 	TRACE((&quot;smp: ioapic_phys = %p\n&quot;, (void *)gKernelArgs.arch_args.ioapic_phys));
 
-	// map in the apic &amp; ioapic
+	// map in the apic &amp; ioapic (if available)
 	gKernelArgs.arch_args.apic = (uint32 *)mmu_map_physical_memory(
 		gKernelArgs.arch_args.apic_phys, B_PAGE_SIZE, kDefaultPageFlags);
-	gKernelArgs.arch_args.ioapic = (uint32 *)mmu_map_physical_memory(
-		gKernelArgs.arch_args.ioapic_phys, B_PAGE_SIZE, kDefaultPageFlags);
+	if (gKernelArgs.arch_args.ioapic_phys != 0) {
+		gKernelArgs.arch_args.ioapic = (uint32 *)mmu_map_physical_memory(
+			gKernelArgs.arch_args.ioapic_phys, B_PAGE_SIZE, kDefaultPageFlags);
+	}
 
 	TRACE((&quot;smp: apic = %p\n&quot;, gKernelArgs.arch_args.apic));
 	TRACE((&quot;smp: ioapic = %p\n&quot;, gKernelArgs.arch_args.ioapic));
@@ -440,6 +442,9 @@
 	// calculate how fast the apic timer is
 	calculate_apic_timer_conversion_factor();
 
+	if (gKernelArgs.num_cpus &lt; 2)
+		return;
+
 	for (uint32 i = 1; i &lt; gKernelArgs.num_cpus; i++) {
 		// create a final stack the trampoline code will put the ap processor on
 		gKernelArgs.cpu_kstack[i].start = (addr_t)mmu_allocate(NULL, KERNEL_STACK_SIZE);

Modified: haiku/trunk/src/system/kernel/arch/x86/arch_int.c
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_int.c	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_int.c	2008-07-18 23:19:41 UTC (rev 26492)
@@ -22,11 +22,13 @@
 #include &lt;arch/user_debugger.h&gt;
 #include &lt;arch/vm.h&gt;
 
+#include &lt;arch/x86/smp_apic.h&gt;
 #include &lt;arch/x86/descriptors.h&gt;
 #include &lt;arch/x86/vm86.h&gt;
 
 #include &quot;interrupts.h&quot;
 
+#include &lt;safemode.h&gt;
 #include &lt;string.h&gt;
 #include &lt;stdio.h&gt;
 
@@ -70,10 +72,78 @@
 
 #define PIC_NON_SPECIFIC_EOI	0x20
 
-#define PIC_INT_BASE			ARCH_INTERRUPT_BASE
-#define PIC_SLAVE_INT_BASE		(ARCH_INTERRUPT_BASE + 8)
+#define PIC_SLAVE_INT_BASE		8
 #define PIC_NUM_INTS			0x0f
 
+
+// Definitions for a 82093AA IO APIC controller
+#define IO_APIC_IDENTIFICATION				0x00
+#define IO_APIC_VERSION						0x01
+#define IO_APIC_ARBITRATION					0x02
+#define IO_APIC_REDIRECTION_TABLE			0x10 // entry = base + 2 * index
+
+// Fields for the version register
+#define IO_APIC_VERSION_SHIFT				0
+#define IO_APIC_VERSION_MASK				0xff
+#define IO_APIC_MAX_REDIRECTION_ENTRY_SHIFT	16
+#define IO_APIC_MAX_REDIRECTION_ENTRY_MASK	0xff
+
+// Fields of each redirection table entry
+#define IO_APIC_DESTINATION_FIELD_SHIFT		56
+#define IO_APIC_DESTINATION_FIELD_MASK		0x0f
+#define IO_APIC_INTERRUPT_MASK_SHIFT		16
+#define IO_APIC_INTERRUPT_MASKED			1
+#define IO_APIC_INTERRUPT_UNMASKED			0
+#define IO_APIC_TRIGGER_MODE_SHIFT			15
+#define IO_APIC_TRIGGER_MODE_EDGE			0
+#define IO_APIC_TRIGGER_MODE_LEVEL			1
+#define IO_APIC_REMOTE_IRR_SHIFT			14
+#define IO_APIC_PIN_POLARITY_SHIFT			13
+#define IO_APIC_PIN_POLARITY_HIGH_ACTIVE	0
+#define IO_APIC_PIN_POLARITY_LOW_ACTIVE		1
+#define IO_APIC_DELIVERY_STATUS_SHIFT		12
+#define IO_APIC_DELIVERY_STATUS_IDLE		0
+#define IO_APIC_DELIVERY_STATUS_PENDING		1
+#define IO_APIC_DESTINATION_MODE_SHIFT		11
+#define IO_APIC_DESTINATION_MODE_PHYSICAL	0
+#define IO_APIC_DESTINATION_MODE_LOGICAL	1
+#define IO_APIC_DELIVERY_MODE_SHIFT			8
+#define IO_APIC_DELIVERY_MODE_MASK			0x07
+#define IO_APIC_DELIVERY_MODE_FIXED			0
+#define IO_APIC_DELIVERY_MODE_LOWEST_PRIO	1
+#define IO_APIC_DELIVERY_MODE_SMI			2
+#define IO_APIC_DELIVERY_MODE_NMI			4
+#define IO_APIC_DELIVERY_MODE_INIT			5
+#define IO_APIC_DELIVERY_MODE_EXT_INT		7
+#define IO_APIC_INTERRUPT_VECTOR_SHIFT		0
+#define IO_APIC_INTERRUPT_VECTOR_MASK		0xff
+
+typedef struct ioapic_s {
+	volatile uint32	io_register_select;
+	uint32			reserved[3];
+	volatile uint32	io_window_register;
+} ioapic _PACKED;
+
+static ioapic *sIOAPIC = NULL;
+static uint32 sIOAPICMaxRedirectionEntry = 23;
+static void *sLocalAPIC = NULL;
+
+static uint32 sIRQToIOAPICPin[256];
+
+bool gUsingIOAPIC = false;
+
+typedef struct interrupt_controller_s {
+	const char *name;
+	void	(*enable_io_interrupt)(int32 num);
+	void	(*disable_io_interrupt)(int32 num);
+	void	(*configure_io_interrupt)(int32 num, uint32 config);
+	bool	(*is_spurious_interrupt)(int32 num);
+	void	(*end_of_interrupt)(int32 num);
+} interrupt_controller;
+
+static interrupt_controller *sCurrentPIC = NULL;
+
+
 static const char *kInterruptNames[] = {
 	/*  0 */ &quot;Divide Error Exception&quot;,
 	/*  1 */ &quot;Debug Exception&quot;,
@@ -105,7 +175,7 @@
 } desc_table;
 static desc_table *sIDT = NULL;
 
-static uint16 sLevelTriggeredInterrupts;
+static uint32 sLevelTriggeredInterrupts = 0;
 	// binary mask: 1 level, 0 edge
 
 // table with functions handling respective interrupts
@@ -156,7 +226,7 @@
  *	it must assume it's a spurious interrupt.
  */
 
-static inline bool
+static bool
 pic_is_spurious_interrupt(int32 num)
 {
 	int32 isr;
@@ -184,34 +254,107 @@
 static void
 pic_end_of_interrupt(int32 num)
 {
-	if (num &gt;= PIC_INT_BASE &amp;&amp; num &lt;= PIC_INT_BASE + PIC_NUM_INTS) {
-		// PIC 8259 controlled interrupt
-		if (num &gt;= PIC_SLAVE_INT_BASE)
-			out8(PIC_NON_SPECIFIC_EOI, PIC_SLAVE_CONTROL);
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS)
+		return;
 
-		// we always need to acknowledge the master PIC
-		out8(PIC_NON_SPECIFIC_EOI, PIC_MASTER_CONTROL);
-	}
+	// PIC 8259 controlled interrupt
+	if (num &gt;= PIC_SLAVE_INT_BASE)
+		out8(PIC_NON_SPECIFIC_EOI, PIC_SLAVE_CONTROL);
+
+	// we always need to acknowledge the master PIC
+	out8(PIC_NON_SPECIFIC_EOI, PIC_MASTER_CONTROL);
 }
 
 
-static inline bool
-pic_is_level_triggered(int32 num)
+static void
+pic_enable_io_interrupt(int32 num)
 {
-	return sLevelTriggeredInterrupts &amp; (1U &lt;&lt; (num - PIC_INT_BASE));
+	// interrupt is specified &quot;normalized&quot;
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS)
+		return;
+
+	// enable PIC 8259 controlled interrupt
+
+	TRACE((&quot;pic_enable_io_interrupt: irq %ld\n&quot;, num));
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(in8(PIC_MASTER_MASK) &amp; ~(1 &lt;&lt; num), PIC_MASTER_MASK);
+	else
+		out8(in8(PIC_SLAVE_MASK) &amp; ~(1 &lt;&lt; (num - PIC_SLAVE_INT_BASE)), PIC_SLAVE_MASK);
 }
 
 
 static void
+pic_disable_io_interrupt(int32 num)
+{
+	// interrupt is specified &quot;normalized&quot;
+	// never disable slave pic line IRQ 2
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS || num == 2)
+		return;
+
+	// disable PIC 8259 controlled interrupt
+
+	TRACE((&quot;pic_disable_io_interrupt: irq %ld\n&quot;, num));
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(in8(PIC_MASTER_MASK) | (1 &lt;&lt; num), PIC_MASTER_MASK);
+	else
+		out8(in8(PIC_SLAVE_MASK) | (1 &lt;&lt; (num - PIC_SLAVE_INT_BASE)), PIC_SLAVE_MASK);
+}
+
+
+static void
+pic_configure_io_interrupt(int32 num, uint32 config)
+{
+	uint8 value;
+	int32 localBit;
+	if (num &lt; 0 || num &gt; PIC_NUM_INTS || num == 2)
+		return;
+
+	TRACE((&quot;pic_configure_io_interrupt: irq %ld; config 0x%08lx\n&quot;, num, config));
+
+	if (num &lt; PIC_SLAVE_INT_BASE) {
+		value = in8(PIC_MASTER_TRIGGER_MODE);
+		localBit = num;
+	} else {
+		value = in8(PIC_SLAVE_TRIGGER_MODE);
+		localBit = num - PIC_SLAVE_INT_BASE;
+	}
+
+	if (config &amp; B_LEVEL_TRIGGERED)
+		value |= 1 &lt;&lt; localBit;
+	else
+		value &amp;= ~(1 &lt;&lt; localBit);
+
+	if (num &lt; PIC_SLAVE_INT_BASE)
+		out8(value, PIC_MASTER_TRIGGER_MODE);
+	else
+		out8(value, PIC_SLAVE_TRIGGER_MODE);
+
+	sLevelTriggeredInterrupts = in8(PIC_MASTER_TRIGGER_MODE)
+		| (in8(PIC_SLAVE_TRIGGER_MODE) &lt;&lt; 8);
+}
+
+
+static void
 pic_init(void)
 {
+	static interrupt_controller picController = {
+		&quot;8259 PIC&quot;,
+		&amp;pic_enable_io_interrupt,
+		&amp;pic_disable_io_interrupt,
+		&amp;pic_configure_io_interrupt,
+		&amp;pic_is_spurious_interrupt,
+		&amp;pic_end_of_interrupt
+	};
+
 	// Start initialization sequence for the master and slave PICs
 	out8(PIC_INIT1 | PIC_INIT1_SEND_INIT4, PIC_MASTER_INIT1);
 	out8(PIC_INIT1 | PIC_INIT1_SEND_INIT4, PIC_SLAVE_INIT1);
 
 	// Set start of interrupts to 0x20 for master, 0x28 for slave
-	out8(PIC_INT_BASE, PIC_MASTER_INIT2);
-	out8(PIC_SLAVE_INT_BASE, PIC_SLAVE_INIT2);
+	out8(ARCH_INTERRUPT_BASE, PIC_MASTER_INIT2);
+	out8(ARCH_INTERRUPT_BASE + PIC_SLAVE_INT_BASE, PIC_SLAVE_INIT2);
 
 	// Specify cascading through interrupt 2
 	out8(PIC_INIT3_IR2_IS_SLAVE, PIC_MASTER_INIT3);
@@ -228,49 +371,277 @@
 
 #if 0
 	// should set everything possible to level triggered
-	out8(PIC_MASTER_TRIGGER_MODE, 0xf8);
-	out8(PIC_SLAVE_TRIGGER_MODE, 0xde);
+	out8(0xf8, PIC_MASTER_TRIGGER_MODE);
+	out8(0xde, PIC_SLAVE_TRIGGER_MODE);
 #endif
 
 	sLevelTriggeredInterrupts = in8(PIC_MASTER_TRIGGER_MODE)
 		| (in8(PIC_SLAVE_TRIGGER_MODE) &lt;&lt; 8);
 
-	TRACE((&quot;PIC level trigger mode: %04x\n&quot;, sLevelTriggeredInterrupts));
+	TRACE((&quot;PIC level trigger mode: 0x%08lx\n&quot;, sLevelTriggeredInterrupts));
+
+	// make the pic controller the current one
+	sCurrentPIC = &picController;
+	gUsingIOAPIC = false;
 }
 
 
-void
-arch_int_enable_io_interrupt(int irq)
+static inline uint32
+ioapic_read_32(uint8 registerSelect)
 {
-	// interrupt is specified &quot;normalized&quot;
-	if (irq &lt; 0 || irq &gt; PIC_NUM_INTS)
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	return sIOAPIC-&gt;io_window_register;
+}
+
+
+static inline void
+ioapic_write_32(uint8 registerSelect, uint32 value)
+{
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	sIOAPIC-&gt;io_window_register = value;
+}
+
+
+static inline uint64
+ioapic_read_64(uint8 registerSelect)
+{
+	uint64 result;
+	sIOAPIC-&gt;io_register_select = registerSelect + 1;
+	result = sIOAPIC-&gt;io_window_register;
+	result &lt;&lt;= 32;
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	result |= sIOAPIC-&gt;io_window_register;
+	return result;
+}
+
+
+static inline void
+ioapic_write_64(uint8 registerSelect, uint64 value)
+{
+	sIOAPIC-&gt;io_register_select = registerSelect;
+	sIOAPIC-&gt;io_window_register = (uint32)value;
+	sIOAPIC-&gt;io_register_select = registerSelect + 1;
+	sIOAPIC-&gt;io_window_register = (uint32)(value &gt;&gt; 32);
+}
+
+
+static bool
+ioapic_is_spurious_interrupt(int32 num)
+{
+	// the spurious interrupt vector is initialized to the max value in smp
+	return num == 0xff - ARCH_INTERRUPT_BASE;
+}
+
+
+static void
+ioapic_end_of_interrupt(int32 num)
+{
+	*(volatile uint32 *)((char *)sLocalAPIC + APIC_EOI) = 0;
+}
+
+
+static void
+ioapic_enable_io_interrupt(int32 num)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; sIOAPICMaxRedirectionEntry)
 		return;
 
-	// enable PIC 8259 controlled interrupt
+	TRACE((&quot;ioapic_enable_io_interrupt: IRQ %ld -&gt; pin %ld\n&quot;, num, pin));
 
-	TRACE((&quot;arch_int_enable_io_interrupt: irq %d\n&quot;, irq));
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~(1 &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT);
+	entry |= IO_APIC_INTERRUPT_UNMASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
+}
 
-	if (irq &lt; 8)
-		out8(in8(PIC_MASTER_MASK) &amp; ~(1 &lt;&lt; irq), PIC_MASTER_MASK);
+
+static void
+ioapic_disable_io_interrupt(int32 num)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; sIOAPICMaxRedirectionEntry)
+		return;
+
+	TRACE((&quot;ioapic_disable_io_interrupt: IRQ %ld -&gt; pin %ld\n&quot;, num, pin));
+
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~(1 &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT);
+	entry |= IO_APIC_INTERRUPT_MASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
+}
+
+
+static void
+ioapic_configure_io_interrupt(int32 num, uint32 config)
+{
+	uint64 entry;
+	int32 pin = sIRQToIOAPICPin[num];
+	if (pin &lt; 0 || pin &gt; sIOAPICMaxRedirectionEntry)
+		return;
+
+	TRACE((&quot;ioapic_configure_io_interrupt: IRQ %ld -&gt; pin %ld; config 0x%08lx\n&quot;,
+		num, pin, config));
+
+	entry = ioapic_read_64(IO_APIC_REDIRECTION_TABLE + pin * 2);
+	entry &amp;= ~((1 &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+		| (1 &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+		| (IO_APIC_INTERRUPT_VECTOR_MASK &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT));
+
+	if (config &amp; B_LEVEL_TRIGGERED) {
+		entry |= (IO_APIC_TRIGGER_MODE_LEVEL &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT);
+		sLevelTriggeredInterrupts |= (1 &lt;&lt; num);
+	} else {
+		entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT);
+		sLevelTriggeredInterrupts &amp;= ~(1 &lt;&lt; num);
+	}
+
+	if (config &amp; B_LOW_ACTIVE_POLARITY)
+		entry |= (IO_APIC_PIN_POLARITY_LOW_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT);
 	else
-		out8(in8(PIC_SLAVE_MASK) &amp; ~(1 &lt;&lt; (irq - 8)), PIC_SLAVE_MASK);
+		entry |= (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT);
+
+	entry |= (num + ARCH_INTERRUPT_BASE) &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT;
+	ioapic_write_64(IO_APIC_REDIRECTION_TABLE + pin * 2, entry);
 }
 
 
+static void
+ioapic_init(kernel_args *args)
+{
+	uint32 i;
+	uint32 version;
+	uint64 targetAPIC;
+	void *settings;
+
+	static interrupt_controller ioapicController = {
+		&quot;82093AA IOAPIC&quot;,
+		&amp;ioapic_enable_io_interrupt,
+		&amp;ioapic_disable_io_interrupt,
+		&amp;ioapic_configure_io_interrupt,
+		&amp;ioapic_is_spurious_interrupt,
+		&amp;ioapic_end_of_interrupt
+	};
+
+	if (args-&gt;arch_args.apic == NULL) {
+		dprintf(&quot;no local apic availabe\n&quot;);
+		return;
+	}
+
+	// always map the local apic as it can be used for timers even if we
+	// don't end up using the io apic
+	sLocalAPIC = args-&gt;arch_args.apic;
+	if (map_physical_memory(&quot;local apic&quot;, (void *)args-&gt;arch_args.apic_phys,
+		B_PAGE_SIZE, B_EXACT_ADDRESS, B_KERNEL_READ_AREA
+		| B_KERNEL_WRITE_AREA, &amp;sLocalAPIC) &lt; B_OK) {
+		panic(&quot;mapping the local apic failed&quot;);
+		return;
+	}
+
+	if (args-&gt;arch_args.ioapic == NULL) {
+		dprintf(&quot;no ioapic available, not using ioapics for interrupt routing\n&quot;);
+		return;
+	}
+
+	settings = load_driver_settings(B_SAFEMODE_DRIVER_SETTINGS);
+	if (settings != NULL &amp;&amp; get_driver_boolean_parameter(settings,
+		B_SAFEMODE_DISABLE_IOAPIC, false, false)) {
+		dprintf(&quot;ioapic explicitly disabled, not using ioapics for interrupt routing\n&quot;);
+		unload_driver_settings(settings);
+		return;
+	} else if (settings != NULL)
+		unload_driver_settings(settings);
+
+	// TODO: remove when the PCI IRQ routing through ACPI is available below
+	return;
+
+	// map in the ioapic
+	sIOAPIC = (ioapic *)args-&gt;arch_args.ioapic;
+	if (map_physical_memory(&quot;ioapic&quot;, (void *)args-&gt;arch_args.ioapic_phys,
+		B_PAGE_SIZE, B_EXACT_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA,
+		(void **)&amp;sIOAPIC) &lt; B_OK) {
+		panic(&quot;mapping the ioapic failed&quot;);
+		return;
+	}
+
+	version = ioapic_read_32(IO_APIC_VERSION);
+	if (version == 0xffffffff) {
+		dprintf(&quot;ioapic seems inaccessible, not using it\n&quot;);
+		return;
+	}
+
+	sLevelTriggeredInterrupts = 0;
+	sIOAPICMaxRedirectionEntry
+		= ((version &gt;&gt; IO_APIC_MAX_REDIRECTION_ENTRY_SHIFT)
+		&amp; IO_APIC_MAX_REDIRECTION_ENTRY_MASK);
+
+	// use the boot CPU as the target for all interrupts
+	targetAPIC = args-&gt;arch_args.cpu_apic_id[0];
+
+	// program the interrupt vectors of the ioapic
+	for (i = 0; i &lt;= sIOAPICMaxRedirectionEntry; i++) {
+		// initialize everything to deliver to the boot CPU in physical mode
+		// and masked until explicitly enabled through enable_io_interrupt()
+		uint64 entry = (targetAPIC &lt;&lt; IO_APIC_DESTINATION_FIELD_SHIFT)
+			| (IO_APIC_INTERRUPT_MASKED &lt;&lt; IO_APIC_INTERRUPT_MASK_SHIFT)
+			| (IO_APIC_DESTINATION_MODE_PHYSICAL &lt;&lt; IO_APIC_DESTINATION_MODE_SHIFT)
+			| ((i + ARCH_INTERRUPT_BASE) &lt;&lt; IO_APIC_INTERRUPT_VECTOR_SHIFT);
+
+		if (i == 0) {
+			// make redirection entry 0 into an external interrupt
+			entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_EXT_INT &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+		} else if (i &lt; 16) {
+			// make 1-15 ISA interrupts
+			entry |= (IO_APIC_TRIGGER_MODE_EDGE &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_HIGH_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_FIXED &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+		} else {
+			// and the rest are PCI interrupts
+			entry |= (IO_APIC_TRIGGER_MODE_LEVEL &lt;&lt; IO_APIC_TRIGGER_MODE_SHIFT)
+				| (IO_APIC_PIN_POLARITY_LOW_ACTIVE &lt;&lt; IO_APIC_PIN_POLARITY_SHIFT)
+				| (IO_APIC_DELIVERY_MODE_FIXED &lt;&lt; IO_APIC_DELIVERY_MODE_SHIFT);
+			sLevelTriggeredInterrupts |= (1 &lt;&lt; i);
+		}
+
+		ioapic_write_64(IO_APIC_REDIRECTION_TABLE + 2 * i, entry);
+	}
+
+	// setup default 1:1 mapping
+	for (i = 0; i &lt; 256; i++)
+		sIRQToIOAPICPin[i] = i;
+
+	// TODO: here ACPI needs to be used to properly set up the PCI IRQ
+	// routing.
+
+	// prefer the ioapic over the normal pic
+	dprintf(&quot;using ioapic for interrupt routing\n&quot;);
+	sCurrentPIC = &ioapicController;
+	gUsingIOAPIC = true;
+}
+
+
 void
+arch_int_enable_io_interrupt(int irq)
+{
+	sCurrentPIC-&gt;enable_io_interrupt(irq);
+}
+
+
+void
 arch_int_disable_io_interrupt(int irq)
 {
-	// interrupt is specified &quot;normalized&quot;
-	// never disable slave pic line IRQ 2
-	if (irq &lt; 0 || irq &gt; PIC_NUM_INTS || irq == 2)
-		return;
+	sCurrentPIC-&gt;disable_io_interrupt(irq);
+}
 
-	// disable PIC 8259 controlled interrupt
 
-	if (irq &lt; 8)
-		out8(in8(PIC_MASTER_MASK) | (1 &lt;&lt; irq), PIC_MASTER_MASK);
-	else
-		out8(in8(PIC_SLAVE_MASK) | (1 &lt;&lt; (irq - 8)), PIC_SLAVE_MASK);
+void
+arch_int_configure_io_interrupt(int irq, uint32 config)
+{
+	sCurrentPIC-&gt;configure_io_interrupt(irq, config);
 }
 
 
@@ -504,24 +875,25 @@
 static void
 hardware_interrupt(struct iframe* frame)
 {
-	bool levelTriggered = pic_is_level_triggered(frame-&gt;vector);
+	int32 vector = frame-&gt;vector - ARCH_INTERRUPT_BASE;
+	bool levelTriggered = false;
 	int ret;
 
-	// This is a workaround for spurious assertions of interrupts 7/15
-	// which seems to be an often seen problem on the PC platform
-	if (pic_is_spurious_interrupt(frame-&gt;vector - ARCH_INTERRUPT_BASE)) {
-		TRACE((&quot;got spurious interrupt at vector %ld\n&quot;, frame-&gt;vector));
+	if (sCurrentPIC-&gt;is_spurious_interrupt(vector)) {
+		TRACE((&quot;got spurious interrupt at vector %ld\n&quot;, vector));
 		return;
 	}
 
+	if (vector &lt; 32)
+		levelTriggered = (sLevelTriggeredInterrupts &amp; (1 &lt;&lt; vector)) != 0;
+
 	if (!levelTriggered)
-		pic_end_of_interrupt(frame-&gt;vector);
+		sCurrentPIC-&gt;end_of_interrupt(vector);
 
-	ret = int_io_interrupt_handler(frame-&gt;vector - ARCH_INTERRUPT_BASE,
-		levelTriggered);
+	ret = int_io_interrupt_handler(vector, levelTriggered);
 
 	if (levelTriggered)
-		pic_end_of_interrupt(frame-&gt;vector);
+		sCurrentPIC-&gt;end_of_interrupt(vector);
 
 	if (ret == B_INVOKE_SCHEDULER) {
 		cpu_status state = disable_interrupts();
@@ -536,7 +908,7 @@
 
 
 status_t
-arch_int_init(kernel_args *args)
+arch_int_init(struct kernel_args *args)
 {
 	int i;
 	interrupt_handler_function** table;
@@ -544,7 +916,7 @@
 	// set the global sIDT variable
 	sIDT = (desc_table *)args-&gt;arch_args.vir_idt;
 
-	// setup the interrupt controller
+	// setup the standard programmable interrupt controller
 	pic_init();
 
 	set_intr_gate(0,  &amp;trap0);
@@ -584,6 +956,14 @@
 	set_intr_gate(45,  &amp;trap45);
 	set_intr_gate(46,  &amp;trap46);
 	set_intr_gate(47,  &amp;trap47);
+	set_intr_gate(48,  &amp;trap48);
+	set_intr_gate(49,  &amp;trap49);
+	set_intr_gate(50,  &amp;trap50);
+	set_intr_gate(51,  &amp;trap51);
+	set_intr_gate(52,  &amp;trap52);
+	set_intr_gate(53,  &amp;trap53);
+	set_intr_gate(54,  &amp;trap54);
+	set_intr_gate(55,  &amp;trap55);
 
 	set_system_gate(98, &amp;trap98);	// for performance testing only
 	set_system_gate(99, &amp;trap99);
@@ -628,10 +1008,12 @@
 
 
 status_t
-arch_int_init_post_vm(kernel_args *args)
+arch_int_init_post_vm(struct kernel_args *args)
 {
 	area_id area;
 
+	ioapic_init(args);
+
 	sIDT = (desc_table *)args-&gt;arch_args.vir_idt;
 	area = create_area(&quot;idt&quot;, (void *)&amp;sIDT, B_EXACT_ADDRESS, B_PAGE_SIZE, B_ALREADY_WIRED,
 		B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA);

Modified: haiku/trunk/src/system/kernel/arch/x86/arch_interrupts.S
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_interrupts.S	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_interrupts.S	2008-07-18 23:19:41 UTC (rev 26492)
@@ -231,6 +231,14 @@
 TRAP(trap45, 45)
 TRAP(trap46, 46)
 TRAP(trap47, 47)
+TRAP(trap48, 48)
+TRAP(trap49, 49)
+TRAP(trap50, 50)
+TRAP(trap51, 51)
+TRAP(trap52, 52)
+TRAP(trap53, 53)
+TRAP(trap54, 54)
+TRAP(trap55, 55)
 
 TRAP(trap251, 251)
 TRAP(trap252, 252)

Modified: haiku/trunk/src/system/kernel/arch/x86/arch_smp.c
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_smp.c	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_smp.c	2008-07-18 23:19:41 UTC (rev 26492)
@@ -34,65 +34,24 @@
 #	define TRACE(x) ;
 #endif
 
-//#define TRACE_ARCH_SMP_TIMER
-#ifdef TRACE_ARCH_SMP_TIMER
-#	define TRACE_TIMER(x) dprintf x
-#else
-#	define TRACE_TIMER(x) ;
-#endif
+static void *sLocalAPIC = NULL;
+static uint32 sCPUAPICIds[B_MAX_CPU_COUNT];
+static uint32 sCPUOSIds[B_MAX_CPU_COUNT];
+static uint32 sAPICVersions[B_MAX_CPU_COUNT];
 
-extern timer_info gAPICTimer;
+extern bool gUsingIOAPIC;
 
-static void *apic = NULL;
-static uint32 cpu_apic_id[B_MAX_CPU_COUNT] = {0, 0};
-static uint32 cpu_os_id[B_MAX_CPU_COUNT] = {0, 0};
-static uint32 cpu_apic_version[B_MAX_CPU_COUNT] = {0, 0};
-static void *ioapic = NULL;
-
-static int32
-i386_ici_interrupt(void *data)
-{
-	// genuine inter-cpu interrupt
-	TRACE((&quot;inter-cpu interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
-	arch_smp_ack_interrupt();
-
-	return smp_intercpu_int_handler();
-}
-
-
-static int32
-i386_spurious_interrupt(void *data)
-{
-	// spurious interrupt
-	TRACE((&quot;spurious interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
-	arch_smp_ack_interrupt();
-
-	return B_HANDLED_INTERRUPT;
-}
-
-
-static int32
-i386_smp_error_interrupt(void *data)
-{
-	// smp error interrupt
-	TRACE((&quot;smp error interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
-	arch_smp_ack_interrupt();
-
-	return B_HANDLED_INTERRUPT;
-}
-
-
 static uint32
 apic_read(uint32 offset)
 {
-	return *(volatile uint32 *)((char *)apic + offset);
+	return *(volatile uint32 *)((char *)sLocalAPIC + offset);
 }
 
 
 static void
 apic_write(uint32 offset, uint32 data)
 {
-	*(volatile uint32 *)((char *)apic + offset) = data;
+	*(volatile uint32 *)((char *)sLocalAPIC + offset) = data;
 }
 
 
@@ -156,33 +115,74 @@
 }
 
 
+static int32
+i386_ici_interrupt(void *data)
+{
+	// genuine inter-cpu interrupt
+	TRACE((&quot;inter-cpu interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
+
+	// if we are not using the IO APIC we need to acknowledge the
+	// interrupt ourselfs
+	if (!gUsingIOAPIC)
+		apic_write(APIC_EOI, 0);
+
+	return smp_intercpu_int_handler();
+}
+
+
+static int32
+i386_spurious_interrupt(void *data)
+{
+	// spurious interrupt
+	TRACE((&quot;spurious interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
+
+	// spurious interrupts must not be acknowledged as it does not expect
+	// a end of interrupt - if we still do it we would loose the next best
+	// interrupt
+	return B_HANDLED_INTERRUPT;
+}
+
+
+static int32
+i386_smp_error_interrupt(void *data)
+{
+	// smp error interrupt
+	TRACE((&quot;smp error interrupt on cpu %ld\n&quot;, smp_get_current_cpu()));
+
+	// if we are not using the IO APIC we need to acknowledge the
+	// interrupt ourselfs
+	if (!gUsingIOAPIC)
+		apic_write(APIC_EOI, 0);
+
+	return B_HANDLED_INTERRUPT;
+}
+
+
 status_t
 arch_smp_init(kernel_args *args)
 {
 	TRACE((&quot;arch_smp_init: entry\n&quot;));
 
-	if (args-&gt;num_cpus &gt; 1) {
-		// setup some globals
-		apic = (void *)args-&gt;arch_args.apic;
-		ioapic = (void *)args-&gt;arch_args.ioapic;
-		memcpy(cpu_apic_id, args-&gt;arch_args.cpu_apic_id, sizeof(args-&gt;arch_args.cpu_apic_id));
-		memcpy(cpu_os_id, args-&gt;arch_args.cpu_os_id, sizeof(args-&gt;arch_args.cpu_os_id));
-		memcpy(cpu_apic_version, args-&gt;arch_args.cpu_apic_version, sizeof(args-&gt;arch_args.cpu_apic_version));
+	if (args-&gt;arch_args.apic == NULL)
+		return B_OK;
 
-		// setup regions that represent the apic &amp; ioapic
-		map_physical_memory(&quot;local apic&quot;, (void *)args-&gt;arch_args.apic_phys, B_PAGE_SIZE,
-			B_EXACT_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA, &amp;apic);
-		map_physical_memory(&quot;ioapic&quot;, (void *)args-&gt;arch_args.ioapic_phys, B_PAGE_SIZE,
-			B_EXACT_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA, &amp;ioapic);
+	sLocalAPIC = args-&gt;arch_args.apic;
 
-		// set up the local apic on the boot cpu
-		arch_smp_per_cpu_init(args, 0);
+	// setup some globals
+	memcpy(sCPUAPICIds, args-&gt;arch_args.cpu_apic_id, sizeof(args-&gt;arch_args.cpu_apic_id));
+	memcpy(sCPUOSIds, args-&gt;arch_args.cpu_os_id, sizeof(args-&gt;arch_args.cpu_os_id));
+	memcpy(sAPICVersions, args-&gt;arch_args.cpu_apic_version, sizeof(args-&gt;arch_args.cpu_apic_version));
 
+	// set up the local apic on the boot cpu
+	arch_smp_per_cpu_init(args, 0);
+
+	if (args-&gt;num_cpus &gt; 1) {
 		// I/O interrupts start at ARCH_INTERRUPT_BASE, so all interrupts are shifted
 		install_io_interrupt_handler(0xfd - ARCH_INTERRUPT_BASE, &amp;i386_ici_interrupt, NULL, B_NO_LOCK_VECTOR);
 		install_io_interrupt_handler(0xfe - ARCH_INTERRUPT_BASE, &amp;i386_smp_error_interrupt, NULL, B_NO_LOCK_VECTOR);
 		install_io_interrupt_handler(0xff - ARCH_INTERRUPT_BASE, &amp;i386_spurious_interrupt, NULL, B_NO_LOCK_VECTOR);
 	}
+
 	return B_OK;
 }
 
@@ -224,7 +224,7 @@
 	state = disable_interrupts();
 
 	config = apic_read(APIC_INTR_COMMAND_2) &amp; APIC_INTR_COMMAND_2_MASK;
-	apic_write(APIC_INTR_COMMAND_2, config | cpu_apic_id[target_cpu] &lt;&lt; 24);
+	apic_write(APIC_INTR_COMMAND_2, config | sCPUAPICIds[target_cpu] &lt;&lt; 24);
 
 	config = apic_read(APIC_INTR_COMMAND_1) &amp; APIC_INTR_COMMAND_1_MASK;
 	apic_write(APIC_INTR_COMMAND_1, config | 0xfd | APIC_DELIVERY_MODE_FIXED
@@ -242,10 +242,3 @@
 
 	restore_interrupts(state);
 }
-
-
-void
-arch_smp_ack_interrupt(void)
-{
-	apic_write(APIC_EOI, 0);
-}

Modified: haiku/trunk/src/system/kernel/arch/x86/interrupts.h
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/interrupts.h	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/kernel/arch/x86/interrupts.h	2008-07-18 23:19:41 UTC (rev 26492)
@@ -19,7 +19,8 @@
 void trap19();
 void trap32();void trap33();void trap34();void trap35();void trap36();void trap37();
 void trap38();void trap39();void trap40();void trap41();void trap42();void trap43();
-void trap44();void trap45();void trap46();void trap47();
+void trap44();void trap45();void trap46();void trap47();void trap48();void trap49();
+void trap50();void trap51();void trap52();void trap53();void trap54();void trap55();
 
 void double_fault();	// int 8
 

Modified: haiku/trunk/src/system/kernel/arch/x86/timers/x86_apic.c
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/timers/x86_apic.c	2008-07-18 22:34:38 UTC (rev 26491)
+++ haiku/trunk/src/system/kernel/arch/x86/timers/x86_apic.c	2008-07-18 23:19:41 UTC (rev 26492)
@@ -21,6 +21,8 @@
 static void *sApicPtr = NULL;
 static uint32 sApicTicsPerSec = 0;
 
+extern bool gUsingIOAPIC;
+
 struct timer_info gAPICTimer = {
 	&quot;APIC&quot;,
 	&amp;apic_get_prio,
@@ -51,17 +53,14 @@
 }
 
 
-static void
-_apic_acknowledge_interrupt(void)
-{
-	_apic_write(APIC_EOI, 0);
-}
-

[... truncated: 14 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010358.html">[Haiku-commits] r26491 - haiku/trunk/src/kits/interface
</A></li>
	<LI>Next message: <A HREF="010355.html">[Haiku-commits] r26492 - in haiku/trunk:	headers/private/kernel/arch headers/private/system	src/add-ons/kernel/bus_managers/pci	src/system/boot/platform/bios_ia32 src/system/kernel/arch/x86	src/system/kernel/arch/x86/timers
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10353">[ date ]</a>
              <a href="thread.html#10353">[ thread ]</a>
              <a href="subject.html#10353">[ subject ]</a>
              <a href="author.html#10353">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
