import "primitives/core.futil";
import "primitives/memories/comb.futil";
component foo(base: 32, exp: 4, @go go: 1, @clk clk: 1, @reset reset: 1) -> (out: 32, @done done: 1) {
  cells {
    r1 = std_reg(32);
    r2 = std_reg(32);
  }
  wires {
    group upd2<"promotable"=1> {
      r2.in = 32'd1;
      r2.write_en = 1'd1;
      upd2[done] = r2.done;
    }
    group upd1<"promotable"=1> {
      r1.in = 32'd1;
      r1.write_en = 1'd1;
      upd1[done] = r1.done;
    }
  }
  control {
    seq {
      upd1;
      upd2;
    }
  }
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    foo_inst = foo();
  }
  wires {
    group F {
      foo_inst.go = 1'd1;
      F[done] = foo_inst.done;
    }
    static<1> group A0 {
      a.in = 2'd0;
      a.write_en = 1'd1;
    }
    static<1> group B0 {
      b.in = 2'd1;
      b.write_en = 1'd1;
    }
  }
  control {
    seq {
      static<8> seq  {
        A0;
        A0;
        A0;
        A0;
        B0;
        B0;
        B0;
        B0;
      }
      F;
    }
  }
}
