
01_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d518  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800d6e8  0800d6e8  0001d6e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db40  0800db40  00020328  2**0
                  CONTENTS
  4 .ARM          00000008  0800db40  0800db40  0001db40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db48  0800db48  00020328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db48  0800db48  0001db48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db4c  0800db4c  0001db4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800db50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001e8  0800dd38  000201e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000288  0800ddd8  00020288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000a04  20000328  0800de78  00020328  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000d2c  0800de78  00020d2c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020328  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  00020358  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002075c  00000000  00000000  0002039b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004745  00000000  00000000  00040af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001a50  00000000  00000000  00045240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00001461  00000000  00000000  00046c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002c49d  00000000  00000000  000480f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00024857  00000000  00000000  0007458e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010077e  00000000  00000000  00098de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  000083f0  00000000  00000000  00199564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  001a1954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000328 	.word	0x20000328
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d6d0 	.word	0x0800d6d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000032c 	.word	0x2000032c
 800020c:	0800d6d0 	.word	0x0800d6d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <AS5600_Init>:
 *      Author: Kurus
 */

#include "AS5600.h"

void AS5600_Init(struct AS5600* device){
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    device->ADDRESS = _AS5600_ADDRESS;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2236      	movs	r2, #54	; 0x36
 800103c:	701a      	strb	r2, [r3, #0]
    device->ZMCO = 0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	705a      	strb	r2, [r3, #1]
    device->ZPOS1 = 0;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	709a      	strb	r2, [r3, #2]
    device->ZPOS2 = 0;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2200      	movs	r2, #0
 800104e:	70da      	strb	r2, [r3, #3]
    device->MPOS1 = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	711a      	strb	r2, [r3, #4]
    device->MPOS2 = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	715a      	strb	r2, [r3, #5]
    device->MANG1 = 0;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	719a      	strb	r2, [r3, #6]
    device->MANG2 = 0;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	71da      	strb	r2, [r3, #7]
    device->CONF1 = 0;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	721a      	strb	r2, [r3, #8]
    device->CONF2 = 0;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	725a      	strb	r2, [r3, #9]
    device->RAW_ANGLE1 = 0;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	729a      	strb	r2, [r3, #10]
    device->RAW_ANGLE2 = 0;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	72da      	strb	r2, [r3, #11]
    device->ANGLE1 = _ANGLE;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	220e      	movs	r2, #14
 8001084:	731a      	strb	r2, [r3, #12]
    device->ANGLE2 = 0;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	735a      	strb	r2, [r3, #13]
    device->STATUS = _STATUS;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	220b      	movs	r2, #11
 8001090:	739a      	strb	r2, [r3, #14]
    device->AGC = 0;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2200      	movs	r2, #0
 8001096:	73da      	strb	r2, [r3, #15]
    device->MAGNITUDE1 = 0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	741a      	strb	r2, [r3, #16]
    device->MAGNITUDE2 = 0;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	745a      	strb	r2, [r3, #17]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <AS5600_Angle>:
float AS5600_Angle(struct AS5600* device)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af04      	add	r7, sp, #16
 80010b6:	6078      	str	r0, [r7, #4]
    uint16_t angle;
    HAL_I2C_Mem_Read(&hi2c1, device->ADDRESS << 1, device->ANGLE1, 1, (uint8_t*)&angle, 2, HAL_MAX_DELAY);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b29b      	uxth	r3, r3
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	b299      	uxth	r1, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	7b1b      	ldrb	r3, [r3, #12]
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	f04f 33ff 	mov.w	r3, #4294967295
 80010cc:	9302      	str	r3, [sp, #8]
 80010ce:	2302      	movs	r3, #2
 80010d0:	9301      	str	r3, [sp, #4]
 80010d2:	f107 030a 	add.w	r3, r7, #10
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	2301      	movs	r3, #1
 80010da:	4815      	ldr	r0, [pc, #84]	; (8001130 <AS5600_Angle+0x80>)
 80010dc:	f002 f9d8 	bl	8003490 <HAL_I2C_Mem_Read>
    angle = (angle >> 8) | (angle << 8); // zamiana bitow LH
 80010e0:	897b      	ldrh	r3, [r7, #10]
 80010e2:	0a1b      	lsrs	r3, r3, #8
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	b21a      	sxth	r2, r3
 80010e8:	897b      	ldrh	r3, [r7, #10]
 80010ea:	021b      	lsls	r3, r3, #8
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	817b      	strh	r3, [r7, #10]
    float angle_float = angle / 11.38;
 80010f6:	897b      	ldrh	r3, [r7, #10]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fa33 	bl	8000564 <__aeabi_i2d>
 80010fe:	a30a      	add	r3, pc, #40	; (adr r3, 8001128 <AS5600_Angle+0x78>)
 8001100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001104:	f7ff fbc2 	bl	800088c <__aeabi_ddiv>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4610      	mov	r0, r2
 800110e:	4619      	mov	r1, r3
 8001110:	f7ff fd8a 	bl	8000c28 <__aeabi_d2f>
 8001114:	4603      	mov	r3, r0
 8001116:	60fb      	str	r3, [r7, #12]
    return angle_float;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	ee07 3a90 	vmov	s15, r3
}
 800111e:	eeb0 0a67 	vmov.f32	s0, s15
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	5c28f5c3 	.word	0x5c28f5c3
 800112c:	4026c28f 	.word	0x4026c28f
 8001130:	20000434 	.word	0x20000434

08001134 <HAL_TIM_PeriodElapsedCallback>:
#include "interrupts.h"

extern struct AS5600 device;
extern float32_t set_angle;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001134:	b580      	push	{r7, lr}
 8001136:	b08c      	sub	sp, #48	; 0x30
 8001138:	af02      	add	r7, sp, #8
 800113a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a18      	ldr	r2, [pc, #96]	; (80011a4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d12a      	bne.n	800119c <HAL_TIM_PeriodElapsedCallback+0x68>
	  float zmienna = AS5600_Angle(&device);
 8001146:	4818      	ldr	r0, [pc, #96]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001148:	f7ff ffb2 	bl	80010b0 <AS5600_Angle>
 800114c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	  char buffer[20];  // Adjust the size as needed
	  int len = snprintf(buffer, sizeof(buffer), "%f", zmienna);
 8001150:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001152:	f7ff fa19 	bl	8000588 <__aeabi_f2d>
 8001156:	4602      	mov	r2, r0
 8001158:	460b      	mov	r3, r1
 800115a:	f107 000c 	add.w	r0, r7, #12
 800115e:	e9cd 2300 	strd	r2, r3, [sp]
 8001162:	4a12      	ldr	r2, [pc, #72]	; (80011ac <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001164:	2114      	movs	r1, #20
 8001166:	f008 fca3 	bl	8009ab0 <sniprintf>
 800116a:	6238      	str	r0, [r7, #32]
	  buffer[len++] = '\r';
 800116c:	6a3b      	ldr	r3, [r7, #32]
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	623a      	str	r2, [r7, #32]
 8001172:	3328      	adds	r3, #40	; 0x28
 8001174:	443b      	add	r3, r7
 8001176:	220d      	movs	r2, #13
 8001178:	f803 2c1c 	strb.w	r2, [r3, #-28]
	  buffer[len++] = '\n';
 800117c:	6a3b      	ldr	r3, [r7, #32]
 800117e:	1c5a      	adds	r2, r3, #1
 8001180:	623a      	str	r2, [r7, #32]
 8001182:	3328      	adds	r3, #40	; 0x28
 8001184:	443b      	add	r3, r7
 8001186:	220a      	movs	r2, #10
 8001188:	f803 2c1c 	strb.w	r2, [r3, #-28]
	  HAL_UART_Transmit(&huart3, (uint8_t *)buffer, len, 100);
 800118c:	6a3b      	ldr	r3, [r7, #32]
 800118e:	b29a      	uxth	r2, r3
 8001190:	f107 010c 	add.w	r1, r7, #12
 8001194:	2364      	movs	r3, #100	; 0x64
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001198:	f006 f97a 	bl	8007490 <HAL_UART_Transmit>
	}
}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	; 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40000400 	.word	0x40000400
 80011a8:	20000488 	.word	0x20000488
 80011ac:	0800d6e8 	.word	0x0800d6e8
 80011b0:	20000638 	.word	0x20000638
 80011b4:	00000000 	.word	0x00000000

080011b8 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	float32_t angle_overflow = ((int16_t)__HAL_TIM_GET_COUNTER(htim)*45)/10;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	461a      	mov	r2, r3
 80011ca:	4613      	mov	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	4413      	add	r3, r2
 80011d0:	011a      	lsls	r2, r3, #4
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	4a22      	ldr	r2, [pc, #136]	; (8001260 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80011d6:	fb82 1203 	smull	r1, r2, r2, r3
 80011da:	1092      	asrs	r2, r2, #2
 80011dc:	17db      	asrs	r3, r3, #31
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	ee07 3a90 	vmov	s15, r3
 80011e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e8:	edc7 7a03 	vstr	s15, [r7, #12]
	set_angle = (angle_overflow < 0) ? (fmod(angle_overflow, 360.0)+360.0):(fmod(angle_overflow, 360.0));
 80011ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80011f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	d514      	bpl.n	8001224 <HAL_TIM_IC_CaptureCallback+0x6c>
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff f9c4 	bl	8000588 <__aeabi_f2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8001258 <HAL_TIM_IC_CaptureCallback+0xa0>
 8001208:	ec43 2b10 	vmov	d0, r2, r3
 800120c:	f00c f924 	bl	800d458 <fmod>
 8001210:	ec51 0b10 	vmov	r0, r1, d0
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_TIM_IC_CaptureCallback+0xac>)
 800121a:	f7ff f857 	bl	80002cc <__adddf3>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	e00c      	b.n	800123e <HAL_TIM_IC_CaptureCallback+0x86>
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f7ff f9af 	bl	8000588 <__aeabi_f2d>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8001258 <HAL_TIM_IC_CaptureCallback+0xa0>
 8001232:	ec43 2b10 	vmov	d0, r2, r3
 8001236:	f00c f90f 	bl	800d458 <fmod>
 800123a:	ec53 2b10 	vmov	r2, r3, d0
 800123e:	4610      	mov	r0, r2
 8001240:	4619      	mov	r1, r3
 8001242:	f7ff fcf1 	bl	8000c28 <__aeabi_d2f>
 8001246:	4603      	mov	r3, r0
 8001248:	4a07      	ldr	r2, [pc, #28]	; (8001268 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	f3af 8000 	nop.w
 8001258:	00000000 	.word	0x00000000
 800125c:	40768000 	.word	0x40768000
 8001260:	66666667 	.word	0x66666667
 8001264:	40768000 	.word	0x40768000
 8001268:	2000049c 	.word	0x2000049c

0800126c <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <MX_ETH_Init+0x84>)
 8001272:	4a20      	ldr	r2, [pc, #128]	; (80012f4 <MX_ETH_Init+0x88>)
 8001274:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001276:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <MX_ETH_Init+0x8c>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800127c:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <MX_ETH_Init+0x8c>)
 800127e:	2280      	movs	r2, #128	; 0x80
 8001280:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001282:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <MX_ETH_Init+0x8c>)
 8001284:	22e1      	movs	r2, #225	; 0xe1
 8001286:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_ETH_Init+0x8c>)
 800128a:	2200      	movs	r2, #0
 800128c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_ETH_Init+0x8c>)
 8001290:	2200      	movs	r2, #0
 8001292:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <MX_ETH_Init+0x8c>)
 8001296:	2200      	movs	r2, #0
 8001298:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800129a:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <MX_ETH_Init+0x84>)
 800129c:	4a16      	ldr	r2, [pc, #88]	; (80012f8 <MX_ETH_Init+0x8c>)
 800129e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80012a0:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <MX_ETH_Init+0x84>)
 80012a2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012a6:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_ETH_Init+0x84>)
 80012aa:	4a14      	ldr	r2, [pc, #80]	; (80012fc <MX_ETH_Init+0x90>)
 80012ac:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <MX_ETH_Init+0x84>)
 80012b0:	4a13      	ldr	r2, [pc, #76]	; (8001300 <MX_ETH_Init+0x94>)
 80012b2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80012b4:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_ETH_Init+0x84>)
 80012b6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80012ba:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80012bc:	480c      	ldr	r0, [pc, #48]	; (80012f0 <MX_ETH_Init+0x84>)
 80012be:	f001 fb47 	bl	8002950 <HAL_ETH_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80012c8:	f000 fb0a 	bl	80018e0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80012cc:	2238      	movs	r2, #56	; 0x38
 80012ce:	2100      	movs	r1, #0
 80012d0:	480c      	ldr	r0, [pc, #48]	; (8001304 <MX_ETH_Init+0x98>)
 80012d2:	f008 fc84 	bl	8009bde <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <MX_ETH_Init+0x98>)
 80012d8:	2221      	movs	r2, #33	; 0x21
 80012da:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_ETH_Init+0x98>)
 80012de:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80012e2:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <MX_ETH_Init+0x98>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	2000037c 	.word	0x2000037c
 80012f4:	40028000 	.word	0x40028000
 80012f8:	2000042c 	.word	0x2000042c
 80012fc:	20000288 	.word	0x20000288
 8001300:	200001e8 	.word	0x200001e8
 8001304:	20000344 	.word	0x20000344

08001308 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08e      	sub	sp, #56	; 0x38
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <HAL_ETH_MspInit+0x158>)
 8001326:	4293      	cmp	r3, r2
 8001328:	f040 8096 	bne.w	8001458 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800132c:	4b4d      	ldr	r3, [pc, #308]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001330:	4a4c      	ldr	r2, [pc, #304]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001332:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001336:	6313      	str	r3, [r2, #48]	; 0x30
 8001338:	4b4a      	ldr	r3, [pc, #296]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800133a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001340:	623b      	str	r3, [r7, #32]
 8001342:	6a3b      	ldr	r3, [r7, #32]
 8001344:	4b47      	ldr	r3, [pc, #284]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001348:	4a46      	ldr	r2, [pc, #280]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800134a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800134e:	6313      	str	r3, [r2, #48]	; 0x30
 8001350:	4b44      	ldr	r3, [pc, #272]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001354:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001358:	61fb      	str	r3, [r7, #28]
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	4b41      	ldr	r3, [pc, #260]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800135e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001360:	4a40      	ldr	r2, [pc, #256]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001362:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001366:	6313      	str	r3, [r2, #48]	; 0x30
 8001368:	4b3e      	ldr	r3, [pc, #248]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800136a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001370:	61bb      	str	r3, [r7, #24]
 8001372:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001374:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001378:	4a3a      	ldr	r2, [pc, #232]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800137a:	f043 0304 	orr.w	r3, r3, #4
 800137e:	6313      	str	r3, [r2, #48]	; 0x30
 8001380:	4b38      	ldr	r3, [pc, #224]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138c:	4b35      	ldr	r3, [pc, #212]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800138e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001390:	4a34      	ldr	r2, [pc, #208]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6313      	str	r3, [r2, #48]	; 0x30
 8001398:	4b32      	ldr	r3, [pc, #200]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 800139a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a4:	4b2f      	ldr	r3, [pc, #188]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a8:	4a2e      	ldr	r2, [pc, #184]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013aa:	f043 0302 	orr.w	r3, r3, #2
 80013ae:	6313      	str	r3, [r2, #48]	; 0x30
 80013b0:	4b2c      	ldr	r3, [pc, #176]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80013bc:	4b29      	ldr	r3, [pc, #164]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c0:	4a28      	ldr	r2, [pc, #160]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013c6:	6313      	str	r3, [r2, #48]	; 0x30
 80013c8:	4b26      	ldr	r3, [pc, #152]	; (8001464 <HAL_ETH_MspInit+0x15c>)
 80013ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80013d4:	2332      	movs	r3, #50	; 0x32
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013e4:	230b      	movs	r3, #11
 80013e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ec:	4619      	mov	r1, r3
 80013ee:	481e      	ldr	r0, [pc, #120]	; (8001468 <HAL_ETH_MspInit+0x160>)
 80013f0:	f001 fdd4 	bl	8002f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013f4:	2386      	movs	r3, #134	; 0x86
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001400:	2303      	movs	r3, #3
 8001402:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001404:	230b      	movs	r3, #11
 8001406:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001408:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800140c:	4619      	mov	r1, r3
 800140e:	4817      	ldr	r0, [pc, #92]	; (800146c <HAL_ETH_MspInit+0x164>)
 8001410:	f001 fdc4 	bl	8002f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001414:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001426:	230b      	movs	r3, #11
 8001428:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800142a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142e:	4619      	mov	r1, r3
 8001430:	480f      	ldr	r0, [pc, #60]	; (8001470 <HAL_ETH_MspInit+0x168>)
 8001432:	f001 fdb3 	bl	8002f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001436:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800143a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143c:	2302      	movs	r3, #2
 800143e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001448:	230b      	movs	r3, #11
 800144a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800144c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001450:	4619      	mov	r1, r3
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <HAL_ETH_MspInit+0x16c>)
 8001454:	f001 fda2 	bl	8002f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8001458:	bf00      	nop
 800145a:	3738      	adds	r7, #56	; 0x38
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	40028000 	.word	0x40028000
 8001464:	40023800 	.word	0x40023800
 8001468:	40020800 	.word	0x40020800
 800146c:	40020000 	.word	0x40020000
 8001470:	40020400 	.word	0x40020400
 8001474:	40021800 	.word	0x40021800

08001478 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	; 0x30
 800147c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	4b65      	ldr	r3, [pc, #404]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a64      	ldr	r2, [pc, #400]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b62      	ldr	r3, [pc, #392]	; (8001624 <MX_GPIO_Init+0x1ac>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	61bb      	str	r3, [r7, #24]
 80014a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014a6:	4b5f      	ldr	r3, [pc, #380]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a5e      	ldr	r2, [pc, #376]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b5c      	ldr	r3, [pc, #368]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b59      	ldr	r3, [pc, #356]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a58      	ldr	r2, [pc, #352]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b56      	ldr	r3, [pc, #344]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	4b53      	ldr	r3, [pc, #332]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	4a52      	ldr	r2, [pc, #328]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014dc:	f043 0302 	orr.w	r3, r3, #2
 80014e0:	6313      	str	r3, [r2, #48]	; 0x30
 80014e2:	4b50      	ldr	r3, [pc, #320]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ee:	4b4d      	ldr	r3, [pc, #308]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	4a4c      	ldr	r2, [pc, #304]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014f4:	f043 0310 	orr.w	r3, r3, #16
 80014f8:	6313      	str	r3, [r2, #48]	; 0x30
 80014fa:	4b4a      	ldr	r3, [pc, #296]	; (8001624 <MX_GPIO_Init+0x1ac>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	f003 0310 	and.w	r3, r3, #16
 8001502:	60bb      	str	r3, [r7, #8]
 8001504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	4b47      	ldr	r3, [pc, #284]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	4a46      	ldr	r2, [pc, #280]	; (8001624 <MX_GPIO_Init+0x1ac>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6313      	str	r3, [r2, #48]	; 0x30
 8001512:	4b44      	ldr	r3, [pc, #272]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	f003 0308 	and.w	r3, r3, #8
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800151e:	4b41      	ldr	r3, [pc, #260]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a40      	ldr	r2, [pc, #256]	; (8001624 <MX_GPIO_Init+0x1ac>)
 8001524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b3e      	ldr	r3, [pc, #248]	; (8001624 <MX_GPIO_Init+0x1ac>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	f244 0181 	movw	r1, #16513	; 0x4081
 800153c:	483a      	ldr	r0, [pc, #232]	; (8001628 <MX_GPIO_Init+0x1b0>)
 800153e:	f001 fed9 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001548:	4838      	ldr	r0, [pc, #224]	; (800162c <MX_GPIO_Init+0x1b4>)
 800154a:	f001 fed3 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	2140      	movs	r1, #64	; 0x40
 8001552:	4837      	ldr	r0, [pc, #220]	; (8001630 <MX_GPIO_Init+0x1b8>)
 8001554:	f001 fece 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Debug_GPIO_Port, Debug_Pin, GPIO_PIN_RESET);
 8001558:	2200      	movs	r2, #0
 800155a:	2180      	movs	r1, #128	; 0x80
 800155c:	4835      	ldr	r0, [pc, #212]	; (8001634 <MX_GPIO_Init+0x1bc>)
 800155e:	f001 fec9 	bl	80032f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001562:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001568:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800156c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156e:	2300      	movs	r3, #0
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	482e      	ldr	r0, [pc, #184]	; (8001634 <MX_GPIO_Init+0x1bc>)
 800157a:	f001 fd0f 	bl	8002f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800157e:	f244 0381 	movw	r3, #16513	; 0x4081
 8001582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	4619      	mov	r1, r3
 8001596:	4824      	ldr	r0, [pc, #144]	; (8001628 <MX_GPIO_Init+0x1b0>)
 8001598:	f001 fd00 	bl	8002f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Dir_Pin;
 800159c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a2:	2301      	movs	r3, #1
 80015a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Dir_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	4619      	mov	r1, r3
 80015b4:	481d      	ldr	r0, [pc, #116]	; (800162c <MX_GPIO_Init+0x1b4>)
 80015b6:	f001 fcf1 	bl	8002f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015ba:	2340      	movs	r3, #64	; 0x40
 80015bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015be:	2301      	movs	r3, #1
 80015c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	4619      	mov	r1, r3
 80015d0:	4817      	ldr	r0, [pc, #92]	; (8001630 <MX_GPIO_Init+0x1b8>)
 80015d2:	f001 fce3 	bl	8002f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80015d6:	2380      	movs	r3, #128	; 0x80
 80015d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015da:	2300      	movs	r3, #0
 80015dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015e2:	f107 031c 	add.w	r3, r7, #28
 80015e6:	4619      	mov	r1, r3
 80015e8:	4811      	ldr	r0, [pc, #68]	; (8001630 <MX_GPIO_Init+0x1b8>)
 80015ea:	f001 fcd7 	bl	8002f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Debug_Pin;
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Debug_GPIO_Port, &GPIO_InitStruct);
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	4619      	mov	r1, r3
 8001604:	480b      	ldr	r0, [pc, #44]	; (8001634 <MX_GPIO_Init+0x1bc>)
 8001606:	f001 fcc9 	bl	8002f9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2028      	movs	r0, #40	; 0x28
 8001610:	f001 f8c7 	bl	80027a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001614:	2028      	movs	r0, #40	; 0x28
 8001616:	f001 f8e0 	bl	80027da <HAL_NVIC_EnableIRQ>

}
 800161a:	bf00      	nop
 800161c:	3730      	adds	r7, #48	; 0x30
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40023800 	.word	0x40023800
 8001628:	40020400 	.word	0x40020400
 800162c:	40020c00 	.word	0x40020c00
 8001630:	40021800 	.word	0x40021800
 8001634:	40020800 	.word	0x40020800

08001638 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800163c:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <MX_I2C1_Init+0x74>)
 800163e:	4a1c      	ldr	r2, [pc, #112]	; (80016b0 <MX_I2C1_Init+0x78>)
 8001640:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8001642:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <MX_I2C1_Init+0x74>)
 8001644:	4a1b      	ldr	r2, [pc, #108]	; (80016b4 <MX_I2C1_Init+0x7c>)
 8001646:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001648:	4b18      	ldr	r3, [pc, #96]	; (80016ac <MX_I2C1_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800164e:	4b17      	ldr	r3, [pc, #92]	; (80016ac <MX_I2C1_Init+0x74>)
 8001650:	2201      	movs	r2, #1
 8001652:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001654:	4b15      	ldr	r3, [pc, #84]	; (80016ac <MX_I2C1_Init+0x74>)
 8001656:	2200      	movs	r2, #0
 8001658:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800165a:	4b14      	ldr	r3, [pc, #80]	; (80016ac <MX_I2C1_Init+0x74>)
 800165c:	2200      	movs	r2, #0
 800165e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001660:	4b12      	ldr	r3, [pc, #72]	; (80016ac <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001666:	4b11      	ldr	r3, [pc, #68]	; (80016ac <MX_I2C1_Init+0x74>)
 8001668:	2200      	movs	r2, #0
 800166a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800166c:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001672:	480e      	ldr	r0, [pc, #56]	; (80016ac <MX_I2C1_Init+0x74>)
 8001674:	f001 fe7c 	bl	8003370 <HAL_I2C_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800167e:	f000 f92f 	bl	80018e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001682:	2100      	movs	r1, #0
 8001684:	4809      	ldr	r0, [pc, #36]	; (80016ac <MX_I2C1_Init+0x74>)
 8001686:	f002 ffbf 	bl	8004608 <HAL_I2CEx_ConfigAnalogFilter>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001690:	f000 f926 	bl	80018e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001694:	2100      	movs	r1, #0
 8001696:	4805      	ldr	r0, [pc, #20]	; (80016ac <MX_I2C1_Init+0x74>)
 8001698:	f003 f801 	bl	800469e <HAL_I2CEx_ConfigDigitalFilter>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016a2:	f000 f91d 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000434 	.word	0x20000434
 80016b0:	40005400 	.word	0x40005400
 80016b4:	00808cd2 	.word	0x00808cd2

080016b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b0aa      	sub	sp, #168	; 0xa8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	605a      	str	r2, [r3, #4]
 80016ca:	609a      	str	r2, [r3, #8]
 80016cc:	60da      	str	r2, [r3, #12]
 80016ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	2284      	movs	r2, #132	; 0x84
 80016d6:	2100      	movs	r1, #0
 80016d8:	4618      	mov	r0, r3
 80016da:	f008 fa80 	bl	8009bde <memset>
  if(i2cHandle->Instance==I2C1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a2a      	ldr	r2, [pc, #168]	; (800178c <HAL_I2C_MspInit+0xd4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d14c      	bne.n	8001782 <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016ec:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016f2:	f107 0310 	add.w	r3, r7, #16
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 fe40 	bl	800537c <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001702:	f000 f8ed 	bl	80018e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001706:	4b22      	ldr	r3, [pc, #136]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a21      	ldr	r2, [pc, #132]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b1f      	ldr	r3, [pc, #124]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800171e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001722:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001726:	2312      	movs	r3, #18
 8001728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001738:	2304      	movs	r3, #4
 800173a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001742:	4619      	mov	r1, r3
 8001744:	4813      	ldr	r0, [pc, #76]	; (8001794 <HAL_I2C_MspInit+0xdc>)
 8001746:	f001 fc29 	bl	8002f9c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	4a10      	ldr	r2, [pc, #64]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 8001750:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001754:	6413      	str	r3, [r2, #64]	; 0x40
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <HAL_I2C_MspInit+0xd8>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	201f      	movs	r0, #31
 8001768:	f001 f81b 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800176c:	201f      	movs	r0, #31
 800176e:	f001 f834 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	2020      	movs	r0, #32
 8001778:	f001 f813 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800177c:	2020      	movs	r0, #32
 800177e:	f001 f82c 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001782:	bf00      	nop
 8001784:	37a8      	adds	r7, #168	; 0xa8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40005400 	.word	0x40005400
 8001790:	40023800 	.word	0x40023800
 8001794:	40020400 	.word	0x40020400

08001798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800179c:	f000 fea5 	bl	80024ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a0:	f000 f836 	bl	8001810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017a4:	f7ff fe68 	bl	8001478 <MX_GPIO_Init>
  MX_ETH_Init();
 80017a8:	f7ff fd60 	bl	800126c <MX_ETH_Init>
  MX_USART3_UART_Init();
 80017ac:	f000 fd34 	bl	8002218 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80017b0:	f000 fdca 	bl	8002348 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80017b4:	f7ff ff40 	bl	8001638 <MX_I2C1_Init>
  MX_TIM3_Init();
 80017b8:	f000 fb30 	bl	8001e1c <MX_TIM3_Init>
  MX_TIM9_Init();
 80017bc:	f000 fbf8 	bl	8001fb0 <MX_TIM9_Init>
  MX_SPI1_Init();
 80017c0:	f000 f894 	bl	80018ec <MX_SPI1_Init>
  MX_FATFS_Init();
 80017c4:	f007 f976 	bl	8008ab4 <MX_FATFS_Init>
  MX_TIM4_Init();
 80017c8:	f000 fb78 	bl	8001ebc <MX_TIM4_Init>
  MX_TIM1_Init();
 80017cc:	f000 facc 	bl	8001d68 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Init(&huart3);
 80017d0:	480a      	ldr	r0, [pc, #40]	; (80017fc <main+0x64>)
 80017d2:	f005 fe0f 	bl	80073f4 <HAL_UART_Init>
  AS5600_Init(&device);
 80017d6:	480a      	ldr	r0, [pc, #40]	; (8001800 <main+0x68>)
 80017d8:	f7ff fc2a 	bl	8001030 <AS5600_Init>
//  HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80017dc:	2100      	movs	r1, #0
 80017de:	4809      	ldr	r0, [pc, #36]	; (8001804 <main+0x6c>)
 80017e0:	f004 fc34 	bl	800604c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_SET);
 80017e4:	2201      	movs	r2, #1
 80017e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017ea:	4807      	ldr	r0, [pc, #28]	; (8001808 <main+0x70>)
 80017ec:	f001 fd82 	bl	80032f4 <HAL_GPIO_WritePin>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 80017f0:	213c      	movs	r1, #60	; 0x3c
 80017f2:	4806      	ldr	r0, [pc, #24]	; (800180c <main+0x74>)
 80017f4:	f004 fdca 	bl	800638c <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <main+0x60>
 80017fa:	bf00      	nop
 80017fc:	20000638 	.word	0x20000638
 8001800:	20000488 	.word	0x20000488
 8001804:	200005a0 	.word	0x200005a0
 8001808:	40020c00 	.word	0x40020c00
 800180c:	20000508 	.word	0x20000508

08001810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b094      	sub	sp, #80	; 0x50
 8001814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001816:	f107 0320 	add.w	r3, r7, #32
 800181a:	2230      	movs	r2, #48	; 0x30
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f008 f9dd 	bl	8009bde <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001834:	f003 f8c8 	bl	80049c8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001838:	4b27      	ldr	r3, [pc, #156]	; (80018d8 <SystemClock_Config+0xc8>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	4a26      	ldr	r2, [pc, #152]	; (80018d8 <SystemClock_Config+0xc8>)
 800183e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001842:	6413      	str	r3, [r2, #64]	; 0x40
 8001844:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <SystemClock_Config+0xc8>)
 8001846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <SystemClock_Config+0xcc>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001858:	4a20      	ldr	r2, [pc, #128]	; (80018dc <SystemClock_Config+0xcc>)
 800185a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <SystemClock_Config+0xcc>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800186c:	2301      	movs	r3, #1
 800186e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001870:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001876:	2302      	movs	r3, #2
 8001878:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800187a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800187e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001880:	2304      	movs	r3, #4
 8001882:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001884:	2348      	movs	r3, #72	; 0x48
 8001886:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001888:	2302      	movs	r3, #2
 800188a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800188c:	2303      	movs	r3, #3
 800188e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001890:	f107 0320 	add.w	r3, r7, #32
 8001894:	4618      	mov	r0, r3
 8001896:	f003 f8a7 	bl	80049e8 <HAL_RCC_OscConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018a0:	f000 f81e 	bl	80018e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018a4:	230f      	movs	r3, #15
 80018a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a8:	2302      	movs	r3, #2
 80018aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	2102      	movs	r1, #2
 80018c0:	4618      	mov	r0, r3
 80018c2:	f003 fb35 	bl	8004f30 <HAL_RCC_ClockConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018cc:	f000 f808 	bl	80018e0 <Error_Handler>
  }
}
 80018d0:	bf00      	nop
 80018d2:	3750      	adds	r7, #80	; 0x50
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40023800 	.word	0x40023800
 80018dc:	40007000 	.word	0x40007000

080018e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e4:	b672      	cpsid	i
}
 80018e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <Error_Handler+0x8>
	...

080018ec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <MX_SPI1_Init+0x74>)
 80018f2:	4a1c      	ldr	r2, [pc, #112]	; (8001964 <MX_SPI1_Init+0x78>)
 80018f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018f6:	4b1a      	ldr	r3, [pc, #104]	; (8001960 <MX_SPI1_Init+0x74>)
 80018f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018fe:	4b18      	ldr	r3, [pc, #96]	; (8001960 <MX_SPI1_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001904:	4b16      	ldr	r3, [pc, #88]	; (8001960 <MX_SPI1_Init+0x74>)
 8001906:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800190a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800190c:	4b14      	ldr	r3, [pc, #80]	; (8001960 <MX_SPI1_Init+0x74>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001912:	4b13      	ldr	r3, [pc, #76]	; (8001960 <MX_SPI1_Init+0x74>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <MX_SPI1_Init+0x74>)
 800191a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800191e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001920:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <MX_SPI1_Init+0x74>)
 8001922:	2230      	movs	r2, #48	; 0x30
 8001924:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001926:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <MX_SPI1_Init+0x74>)
 8001928:	2200      	movs	r2, #0
 800192a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <MX_SPI1_Init+0x74>)
 800192e:	2200      	movs	r2, #0
 8001930:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <MX_SPI1_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <MX_SPI1_Init+0x74>)
 800193a:	2207      	movs	r2, #7
 800193c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800193e:	4b08      	ldr	r3, [pc, #32]	; (8001960 <MX_SPI1_Init+0x74>)
 8001940:	2200      	movs	r2, #0
 8001942:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001944:	4b06      	ldr	r3, [pc, #24]	; (8001960 <MX_SPI1_Init+0x74>)
 8001946:	2208      	movs	r2, #8
 8001948:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800194a:	4805      	ldr	r0, [pc, #20]	; (8001960 <MX_SPI1_Init+0x74>)
 800194c:	f004 f906 	bl	8005b5c <HAL_SPI_Init>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001956:	f7ff ffc3 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200004a0 	.word	0x200004a0
 8001964:	40013000 	.word	0x40013000

08001968 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a29      	ldr	r2, [pc, #164]	; (8001a2c <HAL_SPI_MspInit+0xc4>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d14b      	bne.n	8001a22 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800198a:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a28      	ldr	r2, [pc, #160]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 8001990:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a2:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a22      	ldr	r2, [pc, #136]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019a8:	f043 0301 	orr.w	r3, r3, #1
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ba:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019be:	4a1c      	ldr	r2, [pc, #112]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019c0:	f043 0302 	orr.w	r3, r3, #2
 80019c4:	6313      	str	r3, [r2, #48]	; 0x30
 80019c6:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <HAL_SPI_MspInit+0xc8>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	60bb      	str	r3, [r7, #8]
 80019d0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80019d2:	2360      	movs	r3, #96	; 0x60
 80019d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d6:	2302      	movs	r3, #2
 80019d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019e2:	2305      	movs	r3, #5
 80019e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e6:	f107 0314 	add.w	r3, r7, #20
 80019ea:	4619      	mov	r1, r3
 80019ec:	4811      	ldr	r0, [pc, #68]	; (8001a34 <HAL_SPI_MspInit+0xcc>)
 80019ee:	f001 fad5 	bl	8002f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80019f2:	2320      	movs	r3, #32
 80019f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f6:	2302      	movs	r3, #2
 80019f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a02:	2305      	movs	r3, #5
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	480a      	ldr	r0, [pc, #40]	; (8001a38 <HAL_SPI_MspInit+0xd0>)
 8001a0e:	f001 fac5 	bl	8002f9c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	2023      	movs	r0, #35	; 0x23
 8001a18:	f000 fec3 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a1c:	2023      	movs	r0, #35	; 0x23
 8001a1e:	f000 fedc 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	; 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40013000 	.word	0x40013000
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020000 	.word	0x40020000
 8001a38:	40020400 	.word	0x40020400

08001a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_MspInit+0x44>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <HAL_MspInit+0x44>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_MspInit+0x44>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <HAL_MspInit+0x44>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <HAL_MspInit+0x44>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_MspInit+0x44>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800

08001a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a88:	e7fe      	b.n	8001a88 <NMI_Handler+0x4>

08001a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8e:	e7fe      	b.n	8001a8e <HardFault_Handler+0x4>

08001a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a94:	e7fe      	b.n	8001a94 <MemManage_Handler+0x4>

08001a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a9a:	e7fe      	b.n	8001a9a <BusFault_Handler+0x4>

08001a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler+0x4>

08001aa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad0:	f000 fd48 	bl	8002564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001adc:	4803      	ldr	r0, [pc, #12]	; (8001aec <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001ade:	f004 fd03 	bl	80064e8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8001ae2:	4803      	ldr	r0, [pc, #12]	; (8001af0 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8001ae4:	f004 fd00 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000508 	.word	0x20000508
 8001af0:	200005ec 	.word	0x200005ec

08001af4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001af8:	4802      	ldr	r0, [pc, #8]	; (8001b04 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001afa:	f004 fcf5 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000508 	.word	0x20000508

08001b08 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001b0e:	f004 fceb 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000508 	.word	0x20000508

08001b1c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b20:	4802      	ldr	r0, [pc, #8]	; (8001b2c <TIM1_CC_IRQHandler+0x10>)
 8001b22:	f004 fce1 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000508 	.word	0x20000508

08001b30 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <TIM3_IRQHandler+0x10>)
 8001b36:	f004 fcd7 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000554 	.word	0x20000554

08001b44 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <TIM4_IRQHandler+0x10>)
 8001b4a:	f004 fccd 	bl	80064e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200005a0 	.word	0x200005a0

08001b58 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <I2C1_EV_IRQHandler+0x10>)
 8001b5e:	f001 fdb1 	bl	80036c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000434 	.word	0x20000434

08001b6c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <I2C1_ER_IRQHandler+0x10>)
 8001b72:	f001 fdc1 	bl	80036f8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000434 	.word	0x20000434

08001b80 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <SPI1_IRQHandler+0x10>)
 8001b86:	f004 f895 	bl	8005cb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	200004a0 	.word	0x200004a0

08001b94 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <USART3_IRQHandler+0x10>)
 8001b9a:	f005 fcfd 	bl	8007598 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000638 	.word	0x20000638

08001ba8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001bac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bb0:	f001 fbba 	bl	8003328 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return 1;
 8001bbc:	2301      	movs	r3, #1
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_kill>:

int _kill(int pid, int sig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bd2:	f008 f857 	bl	8009c84 <__errno>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2216      	movs	r2, #22
 8001bda:	601a      	str	r2, [r3, #0]
  return -1;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_exit>:

void _exit (int status)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ffe7 	bl	8001bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bfa:	e7fe      	b.n	8001bfa <_exit+0x12>

08001bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	e00a      	b.n	8001c24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c0e:	f3af 8000 	nop.w
 8001c12:	4601      	mov	r1, r0
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	1c5a      	adds	r2, r3, #1
 8001c18:	60ba      	str	r2, [r7, #8]
 8001c1a:	b2ca      	uxtb	r2, r1
 8001c1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	3301      	adds	r3, #1
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	dbf0      	blt.n	8001c0e <_read+0x12>
  }

  return len;
 8001c2c:	687b      	ldr	r3, [r7, #4]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b086      	sub	sp, #24
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	60f8      	str	r0, [r7, #12]
 8001c3e:	60b9      	str	r1, [r7, #8]
 8001c40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e009      	b.n	8001c5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	1c5a      	adds	r2, r3, #1
 8001c4c:	60ba      	str	r2, [r7, #8]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbf1      	blt.n	8001c48 <_write+0x12>
  }
  return len;
 8001c64:	687b      	ldr	r3, [r7, #4]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <_close>:

int _close(int file)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c96:	605a      	str	r2, [r3, #4]
  return 0;
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_isatty>:

int _isatty(int file)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b085      	sub	sp, #20
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	; (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f007 ffbc 	bl	8009c84 <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20050000 	.word	0x20050000
 8001d38:	00000400 	.word	0x00000400
 8001d3c:	20000504 	.word	0x20000504
 8001d40:	20000d30 	.word	0x20000d30

08001d44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	; (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08c      	sub	sp, #48	; 0x30
 8001d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	2224      	movs	r2, #36	; 0x24
 8001d74:	2100      	movs	r1, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	f007 ff31 	bl	8009bde <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d86:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001d88:	4a23      	ldr	r2, [pc, #140]	; (8001e18 <MX_TIM1_Init+0xb0>)
 8001d8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d8c:	4b21      	ldr	r3, [pc, #132]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d98:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001d9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da0:	4b1c      	ldr	r3, [pc, #112]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001da6:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dac:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001db2:	2303      	movs	r3, #3
 8001db4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	4619      	mov	r1, r3
 8001ddc:	480d      	ldr	r0, [pc, #52]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001dde:	f004 fa2f 	bl	8006240 <HAL_TIM_Encoder_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001de8:	f7ff fd7a 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001df8:	463b      	mov	r3, r7
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4805      	ldr	r0, [pc, #20]	; (8001e14 <MX_TIM1_Init+0xac>)
 8001dfe:	f005 fa4d 	bl	800729c <HAL_TIMEx_MasterConfigSynchronization>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001e08:	f7ff fd6a 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e0c:	bf00      	nop
 8001e0e:	3730      	adds	r7, #48	; 0x30
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000508 	.word	0x20000508
 8001e18:	40010000 	.word	0x40010000

08001e1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b088      	sub	sp, #32
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e3a:	4b1e      	ldr	r3, [pc, #120]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e3c:	4a1e      	ldr	r2, [pc, #120]	; (8001eb8 <MX_TIM3_Init+0x9c>)
 8001e3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8001e40:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e42:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001e46:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e48:	4b1a      	ldr	r3, [pc, #104]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001e4e:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e50:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e54:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e56:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e62:	4814      	ldr	r0, [pc, #80]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e64:	f004 f839 	bl	8005eda <HAL_TIM_Base_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001e6e:	f7ff fd37 	bl	80018e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e80:	f004 fd66 	bl	8006950 <HAL_TIM_ConfigClockSource>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001e8a:	f7ff fd29 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e96:	1d3b      	adds	r3, r7, #4
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4806      	ldr	r0, [pc, #24]	; (8001eb4 <MX_TIM3_Init+0x98>)
 8001e9c:	f005 f9fe 	bl	800729c <HAL_TIMEx_MasterConfigSynchronization>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001ea6:	f7ff fd1b 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001eaa:	bf00      	nop
 8001eac:	3720      	adds	r7, #32
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	20000554 	.word	0x20000554
 8001eb8:	40000400 	.word	0x40000400

08001ebc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08e      	sub	sp, #56	; 0x38
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001edc:	463b      	mov	r3, r7
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
 8001ee8:	611a      	str	r2, [r3, #16]
 8001eea:	615a      	str	r2, [r3, #20]
 8001eec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001eee:	4b2e      	ldr	r3, [pc, #184]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001ef0:	4a2e      	ldr	r2, [pc, #184]	; (8001fac <MX_TIM4_Init+0xf0>)
 8001ef2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 719;
 8001ef4:	4b2c      	ldr	r3, [pc, #176]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001ef6:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001efa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efc:	4b2a      	ldr	r3, [pc, #168]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001f02:	4b29      	ldr	r3, [pc, #164]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f04:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f08:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0a:	4b27      	ldr	r3, [pc, #156]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f10:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f16:	4824      	ldr	r0, [pc, #144]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f18:	f003 ffdf 	bl	8005eda <HAL_TIM_Base_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
 8001f22:	f7ff fcdd 	bl	80018e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001f2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f30:	4619      	mov	r1, r3
 8001f32:	481d      	ldr	r0, [pc, #116]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f34:	f004 fd0c 	bl	8006950 <HAL_TIM_ConfigClockSource>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM4_Init+0x86>
  {
    Error_Handler();
 8001f3e:	f7ff fccf 	bl	80018e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f42:	4819      	ldr	r0, [pc, #100]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f44:	f004 f820 	bl	8005f88 <HAL_TIM_PWM_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001f4e:	f7ff fcc7 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f56:	2300      	movs	r3, #0
 8001f58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f5a:	f107 031c 	add.w	r3, r7, #28
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4811      	ldr	r0, [pc, #68]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f62:	f005 f99b 	bl	800729c <HAL_TIMEx_MasterConfigSynchronization>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001f6c:	f7ff fcb8 	bl	80018e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f70:	2360      	movs	r3, #96	; 0x60
 8001f72:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5000;
 8001f74:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f78:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f82:	463b      	mov	r3, r7
 8001f84:	2200      	movs	r2, #0
 8001f86:	4619      	mov	r1, r3
 8001f88:	4807      	ldr	r0, [pc, #28]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f8a:	f004 fbcd 	bl	8006728 <HAL_TIM_PWM_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8001f94:	f7ff fca4 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001f98:	4803      	ldr	r0, [pc, #12]	; (8001fa8 <MX_TIM4_Init+0xec>)
 8001f9a:	f000 f905 	bl	80021a8 <HAL_TIM_MspPostInit>

}
 8001f9e:	bf00      	nop
 8001fa0:	3738      	adds	r7, #56	; 0x38
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	200005a0 	.word	0x200005a0
 8001fac:	40000800 	.word	0x40000800

08001fb0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fb6:	463b      	mov	r3, r7
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001fc2:	4b16      	ldr	r3, [pc, #88]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fc4:	4a16      	ldr	r2, [pc, #88]	; (8002020 <MX_TIM9_Init+0x70>)
 8001fc6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 719;
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fca:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001fce:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd0:	4b12      	ldr	r3, [pc, #72]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 99;
 8001fd6:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fd8:	2263      	movs	r2, #99	; 0x63
 8001fda:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <MX_TIM9_Init+0x6c>)
 8001fea:	f003 ff76 	bl	8005eda <HAL_TIM_Base_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001ff4:	f7ff fc74 	bl	80018e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ffc:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001ffe:	463b      	mov	r3, r7
 8002000:	4619      	mov	r1, r3
 8002002:	4806      	ldr	r0, [pc, #24]	; (800201c <MX_TIM9_Init+0x6c>)
 8002004:	f004 fca4 	bl	8006950 <HAL_TIM_ConfigClockSource>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800200e:	f7ff fc67 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002012:	bf00      	nop
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200005ec 	.word	0x200005ec
 8002020:	40014000 	.word	0x40014000

08002024 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08a      	sub	sp, #40	; 0x28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202c:	f107 0314 	add.w	r3, r7, #20
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a27      	ldr	r2, [pc, #156]	; (80020e0 <HAL_TIM_Encoder_MspInit+0xbc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d148      	bne.n	80020d8 <HAL_TIM_Encoder_MspInit+0xb4>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002046:	4b27      	ldr	r3, [pc, #156]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204a:	4a26      	ldr	r2, [pc, #152]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	6453      	str	r3, [r2, #68]	; 0x44
 8002052:	4b24      	ldr	r3, [pc, #144]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800205e:	4b21      	ldr	r3, [pc, #132]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	4a20      	ldr	r2, [pc, #128]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 8002064:	f043 0310 	orr.w	r3, r3, #16
 8002068:	6313      	str	r3, [r2, #48]	; 0x30
 800206a:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <HAL_TIM_Encoder_MspInit+0xc0>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002076:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800207a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207c:	2302      	movs	r3, #2
 800207e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002084:	2300      	movs	r3, #0
 8002086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002088:	2301      	movs	r3, #1
 800208a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	4619      	mov	r1, r3
 8002092:	4815      	ldr	r0, [pc, #84]	; (80020e8 <HAL_TIM_Encoder_MspInit+0xc4>)
 8002094:	f000 ff82 	bl	8002f9c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002098:	2200      	movs	r2, #0
 800209a:	2100      	movs	r1, #0
 800209c:	2018      	movs	r0, #24
 800209e:	f000 fb80 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80020a2:	2018      	movs	r0, #24
 80020a4:	f000 fb99 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80020a8:	2200      	movs	r2, #0
 80020aa:	2100      	movs	r1, #0
 80020ac:	2019      	movs	r0, #25
 80020ae:	f000 fb78 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80020b2:	2019      	movs	r0, #25
 80020b4:	f000 fb91 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	201a      	movs	r0, #26
 80020be:	f000 fb70 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80020c2:	201a      	movs	r0, #26
 80020c4:	f000 fb89 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80020c8:	2200      	movs	r2, #0
 80020ca:	2100      	movs	r1, #0
 80020cc:	201b      	movs	r0, #27
 80020ce:	f000 fb68 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80020d2:	201b      	movs	r0, #27
 80020d4:	f000 fb81 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020d8:	bf00      	nop
 80020da:	3728      	adds	r7, #40	; 0x28
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40010000 	.word	0x40010000
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40021000 	.word	0x40021000

080020ec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a27      	ldr	r2, [pc, #156]	; (8002198 <HAL_TIM_Base_MspInit+0xac>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d114      	bne.n	8002128 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020fe:	4b27      	ldr	r3, [pc, #156]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	4a26      	ldr	r2, [pc, #152]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	6413      	str	r3, [r2, #64]	; 0x40
 800210a:	4b24      	ldr	r3, [pc, #144]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002116:	2200      	movs	r2, #0
 8002118:	2100      	movs	r1, #0
 800211a:	201d      	movs	r0, #29
 800211c:	f000 fb41 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002120:	201d      	movs	r0, #29
 8002122:	f000 fb5a 	bl	80027da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002126:	e032      	b.n	800218e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM4)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a1c      	ldr	r2, [pc, #112]	; (80021a0 <HAL_TIM_Base_MspInit+0xb4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d114      	bne.n	800215c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002132:	4b1a      	ldr	r3, [pc, #104]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a19      	ldr	r2, [pc, #100]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002138:	f043 0304 	orr.w	r3, r3, #4
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b17      	ldr	r3, [pc, #92]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	201e      	movs	r0, #30
 8002150:	f000 fb27 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002154:	201e      	movs	r0, #30
 8002156:	f000 fb40 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 800215a:	e018      	b.n	800218e <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM9)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a10      	ldr	r2, [pc, #64]	; (80021a4 <HAL_TIM_Base_MspInit+0xb8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d113      	bne.n	800218e <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002166:	4b0d      	ldr	r3, [pc, #52]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216a:	4a0c      	ldr	r2, [pc, #48]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002170:	6453      	str	r3, [r2, #68]	; 0x44
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <HAL_TIM_Base_MspInit+0xb0>)
 8002174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002176:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2100      	movs	r1, #0
 8002182:	2018      	movs	r0, #24
 8002184:	f000 fb0d 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002188:	2018      	movs	r0, #24
 800218a:	f000 fb26 	bl	80027da <HAL_NVIC_EnableIRQ>
}
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40000400 	.word	0x40000400
 800219c:	40023800 	.word	0x40023800
 80021a0:	40000800 	.word	0x40000800
 80021a4:	40014000 	.word	0x40014000

080021a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a11      	ldr	r2, [pc, #68]	; (800220c <HAL_TIM_MspPostInit+0x64>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d11c      	bne.n	8002204 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021ca:	4b11      	ldr	r3, [pc, #68]	; (8002210 <HAL_TIM_MspPostInit+0x68>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a10      	ldr	r2, [pc, #64]	; (8002210 <HAL_TIM_MspPostInit+0x68>)
 80021d0:	f043 0308 	orr.w	r3, r3, #8
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b0e      	ldr	r3, [pc, #56]	; (8002210 <HAL_TIM_MspPostInit+0x68>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	60bb      	str	r3, [r7, #8]
 80021e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e8:	2302      	movs	r3, #2
 80021ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f8:	f107 030c 	add.w	r3, r7, #12
 80021fc:	4619      	mov	r1, r3
 80021fe:	4805      	ldr	r0, [pc, #20]	; (8002214 <HAL_TIM_MspPostInit+0x6c>)
 8002200:	f000 fecc 	bl	8002f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002204:	bf00      	nop
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40000800 	.word	0x40000800
 8002210:	40023800 	.word	0x40023800
 8002214:	40020c00 	.word	0x40020c00

08002218 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800221c:	4b14      	ldr	r3, [pc, #80]	; (8002270 <MX_USART3_UART_Init+0x58>)
 800221e:	4a15      	ldr	r2, [pc, #84]	; (8002274 <MX_USART3_UART_Init+0x5c>)
 8002220:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002222:	4b13      	ldr	r3, [pc, #76]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002224:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002228:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800222a:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_USART3_UART_Init+0x58>)
 800222c:	2200      	movs	r2, #0
 800222e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002230:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002232:	2200      	movs	r2, #0
 8002234:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002238:	2200      	movs	r2, #0
 800223a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_USART3_UART_Init+0x58>)
 800223e:	220c      	movs	r2, #12
 8002240:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_USART3_UART_Init+0x58>)
 800224a:	2200      	movs	r2, #0
 800224c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002250:	2200      	movs	r2, #0
 8002252:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_USART3_UART_Init+0x58>)
 8002256:	2200      	movs	r2, #0
 8002258:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_USART3_UART_Init+0x58>)
 800225c:	f005 f8ca 	bl	80073f4 <HAL_UART_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002266:	f7ff fb3b 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000638 	.word	0x20000638
 8002274:	40004800 	.word	0x40004800

08002278 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b0aa      	sub	sp, #168	; 0xa8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002290:	f107 0310 	add.w	r3, r7, #16
 8002294:	2284      	movs	r2, #132	; 0x84
 8002296:	2100      	movs	r1, #0
 8002298:	4618      	mov	r0, r3
 800229a:	f007 fca0 	bl	8009bde <memset>
  if(uartHandle->Instance==USART3)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a26      	ldr	r2, [pc, #152]	; (800233c <HAL_UART_MspInit+0xc4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d144      	bne.n	8002332 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80022a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022ac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80022ae:	2300      	movs	r3, #0
 80022b0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022b2:	f107 0310 	add.w	r3, r7, #16
 80022b6:	4618      	mov	r0, r3
 80022b8:	f003 f860 	bl	800537c <HAL_RCCEx_PeriphCLKConfig>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80022c2:	f7ff fb0d 	bl	80018e0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80022c6:	4b1e      	ldr	r3, [pc, #120]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	4a1d      	ldr	r2, [pc, #116]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022d0:	6413      	str	r3, [r2, #64]	; 0x40
 80022d2:	4b1b      	ldr	r3, [pc, #108]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022de:	4b18      	ldr	r3, [pc, #96]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	4a17      	ldr	r2, [pc, #92]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022e4:	f043 0308 	orr.w	r3, r3, #8
 80022e8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ea:	4b15      	ldr	r3, [pc, #84]	; (8002340 <HAL_UART_MspInit+0xc8>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	60bb      	str	r3, [r7, #8]
 80022f4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80022f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fe:	2302      	movs	r3, #2
 8002300:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002304:	2301      	movs	r3, #1
 8002306:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230a:	2303      	movs	r3, #3
 800230c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002310:	2307      	movs	r3, #7
 8002312:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002316:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800231a:	4619      	mov	r1, r3
 800231c:	4809      	ldr	r0, [pc, #36]	; (8002344 <HAL_UART_MspInit+0xcc>)
 800231e:	f000 fe3d 	bl	8002f9c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002322:	2200      	movs	r2, #0
 8002324:	2100      	movs	r1, #0
 8002326:	2027      	movs	r0, #39	; 0x27
 8002328:	f000 fa3b 	bl	80027a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800232c:	2027      	movs	r0, #39	; 0x27
 800232e:	f000 fa54 	bl	80027da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002332:	bf00      	nop
 8002334:	37a8      	adds	r7, #168	; 0xa8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40004800 	.word	0x40004800
 8002340:	40023800 	.word	0x40023800
 8002344:	40020c00 	.word	0x40020c00

08002348 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800234c:	4b14      	ldr	r3, [pc, #80]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800234e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002352:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002354:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002356:	2206      	movs	r2, #6
 8002358:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800235a:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800235c:	2202      	movs	r2, #2
 800235e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002360:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002362:	2200      	movs	r2, #0
 8002364:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002366:	4b0e      	ldr	r3, [pc, #56]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002368:	2202      	movs	r2, #2
 800236a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800236c:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800236e:	2201      	movs	r2, #1
 8002370:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002372:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002374:	2200      	movs	r2, #0
 8002376:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002378:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800237a:	2200      	movs	r2, #0
 800237c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800237e:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002380:	2201      	movs	r2, #1
 8002382:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002386:	2200      	movs	r2, #0
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800238a:	4805      	ldr	r0, [pc, #20]	; (80023a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800238c:	f002 f9d3 	bl	8004736 <HAL_PCD_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002396:	f7ff faa3 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200006c0 	.word	0x200006c0

080023a4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b0ac      	sub	sp, #176	; 0xb0
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023bc:	f107 0318 	add.w	r3, r7, #24
 80023c0:	2284      	movs	r2, #132	; 0x84
 80023c2:	2100      	movs	r1, #0
 80023c4:	4618      	mov	r0, r3
 80023c6:	f007 fc0a 	bl	8009bde <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023d2:	d159      	bne.n	8002488 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80023d4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80023d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80023da:	2300      	movs	r3, #0
 80023dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023e0:	f107 0318 	add.w	r3, r7, #24
 80023e4:	4618      	mov	r0, r3
 80023e6:	f002 ffc9 	bl	800537c <HAL_RCCEx_PeriphCLKConfig>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80023f0:	f7ff fa76 	bl	80018e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f4:	4b26      	ldr	r3, [pc, #152]	; (8002490 <HAL_PCD_MspInit+0xec>)
 80023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f8:	4a25      	ldr	r2, [pc, #148]	; (8002490 <HAL_PCD_MspInit+0xec>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002400:	4b23      	ldr	r3, [pc, #140]	; (8002490 <HAL_PCD_MspInit+0xec>)
 8002402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800240c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002410:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002414:	2302      	movs	r3, #2
 8002416:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002420:	2303      	movs	r3, #3
 8002422:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002426:	230a      	movs	r3, #10
 8002428:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002430:	4619      	mov	r1, r3
 8002432:	4818      	ldr	r0, [pc, #96]	; (8002494 <HAL_PCD_MspInit+0xf0>)
 8002434:	f000 fdb2 	bl	8002f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002438:	f44f 7300 	mov.w	r3, #512	; 0x200
 800243c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002440:	2300      	movs	r3, #0
 8002442:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800244c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002450:	4619      	mov	r1, r3
 8002452:	4810      	ldr	r0, [pc, #64]	; (8002494 <HAL_PCD_MspInit+0xf0>)
 8002454:	f000 fda2 	bl	8002f9c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002458:	4b0d      	ldr	r3, [pc, #52]	; (8002490 <HAL_PCD_MspInit+0xec>)
 800245a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800245c:	4a0c      	ldr	r2, [pc, #48]	; (8002490 <HAL_PCD_MspInit+0xec>)
 800245e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002462:	6353      	str	r3, [r2, #52]	; 0x34
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <HAL_PCD_MspInit+0xec>)
 8002466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800246c:	613b      	str	r3, [r7, #16]
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4b07      	ldr	r3, [pc, #28]	; (8002490 <HAL_PCD_MspInit+0xec>)
 8002472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002474:	4a06      	ldr	r2, [pc, #24]	; (8002490 <HAL_PCD_MspInit+0xec>)
 8002476:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800247a:	6453      	str	r3, [r2, #68]	; 0x44
 800247c:	4b04      	ldr	r3, [pc, #16]	; (8002490 <HAL_PCD_MspInit+0xec>)
 800247e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002480:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002488:	bf00      	nop
 800248a:	37b0      	adds	r7, #176	; 0xb0
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40023800 	.word	0x40023800
 8002494:	40020000 	.word	0x40020000

08002498 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002498:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800249c:	480d      	ldr	r0, [pc, #52]	; (80024d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800249e:	490e      	ldr	r1, [pc, #56]	; (80024d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024a0:	4a0e      	ldr	r2, [pc, #56]	; (80024dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024a4:	e002      	b.n	80024ac <LoopCopyDataInit>

080024a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024aa:	3304      	adds	r3, #4

080024ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024b0:	d3f9      	bcc.n	80024a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024b2:	4a0b      	ldr	r2, [pc, #44]	; (80024e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024b4:	4c0b      	ldr	r4, [pc, #44]	; (80024e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024b8:	e001      	b.n	80024be <LoopFillZerobss>

080024ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024bc:	3204      	adds	r2, #4

080024be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024c0:	d3fb      	bcc.n	80024ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024c2:	f7ff fc3f 	bl	8001d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024c6:	f007 fbe3 	bl	8009c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ca:	f7ff f965 	bl	8001798 <main>
  bx  lr    
 80024ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024d0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80024d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024d8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80024dc:	0800db50 	.word	0x0800db50
  ldr r2, =_sbss
 80024e0:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 80024e4:	20000d2c 	.word	0x20000d2c

080024e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024e8:	e7fe      	b.n	80024e8 <ADC_IRQHandler>

080024ea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ee:	2003      	movs	r0, #3
 80024f0:	f000 f94c 	bl	800278c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024f4:	2000      	movs	r0, #0
 80024f6:	f000 f805 	bl	8002504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024fa:	f7ff fa9f 	bl	8001a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	bd80      	pop	{r7, pc}

08002504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800250c:	4b12      	ldr	r3, [pc, #72]	; (8002558 <HAL_InitTick+0x54>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	4b12      	ldr	r3, [pc, #72]	; (800255c <HAL_InitTick+0x58>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800251a:	fbb3 f3f1 	udiv	r3, r3, r1
 800251e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f967 	bl	80027f6 <HAL_SYSTICK_Config>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e00e      	b.n	8002550 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b0f      	cmp	r3, #15
 8002536:	d80a      	bhi.n	800254e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002538:	2200      	movs	r2, #0
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f000 f92f 	bl	80027a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002544:	4a06      	ldr	r2, [pc, #24]	; (8002560 <HAL_InitTick+0x5c>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	e000      	b.n	8002550 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
}
 8002550:	4618      	mov	r0, r3
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000000 	.word	0x20000000
 800255c:	20000008 	.word	0x20000008
 8002560:	20000004 	.word	0x20000004

08002564 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_IncTick+0x20>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	461a      	mov	r2, r3
 800256e:	4b06      	ldr	r3, [pc, #24]	; (8002588 <HAL_IncTick+0x24>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4413      	add	r3, r2
 8002574:	4a04      	ldr	r2, [pc, #16]	; (8002588 <HAL_IncTick+0x24>)
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	20000008 	.word	0x20000008
 8002588:	20000bc8 	.word	0x20000bc8

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	; (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20000bc8 	.word	0x20000bc8

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff ffee 	bl	800258c <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d005      	beq.n	80025ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025be:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <HAL_Delay+0x44>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ca:	bf00      	nop
 80025cc:	f7ff ffde 	bl	800258c <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d8f7      	bhi.n	80025cc <HAL_Delay+0x28>
  {
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000008 	.word	0x20000008

080025ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <__NVIC_SetPriorityGrouping+0x40>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002608:	4013      	ands	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 8002616:	4313      	orrs	r3, r2
 8002618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261a:	4a04      	ldr	r2, [pc, #16]	; (800262c <__NVIC_SetPriorityGrouping+0x40>)
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	60d3      	str	r3, [r2, #12]
}
 8002620:	bf00      	nop
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	e000ed00 	.word	0xe000ed00
 8002630:	05fa0000 	.word	0x05fa0000

08002634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <__NVIC_GetPriorityGrouping+0x18>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	f003 0307 	and.w	r3, r3, #7
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db0b      	blt.n	800267a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	4907      	ldr	r1, [pc, #28]	; (8002688 <__NVIC_EnableIRQ+0x38>)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	2001      	movs	r0, #1
 8002672:	fa00 f202 	lsl.w	r2, r0, r2
 8002676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	e000e100 	.word	0xe000e100

0800268c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	6039      	str	r1, [r7, #0]
 8002696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	2b00      	cmp	r3, #0
 800269e:	db0a      	blt.n	80026b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	490c      	ldr	r1, [pc, #48]	; (80026d8 <__NVIC_SetPriority+0x4c>)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	440b      	add	r3, r1
 80026b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b4:	e00a      	b.n	80026cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	b2da      	uxtb	r2, r3
 80026ba:	4908      	ldr	r1, [pc, #32]	; (80026dc <__NVIC_SetPriority+0x50>)
 80026bc:	79fb      	ldrb	r3, [r7, #7]
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	3b04      	subs	r3, #4
 80026c4:	0112      	lsls	r2, r2, #4
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	440b      	add	r3, r1
 80026ca:	761a      	strb	r2, [r3, #24]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b089      	sub	sp, #36	; 0x24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f1c3 0307 	rsb	r3, r3, #7
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	bf28      	it	cs
 80026fe:	2304      	movcs	r3, #4
 8002700:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3304      	adds	r3, #4
 8002706:	2b06      	cmp	r3, #6
 8002708:	d902      	bls.n	8002710 <NVIC_EncodePriority+0x30>
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3b03      	subs	r3, #3
 800270e:	e000      	b.n	8002712 <NVIC_EncodePriority+0x32>
 8002710:	2300      	movs	r3, #0
 8002712:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	401a      	ands	r2, r3
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002728:	f04f 31ff 	mov.w	r1, #4294967295
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa01 f303 	lsl.w	r3, r1, r3
 8002732:	43d9      	mvns	r1, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002738:	4313      	orrs	r3, r2
         );
}
 800273a:	4618      	mov	r0, r3
 800273c:	3724      	adds	r7, #36	; 0x24
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
	...

08002748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002758:	d301      	bcc.n	800275e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800275a:	2301      	movs	r3, #1
 800275c:	e00f      	b.n	800277e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800275e:	4a0a      	ldr	r2, [pc, #40]	; (8002788 <SysTick_Config+0x40>)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	3b01      	subs	r3, #1
 8002764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002766:	210f      	movs	r1, #15
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f7ff ff8e 	bl	800268c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002770:	4b05      	ldr	r3, [pc, #20]	; (8002788 <SysTick_Config+0x40>)
 8002772:	2200      	movs	r2, #0
 8002774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002776:	4b04      	ldr	r3, [pc, #16]	; (8002788 <SysTick_Config+0x40>)
 8002778:	2207      	movs	r2, #7
 800277a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	e000e010 	.word	0xe000e010

0800278c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff29 	bl	80025ec <__NVIC_SetPriorityGrouping>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b086      	sub	sp, #24
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4603      	mov	r3, r0
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027b4:	f7ff ff3e 	bl	8002634 <__NVIC_GetPriorityGrouping>
 80027b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	6978      	ldr	r0, [r7, #20]
 80027c0:	f7ff ff8e 	bl	80026e0 <NVIC_EncodePriority>
 80027c4:	4602      	mov	r2, r0
 80027c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7ff ff5d 	bl	800268c <__NVIC_SetPriority>
}
 80027d2:	bf00      	nop
 80027d4:	3718      	adds	r7, #24
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	4603      	mov	r3, r0
 80027e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff31 	bl	8002650 <__NVIC_EnableIRQ>
}
 80027ee:	bf00      	nop
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}

080027f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b082      	sub	sp, #8
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ffa2 	bl	8002748 <SysTick_Config>
 8002804:	4603      	mov	r3, r0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800281c:	f7ff feb6 	bl	800258c <HAL_GetTick>
 8002820:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d008      	beq.n	8002840 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2280      	movs	r2, #128	; 0x80
 8002832:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e052      	b.n	80028e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0216 	bic.w	r2, r2, #22
 800284e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695a      	ldr	r2, [r3, #20]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800285e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	d103      	bne.n	8002870 <HAL_DMA_Abort+0x62>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800286c:	2b00      	cmp	r3, #0
 800286e:	d007      	beq.n	8002880 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0208 	bic.w	r2, r2, #8
 800287e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0201 	bic.w	r2, r2, #1
 800288e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002890:	e013      	b.n	80028ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002892:	f7ff fe7b 	bl	800258c <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b05      	cmp	r3, #5
 800289e:	d90c      	bls.n	80028ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2220      	movs	r2, #32
 80028a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2203      	movs	r2, #3
 80028aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e015      	b.n	80028e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1e4      	bne.n	8002892 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028cc:	223f      	movs	r2, #63	; 0x3f
 80028ce:	409a      	lsls	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d004      	beq.n	800290c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2280      	movs	r2, #128	; 0x80
 8002906:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e00c      	b.n	8002926 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2205      	movs	r2, #5
 8002910:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002940:	b2db      	uxtb	r3, r3
}
 8002942:	4618      	mov	r0, r3
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e06a      	b.n	8002a38 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002968:	2b00      	cmp	r3, #0
 800296a:	d106      	bne.n	800297a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2223      	movs	r2, #35	; 0x23
 8002970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7fe fcc7 	bl	8001308 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297a:	4b31      	ldr	r3, [pc, #196]	; (8002a40 <HAL_ETH_Init+0xf0>)
 800297c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297e:	4a30      	ldr	r2, [pc, #192]	; (8002a40 <HAL_ETH_Init+0xf0>)
 8002980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002984:	6453      	str	r3, [r2, #68]	; 0x44
 8002986:	4b2e      	ldr	r3, [pc, #184]	; (8002a40 <HAL_ETH_Init+0xf0>)
 8002988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800298e:	60bb      	str	r3, [r7, #8]
 8002990:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002992:	4b2c      	ldr	r3, [pc, #176]	; (8002a44 <HAL_ETH_Init+0xf4>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	4a2b      	ldr	r2, [pc, #172]	; (8002a44 <HAL_ETH_Init+0xf4>)
 8002998:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800299c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800299e:	4b29      	ldr	r3, [pc, #164]	; (8002a44 <HAL_ETH_Init+0xf4>)
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	4927      	ldr	r1, [pc, #156]	; (8002a44 <HAL_ETH_Init+0xf4>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80029ac:	4b25      	ldr	r3, [pc, #148]	; (8002a44 <HAL_ETH_Init+0xf4>)
 80029ae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80029c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029c8:	f7ff fde0 	bl	800258c <HAL_GetTick>
 80029cc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029ce:	e011      	b.n	80029f4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80029d0:	f7ff fddc 	bl	800258c <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80029de:	d909      	bls.n	80029f4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2204      	movs	r2, #4
 80029e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	22e0      	movs	r2, #224	; 0xe0
 80029ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e021      	b.n	8002a38 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1e4      	bne.n	80029d0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f958 	bl	8002cbc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 f9ff 	bl	8002e10 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 fa55 	bl	8002ec2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	2100      	movs	r1, #0
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f9bd 	bl	8002da0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2210      	movs	r2, #16
 8002a32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40013800 	.word	0x40013800

08002a48 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <ETH_SetMACConfig+0x15c>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	7c1b      	ldrb	r3, [r3, #16]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d102      	bne.n	8002a70 <ETH_SetMACConfig+0x28>
 8002a6a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a6e:	e000      	b.n	8002a72 <ETH_SetMACConfig+0x2a>
 8002a70:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	7c5b      	ldrb	r3, [r3, #17]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <ETH_SetMACConfig+0x38>
 8002a7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002a7e:	e000      	b.n	8002a82 <ETH_SetMACConfig+0x3a>
 8002a80:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002a82:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002a88:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	7fdb      	ldrb	r3, [r3, #31]
 8002a8e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002a90:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002a96:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	7f92      	ldrb	r2, [r2, #30]
 8002a9c:	2a00      	cmp	r2, #0
 8002a9e:	d102      	bne.n	8002aa6 <ETH_SetMACConfig+0x5e>
 8002aa0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002aa4:	e000      	b.n	8002aa8 <ETH_SetMACConfig+0x60>
 8002aa6:	2200      	movs	r2, #0
                        macconf->Speed |
 8002aa8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	7f1b      	ldrb	r3, [r3, #28]
 8002aae:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002ab0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002ab6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	791b      	ldrb	r3, [r3, #4]
 8002abc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002abe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002ac6:	2a00      	cmp	r2, #0
 8002ac8:	d102      	bne.n	8002ad0 <ETH_SetMACConfig+0x88>
 8002aca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ace:	e000      	b.n	8002ad2 <ETH_SetMACConfig+0x8a>
 8002ad0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ad2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	7bdb      	ldrb	r3, [r3, #15]
 8002ad8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002ada:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002ae0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ae8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002aea:	4313      	orrs	r3, r2
 8002aec:	68fa      	ldr	r2, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b02:	2001      	movs	r0, #1
 8002b04:	f7ff fd4e 	bl	80025a4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002b1e:	4013      	ands	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b26:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002b2e:	2a00      	cmp	r2, #0
 8002b30:	d101      	bne.n	8002b36 <ETH_SetMACConfig+0xee>
 8002b32:	2280      	movs	r2, #128	; 0x80
 8002b34:	e000      	b.n	8002b38 <ETH_SetMACConfig+0xf0>
 8002b36:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b38:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002b3e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002b46:	2a01      	cmp	r2, #1
 8002b48:	d101      	bne.n	8002b4e <ETH_SetMACConfig+0x106>
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	e000      	b.n	8002b50 <ETH_SetMACConfig+0x108>
 8002b4e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002b50:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002b58:	2a01      	cmp	r2, #1
 8002b5a:	d101      	bne.n	8002b60 <ETH_SetMACConfig+0x118>
 8002b5c:	2204      	movs	r2, #4
 8002b5e:	e000      	b.n	8002b62 <ETH_SetMACConfig+0x11a>
 8002b60:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002b62:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002b6a:	2a01      	cmp	r2, #1
 8002b6c:	d101      	bne.n	8002b72 <ETH_SetMACConfig+0x12a>
 8002b6e:	2202      	movs	r2, #2
 8002b70:	e000      	b.n	8002b74 <ETH_SetMACConfig+0x12c>
 8002b72:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002b74:	4313      	orrs	r3, r2
 8002b76:	68fa      	ldr	r2, [r7, #12]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f7ff fd09 	bl	80025a4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	619a      	str	r2, [r3, #24]
}
 8002b9a:	bf00      	nop
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	ff20810f 	.word	0xff20810f

08002ba8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	4b3d      	ldr	r3, [pc, #244]	; (8002cb8 <ETH_SetDMAConfig+0x110>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	7b1b      	ldrb	r3, [r3, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d102      	bne.n	8002bd4 <ETH_SetDMAConfig+0x2c>
 8002bce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002bd2:	e000      	b.n	8002bd6 <ETH_SetDMAConfig+0x2e>
 8002bd4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	7b5b      	ldrb	r3, [r3, #13]
 8002bda:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002bdc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	7f52      	ldrb	r2, [r2, #29]
 8002be2:	2a00      	cmp	r2, #0
 8002be4:	d102      	bne.n	8002bec <ETH_SetDMAConfig+0x44>
 8002be6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002bea:	e000      	b.n	8002bee <ETH_SetDMAConfig+0x46>
 8002bec:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002bee:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	7b9b      	ldrb	r3, [r3, #14]
 8002bf4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002bf6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002bfc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	7f1b      	ldrb	r3, [r3, #28]
 8002c02:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002c04:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	7f9b      	ldrb	r3, [r3, #30]
 8002c0a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002c0c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002c12:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c1a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f7ff fcb0 	bl	80025a4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	791b      	ldrb	r3, [r3, #4]
 8002c56:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c5c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002c62:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002c68:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002c70:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002c72:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c78:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002c7a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002c80:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6812      	ldr	r2, [r2, #0]
 8002c86:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002c8e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	f7ff fc81 	bl	80025a4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002caa:	461a      	mov	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6013      	str	r3, [r2, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	f8de3f23 	.word	0xf8de3f23

08002cbc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b0a6      	sub	sp, #152	; 0x98
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002cec:	2300      	movs	r3, #0
 8002cee:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002d06:	2300      	movs	r3, #0
 8002d08:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002d12:	2300      	movs	r3, #0
 8002d14:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002d1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d22:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002d24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d28:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002d30:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d34:	4619      	mov	r1, r3
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7ff fe86 	bl	8002a48 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002d40:	2301      	movs	r3, #1
 8002d42:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002d44:	2301      	movs	r3, #1
 8002d46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002d52:	2300      	movs	r3, #0
 8002d54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002d6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d70:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002d72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d76:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002d78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d7c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002d84:	2300      	movs	r3, #0
 8002d86:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002d8c:	f107 0308 	add.w	r3, r7, #8
 8002d90:	4619      	mov	r1, r3
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7ff ff08 	bl	8002ba8 <ETH_SetDMAConfig>
}
 8002d98:	bf00      	nop
 8002d9a:	3798      	adds	r7, #152	; 0x98
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b087      	sub	sp, #28
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	3305      	adds	r3, #5
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	021b      	lsls	r3, r3, #8
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	3204      	adds	r2, #4
 8002db8:	7812      	ldrb	r2, [r2, #0]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <ETH_MACAddressConfig+0x68>)
 8002dc2:	4413      	add	r3, r2
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	3303      	adds	r3, #3
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	061a      	lsls	r2, r3, #24
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	3302      	adds	r3, #2
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	041b      	lsls	r3, r3, #16
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	3301      	adds	r3, #1
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	021b      	lsls	r3, r3, #8
 8002de4:	4313      	orrs	r3, r2
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	7812      	ldrb	r2, [r2, #0]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <ETH_MACAddressConfig+0x6c>)
 8002df2:	4413      	add	r3, r2
 8002df4:	461a      	mov	r2, r3
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	6013      	str	r3, [r2, #0]
}
 8002dfa:	bf00      	nop
 8002dfc:	371c      	adds	r7, #28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40028040 	.word	0x40028040
 8002e0c:	40028044 	.word	0x40028044

08002e10 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
 8002e1c:	e03e      	b.n	8002e9c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68d9      	ldr	r1, [r3, #12]
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	440b      	add	r3, r1
 8002e2e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2200      	movs	r2, #0
 8002e46:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002e48:	68b9      	ldr	r1, [r7, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	3206      	adds	r2, #6
 8002e50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d80c      	bhi.n	8002e80 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68d9      	ldr	r1, [r3, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1c5a      	adds	r2, r3, #1
 8002e6e:	4613      	mov	r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	4413      	add	r3, r2
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	440b      	add	r3, r1
 8002e78:	461a      	mov	r2, r3
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	60da      	str	r2, [r3, #12]
 8002e7e:	e004      	b.n	8002e8a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	461a      	mov	r2, r3
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2b03      	cmp	r3, #3
 8002ea0:	d9bd      	bls.n	8002e1e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002eb4:	611a      	str	r2, [r3, #16]
}
 8002eb6:	bf00      	nop
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60fb      	str	r3, [r7, #12]
 8002ece:	e046      	b.n	8002f5e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6919      	ldr	r1, [r3, #16]
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	00db      	lsls	r3, r3, #3
 8002ede:	440b      	add	r3, r1
 8002ee0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2200      	movs	r2, #0
 8002eec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2200      	movs	r2, #0
 8002efe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	2200      	movs	r2, #0
 8002f04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f0c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002f14:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002f22:	68b9      	ldr	r1, [r7, #8]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	3212      	adds	r2, #18
 8002f2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d80c      	bhi.n	8002f4e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6919      	ldr	r1, [r3, #16]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	440b      	add	r3, r1
 8002f46:	461a      	mov	r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	60da      	str	r2, [r3, #12]
 8002f4c:	e004      	b.n	8002f58 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	461a      	mov	r2, r3
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d9b5      	bls.n	8002ed0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	691a      	ldr	r2, [r3, #16]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f8e:	60da      	str	r2, [r3, #12]
}
 8002f90:	bf00      	nop
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b089      	sub	sp, #36	; 0x24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002faa:	2300      	movs	r3, #0
 8002fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	e175      	b.n	80032a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	f040 8164 	bne.w	80032a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d005      	beq.n	8002ff2 <HAL_GPIO_Init+0x56>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d130      	bne.n	8003054 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	2203      	movs	r2, #3
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	4013      	ands	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003028:	2201      	movs	r2, #1
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4013      	ands	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 0201 	and.w	r2, r3, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b03      	cmp	r3, #3
 800305e:	d017      	beq.n	8003090 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2203      	movs	r2, #3
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d123      	bne.n	80030e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	08da      	lsrs	r2, r3, #3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3208      	adds	r2, #8
 80030a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	220f      	movs	r2, #15
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	691a      	ldr	r2, [r3, #16]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	08da      	lsrs	r2, r3, #3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3208      	adds	r2, #8
 80030de:	69b9      	ldr	r1, [r7, #24]
 80030e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	2203      	movs	r2, #3
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f003 0203 	and.w	r2, r3, #3
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 80be 	beq.w	80032a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003126:	4b66      	ldr	r3, [pc, #408]	; (80032c0 <HAL_GPIO_Init+0x324>)
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	4a65      	ldr	r2, [pc, #404]	; (80032c0 <HAL_GPIO_Init+0x324>)
 800312c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003130:	6453      	str	r3, [r2, #68]	; 0x44
 8003132:	4b63      	ldr	r3, [pc, #396]	; (80032c0 <HAL_GPIO_Init+0x324>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800313e:	4a61      	ldr	r2, [pc, #388]	; (80032c4 <HAL_GPIO_Init+0x328>)
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	089b      	lsrs	r3, r3, #2
 8003144:	3302      	adds	r3, #2
 8003146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	220f      	movs	r2, #15
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a58      	ldr	r2, [pc, #352]	; (80032c8 <HAL_GPIO_Init+0x32c>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d037      	beq.n	80031da <HAL_GPIO_Init+0x23e>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a57      	ldr	r2, [pc, #348]	; (80032cc <HAL_GPIO_Init+0x330>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d031      	beq.n	80031d6 <HAL_GPIO_Init+0x23a>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a56      	ldr	r2, [pc, #344]	; (80032d0 <HAL_GPIO_Init+0x334>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d02b      	beq.n	80031d2 <HAL_GPIO_Init+0x236>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a55      	ldr	r2, [pc, #340]	; (80032d4 <HAL_GPIO_Init+0x338>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d025      	beq.n	80031ce <HAL_GPIO_Init+0x232>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a54      	ldr	r2, [pc, #336]	; (80032d8 <HAL_GPIO_Init+0x33c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d01f      	beq.n	80031ca <HAL_GPIO_Init+0x22e>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a53      	ldr	r2, [pc, #332]	; (80032dc <HAL_GPIO_Init+0x340>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d019      	beq.n	80031c6 <HAL_GPIO_Init+0x22a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a52      	ldr	r2, [pc, #328]	; (80032e0 <HAL_GPIO_Init+0x344>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d013      	beq.n	80031c2 <HAL_GPIO_Init+0x226>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4a51      	ldr	r2, [pc, #324]	; (80032e4 <HAL_GPIO_Init+0x348>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d00d      	beq.n	80031be <HAL_GPIO_Init+0x222>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a50      	ldr	r2, [pc, #320]	; (80032e8 <HAL_GPIO_Init+0x34c>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d007      	beq.n	80031ba <HAL_GPIO_Init+0x21e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a4f      	ldr	r2, [pc, #316]	; (80032ec <HAL_GPIO_Init+0x350>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d101      	bne.n	80031b6 <HAL_GPIO_Init+0x21a>
 80031b2:	2309      	movs	r3, #9
 80031b4:	e012      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031b6:	230a      	movs	r3, #10
 80031b8:	e010      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031ba:	2308      	movs	r3, #8
 80031bc:	e00e      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031be:	2307      	movs	r3, #7
 80031c0:	e00c      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031c2:	2306      	movs	r3, #6
 80031c4:	e00a      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031c6:	2305      	movs	r3, #5
 80031c8:	e008      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031ca:	2304      	movs	r3, #4
 80031cc:	e006      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031ce:	2303      	movs	r3, #3
 80031d0:	e004      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e002      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e000      	b.n	80031dc <HAL_GPIO_Init+0x240>
 80031da:	2300      	movs	r3, #0
 80031dc:	69fa      	ldr	r2, [r7, #28]
 80031de:	f002 0203 	and.w	r2, r2, #3
 80031e2:	0092      	lsls	r2, r2, #2
 80031e4:	4093      	lsls	r3, r2
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80031ec:	4935      	ldr	r1, [pc, #212]	; (80032c4 <HAL_GPIO_Init+0x328>)
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	089b      	lsrs	r3, r3, #2
 80031f2:	3302      	adds	r3, #2
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031fa:	4b3d      	ldr	r3, [pc, #244]	; (80032f0 <HAL_GPIO_Init+0x354>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	43db      	mvns	r3, r3
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	4013      	ands	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d003      	beq.n	800321e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003216:	69ba      	ldr	r2, [r7, #24]
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	4313      	orrs	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800321e:	4a34      	ldr	r2, [pc, #208]	; (80032f0 <HAL_GPIO_Init+0x354>)
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003224:	4b32      	ldr	r3, [pc, #200]	; (80032f0 <HAL_GPIO_Init+0x354>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	43db      	mvns	r3, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4013      	ands	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d003      	beq.n	8003248 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003240:	69ba      	ldr	r2, [r7, #24]
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	4313      	orrs	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003248:	4a29      	ldr	r2, [pc, #164]	; (80032f0 <HAL_GPIO_Init+0x354>)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800324e:	4b28      	ldr	r3, [pc, #160]	; (80032f0 <HAL_GPIO_Init+0x354>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	43db      	mvns	r3, r3
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	4013      	ands	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d003      	beq.n	8003272 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	4313      	orrs	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003272:	4a1f      	ldr	r2, [pc, #124]	; (80032f0 <HAL_GPIO_Init+0x354>)
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003278:	4b1d      	ldr	r3, [pc, #116]	; (80032f0 <HAL_GPIO_Init+0x354>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	43db      	mvns	r3, r3
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4013      	ands	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d003      	beq.n	800329c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	4313      	orrs	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800329c:	4a14      	ldr	r2, [pc, #80]	; (80032f0 <HAL_GPIO_Init+0x354>)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	3301      	adds	r3, #1
 80032a6:	61fb      	str	r3, [r7, #28]
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	2b0f      	cmp	r3, #15
 80032ac:	f67f ae86 	bls.w	8002fbc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80032b0:	bf00      	nop
 80032b2:	bf00      	nop
 80032b4:	3724      	adds	r7, #36	; 0x24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40013800 	.word	0x40013800
 80032c8:	40020000 	.word	0x40020000
 80032cc:	40020400 	.word	0x40020400
 80032d0:	40020800 	.word	0x40020800
 80032d4:	40020c00 	.word	0x40020c00
 80032d8:	40021000 	.word	0x40021000
 80032dc:	40021400 	.word	0x40021400
 80032e0:	40021800 	.word	0x40021800
 80032e4:	40021c00 	.word	0x40021c00
 80032e8:	40022000 	.word	0x40022000
 80032ec:	40022400 	.word	0x40022400
 80032f0:	40013c00 	.word	0x40013c00

080032f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	460b      	mov	r3, r1
 80032fe:	807b      	strh	r3, [r7, #2]
 8003300:	4613      	mov	r3, r2
 8003302:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003304:	787b      	ldrb	r3, [r7, #1]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003310:	e003      	b.n	800331a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003312:	887b      	ldrh	r3, [r7, #2]
 8003314:	041a      	lsls	r2, r3, #16
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	619a      	str	r2, [r3, #24]
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003332:	4b08      	ldr	r3, [pc, #32]	; (8003354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003334:	695a      	ldr	r2, [r3, #20]
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	4013      	ands	r3, r2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d006      	beq.n	800334c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800333e:	4a05      	ldr	r2, [pc, #20]	; (8003354 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003340:	88fb      	ldrh	r3, [r7, #6]
 8003342:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003344:	88fb      	ldrh	r3, [r7, #6]
 8003346:	4618      	mov	r0, r3
 8003348:	f000 f806 	bl	8003358 <HAL_GPIO_EXTI_Callback>
  }
}
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40013c00 	.word	0x40013c00

08003358 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
	...

08003370 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d101      	bne.n	8003382 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e07f      	b.n	8003482 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d106      	bne.n	800339c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fe f98e 	bl	80016b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2224      	movs	r2, #36	; 0x24
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0201 	bic.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80033c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d107      	bne.n	80033ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	e006      	b.n	80033f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80033f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d104      	bne.n	800340a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003408:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4b1d      	ldr	r3, [pc, #116]	; (800348c <HAL_I2C_Init+0x11c>)
 8003416:	430b      	orrs	r3, r1
 8003418:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003428:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	69d9      	ldr	r1, [r3, #28]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a1a      	ldr	r2, [r3, #32]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f042 0201 	orr.w	r2, r2, #1
 8003462:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2220      	movs	r2, #32
 800346e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	02008000 	.word	0x02008000

08003490 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	4608      	mov	r0, r1
 800349a:	4611      	mov	r1, r2
 800349c:	461a      	mov	r2, r3
 800349e:	4603      	mov	r3, r0
 80034a0:	817b      	strh	r3, [r7, #10]
 80034a2:	460b      	mov	r3, r1
 80034a4:	813b      	strh	r3, [r7, #8]
 80034a6:	4613      	mov	r3, r2
 80034a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	f040 80fd 	bne.w	80036b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <HAL_I2C_Mem_Read+0x34>
 80034be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e0f1      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_I2C_Mem_Read+0x4e>
 80034da:	2302      	movs	r3, #2
 80034dc:	e0ea      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034e6:	f7ff f851 	bl	800258c <HAL_GetTick>
 80034ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	2319      	movs	r3, #25
 80034f2:	2201      	movs	r2, #1
 80034f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fe58 	bl	80041ae <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0d5      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2222      	movs	r2, #34	; 0x22
 800350c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2240      	movs	r2, #64	; 0x40
 8003514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a3a      	ldr	r2, [r7, #32]
 8003522:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003528:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003530:	88f8      	ldrh	r0, [r7, #6]
 8003532:	893a      	ldrh	r2, [r7, #8]
 8003534:	8979      	ldrh	r1, [r7, #10]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	9301      	str	r3, [sp, #4]
 800353a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	4603      	mov	r3, r0
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fa6d 	bl	8003a20 <I2C_RequestMemoryRead>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0ad      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	2bff      	cmp	r3, #255	; 0xff
 8003560:	d90e      	bls.n	8003580 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	22ff      	movs	r2, #255	; 0xff
 8003566:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356c:	b2da      	uxtb	r2, r3
 800356e:	8979      	ldrh	r1, [r7, #10]
 8003570:	4b52      	ldr	r3, [pc, #328]	; (80036bc <HAL_I2C_Mem_Read+0x22c>)
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 ffb5 	bl	80044e8 <I2C_TransferConfig>
 800357e:	e00f      	b.n	80035a0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358e:	b2da      	uxtb	r2, r3
 8003590:	8979      	ldrh	r1, [r7, #10]
 8003592:	4b4a      	ldr	r3, [pc, #296]	; (80036bc <HAL_I2C_Mem_Read+0x22c>)
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 ffa4 	bl	80044e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a6:	2200      	movs	r2, #0
 80035a8:	2104      	movs	r1, #4
 80035aa:	68f8      	ldr	r0, [r7, #12]
 80035ac:	f000 fdff 	bl	80041ae <I2C_WaitOnFlagUntilTimeout>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e07c      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d6:	3b01      	subs	r3, #1
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d034      	beq.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d130      	bne.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003604:	2200      	movs	r2, #0
 8003606:	2180      	movs	r1, #128	; 0x80
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 fdd0 	bl	80041ae <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e04d      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800361c:	b29b      	uxth	r3, r3
 800361e:	2bff      	cmp	r3, #255	; 0xff
 8003620:	d90e      	bls.n	8003640 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	22ff      	movs	r2, #255	; 0xff
 8003626:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362c:	b2da      	uxtb	r2, r3
 800362e:	8979      	ldrh	r1, [r7, #10]
 8003630:	2300      	movs	r3, #0
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 ff55 	bl	80044e8 <I2C_TransferConfig>
 800363e:	e00f      	b.n	8003660 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003644:	b29a      	uxth	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364e:	b2da      	uxtb	r2, r3
 8003650:	8979      	ldrh	r1, [r7, #10]
 8003652:	2300      	movs	r3, #0
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f000 ff44 	bl	80044e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d19a      	bne.n	80035a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 fe1d 	bl	80042ae <I2C_WaitOnSTOPFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e01a      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2220      	movs	r2, #32
 8003684:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6859      	ldr	r1, [r3, #4]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <HAL_I2C_Mem_Read+0x230>)
 8003692:	400b      	ands	r3, r1
 8003694:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2220      	movs	r2, #32
 800369a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e000      	b.n	80036b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80036b2:	2302      	movs	r3, #2
  }
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	80002400 	.word	0x80002400
 80036c0:	fe00e800 	.word	0xfe00e800

080036c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	68f9      	ldr	r1, [r7, #12]
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	4798      	blx	r3
  }
}
 80036f0:	bf00      	nop
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00f      	beq.n	800373a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003728:	f043 0201 	orr.w	r2, r3, #1
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003738:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00f      	beq.n	8003764 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003752:	f043 0208 	orr.w	r2, r3, #8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003762:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00f      	beq.n	800378e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00a      	beq.n	800378e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	f043 0202 	orr.w	r2, r3, #2
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800378c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003792:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 030b 	and.w	r3, r3, #11
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800379e:	68f9      	ldr	r1, [r7, #12]
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f000 fbcb 	bl	8003f3c <I2C_ITError>
  }
}
 80037a6:	bf00      	nop
 80037a8:	3718      	adds	r7, #24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b083      	sub	sp, #12
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	460b      	mov	r3, r1
 80037e0:	70fb      	strb	r3, [r7, #3]
 80037e2:	4613      	mov	r3, r2
 80037e4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b086      	sub	sp, #24
 8003832:	af00      	add	r7, sp, #0
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800383e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800384a:	2b01      	cmp	r3, #1
 800384c:	d101      	bne.n	8003852 <I2C_Slave_ISR_IT+0x24>
 800384e:	2302      	movs	r3, #2
 8003850:	e0e1      	b.n	8003a16 <I2C_Slave_ISR_IT+0x1e8>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2201      	movs	r2, #1
 8003856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d008      	beq.n	8003876 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800386e:	6939      	ldr	r1, [r7, #16]
 8003870:	68f8      	ldr	r0, [r7, #12]
 8003872:	f000 fa09 	bl	8003c88 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b00      	cmp	r3, #0
 800387e:	d04b      	beq.n	8003918 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003886:	2b00      	cmp	r3, #0
 8003888:	d046      	beq.n	8003918 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d128      	bne.n	80038e6 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b28      	cmp	r3, #40	; 0x28
 800389e:	d108      	bne.n	80038b2 <I2C_Slave_ISR_IT+0x84>
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038a6:	d104      	bne.n	80038b2 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80038a8:	6939      	ldr	r1, [r7, #16]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 faf2 	bl	8003e94 <I2C_ITListenCplt>
 80038b0:	e031      	b.n	8003916 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b29      	cmp	r3, #41	; 0x29
 80038bc:	d10e      	bne.n	80038dc <I2C_Slave_ISR_IT+0xae>
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038c4:	d00a      	beq.n	80038dc <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2210      	movs	r2, #16
 80038cc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fc2b 	bl	800412a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 f97b 	bl	8003bd0 <I2C_ITSlaveSeqCplt>
 80038da:	e01c      	b.n	8003916 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2210      	movs	r2, #16
 80038e2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80038e4:	e08f      	b.n	8003a06 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2210      	movs	r2, #16
 80038ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038f2:	f043 0204 	orr.w	r2, r3, #4
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <I2C_Slave_ISR_IT+0xda>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003906:	d17e      	bne.n	8003a06 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	4619      	mov	r1, r3
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 fb14 	bl	8003f3c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003914:	e077      	b.n	8003a06 <I2C_Slave_ISR_IT+0x1d8>
 8003916:	e076      	b.n	8003a06 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f003 0304 	and.w	r3, r3, #4
 800391e:	2b00      	cmp	r3, #0
 8003920:	d02f      	beq.n	8003982 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003928:	2b00      	cmp	r3, #0
 800392a:	d02a      	beq.n	8003982 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003930:	b29b      	uxth	r3, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	d018      	beq.n	8003968 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	1c5a      	adds	r2, r3, #1
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395e:	b29b      	uxth	r3, r3
 8003960:	3b01      	subs	r3, #1
 8003962:	b29a      	uxth	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d14b      	bne.n	8003a0a <I2C_Slave_ISR_IT+0x1dc>
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003978:	d047      	beq.n	8003a0a <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 f928 	bl	8003bd0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003980:	e043      	b.n	8003a0a <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d009      	beq.n	80039a0 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003992:	2b00      	cmp	r3, #0
 8003994:	d004      	beq.n	80039a0 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003996:	6939      	ldr	r1, [r7, #16]
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f895 	bl	8003ac8 <I2C_ITAddrCplt>
 800399e:	e035      	b.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d030      	beq.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d02b      	beq.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d018      	beq.n	80039f0 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c2:	781a      	ldrb	r2, [r3, #0]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	1c5a      	adds	r2, r3, #1
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b01      	subs	r3, #1
 80039dc:	b29a      	uxth	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e6:	3b01      	subs	r3, #1
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	851a      	strh	r2, [r3, #40]	; 0x28
 80039ee:	e00d      	b.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039f6:	d002      	beq.n	80039fe <I2C_Slave_ISR_IT+0x1d0>
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d106      	bne.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f8e6 	bl	8003bd0 <I2C_ITSlaveSeqCplt>
 8003a04:	e002      	b.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8003a06:	bf00      	nop
 8003a08:	e000      	b.n	8003a0c <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8003a0a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3718      	adds	r7, #24
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4603      	mov	r3, r0
 8003a30:	817b      	strh	r3, [r7, #10]
 8003a32:	460b      	mov	r3, r1
 8003a34:	813b      	strh	r3, [r7, #8]
 8003a36:	4613      	mov	r3, r2
 8003a38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	8979      	ldrh	r1, [r7, #10]
 8003a40:	4b20      	ldr	r3, [pc, #128]	; (8003ac4 <I2C_RequestMemoryRead+0xa4>)
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	2300      	movs	r3, #0
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 fd4e 	bl	80044e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a4c:	69fa      	ldr	r2, [r7, #28]
 8003a4e:	69b9      	ldr	r1, [r7, #24]
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 fbec 	bl	800422e <I2C_WaitOnTXISFlagUntilTimeout>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e02c      	b.n	8003aba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a60:	88fb      	ldrh	r3, [r7, #6]
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d105      	bne.n	8003a72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a66:	893b      	ldrh	r3, [r7, #8]
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8003a70:	e015      	b.n	8003a9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a72:	893b      	ldrh	r3, [r7, #8]
 8003a74:	0a1b      	lsrs	r3, r3, #8
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	b2da      	uxtb	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	69b9      	ldr	r1, [r7, #24]
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 fbd2 	bl	800422e <I2C_WaitOnTXISFlagUntilTimeout>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e012      	b.n	8003aba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a94:	893b      	ldrh	r3, [r7, #8]
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	2140      	movs	r1, #64	; 0x40
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 fb80 	bl	80041ae <I2C_WaitOnFlagUntilTimeout>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e000      	b.n	8003aba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	80002000 	.word	0x80002000

08003ac8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ade:	2b28      	cmp	r3, #40	; 0x28
 8003ae0:	d16a      	bne.n	8003bb8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	0c1b      	lsrs	r3, r3, #16
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	0c1b      	lsrs	r3, r3, #16
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003b00:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b0e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8003b1c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d138      	bne.n	8003b98 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003b26:	897b      	ldrh	r3, [r7, #10]
 8003b28:	09db      	lsrs	r3, r3, #7
 8003b2a:	b29a      	uxth	r2, r3
 8003b2c:	89bb      	ldrh	r3, [r7, #12]
 8003b2e:	4053      	eors	r3, r2
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	f003 0306 	and.w	r3, r3, #6
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d11c      	bne.n	8003b74 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003b3a:	897b      	ldrh	r3, [r7, #10]
 8003b3c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d13b      	bne.n	8003bc8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003b66:	89ba      	ldrh	r2, [r7, #12]
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff fe32 	bl	80037d6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003b72:	e029      	b.n	8003bc8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003b74:	893b      	ldrh	r3, [r7, #8]
 8003b76:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003b78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 fce5 	bl	800454c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003b8a:	89ba      	ldrh	r2, [r7, #12]
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	4619      	mov	r1, r3
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7ff fe20 	bl	80037d6 <HAL_I2C_AddrCallback>
}
 8003b96:	e017      	b.n	8003bc8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003b98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fcd5 	bl	800454c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003baa:	89ba      	ldrh	r2, [r7, #12]
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fe10 	bl	80037d6 <HAL_I2C_AddrCallback>
}
 8003bb6:	e007      	b.n	8003bc8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2208      	movs	r2, #8
 8003bbe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d008      	beq.n	8003c04 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	e00c      	b.n	8003c1e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d007      	beq.n	8003c1e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c1c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b29      	cmp	r3, #41	; 0x29
 8003c28:	d112      	bne.n	8003c50 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2228      	movs	r2, #40	; 0x28
 8003c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2221      	movs	r2, #33	; 0x21
 8003c36:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003c38:	2101      	movs	r1, #1
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fc86 	bl	800454c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f7ff fdb0 	bl	80037ae <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003c4e:	e017      	b.n	8003c80 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b2a      	cmp	r3, #42	; 0x2a
 8003c5a:	d111      	bne.n	8003c80 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2228      	movs	r2, #40	; 0x28
 8003c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2222      	movs	r2, #34	; 0x22
 8003c68:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003c6a:	2102      	movs	r1, #2
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f000 fc6d 	bl	800454c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff fda1 	bl	80037c2 <HAL_I2C_SlaveRxCpltCallback>
}
 8003c80:	bf00      	nop
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ca4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2220      	movs	r2, #32
 8003cac:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cae:	7bfb      	ldrb	r3, [r7, #15]
 8003cb0:	2b21      	cmp	r3, #33	; 0x21
 8003cb2:	d002      	beq.n	8003cba <I2C_ITSlaveCplt+0x32>
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
 8003cb6:	2b29      	cmp	r3, #41	; 0x29
 8003cb8:	d108      	bne.n	8003ccc <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003cba:	f248 0101 	movw	r1, #32769	; 0x8001
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 fc44 	bl	800454c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2221      	movs	r2, #33	; 0x21
 8003cc8:	631a      	str	r2, [r3, #48]	; 0x30
 8003cca:	e00d      	b.n	8003ce8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
 8003cce:	2b22      	cmp	r3, #34	; 0x22
 8003cd0:	d002      	beq.n	8003cd8 <I2C_ITSlaveCplt+0x50>
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	2b2a      	cmp	r3, #42	; 0x2a
 8003cd6:	d107      	bne.n	8003ce8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003cd8:	f248 0102 	movw	r1, #32770	; 0x8002
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fc35 	bl	800454c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2222      	movs	r2, #34	; 0x22
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cf6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6859      	ldr	r1, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4b62      	ldr	r3, [pc, #392]	; (8003e8c <I2C_ITSlaveCplt+0x204>)
 8003d04:	400b      	ands	r3, r1
 8003d06:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 fa0e 	bl	800412a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d013      	beq.n	8003d40 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003d26:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01f      	beq.n	8003d70 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d3e:	e017      	b.n	8003d70 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d012      	beq.n	8003d70 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d58:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d006      	beq.n	8003d70 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f003 0304 	and.w	r3, r3, #4
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d020      	beq.n	8003dbc <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f023 0304 	bic.w	r3, r3, #4
 8003d80:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00c      	beq.n	8003dbc <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	3b01      	subs	r3, #1
 8003db6:	b29a      	uxth	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d005      	beq.n	8003dd2 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dca:	f043 0204 	orr.w	r2, r3, #4
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d010      	beq.n	8003e0a <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dec:	4619      	mov	r1, r3
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f8a4 	bl	8003f3c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b28      	cmp	r3, #40	; 0x28
 8003dfe:	d141      	bne.n	8003e84 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003e00:	6979      	ldr	r1, [r7, #20]
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f846 	bl	8003e94 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003e08:	e03c      	b.n	8003e84 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e12:	d014      	beq.n	8003e3e <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff fedb 	bl	8003bd0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a1c      	ldr	r2, [pc, #112]	; (8003e90 <I2C_ITSlaveCplt+0x208>)
 8003e1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff fcdb 	bl	80037f2 <HAL_I2C_ListenCpltCallback>
}
 8003e3c:	e022      	b.n	8003e84 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	2b22      	cmp	r3, #34	; 0x22
 8003e48:	d10e      	bne.n	8003e68 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f7ff fcae 	bl	80037c2 <HAL_I2C_SlaveRxCpltCallback>
}
 8003e66:	e00d      	b.n	8003e84 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff fc95 	bl	80037ae <HAL_I2C_SlaveTxCpltCallback>
}
 8003e84:	bf00      	nop
 8003e86:	3718      	adds	r7, #24
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	fe00e800 	.word	0xfe00e800
 8003e90:	ffff0000 	.word	0xffff0000

08003e94 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a25      	ldr	r2, [pc, #148]	; (8003f38 <I2C_ITListenCplt+0xa4>)
 8003ea2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d022      	beq.n	8003f10 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d012      	beq.n	8003f10 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29a      	uxth	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f08:	f043 0204 	orr.w	r2, r3, #4
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003f10:	f248 0103 	movw	r1, #32771	; 0x8003
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fb19 	bl	800454c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2210      	movs	r2, #16
 8003f20:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff fc61 	bl	80037f2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	ffff0000 	.word	0xffff0000

08003f3c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a5d      	ldr	r2, [pc, #372]	; (80040d0 <I2C_ITError+0x194>)
 8003f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
 8003f70:	2b28      	cmp	r3, #40	; 0x28
 8003f72:	d005      	beq.n	8003f80 <I2C_ITError+0x44>
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
 8003f76:	2b29      	cmp	r3, #41	; 0x29
 8003f78:	d002      	beq.n	8003f80 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8003f7e:	d10b      	bne.n	8003f98 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003f80:	2103      	movs	r1, #3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fae2 	bl	800454c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2228      	movs	r2, #40	; 0x28
 8003f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a50      	ldr	r2, [pc, #320]	; (80040d4 <I2C_ITError+0x198>)
 8003f94:	635a      	str	r2, [r3, #52]	; 0x34
 8003f96:	e011      	b.n	8003fbc <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003f98:	f248 0103 	movw	r1, #32771	; 0x8003
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 fad5 	bl	800454c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b60      	cmp	r3, #96	; 0x60
 8003fac:	d003      	beq.n	8003fb6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2220      	movs	r2, #32
 8003fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d039      	beq.n	800403e <I2C_ITError+0x102>
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	2b11      	cmp	r3, #17
 8003fce:	d002      	beq.n	8003fd6 <I2C_ITError+0x9a>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b21      	cmp	r3, #33	; 0x21
 8003fd4:	d133      	bne.n	800403e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fe0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fe4:	d107      	bne.n	8003ff6 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ff4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fe fc99 	bl	8002932 <HAL_DMA_GetState>
 8004000:	4603      	mov	r3, r0
 8004002:	2b01      	cmp	r3, #1
 8004004:	d017      	beq.n	8004036 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400a:	4a33      	ldr	r2, [pc, #204]	; (80040d8 <I2C_ITError+0x19c>)
 800400c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800401a:	4618      	mov	r0, r3
 800401c:	f7fe fc67 	bl	80028ee <HAL_DMA_Abort_IT>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d04d      	beq.n	80040c2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004030:	4610      	mov	r0, r2
 8004032:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004034:	e045      	b.n	80040c2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f850 	bl	80040dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800403c:	e041      	b.n	80040c2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004042:	2b00      	cmp	r3, #0
 8004044:	d039      	beq.n	80040ba <I2C_ITError+0x17e>
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b12      	cmp	r3, #18
 800404a:	d002      	beq.n	8004052 <I2C_ITError+0x116>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	2b22      	cmp	r3, #34	; 0x22
 8004050:	d133      	bne.n	80040ba <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800405c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004060:	d107      	bne.n	8004072 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004070:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004076:	4618      	mov	r0, r3
 8004078:	f7fe fc5b 	bl	8002932 <HAL_DMA_GetState>
 800407c:	4603      	mov	r3, r0
 800407e:	2b01      	cmp	r3, #1
 8004080:	d017      	beq.n	80040b2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004086:	4a14      	ldr	r2, [pc, #80]	; (80040d8 <I2C_ITError+0x19c>)
 8004088:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe fc29 	bl	80028ee <HAL_DMA_Abort_IT>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d011      	beq.n	80040c6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040ac:	4610      	mov	r0, r2
 80040ae:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040b0:	e009      	b.n	80040c6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f812 	bl	80040dc <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040b8:	e005      	b.n	80040c6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f80e 	bl	80040dc <I2C_TreatErrorCallback>
  }
}
 80040c0:	e002      	b.n	80040c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80040c2:	bf00      	nop
 80040c4:	e000      	b.n	80040c8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040c6:	bf00      	nop
}
 80040c8:	bf00      	nop
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	ffff0000 	.word	0xffff0000
 80040d4:	0800382f 	.word	0x0800382f
 80040d8:	08004173 	.word	0x08004173

080040dc <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b60      	cmp	r3, #96	; 0x60
 80040ee:	d10e      	bne.n	800410e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2220      	movs	r2, #32
 80040f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7ff fb87 	bl	800381a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800410c:	e009      	b.n	8004122 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff fb72 	bl	8003806 <HAL_I2C_ErrorCallback>
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b02      	cmp	r3, #2
 800413e:	d103      	bne.n	8004148 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2200      	movs	r2, #0
 8004146:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b01      	cmp	r3, #1
 8004154:	d007      	beq.n	8004166 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699a      	ldr	r2, [r3, #24]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 0201 	orr.w	r2, r2, #1
 8004164:	619a      	str	r2, [r3, #24]
  }
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr

08004172 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b084      	sub	sp, #16
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418c:	2200      	movs	r2, #0
 800418e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419c:	2200      	movs	r2, #0
 800419e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f7ff ff9b 	bl	80040dc <I2C_TreatErrorCallback>
}
 80041a6:	bf00      	nop
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	60f8      	str	r0, [r7, #12]
 80041b6:	60b9      	str	r1, [r7, #8]
 80041b8:	603b      	str	r3, [r7, #0]
 80041ba:	4613      	mov	r3, r2
 80041bc:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041be:	e022      	b.n	8004206 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c6:	d01e      	beq.n	8004206 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041c8:	f7fe f9e0 	bl	800258c <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d302      	bcc.n	80041de <I2C_WaitOnFlagUntilTimeout+0x30>
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d113      	bne.n	8004206 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e2:	f043 0220 	orr.w	r2, r3, #32
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2220      	movs	r2, #32
 80041ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e00f      	b.n	8004226 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699a      	ldr	r2, [r3, #24]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4013      	ands	r3, r2
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	429a      	cmp	r2, r3
 8004214:	bf0c      	ite	eq
 8004216:	2301      	moveq	r3, #1
 8004218:	2300      	movne	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	79fb      	ldrb	r3, [r7, #7]
 8004220:	429a      	cmp	r2, r3
 8004222:	d0cd      	beq.n	80041c0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b084      	sub	sp, #16
 8004232:	af00      	add	r7, sp, #0
 8004234:	60f8      	str	r0, [r7, #12]
 8004236:	60b9      	str	r1, [r7, #8]
 8004238:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800423a:	e02c      	b.n	8004296 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	68f8      	ldr	r0, [r7, #12]
 8004242:	f000 f871 	bl	8004328 <I2C_IsErrorOccurred>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e02a      	b.n	80042a6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004256:	d01e      	beq.n	8004296 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004258:	f7fe f998 	bl	800258c <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	429a      	cmp	r2, r3
 8004266:	d302      	bcc.n	800426e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d113      	bne.n	8004296 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004272:	f043 0220 	orr.w	r2, r3, #32
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e007      	b.n	80042a6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b02      	cmp	r3, #2
 80042a2:	d1cb      	bne.n	800423c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042ba:	e028      	b.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 f831 	bl	8004328 <I2C_IsErrorOccurred>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e026      	b.n	800431e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d0:	f7fe f95c 	bl	800258c <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	68ba      	ldr	r2, [r7, #8]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d302      	bcc.n	80042e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d113      	bne.n	800430e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e007      	b.n	800431e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b20      	cmp	r3, #32
 800431a:	d1cf      	bne.n	80042bc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
	...

08004328 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b08a      	sub	sp, #40	; 0x28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b00      	cmp	r3, #0
 8004352:	d068      	beq.n	8004426 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2210      	movs	r2, #16
 800435a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800435c:	e049      	b.n	80043f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d045      	beq.n	80043f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004366:	f7fe f911 	bl	800258c <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	429a      	cmp	r2, r3
 8004374:	d302      	bcc.n	800437c <I2C_IsErrorOccurred+0x54>
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d13a      	bne.n	80043f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004386:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800438e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699b      	ldr	r3, [r3, #24]
 8004396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800439a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800439e:	d121      	bne.n	80043e4 <I2C_IsErrorOccurred+0xbc>
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043a6:	d01d      	beq.n	80043e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80043a8:	7cfb      	ldrb	r3, [r7, #19]
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	d01a      	beq.n	80043e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80043be:	f7fe f8e5 	bl	800258c <HAL_GetTick>
 80043c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c4:	e00e      	b.n	80043e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043c6:	f7fe f8e1 	bl	800258c <HAL_GetTick>
 80043ca:	4602      	mov	r2, r0
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	1ad3      	subs	r3, r2, r3
 80043d0:	2b19      	cmp	r3, #25
 80043d2:	d907      	bls.n	80043e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	f043 0320 	orr.w	r3, r3, #32
 80043da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80043e2:	e006      	b.n	80043f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d1e9      	bne.n	80043c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	699b      	ldr	r3, [r3, #24]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d003      	beq.n	8004408 <I2C_IsErrorOccurred+0xe0>
 8004400:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0aa      	beq.n	800435e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004408:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800440c:	2b00      	cmp	r3, #0
 800440e:	d103      	bne.n	8004418 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2220      	movs	r2, #32
 8004416:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	f043 0304 	orr.w	r3, r3, #4
 800441e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699b      	ldr	r3, [r3, #24]
 800442c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00b      	beq.n	8004450 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00b      	beq.n	8004472 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	f043 0308 	orr.w	r3, r3, #8
 8004460:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800446a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00b      	beq.n	8004494 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	f043 0302 	orr.w	r3, r3, #2
 8004482:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f44f 7200 	mov.w	r2, #512	; 0x200
 800448c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004494:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01c      	beq.n	80044d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f7ff fe44 	bl	800412a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	6859      	ldr	r1, [r3, #4]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	4b0d      	ldr	r3, [pc, #52]	; (80044e4 <I2C_IsErrorOccurred+0x1bc>)
 80044ae:	400b      	ands	r3, r1
 80044b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044b6:	6a3b      	ldr	r3, [r7, #32]
 80044b8:	431a      	orrs	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2220      	movs	r2, #32
 80044c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80044d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3728      	adds	r7, #40	; 0x28
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	fe00e800 	.word	0xfe00e800

080044e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	460b      	mov	r3, r1
 80044f4:	817b      	strh	r3, [r7, #10]
 80044f6:	4613      	mov	r3, r2
 80044f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044fa:	897b      	ldrh	r3, [r7, #10]
 80044fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004500:	7a7b      	ldrb	r3, [r7, #9]
 8004502:	041b      	lsls	r3, r3, #16
 8004504:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004508:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800450e:	6a3b      	ldr	r3, [r7, #32]
 8004510:	4313      	orrs	r3, r2
 8004512:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004516:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	0d5b      	lsrs	r3, r3, #21
 8004522:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004526:	4b08      	ldr	r3, [pc, #32]	; (8004548 <I2C_TransferConfig+0x60>)
 8004528:	430b      	orrs	r3, r1
 800452a:	43db      	mvns	r3, r3
 800452c:	ea02 0103 	and.w	r1, r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	697a      	ldr	r2, [r7, #20]
 8004536:	430a      	orrs	r2, r1
 8004538:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	03ff63ff 	.word	0x03ff63ff

0800454c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800454c:	b480      	push	{r7}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	460b      	mov	r3, r1
 8004556:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800455c:	887b      	ldrh	r3, [r7, #2]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00f      	beq.n	8004586 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800456c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004574:	b2db      	uxtb	r3, r3
 8004576:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800457a:	2b28      	cmp	r3, #40	; 0x28
 800457c:	d003      	beq.n	8004586 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004584:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004586:	887b      	ldrh	r3, [r7, #2]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00f      	beq.n	80045b0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004596:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80045a4:	2b28      	cmp	r3, #40	; 0x28
 80045a6:	d003      	beq.n	80045b0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80045ae:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80045b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	da03      	bge.n	80045c0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80045be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80045c0:	887b      	ldrh	r3, [r7, #2]
 80045c2:	2b10      	cmp	r3, #16
 80045c4:	d103      	bne.n	80045ce <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80045cc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	d103      	bne.n	80045dc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f043 0320 	orr.w	r3, r3, #32
 80045da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80045dc:	887b      	ldrh	r3, [r7, #2]
 80045de:	2b40      	cmp	r3, #64	; 0x40
 80045e0:	d103      	bne.n	80045ea <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045e8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	6819      	ldr	r1, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	43da      	mvns	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	400a      	ands	r2, r1
 80045fa:	601a      	str	r2, [r3, #0]
}
 80045fc:	bf00      	nop
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b20      	cmp	r3, #32
 800461c:	d138      	bne.n	8004690 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004628:	2302      	movs	r3, #2
 800462a:	e032      	b.n	8004692 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2224      	movs	r2, #36	; 0x24
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800465a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	6819      	ldr	r1, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	683a      	ldr	r2, [r7, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0201 	orr.w	r2, r2, #1
 800467a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800468c:	2300      	movs	r3, #0
 800468e:	e000      	b.n	8004692 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004690:	2302      	movs	r3, #2
  }
}
 8004692:	4618      	mov	r0, r3
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800469e:	b480      	push	{r7}
 80046a0:	b085      	sub	sp, #20
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
 80046a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b20      	cmp	r3, #32
 80046b2:	d139      	bne.n	8004728 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046be:	2302      	movs	r3, #2
 80046c0:	e033      	b.n	800472a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2224      	movs	r2, #36	; 0x24
 80046ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0201 	bic.w	r2, r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80046f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0201 	orr.w	r2, r2, #1
 8004712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	e000      	b.n	800472a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004728:	2302      	movs	r3, #2
  }
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004736:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004738:	b08f      	sub	sp, #60	; 0x3c
 800473a:	af0a      	add	r7, sp, #40	; 0x28
 800473c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e116      	b.n	8004976 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fd fe1e 	bl	80023a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2203      	movs	r2, #3
 800476c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004778:	2b00      	cmp	r3, #0
 800477a:	d102      	bne.n	8004782 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4618      	mov	r0, r3
 8004788:	f003 fef8 	bl	800857c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	603b      	str	r3, [r7, #0]
 8004792:	687e      	ldr	r6, [r7, #4]
 8004794:	466d      	mov	r5, sp
 8004796:	f106 0410 	add.w	r4, r6, #16
 800479a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800479c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800479e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80047aa:	1d33      	adds	r3, r6, #4
 80047ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047ae:	6838      	ldr	r0, [r7, #0]
 80047b0:	f003 fe8c 	bl	80084cc <USB_CoreInit>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d005      	beq.n	80047c6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2202      	movs	r2, #2
 80047be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e0d7      	b.n	8004976 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2100      	movs	r1, #0
 80047cc:	4618      	mov	r0, r3
 80047ce:	f003 fee6 	bl	800859e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047d2:	2300      	movs	r3, #0
 80047d4:	73fb      	strb	r3, [r7, #15]
 80047d6:	e04a      	b.n	800486e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80047d8:	7bfa      	ldrb	r2, [r7, #15]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	00db      	lsls	r3, r3, #3
 80047e0:	4413      	add	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	333d      	adds	r3, #61	; 0x3d
 80047e8:	2201      	movs	r2, #1
 80047ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80047ec:	7bfa      	ldrb	r2, [r7, #15]
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	4613      	mov	r3, r2
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	4413      	add	r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	440b      	add	r3, r1
 80047fa:	333c      	adds	r3, #60	; 0x3c
 80047fc:	7bfa      	ldrb	r2, [r7, #15]
 80047fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004800:	7bfa      	ldrb	r2, [r7, #15]
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	b298      	uxth	r0, r3
 8004806:	6879      	ldr	r1, [r7, #4]
 8004808:	4613      	mov	r3, r2
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	4413      	add	r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	440b      	add	r3, r1
 8004812:	3344      	adds	r3, #68	; 0x44
 8004814:	4602      	mov	r2, r0
 8004816:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004818:	7bfa      	ldrb	r2, [r7, #15]
 800481a:	6879      	ldr	r1, [r7, #4]
 800481c:	4613      	mov	r3, r2
 800481e:	00db      	lsls	r3, r3, #3
 8004820:	4413      	add	r3, r2
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	440b      	add	r3, r1
 8004826:	3340      	adds	r3, #64	; 0x40
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800482c:	7bfa      	ldrb	r2, [r7, #15]
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	3348      	adds	r3, #72	; 0x48
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004840:	7bfa      	ldrb	r2, [r7, #15]
 8004842:	6879      	ldr	r1, [r7, #4]
 8004844:	4613      	mov	r3, r2
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	4413      	add	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	334c      	adds	r3, #76	; 0x4c
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004854:	7bfa      	ldrb	r2, [r7, #15]
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	4613      	mov	r3, r2
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	4413      	add	r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	3354      	adds	r3, #84	; 0x54
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	3301      	adds	r3, #1
 800486c:	73fb      	strb	r3, [r7, #15]
 800486e:	7bfa      	ldrb	r2, [r7, #15]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	429a      	cmp	r2, r3
 8004876:	d3af      	bcc.n	80047d8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004878:	2300      	movs	r3, #0
 800487a:	73fb      	strb	r3, [r7, #15]
 800487c:	e044      	b.n	8004908 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800487e:	7bfa      	ldrb	r2, [r7, #15]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	00db      	lsls	r3, r3, #3
 8004886:	4413      	add	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004890:	2200      	movs	r2, #0
 8004892:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004894:	7bfa      	ldrb	r2, [r7, #15]
 8004896:	6879      	ldr	r1, [r7, #4]
 8004898:	4613      	mov	r3, r2
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	4413      	add	r3, r2
 800489e:	009b      	lsls	r3, r3, #2
 80048a0:	440b      	add	r3, r1
 80048a2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80048a6:	7bfa      	ldrb	r2, [r7, #15]
 80048a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048aa:	7bfa      	ldrb	r2, [r7, #15]
 80048ac:	6879      	ldr	r1, [r7, #4]
 80048ae:	4613      	mov	r3, r2
 80048b0:	00db      	lsls	r3, r3, #3
 80048b2:	4413      	add	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	440b      	add	r3, r1
 80048b8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80048bc:	2200      	movs	r2, #0
 80048be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80048c0:	7bfa      	ldrb	r2, [r7, #15]
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	4613      	mov	r3, r2
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80048d2:	2200      	movs	r2, #0
 80048d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80048d6:	7bfa      	ldrb	r2, [r7, #15]
 80048d8:	6879      	ldr	r1, [r7, #4]
 80048da:	4613      	mov	r3, r2
 80048dc:	00db      	lsls	r3, r3, #3
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	440b      	add	r3, r1
 80048e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80048ec:	7bfa      	ldrb	r2, [r7, #15]
 80048ee:	6879      	ldr	r1, [r7, #4]
 80048f0:	4613      	mov	r3, r2
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004902:	7bfb      	ldrb	r3, [r7, #15]
 8004904:	3301      	adds	r3, #1
 8004906:	73fb      	strb	r3, [r7, #15]
 8004908:	7bfa      	ldrb	r2, [r7, #15]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	429a      	cmp	r2, r3
 8004910:	d3b5      	bcc.n	800487e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	603b      	str	r3, [r7, #0]
 8004918:	687e      	ldr	r6, [r7, #4]
 800491a:	466d      	mov	r5, sp
 800491c:	f106 0410 	add.w	r4, r6, #16
 8004920:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004926:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004928:	e894 0003 	ldmia.w	r4, {r0, r1}
 800492c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004930:	1d33      	adds	r3, r6, #4
 8004932:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004934:	6838      	ldr	r0, [r7, #0]
 8004936:	f003 fe7f 	bl	8008638 <USB_DevInit>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d005      	beq.n	800494c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e014      	b.n	8004976 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	2b01      	cmp	r3, #1
 8004962:	d102      	bne.n	800496a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f80b 	bl	8004980 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f004 f83d 	bl	80089ee <USB_DevDisconnect>

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004980 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049ae:	4b05      	ldr	r3, [pc, #20]	; (80049c4 <HAL_PCDEx_ActivateLPM+0x44>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	10000003 	.word	0x10000003

080049c8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049cc:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a04      	ldr	r2, [pc, #16]	; (80049e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80049d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d6:	6013      	str	r3, [r2, #0]
}
 80049d8:	bf00      	nop
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40007000 	.word	0x40007000

080049e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80049f0:	2300      	movs	r3, #0
 80049f2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e291      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 8087 	beq.w	8004b1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a0c:	4b96      	ldr	r3, [pc, #600]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 030c 	and.w	r3, r3, #12
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d00c      	beq.n	8004a32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a18:	4b93      	ldr	r3, [pc, #588]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f003 030c 	and.w	r3, r3, #12
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d112      	bne.n	8004a4a <HAL_RCC_OscConfig+0x62>
 8004a24:	4b90      	ldr	r3, [pc, #576]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a30:	d10b      	bne.n	8004a4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a32:	4b8d      	ldr	r3, [pc, #564]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d06c      	beq.n	8004b18 <HAL_RCC_OscConfig+0x130>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d168      	bne.n	8004b18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e26b      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a52:	d106      	bne.n	8004a62 <HAL_RCC_OscConfig+0x7a>
 8004a54:	4b84      	ldr	r3, [pc, #528]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a83      	ldr	r2, [pc, #524]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	e02e      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd8>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10c      	bne.n	8004a84 <HAL_RCC_OscConfig+0x9c>
 8004a6a:	4b7f      	ldr	r3, [pc, #508]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a7e      	ldr	r2, [pc, #504]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	4b7c      	ldr	r3, [pc, #496]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a7b      	ldr	r2, [pc, #492]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	e01d      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd8>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a8c:	d10c      	bne.n	8004aa8 <HAL_RCC_OscConfig+0xc0>
 8004a8e:	4b76      	ldr	r3, [pc, #472]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a75      	ldr	r2, [pc, #468]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	4b73      	ldr	r3, [pc, #460]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a72      	ldr	r2, [pc, #456]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	e00b      	b.n	8004ac0 <HAL_RCC_OscConfig+0xd8>
 8004aa8:	4b6f      	ldr	r3, [pc, #444]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a6e      	ldr	r2, [pc, #440]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ab2:	6013      	str	r3, [r2, #0]
 8004ab4:	4b6c      	ldr	r3, [pc, #432]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a6b      	ldr	r2, [pc, #428]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004aba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004abe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d013      	beq.n	8004af0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac8:	f7fd fd60 	bl	800258c <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fd fd5c 	bl	800258c <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	; 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e21f      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae2:	4b61      	ldr	r3, [pc, #388]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0f0      	beq.n	8004ad0 <HAL_RCC_OscConfig+0xe8>
 8004aee:	e014      	b.n	8004b1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af0:	f7fd fd4c 	bl	800258c <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004af8:	f7fd fd48 	bl	800258c <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b64      	cmp	r3, #100	; 0x64
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e20b      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b0a:	4b57      	ldr	r3, [pc, #348]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d1f0      	bne.n	8004af8 <HAL_RCC_OscConfig+0x110>
 8004b16:	e000      	b.n	8004b1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d069      	beq.n	8004bfa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b26:	4b50      	ldr	r3, [pc, #320]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b32:	4b4d      	ldr	r3, [pc, #308]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f003 030c 	and.w	r3, r3, #12
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d11c      	bne.n	8004b78 <HAL_RCC_OscConfig+0x190>
 8004b3e:	4b4a      	ldr	r3, [pc, #296]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d116      	bne.n	8004b78 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b4a:	4b47      	ldr	r3, [pc, #284]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <HAL_RCC_OscConfig+0x17a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d001      	beq.n	8004b62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e1df      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b62:	4b41      	ldr	r3, [pc, #260]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	493d      	ldr	r1, [pc, #244]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b76:	e040      	b.n	8004bfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d023      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b80:	4b39      	ldr	r3, [pc, #228]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a38      	ldr	r2, [pc, #224]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004b86:	f043 0301 	orr.w	r3, r3, #1
 8004b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8c:	f7fd fcfe 	bl	800258c <HAL_GetTick>
 8004b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b92:	e008      	b.n	8004ba6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b94:	f7fd fcfa 	bl	800258c <HAL_GetTick>
 8004b98:	4602      	mov	r2, r0
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	1ad3      	subs	r3, r2, r3
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e1bd      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba6:	4b30      	ldr	r3, [pc, #192]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d0f0      	beq.n	8004b94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb2:	4b2d      	ldr	r3, [pc, #180]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	00db      	lsls	r3, r3, #3
 8004bc0:	4929      	ldr	r1, [pc, #164]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	600b      	str	r3, [r1, #0]
 8004bc6:	e018      	b.n	8004bfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bc8:	4b27      	ldr	r3, [pc, #156]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a26      	ldr	r2, [pc, #152]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fd fcda 	bl	800258c <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bdc:	f7fd fcd6 	bl	800258c <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e199      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bee:	4b1e      	ldr	r3, [pc, #120]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d038      	beq.n	8004c78 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d019      	beq.n	8004c42 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c0e:	4b16      	ldr	r3, [pc, #88]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004c10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c12:	4a15      	ldr	r2, [pc, #84]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004c14:	f043 0301 	orr.w	r3, r3, #1
 8004c18:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1a:	f7fd fcb7 	bl	800258c <HAL_GetTick>
 8004c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c20:	e008      	b.n	8004c34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c22:	f7fd fcb3 	bl	800258c <HAL_GetTick>
 8004c26:	4602      	mov	r2, r0
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d901      	bls.n	8004c34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c30:	2303      	movs	r3, #3
 8004c32:	e176      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c34:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004c36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d0f0      	beq.n	8004c22 <HAL_RCC_OscConfig+0x23a>
 8004c40:	e01a      	b.n	8004c78 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c42:	4b09      	ldr	r3, [pc, #36]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004c44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c46:	4a08      	ldr	r2, [pc, #32]	; (8004c68 <HAL_RCC_OscConfig+0x280>)
 8004c48:	f023 0301 	bic.w	r3, r3, #1
 8004c4c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4e:	f7fd fc9d 	bl	800258c <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c54:	e00a      	b.n	8004c6c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c56:	f7fd fc99 	bl	800258c <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d903      	bls.n	8004c6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e15c      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
 8004c68:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c6c:	4b91      	ldr	r3, [pc, #580]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1ee      	bne.n	8004c56 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f000 80a4 	beq.w	8004dce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c86:	4b8b      	ldr	r3, [pc, #556]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10d      	bne.n	8004cae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c92:	4b88      	ldr	r3, [pc, #544]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	4a87      	ldr	r2, [pc, #540]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c9e:	4b85      	ldr	r3, [pc, #532]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ca6:	60bb      	str	r3, [r7, #8]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004caa:	2301      	movs	r3, #1
 8004cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cae:	4b82      	ldr	r3, [pc, #520]	; (8004eb8 <HAL_RCC_OscConfig+0x4d0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d118      	bne.n	8004cec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004cba:	4b7f      	ldr	r3, [pc, #508]	; (8004eb8 <HAL_RCC_OscConfig+0x4d0>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a7e      	ldr	r2, [pc, #504]	; (8004eb8 <HAL_RCC_OscConfig+0x4d0>)
 8004cc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc6:	f7fd fc61 	bl	800258c <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cce:	f7fd fc5d 	bl	800258c <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b64      	cmp	r3, #100	; 0x64
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e120      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ce0:	4b75      	ldr	r3, [pc, #468]	; (8004eb8 <HAL_RCC_OscConfig+0x4d0>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0f0      	beq.n	8004cce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d106      	bne.n	8004d02 <HAL_RCC_OscConfig+0x31a>
 8004cf4:	4b6f      	ldr	r3, [pc, #444]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf8:	4a6e      	ldr	r2, [pc, #440]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004cfa:	f043 0301 	orr.w	r3, r3, #1
 8004cfe:	6713      	str	r3, [r2, #112]	; 0x70
 8004d00:	e02d      	b.n	8004d5e <HAL_RCC_OscConfig+0x376>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10c      	bne.n	8004d24 <HAL_RCC_OscConfig+0x33c>
 8004d0a:	4b6a      	ldr	r3, [pc, #424]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d0e:	4a69      	ldr	r2, [pc, #420]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d10:	f023 0301 	bic.w	r3, r3, #1
 8004d14:	6713      	str	r3, [r2, #112]	; 0x70
 8004d16:	4b67      	ldr	r3, [pc, #412]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1a:	4a66      	ldr	r2, [pc, #408]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d1c:	f023 0304 	bic.w	r3, r3, #4
 8004d20:	6713      	str	r3, [r2, #112]	; 0x70
 8004d22:	e01c      	b.n	8004d5e <HAL_RCC_OscConfig+0x376>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	2b05      	cmp	r3, #5
 8004d2a:	d10c      	bne.n	8004d46 <HAL_RCC_OscConfig+0x35e>
 8004d2c:	4b61      	ldr	r3, [pc, #388]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d30:	4a60      	ldr	r2, [pc, #384]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d32:	f043 0304 	orr.w	r3, r3, #4
 8004d36:	6713      	str	r3, [r2, #112]	; 0x70
 8004d38:	4b5e      	ldr	r3, [pc, #376]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d3c:	4a5d      	ldr	r2, [pc, #372]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d3e:	f043 0301 	orr.w	r3, r3, #1
 8004d42:	6713      	str	r3, [r2, #112]	; 0x70
 8004d44:	e00b      	b.n	8004d5e <HAL_RCC_OscConfig+0x376>
 8004d46:	4b5b      	ldr	r3, [pc, #364]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4a:	4a5a      	ldr	r2, [pc, #360]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d4c:	f023 0301 	bic.w	r3, r3, #1
 8004d50:	6713      	str	r3, [r2, #112]	; 0x70
 8004d52:	4b58      	ldr	r3, [pc, #352]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d56:	4a57      	ldr	r2, [pc, #348]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d58:	f023 0304 	bic.w	r3, r3, #4
 8004d5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d015      	beq.n	8004d92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d66:	f7fd fc11 	bl	800258c <HAL_GetTick>
 8004d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d6c:	e00a      	b.n	8004d84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d6e:	f7fd fc0d 	bl	800258c <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d901      	bls.n	8004d84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e0ce      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d84:	4b4b      	ldr	r3, [pc, #300]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d0ee      	beq.n	8004d6e <HAL_RCC_OscConfig+0x386>
 8004d90:	e014      	b.n	8004dbc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d92:	f7fd fbfb 	bl	800258c <HAL_GetTick>
 8004d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d98:	e00a      	b.n	8004db0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d9a:	f7fd fbf7 	bl	800258c <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d901      	bls.n	8004db0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e0b8      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004db0:	4b40      	ldr	r3, [pc, #256]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1ee      	bne.n	8004d9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004dbc:	7dfb      	ldrb	r3, [r7, #23]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d105      	bne.n	8004dce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dc2:	4b3c      	ldr	r3, [pc, #240]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	4a3b      	ldr	r2, [pc, #236]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004dc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dcc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 80a4 	beq.w	8004f20 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dd8:	4b36      	ldr	r3, [pc, #216]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f003 030c 	and.w	r3, r3, #12
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d06b      	beq.n	8004ebc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d149      	bne.n	8004e80 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dec:	4b31      	ldr	r3, [pc, #196]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a30      	ldr	r2, [pc, #192]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004df2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fd fbc8 	bl	800258c <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e00:	f7fd fbc4 	bl	800258c <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e087      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e12:	4b28      	ldr	r3, [pc, #160]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1f0      	bne.n	8004e00 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69da      	ldr	r2, [r3, #28]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	431a      	orrs	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2c:	019b      	lsls	r3, r3, #6
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e34:	085b      	lsrs	r3, r3, #1
 8004e36:	3b01      	subs	r3, #1
 8004e38:	041b      	lsls	r3, r3, #16
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e40:	061b      	lsls	r3, r3, #24
 8004e42:	4313      	orrs	r3, r2
 8004e44:	4a1b      	ldr	r2, [pc, #108]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e46:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e4a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e4c:	4b19      	ldr	r3, [pc, #100]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a18      	ldr	r2, [pc, #96]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e58:	f7fd fb98 	bl	800258c <HAL_GetTick>
 8004e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e5e:	e008      	b.n	8004e72 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e60:	f7fd fb94 	bl	800258c <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	2b02      	cmp	r3, #2
 8004e6c:	d901      	bls.n	8004e72 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e057      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e72:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d0f0      	beq.n	8004e60 <HAL_RCC_OscConfig+0x478>
 8004e7e:	e04f      	b.n	8004f20 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e80:	4b0c      	ldr	r3, [pc, #48]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a0b      	ldr	r2, [pc, #44]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004e86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8c:	f7fd fb7e 	bl	800258c <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e94:	f7fd fb7a 	bl	800258c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b02      	cmp	r3, #2
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e03d      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ea6:	4b03      	ldr	r3, [pc, #12]	; (8004eb4 <HAL_RCC_OscConfig+0x4cc>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d1f0      	bne.n	8004e94 <HAL_RCC_OscConfig+0x4ac>
 8004eb2:	e035      	b.n	8004f20 <HAL_RCC_OscConfig+0x538>
 8004eb4:	40023800 	.word	0x40023800
 8004eb8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004ebc:	4b1b      	ldr	r3, [pc, #108]	; (8004f2c <HAL_RCC_OscConfig+0x544>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d028      	beq.n	8004f1c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d121      	bne.n	8004f1c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d11a      	bne.n	8004f1c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004eec:	4013      	ands	r3, r2
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ef2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d111      	bne.n	8004f1c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f02:	085b      	lsrs	r3, r3, #1
 8004f04:	3b01      	subs	r3, #1
 8004f06:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d107      	bne.n	8004f1c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f16:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d001      	beq.n	8004f20 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e000      	b.n	8004f22 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3718      	adds	r7, #24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40023800 	.word	0x40023800

08004f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d101      	bne.n	8004f48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0d0      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f48:	4b6a      	ldr	r3, [pc, #424]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 030f 	and.w	r3, r3, #15
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d910      	bls.n	8004f78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f56:	4b67      	ldr	r3, [pc, #412]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f023 020f 	bic.w	r2, r3, #15
 8004f5e:	4965      	ldr	r1, [pc, #404]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f66:	4b63      	ldr	r3, [pc, #396]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 030f 	and.w	r3, r3, #15
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d001      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0b8      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0302 	and.w	r3, r3, #2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d020      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0304 	and.w	r3, r3, #4
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f90:	4b59      	ldr	r3, [pc, #356]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4a58      	ldr	r2, [pc, #352]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004f96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0308 	and.w	r3, r3, #8
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fa8:	4b53      	ldr	r3, [pc, #332]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	4a52      	ldr	r2, [pc, #328]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fb2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fb4:	4b50      	ldr	r3, [pc, #320]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	494d      	ldr	r1, [pc, #308]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d040      	beq.n	8005054 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d107      	bne.n	8004fea <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fda:	4b47      	ldr	r3, [pc, #284]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d115      	bne.n	8005012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e07f      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d107      	bne.n	8005002 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ff2:	4b41      	ldr	r3, [pc, #260]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d109      	bne.n	8005012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e073      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005002:	4b3d      	ldr	r3, [pc, #244]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d101      	bne.n	8005012 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e06b      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005012:	4b39      	ldr	r3, [pc, #228]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f023 0203 	bic.w	r2, r3, #3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	4936      	ldr	r1, [pc, #216]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005020:	4313      	orrs	r3, r2
 8005022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005024:	f7fd fab2 	bl	800258c <HAL_GetTick>
 8005028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800502a:	e00a      	b.n	8005042 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800502c:	f7fd faae 	bl	800258c <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	f241 3288 	movw	r2, #5000	; 0x1388
 800503a:	4293      	cmp	r3, r2
 800503c:	d901      	bls.n	8005042 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e053      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005042:	4b2d      	ldr	r3, [pc, #180]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 020c 	and.w	r2, r3, #12
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	429a      	cmp	r2, r3
 8005052:	d1eb      	bne.n	800502c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005054:	4b27      	ldr	r3, [pc, #156]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 030f 	and.w	r3, r3, #15
 800505c:	683a      	ldr	r2, [r7, #0]
 800505e:	429a      	cmp	r2, r3
 8005060:	d210      	bcs.n	8005084 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005062:	4b24      	ldr	r3, [pc, #144]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f023 020f 	bic.w	r2, r3, #15
 800506a:	4922      	ldr	r1, [pc, #136]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	4313      	orrs	r3, r2
 8005070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005072:	4b20      	ldr	r3, [pc, #128]	; (80050f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 030f 	and.w	r3, r3, #15
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	429a      	cmp	r2, r3
 800507e:	d001      	beq.n	8005084 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e032      	b.n	80050ea <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b00      	cmp	r3, #0
 800508e:	d008      	beq.n	80050a2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005090:	4b19      	ldr	r3, [pc, #100]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	4916      	ldr	r1, [pc, #88]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050ae:	4b12      	ldr	r3, [pc, #72]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	490e      	ldr	r1, [pc, #56]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050c2:	f000 f821 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 80050c6:	4602      	mov	r2, r0
 80050c8:	4b0b      	ldr	r3, [pc, #44]	; (80050f8 <HAL_RCC_ClockConfig+0x1c8>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	091b      	lsrs	r3, r3, #4
 80050ce:	f003 030f 	and.w	r3, r3, #15
 80050d2:	490a      	ldr	r1, [pc, #40]	; (80050fc <HAL_RCC_ClockConfig+0x1cc>)
 80050d4:	5ccb      	ldrb	r3, [r1, r3]
 80050d6:	fa22 f303 	lsr.w	r3, r2, r3
 80050da:	4a09      	ldr	r2, [pc, #36]	; (8005100 <HAL_RCC_ClockConfig+0x1d0>)
 80050dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050de:	4b09      	ldr	r3, [pc, #36]	; (8005104 <HAL_RCC_ClockConfig+0x1d4>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fd fa0e 	bl	8002504 <HAL_InitTick>

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	40023c00 	.word	0x40023c00
 80050f8:	40023800 	.word	0x40023800
 80050fc:	0800d6ec 	.word	0x0800d6ec
 8005100:	20000000 	.word	0x20000000
 8005104:	20000004 	.word	0x20000004

08005108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800510c:	b094      	sub	sp, #80	; 0x50
 800510e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005110:	2300      	movs	r3, #0
 8005112:	647b      	str	r3, [r7, #68]	; 0x44
 8005114:	2300      	movs	r3, #0
 8005116:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005118:	2300      	movs	r3, #0
 800511a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800511c:	2300      	movs	r3, #0
 800511e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005120:	4b79      	ldr	r3, [pc, #484]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 030c 	and.w	r3, r3, #12
 8005128:	2b08      	cmp	r3, #8
 800512a:	d00d      	beq.n	8005148 <HAL_RCC_GetSysClockFreq+0x40>
 800512c:	2b08      	cmp	r3, #8
 800512e:	f200 80e1 	bhi.w	80052f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005132:	2b00      	cmp	r3, #0
 8005134:	d002      	beq.n	800513c <HAL_RCC_GetSysClockFreq+0x34>
 8005136:	2b04      	cmp	r3, #4
 8005138:	d003      	beq.n	8005142 <HAL_RCC_GetSysClockFreq+0x3a>
 800513a:	e0db      	b.n	80052f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800513c:	4b73      	ldr	r3, [pc, #460]	; (800530c <HAL_RCC_GetSysClockFreq+0x204>)
 800513e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005140:	e0db      	b.n	80052fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005142:	4b73      	ldr	r3, [pc, #460]	; (8005310 <HAL_RCC_GetSysClockFreq+0x208>)
 8005144:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005146:	e0d8      	b.n	80052fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005148:	4b6f      	ldr	r3, [pc, #444]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005150:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005152:	4b6d      	ldr	r3, [pc, #436]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d063      	beq.n	8005226 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800515e:	4b6a      	ldr	r3, [pc, #424]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	099b      	lsrs	r3, r3, #6
 8005164:	2200      	movs	r2, #0
 8005166:	63bb      	str	r3, [r7, #56]	; 0x38
 8005168:	63fa      	str	r2, [r7, #60]	; 0x3c
 800516a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800516c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005170:	633b      	str	r3, [r7, #48]	; 0x30
 8005172:	2300      	movs	r3, #0
 8005174:	637b      	str	r3, [r7, #52]	; 0x34
 8005176:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800517a:	4622      	mov	r2, r4
 800517c:	462b      	mov	r3, r5
 800517e:	f04f 0000 	mov.w	r0, #0
 8005182:	f04f 0100 	mov.w	r1, #0
 8005186:	0159      	lsls	r1, r3, #5
 8005188:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800518c:	0150      	lsls	r0, r2, #5
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	4621      	mov	r1, r4
 8005194:	1a51      	subs	r1, r2, r1
 8005196:	6139      	str	r1, [r7, #16]
 8005198:	4629      	mov	r1, r5
 800519a:	eb63 0301 	sbc.w	r3, r3, r1
 800519e:	617b      	str	r3, [r7, #20]
 80051a0:	f04f 0200 	mov.w	r2, #0
 80051a4:	f04f 0300 	mov.w	r3, #0
 80051a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051ac:	4659      	mov	r1, fp
 80051ae:	018b      	lsls	r3, r1, #6
 80051b0:	4651      	mov	r1, sl
 80051b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051b6:	4651      	mov	r1, sl
 80051b8:	018a      	lsls	r2, r1, #6
 80051ba:	4651      	mov	r1, sl
 80051bc:	ebb2 0801 	subs.w	r8, r2, r1
 80051c0:	4659      	mov	r1, fp
 80051c2:	eb63 0901 	sbc.w	r9, r3, r1
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	f04f 0300 	mov.w	r3, #0
 80051ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051da:	4690      	mov	r8, r2
 80051dc:	4699      	mov	r9, r3
 80051de:	4623      	mov	r3, r4
 80051e0:	eb18 0303 	adds.w	r3, r8, r3
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	462b      	mov	r3, r5
 80051e8:	eb49 0303 	adc.w	r3, r9, r3
 80051ec:	60fb      	str	r3, [r7, #12]
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051fa:	4629      	mov	r1, r5
 80051fc:	024b      	lsls	r3, r1, #9
 80051fe:	4621      	mov	r1, r4
 8005200:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005204:	4621      	mov	r1, r4
 8005206:	024a      	lsls	r2, r1, #9
 8005208:	4610      	mov	r0, r2
 800520a:	4619      	mov	r1, r3
 800520c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800520e:	2200      	movs	r2, #0
 8005210:	62bb      	str	r3, [r7, #40]	; 0x28
 8005212:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005214:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005218:	f7fb fd56 	bl	8000cc8 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005224:	e058      	b.n	80052d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005226:	4b38      	ldr	r3, [pc, #224]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	099b      	lsrs	r3, r3, #6
 800522c:	2200      	movs	r2, #0
 800522e:	4618      	mov	r0, r3
 8005230:	4611      	mov	r1, r2
 8005232:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005236:	623b      	str	r3, [r7, #32]
 8005238:	2300      	movs	r3, #0
 800523a:	627b      	str	r3, [r7, #36]	; 0x24
 800523c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	f04f 0000 	mov.w	r0, #0
 8005248:	f04f 0100 	mov.w	r1, #0
 800524c:	0159      	lsls	r1, r3, #5
 800524e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005252:	0150      	lsls	r0, r2, #5
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4641      	mov	r1, r8
 800525a:	ebb2 0a01 	subs.w	sl, r2, r1
 800525e:	4649      	mov	r1, r9
 8005260:	eb63 0b01 	sbc.w	fp, r3, r1
 8005264:	f04f 0200 	mov.w	r2, #0
 8005268:	f04f 0300 	mov.w	r3, #0
 800526c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005270:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005274:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005278:	ebb2 040a 	subs.w	r4, r2, sl
 800527c:	eb63 050b 	sbc.w	r5, r3, fp
 8005280:	f04f 0200 	mov.w	r2, #0
 8005284:	f04f 0300 	mov.w	r3, #0
 8005288:	00eb      	lsls	r3, r5, #3
 800528a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800528e:	00e2      	lsls	r2, r4, #3
 8005290:	4614      	mov	r4, r2
 8005292:	461d      	mov	r5, r3
 8005294:	4643      	mov	r3, r8
 8005296:	18e3      	adds	r3, r4, r3
 8005298:	603b      	str	r3, [r7, #0]
 800529a:	464b      	mov	r3, r9
 800529c:	eb45 0303 	adc.w	r3, r5, r3
 80052a0:	607b      	str	r3, [r7, #4]
 80052a2:	f04f 0200 	mov.w	r2, #0
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80052ae:	4629      	mov	r1, r5
 80052b0:	028b      	lsls	r3, r1, #10
 80052b2:	4621      	mov	r1, r4
 80052b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80052b8:	4621      	mov	r1, r4
 80052ba:	028a      	lsls	r2, r1, #10
 80052bc:	4610      	mov	r0, r2
 80052be:	4619      	mov	r1, r3
 80052c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052c2:	2200      	movs	r2, #0
 80052c4:	61bb      	str	r3, [r7, #24]
 80052c6:	61fa      	str	r2, [r7, #28]
 80052c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052cc:	f7fb fcfc 	bl	8000cc8 <__aeabi_uldivmod>
 80052d0:	4602      	mov	r2, r0
 80052d2:	460b      	mov	r3, r1
 80052d4:	4613      	mov	r3, r2
 80052d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80052d8:	4b0b      	ldr	r3, [pc, #44]	; (8005308 <HAL_RCC_GetSysClockFreq+0x200>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	0c1b      	lsrs	r3, r3, #16
 80052de:	f003 0303 	and.w	r3, r3, #3
 80052e2:	3301      	adds	r3, #1
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80052e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052f2:	e002      	b.n	80052fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052f4:	4b05      	ldr	r3, [pc, #20]	; (800530c <HAL_RCC_GetSysClockFreq+0x204>)
 80052f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3750      	adds	r7, #80	; 0x50
 8005300:	46bd      	mov	sp, r7
 8005302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005306:	bf00      	nop
 8005308:	40023800 	.word	0x40023800
 800530c:	00f42400 	.word	0x00f42400
 8005310:	007a1200 	.word	0x007a1200

08005314 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005318:	4b03      	ldr	r3, [pc, #12]	; (8005328 <HAL_RCC_GetHCLKFreq+0x14>)
 800531a:	681b      	ldr	r3, [r3, #0]
}
 800531c:	4618      	mov	r0, r3
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	20000000 	.word	0x20000000

0800532c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005330:	f7ff fff0 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 8005334:	4602      	mov	r2, r0
 8005336:	4b05      	ldr	r3, [pc, #20]	; (800534c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	0a9b      	lsrs	r3, r3, #10
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	4903      	ldr	r1, [pc, #12]	; (8005350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005342:	5ccb      	ldrb	r3, [r1, r3]
 8005344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005348:	4618      	mov	r0, r3
 800534a:	bd80      	pop	{r7, pc}
 800534c:	40023800 	.word	0x40023800
 8005350:	0800d6fc 	.word	0x0800d6fc

08005354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005358:	f7ff ffdc 	bl	8005314 <HAL_RCC_GetHCLKFreq>
 800535c:	4602      	mov	r2, r0
 800535e:	4b05      	ldr	r3, [pc, #20]	; (8005374 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	0b5b      	lsrs	r3, r3, #13
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	4903      	ldr	r1, [pc, #12]	; (8005378 <HAL_RCC_GetPCLK2Freq+0x24>)
 800536a:	5ccb      	ldrb	r3, [r1, r3]
 800536c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005370:	4618      	mov	r0, r3
 8005372:	bd80      	pop	{r7, pc}
 8005374:	40023800 	.word	0x40023800
 8005378:	0800d6fc 	.word	0x0800d6fc

0800537c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b088      	sub	sp, #32
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005388:	2300      	movs	r3, #0
 800538a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800538c:	2300      	movs	r3, #0
 800538e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005390:	2300      	movs	r3, #0
 8005392:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005394:	2300      	movs	r3, #0
 8005396:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0301 	and.w	r3, r3, #1
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d012      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053a4:	4b69      	ldr	r3, [pc, #420]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	4a68      	ldr	r2, [pc, #416]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80053ae:	6093      	str	r3, [r2, #8]
 80053b0:	4b66      	ldr	r3, [pc, #408]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b8:	4964      	ldr	r1, [pc, #400]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80053c6:	2301      	movs	r3, #1
 80053c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d017      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80053d6:	4b5d      	ldr	r3, [pc, #372]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e4:	4959      	ldr	r1, [pc, #356]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053f4:	d101      	bne.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80053f6:	2301      	movs	r3, #1
 80053f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005402:	2301      	movs	r3, #1
 8005404:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d017      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005412:	4b4e      	ldr	r3, [pc, #312]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005414:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005418:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	494a      	ldr	r1, [pc, #296]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005422:	4313      	orrs	r3, r2
 8005424:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005430:	d101      	bne.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005432:	2301      	movs	r3, #1
 8005434:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800543e:	2301      	movs	r3, #1
 8005440:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800544e:	2301      	movs	r3, #1
 8005450:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 808b 	beq.w	8005576 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005460:	4b3a      	ldr	r3, [pc, #232]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005464:	4a39      	ldr	r2, [pc, #228]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800546a:	6413      	str	r3, [r2, #64]	; 0x40
 800546c:	4b37      	ldr	r3, [pc, #220]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800546e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005474:	60bb      	str	r3, [r7, #8]
 8005476:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005478:	4b35      	ldr	r3, [pc, #212]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a34      	ldr	r2, [pc, #208]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800547e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005482:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005484:	f7fd f882 	bl	800258c <HAL_GetTick>
 8005488:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800548a:	e008      	b.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800548c:	f7fd f87e 	bl	800258c <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b64      	cmp	r3, #100	; 0x64
 8005498:	d901      	bls.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e357      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800549e:	4b2c      	ldr	r3, [pc, #176]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f0      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80054aa:	4b28      	ldr	r3, [pc, #160]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d035      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d02e      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80054c8:	4b20      	ldr	r3, [pc, #128]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80054d2:	4b1e      	ldr	r3, [pc, #120]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d6:	4a1d      	ldr	r2, [pc, #116]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054de:	4b1b      	ldr	r3, [pc, #108]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e2:	4a1a      	ldr	r2, [pc, #104]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80054ea:	4a18      	ldr	r2, [pc, #96]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80054f0:	4b16      	ldr	r3, [pc, #88]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d114      	bne.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054fc:	f7fd f846 	bl	800258c <HAL_GetTick>
 8005500:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005502:	e00a      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005504:	f7fd f842 	bl	800258c <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e319      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800551a:	4b0c      	ldr	r3, [pc, #48]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800551c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0ee      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800552e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005532:	d111      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005534:	4b05      	ldr	r3, [pc, #20]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005540:	4b04      	ldr	r3, [pc, #16]	; (8005554 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005542:	400b      	ands	r3, r1
 8005544:	4901      	ldr	r1, [pc, #4]	; (800554c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005546:	4313      	orrs	r3, r2
 8005548:	608b      	str	r3, [r1, #8]
 800554a:	e00b      	b.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800554c:	40023800 	.word	0x40023800
 8005550:	40007000 	.word	0x40007000
 8005554:	0ffffcff 	.word	0x0ffffcff
 8005558:	4baa      	ldr	r3, [pc, #680]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	4aa9      	ldr	r2, [pc, #676]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800555e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005562:	6093      	str	r3, [r2, #8]
 8005564:	4ba7      	ldr	r3, [pc, #668]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005566:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005570:	49a4      	ldr	r1, [pc, #656]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005572:	4313      	orrs	r3, r2
 8005574:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	2b00      	cmp	r3, #0
 8005580:	d010      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005582:	4ba0      	ldr	r3, [pc, #640]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005588:	4a9e      	ldr	r2, [pc, #632]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800558a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800558e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005592:	4b9c      	ldr	r3, [pc, #624]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005594:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559c:	4999      	ldr	r1, [pc, #612]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055b0:	4b94      	ldr	r3, [pc, #592]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055be:	4991      	ldr	r1, [pc, #580]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00a      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055d2:	4b8c      	ldr	r3, [pc, #560]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055e0:	4988      	ldr	r1, [pc, #544]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d00a      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055f4:	4b83      	ldr	r3, [pc, #524]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80055f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005602:	4980      	ldr	r1, [pc, #512]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005604:	4313      	orrs	r3, r2
 8005606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005616:	4b7b      	ldr	r3, [pc, #492]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800561c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005624:	4977      	ldr	r1, [pc, #476]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005626:	4313      	orrs	r3, r2
 8005628:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005638:	4b72      	ldr	r3, [pc, #456]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800563a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800563e:	f023 0203 	bic.w	r2, r3, #3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005646:	496f      	ldr	r1, [pc, #444]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005648:	4313      	orrs	r3, r2
 800564a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800565a:	4b6a      	ldr	r3, [pc, #424]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800565c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005660:	f023 020c 	bic.w	r2, r3, #12
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005668:	4966      	ldr	r1, [pc, #408]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800566a:	4313      	orrs	r3, r2
 800566c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800567c:	4b61      	ldr	r3, [pc, #388]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800567e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005682:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800568a:	495e      	ldr	r1, [pc, #376]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800568c:	4313      	orrs	r3, r2
 800568e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800569e:	4b59      	ldr	r3, [pc, #356]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ac:	4955      	ldr	r1, [pc, #340]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056c0:	4b50      	ldr	r3, [pc, #320]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ce:	494d      	ldr	r1, [pc, #308]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80056e2:	4b48      	ldr	r3, [pc, #288]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056f0:	4944      	ldr	r1, [pc, #272]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005704:	4b3f      	ldr	r3, [pc, #252]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005712:	493c      	ldr	r1, [pc, #240]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005714:	4313      	orrs	r3, r2
 8005716:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005726:	4b37      	ldr	r3, [pc, #220]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005728:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005734:	4933      	ldr	r1, [pc, #204]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005748:	4b2e      	ldr	r3, [pc, #184]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800574a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005756:	492b      	ldr	r1, [pc, #172]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005758:	4313      	orrs	r3, r2
 800575a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d011      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800576a:	4b26      	ldr	r3, [pc, #152]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800576c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005770:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005778:	4922      	ldr	r1, [pc, #136]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800577a:	4313      	orrs	r3, r2
 800577c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005784:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005788:	d101      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800578a:	2301      	movs	r3, #1
 800578c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800579a:	2301      	movs	r3, #1
 800579c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00a      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057aa:	4b16      	ldr	r3, [pc, #88]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057b8:	4912      	ldr	r1, [pc, #72]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00b      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057cc:	4b0d      	ldr	r3, [pc, #52]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057dc:	4909      	ldr	r1, [pc, #36]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d006      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 80d9 	beq.w	80059aa <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80057f8:	4b02      	ldr	r3, [pc, #8]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a01      	ldr	r2, [pc, #4]	; (8005804 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80057fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005802:	e001      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005804:	40023800 	.word	0x40023800
 8005808:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800580a:	f7fc febf 	bl	800258c <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005812:	f7fc febb 	bl	800258c <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b64      	cmp	r3, #100	; 0x64
 800581e:	d901      	bls.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e194      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005824:	4b6c      	ldr	r3, [pc, #432]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1f0      	bne.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	2b00      	cmp	r3, #0
 800583a:	d021      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005840:	2b00      	cmp	r3, #0
 8005842:	d11d      	bne.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005844:	4b64      	ldr	r3, [pc, #400]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005846:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800584a:	0c1b      	lsrs	r3, r3, #16
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005852:	4b61      	ldr	r3, [pc, #388]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005854:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005858:	0e1b      	lsrs	r3, r3, #24
 800585a:	f003 030f 	and.w	r3, r3, #15
 800585e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	019a      	lsls	r2, r3, #6
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	041b      	lsls	r3, r3, #16
 800586a:	431a      	orrs	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	061b      	lsls	r3, r3, #24
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	071b      	lsls	r3, r3, #28
 8005878:	4957      	ldr	r1, [pc, #348]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800587a:	4313      	orrs	r3, r2
 800587c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d004      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d02e      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058aa:	d129      	bne.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058ac:	4b4a      	ldr	r3, [pc, #296]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058b2:	0c1b      	lsrs	r3, r3, #16
 80058b4:	f003 0303 	and.w	r3, r3, #3
 80058b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80058ba:	4b47      	ldr	r3, [pc, #284]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058c0:	0f1b      	lsrs	r3, r3, #28
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	019a      	lsls	r2, r3, #6
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	041b      	lsls	r3, r3, #16
 80058d2:	431a      	orrs	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	061b      	lsls	r3, r3, #24
 80058da:	431a      	orrs	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	071b      	lsls	r3, r3, #28
 80058e0:	493d      	ldr	r1, [pc, #244]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80058e8:	4b3b      	ldr	r3, [pc, #236]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058ee:	f023 021f 	bic.w	r2, r3, #31
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	3b01      	subs	r3, #1
 80058f8:	4937      	ldr	r1, [pc, #220]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01d      	beq.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800590c:	4b32      	ldr	r3, [pc, #200]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800590e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005912:	0e1b      	lsrs	r3, r3, #24
 8005914:	f003 030f 	and.w	r3, r3, #15
 8005918:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800591a:	4b2f      	ldr	r3, [pc, #188]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800591c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005920:	0f1b      	lsrs	r3, r3, #28
 8005922:	f003 0307 	and.w	r3, r3, #7
 8005926:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	019a      	lsls	r2, r3, #6
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	041b      	lsls	r3, r3, #16
 8005934:	431a      	orrs	r2, r3
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	061b      	lsls	r3, r3, #24
 800593a:	431a      	orrs	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	071b      	lsls	r3, r3, #28
 8005940:	4925      	ldr	r1, [pc, #148]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005942:	4313      	orrs	r3, r2
 8005944:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	d011      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	019a      	lsls	r2, r3, #6
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	041b      	lsls	r3, r3, #16
 8005960:	431a      	orrs	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	68db      	ldr	r3, [r3, #12]
 8005966:	061b      	lsls	r3, r3, #24
 8005968:	431a      	orrs	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	071b      	lsls	r3, r3, #28
 8005970:	4919      	ldr	r1, [pc, #100]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005978:	4b17      	ldr	r3, [pc, #92]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a16      	ldr	r2, [pc, #88]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800597e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005982:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005984:	f7fc fe02 	bl	800258c <HAL_GetTick>
 8005988:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800598a:	e008      	b.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800598c:	f7fc fdfe 	bl	800258c <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b64      	cmp	r3, #100	; 0x64
 8005998:	d901      	bls.n	800599e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e0d7      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800599e:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d0f0      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	f040 80cd 	bne.w	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80059b2:	4b09      	ldr	r3, [pc, #36]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a08      	ldr	r2, [pc, #32]	; (80059d8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80059b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059be:	f7fc fde5 	bl	800258c <HAL_GetTick>
 80059c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80059c4:	e00a      	b.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80059c6:	f7fc fde1 	bl	800258c <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b64      	cmp	r3, #100	; 0x64
 80059d2:	d903      	bls.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e0ba      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80059d8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80059dc:	4b5e      	ldr	r3, [pc, #376]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059e8:	d0ed      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x682>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d009      	beq.n	8005a12 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d02e      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d12a      	bne.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a12:	4b51      	ldr	r3, [pc, #324]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a18:	0c1b      	lsrs	r3, r3, #16
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a20:	4b4d      	ldr	r3, [pc, #308]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a26:	0f1b      	lsrs	r3, r3, #28
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	019a      	lsls	r2, r3, #6
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	041b      	lsls	r3, r3, #16
 8005a38:	431a      	orrs	r2, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	061b      	lsls	r3, r3, #24
 8005a40:	431a      	orrs	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	071b      	lsls	r3, r3, #28
 8005a46:	4944      	ldr	r1, [pc, #272]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005a4e:	4b42      	ldr	r3, [pc, #264]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a54:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	021b      	lsls	r3, r3, #8
 8005a60:	493d      	ldr	r1, [pc, #244]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d022      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a7c:	d11d      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a7e:	4b36      	ldr	r3, [pc, #216]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a84:	0e1b      	lsrs	r3, r3, #24
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005a8c:	4b32      	ldr	r3, [pc, #200]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a92:	0f1b      	lsrs	r3, r3, #28
 8005a94:	f003 0307 	and.w	r3, r3, #7
 8005a98:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	019a      	lsls	r2, r3, #6
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	041b      	lsls	r3, r3, #16
 8005aa6:	431a      	orrs	r2, r3
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	061b      	lsls	r3, r3, #24
 8005aac:	431a      	orrs	r2, r3
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	071b      	lsls	r3, r3, #28
 8005ab2:	4929      	ldr	r1, [pc, #164]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0308 	and.w	r3, r3, #8
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d028      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005ac6:	4b24      	ldr	r3, [pc, #144]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005acc:	0e1b      	lsrs	r3, r3, #24
 8005ace:	f003 030f 	and.w	r3, r3, #15
 8005ad2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ad4:	4b20      	ldr	r3, [pc, #128]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ada:	0c1b      	lsrs	r3, r3, #16
 8005adc:	f003 0303 	and.w	r3, r3, #3
 8005ae0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	019a      	lsls	r2, r3, #6
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	041b      	lsls	r3, r3, #16
 8005aec:	431a      	orrs	r2, r3
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	061b      	lsls	r3, r3, #24
 8005af2:	431a      	orrs	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	071b      	lsls	r3, r3, #28
 8005afa:	4917      	ldr	r1, [pc, #92]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005b02:	4b15      	ldr	r3, [pc, #84]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005b08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b10:	4911      	ldr	r1, [pc, #68]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b12:	4313      	orrs	r3, r2
 8005b14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005b18:	4b0f      	ldr	r3, [pc, #60]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a0e      	ldr	r2, [pc, #56]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b24:	f7fc fd32 	bl	800258c <HAL_GetTick>
 8005b28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b2c:	f7fc fd2e 	bl	800258c <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b64      	cmp	r3, #100	; 0x64
 8005b38:	d901      	bls.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e007      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005b3e:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b46:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b4a:	d1ef      	bne.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005b4c:	2300      	movs	r3, #0
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3720      	adds	r7, #32
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	40023800 	.word	0x40023800

08005b5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e09d      	b.n	8005caa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d108      	bne.n	8005b88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b7e:	d009      	beq.n	8005b94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	61da      	str	r2, [r3, #28]
 8005b86:	e005      	b.n	8005b94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d106      	bne.n	8005bb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fb feda 	bl	8001968 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005bd4:	d902      	bls.n	8005bdc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60fb      	str	r3, [r7, #12]
 8005bda:	e002      	b.n	8005be2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005be0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005bea:	d007      	beq.n	8005bfc <HAL_SPI_Init+0xa0>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005bf4:	d002      	beq.n	8005bfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c0c:	431a      	orrs	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	695b      	ldr	r3, [r3, #20]
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	69db      	ldr	r3, [r3, #28]
 8005c30:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c34:	431a      	orrs	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c3e:	ea42 0103 	orr.w	r1, r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c46:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	0c1b      	lsrs	r3, r3, #16
 8005c58:	f003 0204 	and.w	r2, r3, #4
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	431a      	orrs	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c6a:	f003 0308 	and.w	r3, r3, #8
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005c78:	ea42 0103 	orr.w	r1, r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	69da      	ldr	r2, [r3, #28]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
	...

08005cb4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b088      	sub	sp, #32
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10e      	bne.n	8005cf4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d009      	beq.n	8005cf4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d004      	beq.n	8005cf4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	4798      	blx	r3
    return;
 8005cf2:	e0ce      	b.n	8005e92 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <HAL_SPI_IRQHandler+0x5e>
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d004      	beq.n	8005d12 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	4798      	blx	r3
    return;
 8005d10:	e0bf      	b.n	8005e92 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	f003 0320 	and.w	r3, r3, #32
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10a      	bne.n	8005d32 <HAL_SPI_IRQHandler+0x7e>
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d105      	bne.n	8005d32 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 80b0 	beq.w	8005e92 <HAL_SPI_IRQHandler+0x1de>
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f003 0320 	and.w	r3, r3, #32
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80aa 	beq.w	8005e92 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d023      	beq.n	8005d90 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	2b03      	cmp	r3, #3
 8005d52:	d011      	beq.n	8005d78 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d58:	f043 0204 	orr.w	r2, r3, #4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d60:	2300      	movs	r3, #0
 8005d62:	617b      	str	r3, [r7, #20]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	617b      	str	r3, [r7, #20]
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	e00b      	b.n	8005d90 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d78:	2300      	movs	r3, #0
 8005d7a:	613b      	str	r3, [r7, #16]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	613b      	str	r3, [r7, #16]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	613b      	str	r3, [r7, #16]
 8005d8c:	693b      	ldr	r3, [r7, #16]
        return;
 8005d8e:	e080      	b.n	8005e92 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f003 0320 	and.w	r3, r3, #32
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d014      	beq.n	8005dc4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d9e:	f043 0201 	orr.w	r2, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005da6:	2300      	movs	r3, #0
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005dc4:	69bb      	ldr	r3, [r7, #24]
 8005dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00c      	beq.n	8005de8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dd2:	f043 0208 	orr.w	r2, r3, #8
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005dda:	2300      	movs	r3, #0
 8005ddc:	60bb      	str	r3, [r7, #8]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	60bb      	str	r3, [r7, #8]
 8005de6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d04f      	beq.n	8005e90 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005dfe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d104      	bne.n	8005e1c <HAL_SPI_IRQHandler+0x168>
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d034      	beq.n	8005e86 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	685a      	ldr	r2, [r3, #4]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f022 0203 	bic.w	r2, r2, #3
 8005e2a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d011      	beq.n	8005e58 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e38:	4a17      	ldr	r2, [pc, #92]	; (8005e98 <HAL_SPI_IRQHandler+0x1e4>)
 8005e3a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fc fd54 	bl	80028ee <HAL_DMA_Abort_IT>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d016      	beq.n	8005e8e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e64:	4a0c      	ldr	r2, [pc, #48]	; (8005e98 <HAL_SPI_IRQHandler+0x1e4>)
 8005e66:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fc fd3e 	bl	80028ee <HAL_DMA_Abort_IT>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00a      	beq.n	8005e8e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e7c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005e84:	e003      	b.n	8005e8e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 f808 	bl	8005e9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005e8c:	e000      	b.n	8005e90 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8005e8e:	bf00      	nop
    return;
 8005e90:	bf00      	nop
  }
}
 8005e92:	3720      	adds	r7, #32
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}
 8005e98:	08005eb1 	.word	0x08005eb1

08005e9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ebc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f7ff ffe5 	bl	8005e9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d101      	bne.n	8005eec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e049      	b.n	8005f80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d106      	bne.n	8005f06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7fc f8f3 	bl	80020ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2202      	movs	r2, #2
 8005f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	3304      	adds	r3, #4
 8005f16:	4619      	mov	r1, r3
 8005f18:	4610      	mov	r0, r2
 8005f1a:	f000 fe01 	bl	8006b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	3708      	adds	r7, #8
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b082      	sub	sp, #8
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d101      	bne.n	8005f9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e049      	b.n	800602e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d106      	bne.n	8005fb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f841 	bl	8006036 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	4610      	mov	r0, r2
 8005fc8:	f000 fdaa 	bl	8006b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006036:	b480      	push	{r7}
 8006038:	b083      	sub	sp, #12
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800603e:	bf00      	nop
 8006040:	370c      	adds	r7, #12
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
	...

0800604c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d109      	bne.n	8006070 <HAL_TIM_PWM_Start+0x24>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b01      	cmp	r3, #1
 8006066:	bf14      	ite	ne
 8006068:	2301      	movne	r3, #1
 800606a:	2300      	moveq	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	e03c      	b.n	80060ea <HAL_TIM_PWM_Start+0x9e>
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b04      	cmp	r3, #4
 8006074:	d109      	bne.n	800608a <HAL_TIM_PWM_Start+0x3e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b01      	cmp	r3, #1
 8006080:	bf14      	ite	ne
 8006082:	2301      	movne	r3, #1
 8006084:	2300      	moveq	r3, #0
 8006086:	b2db      	uxtb	r3, r3
 8006088:	e02f      	b.n	80060ea <HAL_TIM_PWM_Start+0x9e>
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	2b08      	cmp	r3, #8
 800608e:	d109      	bne.n	80060a4 <HAL_TIM_PWM_Start+0x58>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	e022      	b.n	80060ea <HAL_TIM_PWM_Start+0x9e>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	2b0c      	cmp	r3, #12
 80060a8:	d109      	bne.n	80060be <HAL_TIM_PWM_Start+0x72>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	bf14      	ite	ne
 80060b6:	2301      	movne	r3, #1
 80060b8:	2300      	moveq	r3, #0
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	e015      	b.n	80060ea <HAL_TIM_PWM_Start+0x9e>
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	2b10      	cmp	r3, #16
 80060c2:	d109      	bne.n	80060d8 <HAL_TIM_PWM_Start+0x8c>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	bf14      	ite	ne
 80060d0:	2301      	movne	r3, #1
 80060d2:	2300      	moveq	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	e008      	b.n	80060ea <HAL_TIM_PWM_Start+0x9e>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	bf14      	ite	ne
 80060e4:	2301      	movne	r3, #1
 80060e6:	2300      	moveq	r3, #0
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e092      	b.n	8006218 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d104      	bne.n	8006102 <HAL_TIM_PWM_Start+0xb6>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006100:	e023      	b.n	800614a <HAL_TIM_PWM_Start+0xfe>
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d104      	bne.n	8006112 <HAL_TIM_PWM_Start+0xc6>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2202      	movs	r2, #2
 800610c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006110:	e01b      	b.n	800614a <HAL_TIM_PWM_Start+0xfe>
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b08      	cmp	r3, #8
 8006116:	d104      	bne.n	8006122 <HAL_TIM_PWM_Start+0xd6>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006120:	e013      	b.n	800614a <HAL_TIM_PWM_Start+0xfe>
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	2b0c      	cmp	r3, #12
 8006126:	d104      	bne.n	8006132 <HAL_TIM_PWM_Start+0xe6>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006130:	e00b      	b.n	800614a <HAL_TIM_PWM_Start+0xfe>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b10      	cmp	r3, #16
 8006136:	d104      	bne.n	8006142 <HAL_TIM_PWM_Start+0xf6>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2202      	movs	r2, #2
 800613c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006140:	e003      	b.n	800614a <HAL_TIM_PWM_Start+0xfe>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2202      	movs	r2, #2
 8006146:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2201      	movs	r2, #1
 8006150:	6839      	ldr	r1, [r7, #0]
 8006152:	4618      	mov	r0, r3
 8006154:	f001 f87c 	bl	8007250 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a30      	ldr	r2, [pc, #192]	; (8006220 <HAL_TIM_PWM_Start+0x1d4>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d004      	beq.n	800616c <HAL_TIM_PWM_Start+0x120>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a2f      	ldr	r2, [pc, #188]	; (8006224 <HAL_TIM_PWM_Start+0x1d8>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d101      	bne.n	8006170 <HAL_TIM_PWM_Start+0x124>
 800616c:	2301      	movs	r3, #1
 800616e:	e000      	b.n	8006172 <HAL_TIM_PWM_Start+0x126>
 8006170:	2300      	movs	r3, #0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d007      	beq.n	8006186 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006184:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a25      	ldr	r2, [pc, #148]	; (8006220 <HAL_TIM_PWM_Start+0x1d4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d022      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006198:	d01d      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a22      	ldr	r2, [pc, #136]	; (8006228 <HAL_TIM_PWM_Start+0x1dc>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d018      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a20      	ldr	r2, [pc, #128]	; (800622c <HAL_TIM_PWM_Start+0x1e0>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d013      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a1f      	ldr	r2, [pc, #124]	; (8006230 <HAL_TIM_PWM_Start+0x1e4>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d00e      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a19      	ldr	r2, [pc, #100]	; (8006224 <HAL_TIM_PWM_Start+0x1d8>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d009      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a1b      	ldr	r2, [pc, #108]	; (8006234 <HAL_TIM_PWM_Start+0x1e8>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d004      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x18a>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a19      	ldr	r2, [pc, #100]	; (8006238 <HAL_TIM_PWM_Start+0x1ec>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d115      	bne.n	8006202 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689a      	ldr	r2, [r3, #8]
 80061dc:	4b17      	ldr	r3, [pc, #92]	; (800623c <HAL_TIM_PWM_Start+0x1f0>)
 80061de:	4013      	ands	r3, r2
 80061e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2b06      	cmp	r3, #6
 80061e6:	d015      	beq.n	8006214 <HAL_TIM_PWM_Start+0x1c8>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061ee:	d011      	beq.n	8006214 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0201 	orr.w	r2, r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006200:	e008      	b.n	8006214 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0201 	orr.w	r2, r2, #1
 8006210:	601a      	str	r2, [r3, #0]
 8006212:	e000      	b.n	8006216 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006214:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	40010000 	.word	0x40010000
 8006224:	40010400 	.word	0x40010400
 8006228:	40000400 	.word	0x40000400
 800622c:	40000800 	.word	0x40000800
 8006230:	40000c00 	.word	0x40000c00
 8006234:	40014000 	.word	0x40014000
 8006238:	40001800 	.word	0x40001800
 800623c:	00010007 	.word	0x00010007

08006240 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d101      	bne.n	8006254 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e08f      	b.n	8006374 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800625a:	b2db      	uxtb	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d106      	bne.n	800626e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f7fb fedb 	bl	8002024 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2202      	movs	r2, #2
 8006272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	6899      	ldr	r1, [r3, #8]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	4b3e      	ldr	r3, [pc, #248]	; (800637c <HAL_TIM_Encoder_Init+0x13c>)
 8006282:	400b      	ands	r3, r1
 8006284:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	3304      	adds	r3, #4
 800628e:	4619      	mov	r1, r3
 8006290:	4610      	mov	r0, r2
 8006292:	f000 fc45 	bl	8006b20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80062b8:	693a      	ldr	r2, [r7, #16]
 80062ba:	4b31      	ldr	r3, [pc, #196]	; (8006380 <HAL_TIM_Encoder_Init+0x140>)
 80062bc:	4013      	ands	r3, r2
 80062be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	689a      	ldr	r2, [r3, #8]
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	021b      	lsls	r3, r3, #8
 80062ca:	4313      	orrs	r3, r2
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	4b2b      	ldr	r3, [pc, #172]	; (8006384 <HAL_TIM_Encoder_Init+0x144>)
 80062d6:	4013      	ands	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4b2a      	ldr	r3, [pc, #168]	; (8006388 <HAL_TIM_Encoder_Init+0x148>)
 80062de:	4013      	ands	r3, r2
 80062e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68da      	ldr	r2, [r3, #12]
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	021b      	lsls	r3, r3, #8
 80062ec:	4313      	orrs	r3, r2
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	011a      	lsls	r2, r3, #4
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	031b      	lsls	r3, r3, #12
 8006300:	4313      	orrs	r3, r2
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	4313      	orrs	r3, r2
 8006306:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800630e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006316:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	695b      	ldr	r3, [r3, #20]
 8006320:	011b      	lsls	r3, r3, #4
 8006322:	4313      	orrs	r3, r2
 8006324:	68fa      	ldr	r2, [r7, #12]
 8006326:	4313      	orrs	r3, r2
 8006328:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	697a      	ldr	r2, [r7, #20]
 8006330:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2201      	movs	r2, #1
 800636e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3718      	adds	r7, #24
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	fffebff8 	.word	0xfffebff8
 8006380:	fffffcfc 	.word	0xfffffcfc
 8006384:	fffff3f3 	.word	0xfffff3f3
 8006388:	ffff0f0f 	.word	0xffff0f0f

0800638c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800639c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063a4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063ac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80063b4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d110      	bne.n	80063de <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d102      	bne.n	80063c8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80063c2:	7b7b      	ldrb	r3, [r7, #13]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d001      	beq.n	80063cc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e089      	b.n	80064e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2202      	movs	r2, #2
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063dc:	e031      	b.n	8006442 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b04      	cmp	r3, #4
 80063e2:	d110      	bne.n	8006406 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063e4:	7bbb      	ldrb	r3, [r7, #14]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d102      	bne.n	80063f0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063ea:	7b3b      	ldrb	r3, [r7, #12]
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d001      	beq.n	80063f4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e075      	b.n	80064e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2202      	movs	r2, #2
 8006400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006404:	e01d      	b.n	8006442 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006406:	7bfb      	ldrb	r3, [r7, #15]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d108      	bne.n	800641e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800640c:	7bbb      	ldrb	r3, [r7, #14]
 800640e:	2b01      	cmp	r3, #1
 8006410:	d105      	bne.n	800641e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006412:	7b7b      	ldrb	r3, [r7, #13]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d102      	bne.n	800641e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006418:	7b3b      	ldrb	r3, [r7, #12]
 800641a:	2b01      	cmp	r3, #1
 800641c:	d001      	beq.n	8006422 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e05e      	b.n	80064e0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2202      	movs	r2, #2
 8006426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2202      	movs	r2, #2
 800642e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2202      	movs	r2, #2
 8006436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2202      	movs	r2, #2
 800643e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d003      	beq.n	8006450 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b04      	cmp	r3, #4
 800644c:	d010      	beq.n	8006470 <HAL_TIM_Encoder_Start_IT+0xe4>
 800644e:	e01f      	b.n	8006490 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	2201      	movs	r2, #1
 8006456:	2100      	movs	r1, #0
 8006458:	4618      	mov	r0, r3
 800645a:	f000 fef9 	bl	8007250 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68da      	ldr	r2, [r3, #12]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f042 0202 	orr.w	r2, r2, #2
 800646c:	60da      	str	r2, [r3, #12]
      break;
 800646e:	e02e      	b.n	80064ce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2201      	movs	r2, #1
 8006476:	2104      	movs	r1, #4
 8006478:	4618      	mov	r0, r3
 800647a:	f000 fee9 	bl	8007250 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	68da      	ldr	r2, [r3, #12]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f042 0204 	orr.w	r2, r2, #4
 800648c:	60da      	str	r2, [r3, #12]
      break;
 800648e:	e01e      	b.n	80064ce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2201      	movs	r2, #1
 8006496:	2100      	movs	r1, #0
 8006498:	4618      	mov	r0, r3
 800649a:	f000 fed9 	bl	8007250 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2201      	movs	r2, #1
 80064a4:	2104      	movs	r1, #4
 80064a6:	4618      	mov	r0, r3
 80064a8:	f000 fed2 	bl	8007250 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f042 0202 	orr.w	r2, r2, #2
 80064ba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f042 0204 	orr.w	r2, r2, #4
 80064ca:	60da      	str	r2, [r3, #12]
      break;
 80064cc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f042 0201 	orr.w	r2, r2, #1
 80064dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d122      	bne.n	8006544 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f003 0302 	and.w	r3, r3, #2
 8006508:	2b02      	cmp	r3, #2
 800650a:	d11b      	bne.n	8006544 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f06f 0202 	mvn.w	r2, #2
 8006514:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	f003 0303 	and.w	r3, r3, #3
 8006526:	2b00      	cmp	r3, #0
 8006528:	d003      	beq.n	8006532 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fa fe44 	bl	80011b8 <HAL_TIM_IC_CaptureCallback>
 8006530:	e005      	b.n	800653e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fad6 	bl	8006ae4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fadd 	bl	8006af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b04      	cmp	r3, #4
 8006550:	d122      	bne.n	8006598 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f003 0304 	and.w	r3, r3, #4
 800655c:	2b04      	cmp	r3, #4
 800655e:	d11b      	bne.n	8006598 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f06f 0204 	mvn.w	r2, #4
 8006568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2202      	movs	r2, #2
 800656e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f7fa fe1a 	bl	80011b8 <HAL_TIM_IC_CaptureCallback>
 8006584:	e005      	b.n	8006592 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 faac 	bl	8006ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 fab3 	bl	8006af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f003 0308 	and.w	r3, r3, #8
 80065a2:	2b08      	cmp	r3, #8
 80065a4:	d122      	bne.n	80065ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f003 0308 	and.w	r3, r3, #8
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d11b      	bne.n	80065ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0208 	mvn.w	r2, #8
 80065bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2204      	movs	r2, #4
 80065c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7fa fdf0 	bl	80011b8 <HAL_TIM_IC_CaptureCallback>
 80065d8:	e005      	b.n	80065e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fa82 	bl	8006ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fa89 	bl	8006af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	2b10      	cmp	r3, #16
 80065f8:	d122      	bne.n	8006640 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b10      	cmp	r3, #16
 8006606:	d11b      	bne.n	8006640 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0210 	mvn.w	r2, #16
 8006610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2208      	movs	r2, #8
 8006616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7fa fdc6 	bl	80011b8 <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fa58 	bl	8006ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fa5f 	bl	8006af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b01      	cmp	r3, #1
 800664c:	d10e      	bne.n	800666c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b01      	cmp	r3, #1
 800665a:	d107      	bne.n	800666c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0201 	mvn.w	r2, #1
 8006664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f7fa fd64 	bl	8001134 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006676:	2b80      	cmp	r3, #128	; 0x80
 8006678:	d10e      	bne.n	8006698 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006684:	2b80      	cmp	r3, #128	; 0x80
 8006686:	d107      	bne.n	8006698 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 fe9a 	bl	80073cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066a6:	d10e      	bne.n	80066c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066b2:	2b80      	cmp	r3, #128	; 0x80
 80066b4:	d107      	bne.n	80066c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80066be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fe8d 	bl	80073e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d0:	2b40      	cmp	r3, #64	; 0x40
 80066d2:	d10e      	bne.n	80066f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066de:	2b40      	cmp	r3, #64	; 0x40
 80066e0:	d107      	bne.n	80066f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 fa0d 	bl	8006b0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	d10e      	bne.n	800671e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	f003 0320 	and.w	r3, r3, #32
 800670a:	2b20      	cmp	r3, #32
 800670c:	d107      	bne.n	800671e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f06f 0220 	mvn.w	r2, #32
 8006716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 fe4d 	bl	80073b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800671e:	bf00      	nop
 8006720:	3708      	adds	r7, #8
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b086      	sub	sp, #24
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800673e:	2b01      	cmp	r3, #1
 8006740:	d101      	bne.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006742:	2302      	movs	r3, #2
 8006744:	e0ff      	b.n	8006946 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b14      	cmp	r3, #20
 8006752:	f200 80f0 	bhi.w	8006936 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006756:	a201      	add	r2, pc, #4	; (adr r2, 800675c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800675c:	080067b1 	.word	0x080067b1
 8006760:	08006937 	.word	0x08006937
 8006764:	08006937 	.word	0x08006937
 8006768:	08006937 	.word	0x08006937
 800676c:	080067f1 	.word	0x080067f1
 8006770:	08006937 	.word	0x08006937
 8006774:	08006937 	.word	0x08006937
 8006778:	08006937 	.word	0x08006937
 800677c:	08006833 	.word	0x08006833
 8006780:	08006937 	.word	0x08006937
 8006784:	08006937 	.word	0x08006937
 8006788:	08006937 	.word	0x08006937
 800678c:	08006873 	.word	0x08006873
 8006790:	08006937 	.word	0x08006937
 8006794:	08006937 	.word	0x08006937
 8006798:	08006937 	.word	0x08006937
 800679c:	080068b5 	.word	0x080068b5
 80067a0:	08006937 	.word	0x08006937
 80067a4:	08006937 	.word	0x08006937
 80067a8:	08006937 	.word	0x08006937
 80067ac:	080068f5 	.word	0x080068f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68b9      	ldr	r1, [r7, #8]
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fa52 	bl	8006c60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	699a      	ldr	r2, [r3, #24]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f042 0208 	orr.w	r2, r2, #8
 80067ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	699a      	ldr	r2, [r3, #24]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f022 0204 	bic.w	r2, r2, #4
 80067da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6999      	ldr	r1, [r3, #24]
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	691a      	ldr	r2, [r3, #16]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	430a      	orrs	r2, r1
 80067ec:	619a      	str	r2, [r3, #24]
      break;
 80067ee:	e0a5      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	4618      	mov	r0, r3
 80067f8:	f000 faa4 	bl	8006d44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	699a      	ldr	r2, [r3, #24]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800680a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699a      	ldr	r2, [r3, #24]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800681a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6999      	ldr	r1, [r3, #24]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	021a      	lsls	r2, r3, #8
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	430a      	orrs	r2, r1
 800682e:	619a      	str	r2, [r3, #24]
      break;
 8006830:	e084      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68b9      	ldr	r1, [r7, #8]
 8006838:	4618      	mov	r0, r3
 800683a:	f000 fafb 	bl	8006e34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	69da      	ldr	r2, [r3, #28]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f042 0208 	orr.w	r2, r2, #8
 800684c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69da      	ldr	r2, [r3, #28]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f022 0204 	bic.w	r2, r2, #4
 800685c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	69d9      	ldr	r1, [r3, #28]
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	691a      	ldr	r2, [r3, #16]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	430a      	orrs	r2, r1
 800686e:	61da      	str	r2, [r3, #28]
      break;
 8006870:	e064      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68b9      	ldr	r1, [r7, #8]
 8006878:	4618      	mov	r0, r3
 800687a:	f000 fb51 	bl	8006f20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69da      	ldr	r2, [r3, #28]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800688c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69da      	ldr	r2, [r3, #28]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800689c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69d9      	ldr	r1, [r3, #28]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	021a      	lsls	r2, r3, #8
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	61da      	str	r2, [r3, #28]
      break;
 80068b2:	e043      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	68b9      	ldr	r1, [r7, #8]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f000 fb88 	bl	8006fd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f042 0208 	orr.w	r2, r2, #8
 80068ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 0204 	bic.w	r2, r2, #4
 80068de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	691a      	ldr	r2, [r3, #16]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	430a      	orrs	r2, r1
 80068f0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80068f2:	e023      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f000 fbba 	bl	8007074 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800690e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800691e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	021a      	lsls	r2, r3, #8
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	430a      	orrs	r2, r1
 8006932:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006934:	e002      	b.n	800693c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	75fb      	strb	r3, [r7, #23]
      break;
 800693a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006944:	7dfb      	ldrb	r3, [r7, #23]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop

08006950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_TIM_ConfigClockSource+0x1c>
 8006968:	2302      	movs	r3, #2
 800696a:	e0b4      	b.n	8006ad6 <HAL_TIM_ConfigClockSource+0x186>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	4b56      	ldr	r3, [pc, #344]	; (8006ae0 <HAL_TIM_ConfigClockSource+0x190>)
 8006988:	4013      	ands	r3, r2
 800698a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069a4:	d03e      	beq.n	8006a24 <HAL_TIM_ConfigClockSource+0xd4>
 80069a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069aa:	f200 8087 	bhi.w	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b2:	f000 8086 	beq.w	8006ac2 <HAL_TIM_ConfigClockSource+0x172>
 80069b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ba:	d87f      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069bc:	2b70      	cmp	r3, #112	; 0x70
 80069be:	d01a      	beq.n	80069f6 <HAL_TIM_ConfigClockSource+0xa6>
 80069c0:	2b70      	cmp	r3, #112	; 0x70
 80069c2:	d87b      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069c4:	2b60      	cmp	r3, #96	; 0x60
 80069c6:	d050      	beq.n	8006a6a <HAL_TIM_ConfigClockSource+0x11a>
 80069c8:	2b60      	cmp	r3, #96	; 0x60
 80069ca:	d877      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069cc:	2b50      	cmp	r3, #80	; 0x50
 80069ce:	d03c      	beq.n	8006a4a <HAL_TIM_ConfigClockSource+0xfa>
 80069d0:	2b50      	cmp	r3, #80	; 0x50
 80069d2:	d873      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069d4:	2b40      	cmp	r3, #64	; 0x40
 80069d6:	d058      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x13a>
 80069d8:	2b40      	cmp	r3, #64	; 0x40
 80069da:	d86f      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069dc:	2b30      	cmp	r3, #48	; 0x30
 80069de:	d064      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069e0:	2b30      	cmp	r3, #48	; 0x30
 80069e2:	d86b      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069e4:	2b20      	cmp	r3, #32
 80069e6:	d060      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069e8:	2b20      	cmp	r3, #32
 80069ea:	d867      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d05c      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d05a      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069f4:	e062      	b.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a06:	f000 fc03 	bl	8007210 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	609a      	str	r2, [r3, #8]
      break;
 8006a22:	e04f      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a34:	f000 fbec 	bl	8007210 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689a      	ldr	r2, [r3, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a46:	609a      	str	r2, [r3, #8]
      break;
 8006a48:	e03c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a56:	461a      	mov	r2, r3
 8006a58:	f000 fb60 	bl	800711c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2150      	movs	r1, #80	; 0x50
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 fbb9 	bl	80071da <TIM_ITRx_SetConfig>
      break;
 8006a68:	e02c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a76:	461a      	mov	r2, r3
 8006a78:	f000 fb7f 	bl	800717a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2160      	movs	r1, #96	; 0x60
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 fba9 	bl	80071da <TIM_ITRx_SetConfig>
      break;
 8006a88:	e01c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a96:	461a      	mov	r2, r3
 8006a98:	f000 fb40 	bl	800711c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2140      	movs	r1, #64	; 0x40
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 fb99 	bl	80071da <TIM_ITRx_SetConfig>
      break;
 8006aa8:	e00c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	f000 fb90 	bl	80071da <TIM_ITRx_SetConfig>
      break;
 8006aba:	e003      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	73fb      	strb	r3, [r7, #15]
      break;
 8006ac0:	e000      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	fffeff88 	.word	0xfffeff88

08006ae4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b083      	sub	sp, #12
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a40      	ldr	r2, [pc, #256]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d013      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3e:	d00f      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a3d      	ldr	r2, [pc, #244]	; (8006c38 <TIM_Base_SetConfig+0x118>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d00b      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a3c      	ldr	r2, [pc, #240]	; (8006c3c <TIM_Base_SetConfig+0x11c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d007      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a3b      	ldr	r2, [pc, #236]	; (8006c40 <TIM_Base_SetConfig+0x120>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d003      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a3a      	ldr	r2, [pc, #232]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d108      	bne.n	8006b72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a2f      	ldr	r2, [pc, #188]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d02b      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b80:	d027      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a2c      	ldr	r2, [pc, #176]	; (8006c38 <TIM_Base_SetConfig+0x118>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d023      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a2b      	ldr	r2, [pc, #172]	; (8006c3c <TIM_Base_SetConfig+0x11c>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d01f      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a2a      	ldr	r2, [pc, #168]	; (8006c40 <TIM_Base_SetConfig+0x120>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d01b      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a29      	ldr	r2, [pc, #164]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d017      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a28      	ldr	r2, [pc, #160]	; (8006c48 <TIM_Base_SetConfig+0x128>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d013      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a27      	ldr	r2, [pc, #156]	; (8006c4c <TIM_Base_SetConfig+0x12c>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00f      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a26      	ldr	r2, [pc, #152]	; (8006c50 <TIM_Base_SetConfig+0x130>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d00b      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a25      	ldr	r2, [pc, #148]	; (8006c54 <TIM_Base_SetConfig+0x134>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d007      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a24      	ldr	r2, [pc, #144]	; (8006c58 <TIM_Base_SetConfig+0x138>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d003      	beq.n	8006bd2 <TIM_Base_SetConfig+0xb2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a23      	ldr	r2, [pc, #140]	; (8006c5c <TIM_Base_SetConfig+0x13c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d108      	bne.n	8006be4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a0a      	ldr	r2, [pc, #40]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d003      	beq.n	8006c18 <TIM_Base_SetConfig+0xf8>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a0c      	ldr	r2, [pc, #48]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d103      	bne.n	8006c20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	691a      	ldr	r2, [r3, #16]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	615a      	str	r2, [r3, #20]
}
 8006c26:	bf00      	nop
 8006c28:	3714      	adds	r7, #20
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40010000 	.word	0x40010000
 8006c38:	40000400 	.word	0x40000400
 8006c3c:	40000800 	.word	0x40000800
 8006c40:	40000c00 	.word	0x40000c00
 8006c44:	40010400 	.word	0x40010400
 8006c48:	40014000 	.word	0x40014000
 8006c4c:	40014400 	.word	0x40014400
 8006c50:	40014800 	.word	0x40014800
 8006c54:	40001800 	.word	0x40001800
 8006c58:	40001c00 	.word	0x40001c00
 8006c5c:	40002000 	.word	0x40002000

08006c60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f023 0201 	bic.w	r2, r3, #1
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	699b      	ldr	r3, [r3, #24]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	4b2b      	ldr	r3, [pc, #172]	; (8006d38 <TIM_OC1_SetConfig+0xd8>)
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f023 0303 	bic.w	r3, r3, #3
 8006c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	f023 0302 	bic.w	r3, r3, #2
 8006ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4a21      	ldr	r2, [pc, #132]	; (8006d3c <TIM_OC1_SetConfig+0xdc>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d003      	beq.n	8006cc4 <TIM_OC1_SetConfig+0x64>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a20      	ldr	r2, [pc, #128]	; (8006d40 <TIM_OC1_SetConfig+0xe0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d10c      	bne.n	8006cde <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	f023 0308 	bic.w	r3, r3, #8
 8006cca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	f023 0304 	bic.w	r3, r3, #4
 8006cdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a16      	ldr	r2, [pc, #88]	; (8006d3c <TIM_OC1_SetConfig+0xdc>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d003      	beq.n	8006cee <TIM_OC1_SetConfig+0x8e>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a15      	ldr	r2, [pc, #84]	; (8006d40 <TIM_OC1_SetConfig+0xe0>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d111      	bne.n	8006d12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	693a      	ldr	r2, [r7, #16]
 8006d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	621a      	str	r2, [r3, #32]
}
 8006d2c:	bf00      	nop
 8006d2e:	371c      	adds	r7, #28
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr
 8006d38:	fffeff8f 	.word	0xfffeff8f
 8006d3c:	40010000 	.word	0x40010000
 8006d40:	40010400 	.word	0x40010400

08006d44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	f023 0210 	bic.w	r2, r3, #16
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4b2e      	ldr	r3, [pc, #184]	; (8006e28 <TIM_OC2_SetConfig+0xe4>)
 8006d70:	4013      	ands	r3, r2
 8006d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	021b      	lsls	r3, r3, #8
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	f023 0320 	bic.w	r3, r3, #32
 8006d8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	011b      	lsls	r3, r3, #4
 8006d96:	697a      	ldr	r2, [r7, #20]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a23      	ldr	r2, [pc, #140]	; (8006e2c <TIM_OC2_SetConfig+0xe8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d003      	beq.n	8006dac <TIM_OC2_SetConfig+0x68>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a22      	ldr	r2, [pc, #136]	; (8006e30 <TIM_OC2_SetConfig+0xec>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d10d      	bne.n	8006dc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a18      	ldr	r2, [pc, #96]	; (8006e2c <TIM_OC2_SetConfig+0xe8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d003      	beq.n	8006dd8 <TIM_OC2_SetConfig+0x94>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a17      	ldr	r2, [pc, #92]	; (8006e30 <TIM_OC2_SetConfig+0xec>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d113      	bne.n	8006e00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006de6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	693a      	ldr	r2, [r7, #16]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	693a      	ldr	r2, [r7, #16]
 8006e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	feff8fff 	.word	0xfeff8fff
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40010400 	.word	0x40010400

08006e34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	4b2d      	ldr	r3, [pc, #180]	; (8006f14 <TIM_OC3_SetConfig+0xe0>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0303 	bic.w	r3, r3, #3
 8006e6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68fa      	ldr	r2, [r7, #12]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	021b      	lsls	r3, r3, #8
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a22      	ldr	r2, [pc, #136]	; (8006f18 <TIM_OC3_SetConfig+0xe4>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d003      	beq.n	8006e9a <TIM_OC3_SetConfig+0x66>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a21      	ldr	r2, [pc, #132]	; (8006f1c <TIM_OC3_SetConfig+0xe8>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d10d      	bne.n	8006eb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ea0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a17      	ldr	r2, [pc, #92]	; (8006f18 <TIM_OC3_SetConfig+0xe4>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d003      	beq.n	8006ec6 <TIM_OC3_SetConfig+0x92>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a16      	ldr	r2, [pc, #88]	; (8006f1c <TIM_OC3_SetConfig+0xe8>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d113      	bne.n	8006eee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68fa      	ldr	r2, [r7, #12]
 8006ef8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	621a      	str	r2, [r3, #32]
}
 8006f08:	bf00      	nop
 8006f0a:	371c      	adds	r7, #28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr
 8006f14:	fffeff8f 	.word	0xfffeff8f
 8006f18:	40010000 	.word	0x40010000
 8006f1c:	40010400 	.word	0x40010400

08006f20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4b1e      	ldr	r3, [pc, #120]	; (8006fc4 <TIM_OC4_SetConfig+0xa4>)
 8006f4c:	4013      	ands	r3, r2
 8006f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	021b      	lsls	r3, r3, #8
 8006f5e:	68fa      	ldr	r2, [r7, #12]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	031b      	lsls	r3, r3, #12
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a13      	ldr	r2, [pc, #76]	; (8006fc8 <TIM_OC4_SetConfig+0xa8>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d003      	beq.n	8006f88 <TIM_OC4_SetConfig+0x68>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a12      	ldr	r2, [pc, #72]	; (8006fcc <TIM_OC4_SetConfig+0xac>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d109      	bne.n	8006f9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	695b      	ldr	r3, [r3, #20]
 8006f94:	019b      	lsls	r3, r3, #6
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	693a      	ldr	r2, [r7, #16]
 8006fb4:	621a      	str	r2, [r3, #32]
}
 8006fb6:	bf00      	nop
 8006fb8:	371c      	adds	r7, #28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	feff8fff 	.word	0xfeff8fff
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40010400 	.word	0x40010400

08006fd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ff8:	68fa      	ldr	r2, [r7, #12]
 8006ffa:	4b1b      	ldr	r3, [pc, #108]	; (8007068 <TIM_OC5_SetConfig+0x98>)
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007010:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	041b      	lsls	r3, r3, #16
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	4313      	orrs	r3, r2
 800701c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a12      	ldr	r2, [pc, #72]	; (800706c <TIM_OC5_SetConfig+0x9c>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d003      	beq.n	800702e <TIM_OC5_SetConfig+0x5e>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a11      	ldr	r2, [pc, #68]	; (8007070 <TIM_OC5_SetConfig+0xa0>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d109      	bne.n	8007042 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007034:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	695b      	ldr	r3, [r3, #20]
 800703a:	021b      	lsls	r3, r3, #8
 800703c:	697a      	ldr	r2, [r7, #20]
 800703e:	4313      	orrs	r3, r2
 8007040:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	697a      	ldr	r2, [r7, #20]
 8007046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	68fa      	ldr	r2, [r7, #12]
 800704c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	685a      	ldr	r2, [r3, #4]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	693a      	ldr	r2, [r7, #16]
 800705a:	621a      	str	r2, [r3, #32]
}
 800705c:	bf00      	nop
 800705e:	371c      	adds	r7, #28
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr
 8007068:	fffeff8f 	.word	0xfffeff8f
 800706c:	40010000 	.word	0x40010000
 8007070:	40010400 	.word	0x40010400

08007074 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007074:	b480      	push	{r7}
 8007076:	b087      	sub	sp, #28
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6a1b      	ldr	r3, [r3, #32]
 800708e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	4b1c      	ldr	r3, [pc, #112]	; (8007110 <TIM_OC6_SetConfig+0x9c>)
 80070a0:	4013      	ands	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	021b      	lsls	r3, r3, #8
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80070b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	051b      	lsls	r3, r3, #20
 80070be:	693a      	ldr	r2, [r7, #16]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a13      	ldr	r2, [pc, #76]	; (8007114 <TIM_OC6_SetConfig+0xa0>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d003      	beq.n	80070d4 <TIM_OC6_SetConfig+0x60>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a12      	ldr	r2, [pc, #72]	; (8007118 <TIM_OC6_SetConfig+0xa4>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d109      	bne.n	80070e8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80070da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	029b      	lsls	r3, r3, #10
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	697a      	ldr	r2, [r7, #20]
 80070ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	621a      	str	r2, [r3, #32]
}
 8007102:	bf00      	nop
 8007104:	371c      	adds	r7, #28
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	feff8fff 	.word	0xfeff8fff
 8007114:	40010000 	.word	0x40010000
 8007118:	40010400 	.word	0x40010400

0800711c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800711c:	b480      	push	{r7}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a1b      	ldr	r3, [r3, #32]
 800712c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6a1b      	ldr	r3, [r3, #32]
 8007132:	f023 0201 	bic.w	r2, r3, #1
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	693a      	ldr	r2, [r7, #16]
 800714e:	4313      	orrs	r3, r2
 8007150:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	f023 030a 	bic.w	r3, r3, #10
 8007158:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	4313      	orrs	r3, r2
 8007160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	693a      	ldr	r2, [r7, #16]
 8007166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	697a      	ldr	r2, [r7, #20]
 800716c:	621a      	str	r2, [r3, #32]
}
 800716e:	bf00      	nop
 8007170:	371c      	adds	r7, #28
 8007172:	46bd      	mov	sp, r7
 8007174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007178:	4770      	bx	lr

0800717a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800717a:	b480      	push	{r7}
 800717c:	b087      	sub	sp, #28
 800717e:	af00      	add	r7, sp, #0
 8007180:	60f8      	str	r0, [r7, #12]
 8007182:	60b9      	str	r1, [r7, #8]
 8007184:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	f023 0210 	bic.w	r2, r3, #16
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a1b      	ldr	r3, [r3, #32]
 800719c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071a4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	031b      	lsls	r3, r3, #12
 80071aa:	697a      	ldr	r2, [r7, #20]
 80071ac:	4313      	orrs	r3, r2
 80071ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071b6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	011b      	lsls	r3, r3, #4
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	4313      	orrs	r3, r2
 80071c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	621a      	str	r2, [r3, #32]
}
 80071ce:	bf00      	nop
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d8:	4770      	bx	lr

080071da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071da:	b480      	push	{r7}
 80071dc:	b085      	sub	sp, #20
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
 80071e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	f043 0307 	orr.w	r3, r3, #7
 80071fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	609a      	str	r2, [r3, #8]
}
 8007204:	bf00      	nop
 8007206:	3714      	adds	r7, #20
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007210:	b480      	push	{r7}
 8007212:	b087      	sub	sp, #28
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
 800721c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800722a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	021a      	lsls	r2, r3, #8
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	431a      	orrs	r2, r3
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	4313      	orrs	r3, r2
 8007238:	697a      	ldr	r2, [r7, #20]
 800723a:	4313      	orrs	r3, r2
 800723c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	609a      	str	r2, [r3, #8]
}
 8007244:	bf00      	nop
 8007246:	371c      	adds	r7, #28
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f003 031f 	and.w	r3, r3, #31
 8007262:	2201      	movs	r2, #1
 8007264:	fa02 f303 	lsl.w	r3, r2, r3
 8007268:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6a1a      	ldr	r2, [r3, #32]
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	43db      	mvns	r3, r3
 8007272:	401a      	ands	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6a1a      	ldr	r2, [r3, #32]
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	f003 031f 	and.w	r3, r3, #31
 8007282:	6879      	ldr	r1, [r7, #4]
 8007284:	fa01 f303 	lsl.w	r3, r1, r3
 8007288:	431a      	orrs	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	621a      	str	r2, [r3, #32]
}
 800728e:	bf00      	nop
 8007290:	371c      	adds	r7, #28
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
	...

0800729c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d101      	bne.n	80072b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072b0:	2302      	movs	r3, #2
 80072b2:	e06d      	b.n	8007390 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2202      	movs	r2, #2
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a30      	ldr	r2, [pc, #192]	; (800739c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d004      	beq.n	80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a2f      	ldr	r2, [pc, #188]	; (80073a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d108      	bne.n	80072fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80072ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007300:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	4313      	orrs	r3, r2
 800730a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a20      	ldr	r2, [pc, #128]	; (800739c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d022      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007326:	d01d      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a1d      	ldr	r2, [pc, #116]	; (80073a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d018      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a1c      	ldr	r2, [pc, #112]	; (80073a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d013      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a1a      	ldr	r2, [pc, #104]	; (80073ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d00e      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a15      	ldr	r2, [pc, #84]	; (80073a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d009      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	4a16      	ldr	r2, [pc, #88]	; (80073b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d004      	beq.n	8007364 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4a15      	ldr	r2, [pc, #84]	; (80073b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d10c      	bne.n	800737e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800736a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	68ba      	ldr	r2, [r7, #8]
 8007372:	4313      	orrs	r3, r2
 8007374:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3714      	adds	r7, #20
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	40010000 	.word	0x40010000
 80073a0:	40010400 	.word	0x40010400
 80073a4:	40000400 	.word	0x40000400
 80073a8:	40000800 	.word	0x40000800
 80073ac:	40000c00 	.word	0x40000c00
 80073b0:	40014000 	.word	0x40014000
 80073b4:	40001800 	.word	0x40001800

080073b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b082      	sub	sp, #8
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d101      	bne.n	8007406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e040      	b.n	8007488 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800740a:	2b00      	cmp	r3, #0
 800740c:	d106      	bne.n	800741c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f7fa ff2e 	bl	8002278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2224      	movs	r2, #36	; 0x24
 8007420:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0201 	bic.w	r2, r2, #1
 8007430:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 fba2 	bl	8007b7c <UART_SetConfig>
 8007438:	4603      	mov	r3, r0
 800743a:	2b01      	cmp	r3, #1
 800743c:	d101      	bne.n	8007442 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e022      	b.n	8007488 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 fdfa 	bl	8008044 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800745e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	689a      	ldr	r2, [r3, #8]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800746e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f042 0201 	orr.w	r2, r2, #1
 800747e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 fe81 	bl	8008188 <UART_CheckIdleState>
 8007486:	4603      	mov	r3, r0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b08a      	sub	sp, #40	; 0x28
 8007494:	af02      	add	r7, sp, #8
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	603b      	str	r3, [r7, #0]
 800749c:	4613      	mov	r3, r2
 800749e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074a4:	2b20      	cmp	r3, #32
 80074a6:	d171      	bne.n	800758c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d002      	beq.n	80074b4 <HAL_UART_Transmit+0x24>
 80074ae:	88fb      	ldrh	r3, [r7, #6]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d101      	bne.n	80074b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e06a      	b.n	800758e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2221      	movs	r2, #33	; 0x21
 80074c4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074c6:	f7fb f861 	bl	800258c <HAL_GetTick>
 80074ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	88fa      	ldrh	r2, [r7, #6]
 80074d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	88fa      	ldrh	r2, [r7, #6]
 80074d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e4:	d108      	bne.n	80074f8 <HAL_UART_Transmit+0x68>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d104      	bne.n	80074f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	61bb      	str	r3, [r7, #24]
 80074f6:	e003      	b.n	8007500 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074fc:	2300      	movs	r3, #0
 80074fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007500:	e02c      	b.n	800755c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	2200      	movs	r2, #0
 800750a:	2180      	movs	r1, #128	; 0x80
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 fe72 	bl	80081f6 <UART_WaitOnFlagUntilTimeout>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d001      	beq.n	800751c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e038      	b.n	800758e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10b      	bne.n	800753a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	461a      	mov	r2, r3
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007530:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	3302      	adds	r3, #2
 8007536:	61bb      	str	r3, [r7, #24]
 8007538:	e007      	b.n	800754a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	781a      	ldrb	r2, [r3, #0]
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	3301      	adds	r3, #1
 8007548:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007550:	b29b      	uxth	r3, r3
 8007552:	3b01      	subs	r3, #1
 8007554:	b29a      	uxth	r2, r3
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007562:	b29b      	uxth	r3, r3
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1cc      	bne.n	8007502 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	2200      	movs	r2, #0
 8007570:	2140      	movs	r1, #64	; 0x40
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 fe3f 	bl	80081f6 <UART_WaitOnFlagUntilTimeout>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d001      	beq.n	8007582 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e005      	b.n	800758e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2220      	movs	r2, #32
 8007586:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	e000      	b.n	800758e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800758c:	2302      	movs	r3, #2
  }
}
 800758e:	4618      	mov	r0, r3
 8007590:	3720      	adds	r7, #32
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b0ba      	sub	sp, #232	; 0xe8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	689b      	ldr	r3, [r3, #8]
 80075ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80075c2:	f640 030f 	movw	r3, #2063	; 0x80f
 80075c6:	4013      	ands	r3, r2
 80075c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80075cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d115      	bne.n	8007600 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80075d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075d8:	f003 0320 	and.w	r3, r3, #32
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00f      	beq.n	8007600 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80075e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075e4:	f003 0320 	and.w	r3, r3, #32
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d009      	beq.n	8007600 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f000 8297 	beq.w	8007b24 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	4798      	blx	r3
      }
      return;
 80075fe:	e291      	b.n	8007b24 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007600:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007604:	2b00      	cmp	r3, #0
 8007606:	f000 8117 	beq.w	8007838 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800760a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800760e:	f003 0301 	and.w	r3, r3, #1
 8007612:	2b00      	cmp	r3, #0
 8007614:	d106      	bne.n	8007624 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007616:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800761a:	4b85      	ldr	r3, [pc, #532]	; (8007830 <HAL_UART_IRQHandler+0x298>)
 800761c:	4013      	ands	r3, r2
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 810a 	beq.w	8007838 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007628:	f003 0301 	and.w	r3, r3, #1
 800762c:	2b00      	cmp	r3, #0
 800762e:	d011      	beq.n	8007654 <HAL_UART_IRQHandler+0xbc>
 8007630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00b      	beq.n	8007654 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2201      	movs	r2, #1
 8007642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800764a:	f043 0201 	orr.w	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d011      	beq.n	8007684 <HAL_UART_IRQHandler+0xec>
 8007660:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007664:	f003 0301 	and.w	r3, r3, #1
 8007668:	2b00      	cmp	r3, #0
 800766a:	d00b      	beq.n	8007684 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2202      	movs	r2, #2
 8007672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800767a:	f043 0204 	orr.w	r2, r3, #4
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007688:	f003 0304 	and.w	r3, r3, #4
 800768c:	2b00      	cmp	r3, #0
 800768e:	d011      	beq.n	80076b4 <HAL_UART_IRQHandler+0x11c>
 8007690:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007694:	f003 0301 	and.w	r3, r3, #1
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00b      	beq.n	80076b4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2204      	movs	r2, #4
 80076a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076aa:	f043 0202 	orr.w	r2, r3, #2
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076b8:	f003 0308 	and.w	r3, r3, #8
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d017      	beq.n	80076f0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076c4:	f003 0320 	and.w	r3, r3, #32
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d105      	bne.n	80076d8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80076cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076d0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d00b      	beq.n	80076f0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2208      	movs	r2, #8
 80076de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076e6:	f043 0208 	orr.w	r2, r3, #8
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80076f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d012      	beq.n	8007722 <HAL_UART_IRQHandler+0x18a>
 80076fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007700:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00c      	beq.n	8007722 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007710:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007718:	f043 0220 	orr.w	r2, r3, #32
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 81fd 	beq.w	8007b28 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800772e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007732:	f003 0320 	and.w	r3, r3, #32
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00d      	beq.n	8007756 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800773a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800773e:	f003 0320 	and.w	r3, r3, #32
 8007742:	2b00      	cmp	r3, #0
 8007744:	d007      	beq.n	8007756 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800774a:	2b00      	cmp	r3, #0
 800774c:	d003      	beq.n	8007756 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800775c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800776a:	2b40      	cmp	r3, #64	; 0x40
 800776c:	d005      	beq.n	800777a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800776e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007772:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007776:	2b00      	cmp	r3, #0
 8007778:	d04f      	beq.n	800781a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 fe01 	bl	8008382 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800778a:	2b40      	cmp	r3, #64	; 0x40
 800778c:	d141      	bne.n	8007812 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3308      	adds	r3, #8
 8007794:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800779c:	e853 3f00 	ldrex	r3, [r3]
 80077a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80077a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80077a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3308      	adds	r3, #8
 80077b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80077ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80077be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80077c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80077d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1d9      	bne.n	800778e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d013      	beq.n	800780a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077e6:	4a13      	ldr	r2, [pc, #76]	; (8007834 <HAL_UART_IRQHandler+0x29c>)
 80077e8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7fb f87d 	bl	80028ee <HAL_DMA_Abort_IT>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d017      	beq.n	800782a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007804:	4610      	mov	r0, r2
 8007806:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007808:	e00f      	b.n	800782a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f9a0 	bl	8007b50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007810:	e00b      	b.n	800782a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f99c 	bl	8007b50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007818:	e007      	b.n	800782a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f998 	bl	8007b50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007828:	e17e      	b.n	8007b28 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800782a:	bf00      	nop
    return;
 800782c:	e17c      	b.n	8007b28 <HAL_UART_IRQHandler+0x590>
 800782e:	bf00      	nop
 8007830:	04000120 	.word	0x04000120
 8007834:	0800844b 	.word	0x0800844b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800783c:	2b01      	cmp	r3, #1
 800783e:	f040 814c 	bne.w	8007ada <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007846:	f003 0310 	and.w	r3, r3, #16
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 8145 	beq.w	8007ada <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007854:	f003 0310 	and.w	r3, r3, #16
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 813e 	beq.w	8007ada <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2210      	movs	r2, #16
 8007864:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007870:	2b40      	cmp	r3, #64	; 0x40
 8007872:	f040 80b6 	bne.w	80079e2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007882:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 8150 	beq.w	8007b2c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007896:	429a      	cmp	r2, r3
 8007898:	f080 8148 	bcs.w	8007b2c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80078a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078aa:	69db      	ldr	r3, [r3, #28]
 80078ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078b0:	f000 8086 	beq.w	80079c0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80078c0:	e853 3f00 	ldrex	r3, [r3]
 80078c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80078c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80078cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	461a      	mov	r2, r3
 80078da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80078de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80078e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80078ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80078f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1da      	bne.n	80078b4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3308      	adds	r3, #8
 8007904:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800790e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007910:	f023 0301 	bic.w	r3, r3, #1
 8007914:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	3308      	adds	r3, #8
 800791e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007922:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007926:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007928:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800792a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007934:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e1      	bne.n	80078fe <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3308      	adds	r3, #8
 8007940:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007942:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007944:	e853 3f00 	ldrex	r3, [r3]
 8007948:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800794a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800794c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007950:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3308      	adds	r3, #8
 800795a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800795e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007960:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007962:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007964:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007966:	e841 2300 	strex	r3, r2, [r1]
 800796a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800796c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1e3      	bne.n	800793a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2220      	movs	r2, #32
 8007976:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007986:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007988:	e853 3f00 	ldrex	r3, [r3]
 800798c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800798e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007990:	f023 0310 	bic.w	r3, r3, #16
 8007994:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	461a      	mov	r2, r3
 800799e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80079a2:	65bb      	str	r3, [r7, #88]	; 0x58
 80079a4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079aa:	e841 2300 	strex	r3, r2, [r1]
 80079ae:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1e4      	bne.n	8007980 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079ba:	4618      	mov	r0, r3
 80079bc:	f7fa ff27 	bl	800280e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	1ad3      	subs	r3, r2, r3
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	4619      	mov	r1, r3
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f8c2 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079e0:	e0a4      	b.n	8007b2c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f000 8096 	beq.w	8007b30 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	f000 8091 	beq.w	8007b30 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a16:	e853 3f00 	ldrex	r3, [r3]
 8007a1a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a22:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007a30:	647b      	str	r3, [r7, #68]	; 0x44
 8007a32:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a34:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a38:	e841 2300 	strex	r3, r2, [r1]
 8007a3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e4      	bne.n	8007a0e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	3308      	adds	r3, #8
 8007a4a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4e:	e853 3f00 	ldrex	r3, [r3]
 8007a52:	623b      	str	r3, [r7, #32]
   return(result);
 8007a54:	6a3b      	ldr	r3, [r7, #32]
 8007a56:	f023 0301 	bic.w	r3, r3, #1
 8007a5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3308      	adds	r3, #8
 8007a64:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a68:	633a      	str	r2, [r7, #48]	; 0x30
 8007a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e3      	bne.n	8007a44 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	e853 3f00 	ldrex	r3, [r3]
 8007a9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f023 0310 	bic.w	r3, r3, #16
 8007aa4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	461a      	mov	r2, r3
 8007aae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ab2:	61fb      	str	r3, [r7, #28]
 8007ab4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab6:	69b9      	ldr	r1, [r7, #24]
 8007ab8:	69fa      	ldr	r2, [r7, #28]
 8007aba:	e841 2300 	strex	r3, r2, [r1]
 8007abe:	617b      	str	r3, [r7, #20]
   return(result);
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d1e4      	bne.n	8007a90 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2202      	movs	r2, #2
 8007aca:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007acc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f846 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007ad8:	e02a      	b.n	8007b30 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00e      	beq.n	8007b04 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d008      	beq.n	8007b04 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d01c      	beq.n	8007b34 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	4798      	blx	r3
    }
    return;
 8007b02:	e017      	b.n	8007b34 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d012      	beq.n	8007b36 <HAL_UART_IRQHandler+0x59e>
 8007b10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00c      	beq.n	8007b36 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fcaa 	bl	8008476 <UART_EndTransmit_IT>
    return;
 8007b22:	e008      	b.n	8007b36 <HAL_UART_IRQHandler+0x59e>
      return;
 8007b24:	bf00      	nop
 8007b26:	e006      	b.n	8007b36 <HAL_UART_IRQHandler+0x59e>
    return;
 8007b28:	bf00      	nop
 8007b2a:	e004      	b.n	8007b36 <HAL_UART_IRQHandler+0x59e>
      return;
 8007b2c:	bf00      	nop
 8007b2e:	e002      	b.n	8007b36 <HAL_UART_IRQHandler+0x59e>
      return;
 8007b30:	bf00      	nop
 8007b32:	e000      	b.n	8007b36 <HAL_UART_IRQHandler+0x59e>
    return;
 8007b34:	bf00      	nop
  }

}
 8007b36:	37e8      	adds	r7, #232	; 0xe8
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b088      	sub	sp, #32
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b84:	2300      	movs	r3, #0
 8007b86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	431a      	orrs	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	431a      	orrs	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	4ba6      	ldr	r3, [pc, #664]	; (8007e40 <UART_SetConfig+0x2c4>)
 8007ba8:	4013      	ands	r3, r2
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	6812      	ldr	r2, [r2, #0]
 8007bae:	6979      	ldr	r1, [r7, #20]
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6a1b      	ldr	r3, [r3, #32]
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	697a      	ldr	r2, [r7, #20]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	4a94      	ldr	r2, [pc, #592]	; (8007e44 <UART_SetConfig+0x2c8>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d120      	bne.n	8007c3a <UART_SetConfig+0xbe>
 8007bf8:	4b93      	ldr	r3, [pc, #588]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bfe:	f003 0303 	and.w	r3, r3, #3
 8007c02:	2b03      	cmp	r3, #3
 8007c04:	d816      	bhi.n	8007c34 <UART_SetConfig+0xb8>
 8007c06:	a201      	add	r2, pc, #4	; (adr r2, 8007c0c <UART_SetConfig+0x90>)
 8007c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c0c:	08007c1d 	.word	0x08007c1d
 8007c10:	08007c29 	.word	0x08007c29
 8007c14:	08007c23 	.word	0x08007c23
 8007c18:	08007c2f 	.word	0x08007c2f
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	77fb      	strb	r3, [r7, #31]
 8007c20:	e150      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c22:	2302      	movs	r3, #2
 8007c24:	77fb      	strb	r3, [r7, #31]
 8007c26:	e14d      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c28:	2304      	movs	r3, #4
 8007c2a:	77fb      	strb	r3, [r7, #31]
 8007c2c:	e14a      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c2e:	2308      	movs	r3, #8
 8007c30:	77fb      	strb	r3, [r7, #31]
 8007c32:	e147      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c34:	2310      	movs	r3, #16
 8007c36:	77fb      	strb	r3, [r7, #31]
 8007c38:	e144      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a83      	ldr	r2, [pc, #524]	; (8007e4c <UART_SetConfig+0x2d0>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d132      	bne.n	8007caa <UART_SetConfig+0x12e>
 8007c44:	4b80      	ldr	r3, [pc, #512]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c4a:	f003 030c 	and.w	r3, r3, #12
 8007c4e:	2b0c      	cmp	r3, #12
 8007c50:	d828      	bhi.n	8007ca4 <UART_SetConfig+0x128>
 8007c52:	a201      	add	r2, pc, #4	; (adr r2, 8007c58 <UART_SetConfig+0xdc>)
 8007c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c58:	08007c8d 	.word	0x08007c8d
 8007c5c:	08007ca5 	.word	0x08007ca5
 8007c60:	08007ca5 	.word	0x08007ca5
 8007c64:	08007ca5 	.word	0x08007ca5
 8007c68:	08007c99 	.word	0x08007c99
 8007c6c:	08007ca5 	.word	0x08007ca5
 8007c70:	08007ca5 	.word	0x08007ca5
 8007c74:	08007ca5 	.word	0x08007ca5
 8007c78:	08007c93 	.word	0x08007c93
 8007c7c:	08007ca5 	.word	0x08007ca5
 8007c80:	08007ca5 	.word	0x08007ca5
 8007c84:	08007ca5 	.word	0x08007ca5
 8007c88:	08007c9f 	.word	0x08007c9f
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	77fb      	strb	r3, [r7, #31]
 8007c90:	e118      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c92:	2302      	movs	r3, #2
 8007c94:	77fb      	strb	r3, [r7, #31]
 8007c96:	e115      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c98:	2304      	movs	r3, #4
 8007c9a:	77fb      	strb	r3, [r7, #31]
 8007c9c:	e112      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007c9e:	2308      	movs	r3, #8
 8007ca0:	77fb      	strb	r3, [r7, #31]
 8007ca2:	e10f      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007ca4:	2310      	movs	r3, #16
 8007ca6:	77fb      	strb	r3, [r7, #31]
 8007ca8:	e10c      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a68      	ldr	r2, [pc, #416]	; (8007e50 <UART_SetConfig+0x2d4>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d120      	bne.n	8007cf6 <UART_SetConfig+0x17a>
 8007cb4:	4b64      	ldr	r3, [pc, #400]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007cbe:	2b30      	cmp	r3, #48	; 0x30
 8007cc0:	d013      	beq.n	8007cea <UART_SetConfig+0x16e>
 8007cc2:	2b30      	cmp	r3, #48	; 0x30
 8007cc4:	d814      	bhi.n	8007cf0 <UART_SetConfig+0x174>
 8007cc6:	2b20      	cmp	r3, #32
 8007cc8:	d009      	beq.n	8007cde <UART_SetConfig+0x162>
 8007cca:	2b20      	cmp	r3, #32
 8007ccc:	d810      	bhi.n	8007cf0 <UART_SetConfig+0x174>
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d002      	beq.n	8007cd8 <UART_SetConfig+0x15c>
 8007cd2:	2b10      	cmp	r3, #16
 8007cd4:	d006      	beq.n	8007ce4 <UART_SetConfig+0x168>
 8007cd6:	e00b      	b.n	8007cf0 <UART_SetConfig+0x174>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	77fb      	strb	r3, [r7, #31]
 8007cdc:	e0f2      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007cde:	2302      	movs	r3, #2
 8007ce0:	77fb      	strb	r3, [r7, #31]
 8007ce2:	e0ef      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007ce4:	2304      	movs	r3, #4
 8007ce6:	77fb      	strb	r3, [r7, #31]
 8007ce8:	e0ec      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007cea:	2308      	movs	r3, #8
 8007cec:	77fb      	strb	r3, [r7, #31]
 8007cee:	e0e9      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007cf0:	2310      	movs	r3, #16
 8007cf2:	77fb      	strb	r3, [r7, #31]
 8007cf4:	e0e6      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a56      	ldr	r2, [pc, #344]	; (8007e54 <UART_SetConfig+0x2d8>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d120      	bne.n	8007d42 <UART_SetConfig+0x1c6>
 8007d00:	4b51      	ldr	r3, [pc, #324]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007d0a:	2bc0      	cmp	r3, #192	; 0xc0
 8007d0c:	d013      	beq.n	8007d36 <UART_SetConfig+0x1ba>
 8007d0e:	2bc0      	cmp	r3, #192	; 0xc0
 8007d10:	d814      	bhi.n	8007d3c <UART_SetConfig+0x1c0>
 8007d12:	2b80      	cmp	r3, #128	; 0x80
 8007d14:	d009      	beq.n	8007d2a <UART_SetConfig+0x1ae>
 8007d16:	2b80      	cmp	r3, #128	; 0x80
 8007d18:	d810      	bhi.n	8007d3c <UART_SetConfig+0x1c0>
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <UART_SetConfig+0x1a8>
 8007d1e:	2b40      	cmp	r3, #64	; 0x40
 8007d20:	d006      	beq.n	8007d30 <UART_SetConfig+0x1b4>
 8007d22:	e00b      	b.n	8007d3c <UART_SetConfig+0x1c0>
 8007d24:	2300      	movs	r3, #0
 8007d26:	77fb      	strb	r3, [r7, #31]
 8007d28:	e0cc      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	77fb      	strb	r3, [r7, #31]
 8007d2e:	e0c9      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d30:	2304      	movs	r3, #4
 8007d32:	77fb      	strb	r3, [r7, #31]
 8007d34:	e0c6      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d36:	2308      	movs	r3, #8
 8007d38:	77fb      	strb	r3, [r7, #31]
 8007d3a:	e0c3      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d3c:	2310      	movs	r3, #16
 8007d3e:	77fb      	strb	r3, [r7, #31]
 8007d40:	e0c0      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a44      	ldr	r2, [pc, #272]	; (8007e58 <UART_SetConfig+0x2dc>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d125      	bne.n	8007d98 <UART_SetConfig+0x21c>
 8007d4c:	4b3e      	ldr	r3, [pc, #248]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d5a:	d017      	beq.n	8007d8c <UART_SetConfig+0x210>
 8007d5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d60:	d817      	bhi.n	8007d92 <UART_SetConfig+0x216>
 8007d62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d66:	d00b      	beq.n	8007d80 <UART_SetConfig+0x204>
 8007d68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d6c:	d811      	bhi.n	8007d92 <UART_SetConfig+0x216>
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d003      	beq.n	8007d7a <UART_SetConfig+0x1fe>
 8007d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d76:	d006      	beq.n	8007d86 <UART_SetConfig+0x20a>
 8007d78:	e00b      	b.n	8007d92 <UART_SetConfig+0x216>
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	77fb      	strb	r3, [r7, #31]
 8007d7e:	e0a1      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d80:	2302      	movs	r3, #2
 8007d82:	77fb      	strb	r3, [r7, #31]
 8007d84:	e09e      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d86:	2304      	movs	r3, #4
 8007d88:	77fb      	strb	r3, [r7, #31]
 8007d8a:	e09b      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d8c:	2308      	movs	r3, #8
 8007d8e:	77fb      	strb	r3, [r7, #31]
 8007d90:	e098      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d92:	2310      	movs	r3, #16
 8007d94:	77fb      	strb	r3, [r7, #31]
 8007d96:	e095      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a2f      	ldr	r2, [pc, #188]	; (8007e5c <UART_SetConfig+0x2e0>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d125      	bne.n	8007dee <UART_SetConfig+0x272>
 8007da2:	4b29      	ldr	r3, [pc, #164]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007dac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007db0:	d017      	beq.n	8007de2 <UART_SetConfig+0x266>
 8007db2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007db6:	d817      	bhi.n	8007de8 <UART_SetConfig+0x26c>
 8007db8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dbc:	d00b      	beq.n	8007dd6 <UART_SetConfig+0x25a>
 8007dbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dc2:	d811      	bhi.n	8007de8 <UART_SetConfig+0x26c>
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d003      	beq.n	8007dd0 <UART_SetConfig+0x254>
 8007dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dcc:	d006      	beq.n	8007ddc <UART_SetConfig+0x260>
 8007dce:	e00b      	b.n	8007de8 <UART_SetConfig+0x26c>
 8007dd0:	2301      	movs	r3, #1
 8007dd2:	77fb      	strb	r3, [r7, #31]
 8007dd4:	e076      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007dd6:	2302      	movs	r3, #2
 8007dd8:	77fb      	strb	r3, [r7, #31]
 8007dda:	e073      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007ddc:	2304      	movs	r3, #4
 8007dde:	77fb      	strb	r3, [r7, #31]
 8007de0:	e070      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007de2:	2308      	movs	r3, #8
 8007de4:	77fb      	strb	r3, [r7, #31]
 8007de6:	e06d      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007de8:	2310      	movs	r3, #16
 8007dea:	77fb      	strb	r3, [r7, #31]
 8007dec:	e06a      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a1b      	ldr	r2, [pc, #108]	; (8007e60 <UART_SetConfig+0x2e4>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d138      	bne.n	8007e6a <UART_SetConfig+0x2ee>
 8007df8:	4b13      	ldr	r3, [pc, #76]	; (8007e48 <UART_SetConfig+0x2cc>)
 8007dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dfe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007e02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e06:	d017      	beq.n	8007e38 <UART_SetConfig+0x2bc>
 8007e08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e0c:	d82a      	bhi.n	8007e64 <UART_SetConfig+0x2e8>
 8007e0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e12:	d00b      	beq.n	8007e2c <UART_SetConfig+0x2b0>
 8007e14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e18:	d824      	bhi.n	8007e64 <UART_SetConfig+0x2e8>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d003      	beq.n	8007e26 <UART_SetConfig+0x2aa>
 8007e1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e22:	d006      	beq.n	8007e32 <UART_SetConfig+0x2b6>
 8007e24:	e01e      	b.n	8007e64 <UART_SetConfig+0x2e8>
 8007e26:	2300      	movs	r3, #0
 8007e28:	77fb      	strb	r3, [r7, #31]
 8007e2a:	e04b      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	77fb      	strb	r3, [r7, #31]
 8007e30:	e048      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007e32:	2304      	movs	r3, #4
 8007e34:	77fb      	strb	r3, [r7, #31]
 8007e36:	e045      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007e38:	2308      	movs	r3, #8
 8007e3a:	77fb      	strb	r3, [r7, #31]
 8007e3c:	e042      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007e3e:	bf00      	nop
 8007e40:	efff69f3 	.word	0xefff69f3
 8007e44:	40011000 	.word	0x40011000
 8007e48:	40023800 	.word	0x40023800
 8007e4c:	40004400 	.word	0x40004400
 8007e50:	40004800 	.word	0x40004800
 8007e54:	40004c00 	.word	0x40004c00
 8007e58:	40005000 	.word	0x40005000
 8007e5c:	40011400 	.word	0x40011400
 8007e60:	40007800 	.word	0x40007800
 8007e64:	2310      	movs	r3, #16
 8007e66:	77fb      	strb	r3, [r7, #31]
 8007e68:	e02c      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a72      	ldr	r2, [pc, #456]	; (8008038 <UART_SetConfig+0x4bc>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d125      	bne.n	8007ec0 <UART_SetConfig+0x344>
 8007e74:	4b71      	ldr	r3, [pc, #452]	; (800803c <UART_SetConfig+0x4c0>)
 8007e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007e7e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e82:	d017      	beq.n	8007eb4 <UART_SetConfig+0x338>
 8007e84:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007e88:	d817      	bhi.n	8007eba <UART_SetConfig+0x33e>
 8007e8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e8e:	d00b      	beq.n	8007ea8 <UART_SetConfig+0x32c>
 8007e90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e94:	d811      	bhi.n	8007eba <UART_SetConfig+0x33e>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <UART_SetConfig+0x326>
 8007e9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e9e:	d006      	beq.n	8007eae <UART_SetConfig+0x332>
 8007ea0:	e00b      	b.n	8007eba <UART_SetConfig+0x33e>
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	77fb      	strb	r3, [r7, #31]
 8007ea6:	e00d      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007ea8:	2302      	movs	r3, #2
 8007eaa:	77fb      	strb	r3, [r7, #31]
 8007eac:	e00a      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007eae:	2304      	movs	r3, #4
 8007eb0:	77fb      	strb	r3, [r7, #31]
 8007eb2:	e007      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007eb4:	2308      	movs	r3, #8
 8007eb6:	77fb      	strb	r3, [r7, #31]
 8007eb8:	e004      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007eba:	2310      	movs	r3, #16
 8007ebc:	77fb      	strb	r3, [r7, #31]
 8007ebe:	e001      	b.n	8007ec4 <UART_SetConfig+0x348>
 8007ec0:	2310      	movs	r3, #16
 8007ec2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ecc:	d15b      	bne.n	8007f86 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007ece:	7ffb      	ldrb	r3, [r7, #31]
 8007ed0:	2b08      	cmp	r3, #8
 8007ed2:	d828      	bhi.n	8007f26 <UART_SetConfig+0x3aa>
 8007ed4:	a201      	add	r2, pc, #4	; (adr r2, 8007edc <UART_SetConfig+0x360>)
 8007ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eda:	bf00      	nop
 8007edc:	08007f01 	.word	0x08007f01
 8007ee0:	08007f09 	.word	0x08007f09
 8007ee4:	08007f11 	.word	0x08007f11
 8007ee8:	08007f27 	.word	0x08007f27
 8007eec:	08007f17 	.word	0x08007f17
 8007ef0:	08007f27 	.word	0x08007f27
 8007ef4:	08007f27 	.word	0x08007f27
 8007ef8:	08007f27 	.word	0x08007f27
 8007efc:	08007f1f 	.word	0x08007f1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f00:	f7fd fa14 	bl	800532c <HAL_RCC_GetPCLK1Freq>
 8007f04:	61b8      	str	r0, [r7, #24]
        break;
 8007f06:	e013      	b.n	8007f30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f08:	f7fd fa24 	bl	8005354 <HAL_RCC_GetPCLK2Freq>
 8007f0c:	61b8      	str	r0, [r7, #24]
        break;
 8007f0e:	e00f      	b.n	8007f30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f10:	4b4b      	ldr	r3, [pc, #300]	; (8008040 <UART_SetConfig+0x4c4>)
 8007f12:	61bb      	str	r3, [r7, #24]
        break;
 8007f14:	e00c      	b.n	8007f30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f16:	f7fd f8f7 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 8007f1a:	61b8      	str	r0, [r7, #24]
        break;
 8007f1c:	e008      	b.n	8007f30 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f22:	61bb      	str	r3, [r7, #24]
        break;
 8007f24:	e004      	b.n	8007f30 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007f26:	2300      	movs	r3, #0
 8007f28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	77bb      	strb	r3, [r7, #30]
        break;
 8007f2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d074      	beq.n	8008020 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	005a      	lsls	r2, r3, #1
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	085b      	lsrs	r3, r3, #1
 8007f40:	441a      	add	r2, r3
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f4a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	2b0f      	cmp	r3, #15
 8007f50:	d916      	bls.n	8007f80 <UART_SetConfig+0x404>
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f58:	d212      	bcs.n	8007f80 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	b29b      	uxth	r3, r3
 8007f5e:	f023 030f 	bic.w	r3, r3, #15
 8007f62:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	085b      	lsrs	r3, r3, #1
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	f003 0307 	and.w	r3, r3, #7
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	89fb      	ldrh	r3, [r7, #14]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	89fa      	ldrh	r2, [r7, #14]
 8007f7c:	60da      	str	r2, [r3, #12]
 8007f7e:	e04f      	b.n	8008020 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	77bb      	strb	r3, [r7, #30]
 8007f84:	e04c      	b.n	8008020 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f86:	7ffb      	ldrb	r3, [r7, #31]
 8007f88:	2b08      	cmp	r3, #8
 8007f8a:	d828      	bhi.n	8007fde <UART_SetConfig+0x462>
 8007f8c:	a201      	add	r2, pc, #4	; (adr r2, 8007f94 <UART_SetConfig+0x418>)
 8007f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f92:	bf00      	nop
 8007f94:	08007fb9 	.word	0x08007fb9
 8007f98:	08007fc1 	.word	0x08007fc1
 8007f9c:	08007fc9 	.word	0x08007fc9
 8007fa0:	08007fdf 	.word	0x08007fdf
 8007fa4:	08007fcf 	.word	0x08007fcf
 8007fa8:	08007fdf 	.word	0x08007fdf
 8007fac:	08007fdf 	.word	0x08007fdf
 8007fb0:	08007fdf 	.word	0x08007fdf
 8007fb4:	08007fd7 	.word	0x08007fd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fb8:	f7fd f9b8 	bl	800532c <HAL_RCC_GetPCLK1Freq>
 8007fbc:	61b8      	str	r0, [r7, #24]
        break;
 8007fbe:	e013      	b.n	8007fe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fc0:	f7fd f9c8 	bl	8005354 <HAL_RCC_GetPCLK2Freq>
 8007fc4:	61b8      	str	r0, [r7, #24]
        break;
 8007fc6:	e00f      	b.n	8007fe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fc8:	4b1d      	ldr	r3, [pc, #116]	; (8008040 <UART_SetConfig+0x4c4>)
 8007fca:	61bb      	str	r3, [r7, #24]
        break;
 8007fcc:	e00c      	b.n	8007fe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fce:	f7fd f89b 	bl	8005108 <HAL_RCC_GetSysClockFreq>
 8007fd2:	61b8      	str	r0, [r7, #24]
        break;
 8007fd4:	e008      	b.n	8007fe8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fda:	61bb      	str	r3, [r7, #24]
        break;
 8007fdc:	e004      	b.n	8007fe8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	77bb      	strb	r3, [r7, #30]
        break;
 8007fe6:	bf00      	nop
    }

    if (pclk != 0U)
 8007fe8:	69bb      	ldr	r3, [r7, #24]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d018      	beq.n	8008020 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	085a      	lsrs	r2, r3, #1
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	441a      	add	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008000:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	2b0f      	cmp	r3, #15
 8008006:	d909      	bls.n	800801c <UART_SetConfig+0x4a0>
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800800e:	d205      	bcs.n	800801c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	b29a      	uxth	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	60da      	str	r2, [r3, #12]
 800801a:	e001      	b.n	8008020 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800801c:	2301      	movs	r3, #1
 800801e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800802c:	7fbb      	ldrb	r3, [r7, #30]
}
 800802e:	4618      	mov	r0, r3
 8008030:	3720      	adds	r7, #32
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
 8008036:	bf00      	nop
 8008038:	40007c00 	.word	0x40007c00
 800803c:	40023800 	.word	0x40023800
 8008040:	00f42400 	.word	0x00f42400

08008044 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008044:	b480      	push	{r7}
 8008046:	b083      	sub	sp, #12
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00a      	beq.n	800806e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008072:	f003 0302 	and.w	r3, r3, #2
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00a      	beq.n	8008090 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	430a      	orrs	r2, r1
 800808e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008094:	f003 0304 	and.w	r3, r3, #4
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00a      	beq.n	80080b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b6:	f003 0308 	and.w	r3, r3, #8
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d8:	f003 0310 	and.w	r3, r3, #16
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00a      	beq.n	80080f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fa:	f003 0320 	and.w	r3, r3, #32
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	430a      	orrs	r2, r1
 8008116:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800811c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008120:	2b00      	cmp	r3, #0
 8008122:	d01a      	beq.n	800815a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800813e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008142:	d10a      	bne.n	800815a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00a      	beq.n	800817c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	430a      	orrs	r2, r1
 800817a:	605a      	str	r2, [r3, #4]
  }
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b086      	sub	sp, #24
 800818c:	af02      	add	r7, sp, #8
 800818e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008198:	f7fa f9f8 	bl	800258c <HAL_GetTick>
 800819c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 0308 	and.w	r3, r3, #8
 80081a8:	2b08      	cmp	r3, #8
 80081aa:	d10e      	bne.n	80081ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081b0:	9300      	str	r3, [sp, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 f81b 	bl	80081f6 <UART_WaitOnFlagUntilTimeout>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e011      	b.n	80081ee <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2220      	movs	r2, #32
 80081ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081f6:	b580      	push	{r7, lr}
 80081f8:	b09c      	sub	sp, #112	; 0x70
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	60f8      	str	r0, [r7, #12]
 80081fe:	60b9      	str	r1, [r7, #8]
 8008200:	603b      	str	r3, [r7, #0]
 8008202:	4613      	mov	r3, r2
 8008204:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008206:	e0a7      	b.n	8008358 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008208:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800820a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820e:	f000 80a3 	beq.w	8008358 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008212:	f7fa f9bb 	bl	800258c <HAL_GetTick>
 8008216:	4602      	mov	r2, r0
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800821e:	429a      	cmp	r2, r3
 8008220:	d302      	bcc.n	8008228 <UART_WaitOnFlagUntilTimeout+0x32>
 8008222:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008224:	2b00      	cmp	r3, #0
 8008226:	d13f      	bne.n	80082a8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008230:	e853 3f00 	ldrex	r3, [r3]
 8008234:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008238:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800823c:	667b      	str	r3, [r7, #100]	; 0x64
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	461a      	mov	r2, r3
 8008244:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008246:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008248:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800824c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800824e:	e841 2300 	strex	r3, r2, [r1]
 8008252:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008254:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008256:	2b00      	cmp	r3, #0
 8008258:	d1e6      	bne.n	8008228 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008262:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008264:	e853 3f00 	ldrex	r3, [r3]
 8008268:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800826a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800826c:	f023 0301 	bic.w	r3, r3, #1
 8008270:	663b      	str	r3, [r7, #96]	; 0x60
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	3308      	adds	r3, #8
 8008278:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800827a:	64ba      	str	r2, [r7, #72]	; 0x48
 800827c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800827e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008280:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008282:	e841 2300 	strex	r3, r2, [r1]
 8008286:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008288:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1e5      	bne.n	800825a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2220      	movs	r2, #32
 8008292:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2220      	movs	r2, #32
 8008298:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2200      	movs	r2, #0
 80082a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80082a4:	2303      	movs	r3, #3
 80082a6:	e068      	b.n	800837a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0304 	and.w	r3, r3, #4
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d050      	beq.n	8008358 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082c4:	d148      	bne.n	8008358 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082ce:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d8:	e853 3f00 	ldrex	r3, [r3]
 80082dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80082de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80082e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	461a      	mov	r2, r3
 80082ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082ee:	637b      	str	r3, [r7, #52]	; 0x34
 80082f0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80082f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80082fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e6      	bne.n	80082d0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3308      	adds	r3, #8
 8008308:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	697b      	ldr	r3, [r7, #20]
 800830c:	e853 3f00 	ldrex	r3, [r3]
 8008310:	613b      	str	r3, [r7, #16]
   return(result);
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	f023 0301 	bic.w	r3, r3, #1
 8008318:	66bb      	str	r3, [r7, #104]	; 0x68
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	3308      	adds	r3, #8
 8008320:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008322:	623a      	str	r2, [r7, #32]
 8008324:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008326:	69f9      	ldr	r1, [r7, #28]
 8008328:	6a3a      	ldr	r2, [r7, #32]
 800832a:	e841 2300 	strex	r3, r2, [r1]
 800832e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008330:	69bb      	ldr	r3, [r7, #24]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1e5      	bne.n	8008302 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2220      	movs	r2, #32
 800833a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2220      	movs	r2, #32
 8008340:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2220      	movs	r2, #32
 8008348:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e010      	b.n	800837a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	69da      	ldr	r2, [r3, #28]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	4013      	ands	r3, r2
 8008362:	68ba      	ldr	r2, [r7, #8]
 8008364:	429a      	cmp	r2, r3
 8008366:	bf0c      	ite	eq
 8008368:	2301      	moveq	r3, #1
 800836a:	2300      	movne	r3, #0
 800836c:	b2db      	uxtb	r3, r3
 800836e:	461a      	mov	r2, r3
 8008370:	79fb      	ldrb	r3, [r7, #7]
 8008372:	429a      	cmp	r2, r3
 8008374:	f43f af48 	beq.w	8008208 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3770      	adds	r7, #112	; 0x70
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008382:	b480      	push	{r7}
 8008384:	b095      	sub	sp, #84	; 0x54
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008392:	e853 3f00 	ldrex	r3, [r3]
 8008396:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800839e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	461a      	mov	r2, r3
 80083a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083a8:	643b      	str	r3, [r7, #64]	; 0x40
 80083aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80083ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80083b0:	e841 2300 	strex	r3, r2, [r1]
 80083b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80083b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d1e6      	bne.n	800838a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3308      	adds	r3, #8
 80083c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	6a3b      	ldr	r3, [r7, #32]
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	f023 0301 	bic.w	r3, r3, #1
 80083d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3308      	adds	r3, #8
 80083da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80083de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80083e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e5      	bne.n	80083bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d118      	bne.n	800842a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	e853 3f00 	ldrex	r3, [r3]
 8008404:	60bb      	str	r3, [r7, #8]
   return(result);
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	f023 0310 	bic.w	r3, r3, #16
 800840c:	647b      	str	r3, [r7, #68]	; 0x44
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008416:	61bb      	str	r3, [r7, #24]
 8008418:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841a:	6979      	ldr	r1, [r7, #20]
 800841c:	69ba      	ldr	r2, [r7, #24]
 800841e:	e841 2300 	strex	r3, r2, [r1]
 8008422:	613b      	str	r3, [r7, #16]
   return(result);
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1e6      	bne.n	80083f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2220      	movs	r2, #32
 800842e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800843e:	bf00      	nop
 8008440:	3754      	adds	r7, #84	; 0x54
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr

0800844a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008456:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2200      	movs	r2, #0
 800845c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008468:	68f8      	ldr	r0, [r7, #12]
 800846a:	f7ff fb71 	bl	8007b50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800846e:	bf00      	nop
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}

08008476 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008476:	b580      	push	{r7, lr}
 8008478:	b088      	sub	sp, #32
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	e853 3f00 	ldrex	r3, [r3]
 800848a:	60bb      	str	r3, [r7, #8]
   return(result);
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008492:	61fb      	str	r3, [r7, #28]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	461a      	mov	r2, r3
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	61bb      	str	r3, [r7, #24]
 800849e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a0:	6979      	ldr	r1, [r7, #20]
 80084a2:	69ba      	ldr	r2, [r7, #24]
 80084a4:	e841 2300 	strex	r3, r2, [r1]
 80084a8:	613b      	str	r3, [r7, #16]
   return(result);
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d1e6      	bne.n	800847e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2220      	movs	r2, #32
 80084b4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff fb3d 	bl	8007b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084c2:	bf00      	nop
 80084c4:	3720      	adds	r7, #32
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084cc:	b084      	sub	sp, #16
 80084ce:	b580      	push	{r7, lr}
 80084d0:	b084      	sub	sp, #16
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	f107 001c 	add.w	r0, r7, #28
 80084da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	d120      	bne.n	8008526 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	4b20      	ldr	r3, [pc, #128]	; (8008578 <USB_CoreInit+0xac>)
 80084f6:	4013      	ands	r3, r2
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008508:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800850a:	2b01      	cmp	r3, #1
 800850c:	d105      	bne.n	800851a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fa96 	bl	8008a4c <USB_CoreReset>
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]
 8008524:	e010      	b.n	8008548 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fa8a 	bl	8008a4c <USB_CoreReset>
 8008538:	4603      	mov	r3, r0
 800853a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008540:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854a:	2b01      	cmp	r3, #1
 800854c:	d10b      	bne.n	8008566 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f043 0206 	orr.w	r2, r3, #6
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	f043 0220 	orr.w	r2, r3, #32
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008566:	7bfb      	ldrb	r3, [r7, #15]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008572:	b004      	add	sp, #16
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	ffbdffbf 	.word	0xffbdffbf

0800857c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	f023 0201 	bic.w	r2, r3, #1
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008590:	2300      	movs	r3, #0
}
 8008592:	4618      	mov	r0, r3
 8008594:	370c      	adds	r7, #12
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800859e:	b580      	push	{r7, lr}
 80085a0:	b084      	sub	sp, #16
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
 80085a6:	460b      	mov	r3, r1
 80085a8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80085aa:	2300      	movs	r3, #0
 80085ac:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80085ba:	78fb      	ldrb	r3, [r7, #3]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d115      	bne.n	80085ec <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	68db      	ldr	r3, [r3, #12]
 80085c4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80085cc:	2001      	movs	r0, #1
 80085ce:	f7f9 ffe9 	bl	80025a4 <HAL_Delay>
      ms++;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	3301      	adds	r3, #1
 80085d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 fa29 	bl	8008a30 <USB_GetMode>
 80085de:	4603      	mov	r3, r0
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d01e      	beq.n	8008622 <USB_SetCurrentMode+0x84>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b31      	cmp	r3, #49	; 0x31
 80085e8:	d9f0      	bls.n	80085cc <USB_SetCurrentMode+0x2e>
 80085ea:	e01a      	b.n	8008622 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80085ec:	78fb      	ldrb	r3, [r7, #3]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d115      	bne.n	800861e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80085fe:	2001      	movs	r0, #1
 8008600:	f7f9 ffd0 	bl	80025a4 <HAL_Delay>
      ms++;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	3301      	adds	r3, #1
 8008608:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 fa10 	bl	8008a30 <USB_GetMode>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	d005      	beq.n	8008622 <USB_SetCurrentMode+0x84>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2b31      	cmp	r3, #49	; 0x31
 800861a:	d9f0      	bls.n	80085fe <USB_SetCurrentMode+0x60>
 800861c:	e001      	b.n	8008622 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e005      	b.n	800862e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2b32      	cmp	r3, #50	; 0x32
 8008626:	d101      	bne.n	800862c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008628:	2301      	movs	r3, #1
 800862a:	e000      	b.n	800862e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008638:	b084      	sub	sp, #16
 800863a:	b580      	push	{r7, lr}
 800863c:	b086      	sub	sp, #24
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800864a:	2300      	movs	r3, #0
 800864c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008652:	2300      	movs	r3, #0
 8008654:	613b      	str	r3, [r7, #16]
 8008656:	e009      	b.n	800866c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	3340      	adds	r3, #64	; 0x40
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4413      	add	r3, r2
 8008662:	2200      	movs	r2, #0
 8008664:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	3301      	adds	r3, #1
 800866a:	613b      	str	r3, [r7, #16]
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	2b0e      	cmp	r3, #14
 8008670:	d9f2      	bls.n	8008658 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008672:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008674:	2b00      	cmp	r3, #0
 8008676:	d11c      	bne.n	80086b2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008686:	f043 0302 	orr.w	r3, r3, #2
 800868a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008690:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	601a      	str	r2, [r3, #0]
 80086b0:	e005      	b.n	80086be <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80086c4:	461a      	mov	r2, r3
 80086c6:	2300      	movs	r3, #0
 80086c8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086d0:	4619      	mov	r1, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086d8:	461a      	mov	r2, r3
 80086da:	680b      	ldr	r3, [r1, #0]
 80086dc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80086de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d10c      	bne.n	80086fe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80086e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d104      	bne.n	80086f4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80086ea:	2100      	movs	r1, #0
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 f965 	bl	80089bc <USB_SetDevSpeed>
 80086f2:	e008      	b.n	8008706 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80086f4:	2101      	movs	r1, #1
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f960 	bl	80089bc <USB_SetDevSpeed>
 80086fc:	e003      	b.n	8008706 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80086fe:	2103      	movs	r1, #3
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 f95b 	bl	80089bc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008706:	2110      	movs	r1, #16
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 f8f3 	bl	80088f4 <USB_FlushTxFifo>
 800870e:	4603      	mov	r3, r0
 8008710:	2b00      	cmp	r3, #0
 8008712:	d001      	beq.n	8008718 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f000 f91f 	bl	800895c <USB_FlushRxFifo>
 800871e:	4603      	mov	r3, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d001      	beq.n	8008728 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800872e:	461a      	mov	r2, r3
 8008730:	2300      	movs	r3, #0
 8008732:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800873a:	461a      	mov	r2, r3
 800873c:	2300      	movs	r3, #0
 800873e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008746:	461a      	mov	r2, r3
 8008748:	2300      	movs	r3, #0
 800874a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800874c:	2300      	movs	r3, #0
 800874e:	613b      	str	r3, [r7, #16]
 8008750:	e043      	b.n	80087da <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	015a      	lsls	r2, r3, #5
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	4413      	add	r3, r2
 800875a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008764:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008768:	d118      	bne.n	800879c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d10a      	bne.n	8008786 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800877c:	461a      	mov	r2, r3
 800877e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008782:	6013      	str	r3, [r2, #0]
 8008784:	e013      	b.n	80087ae <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	015a      	lsls	r2, r3, #5
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	4413      	add	r3, r2
 800878e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008792:	461a      	mov	r2, r3
 8008794:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008798:	6013      	str	r3, [r2, #0]
 800879a:	e008      	b.n	80087ae <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087a8:	461a      	mov	r2, r3
 80087aa:	2300      	movs	r3, #0
 80087ac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087ba:	461a      	mov	r2, r3
 80087bc:	2300      	movs	r3, #0
 80087be:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087cc:	461a      	mov	r2, r3
 80087ce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80087d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	3301      	adds	r3, #1
 80087d8:	613b      	str	r3, [r7, #16]
 80087da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d3b7      	bcc.n	8008752 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087e2:	2300      	movs	r3, #0
 80087e4:	613b      	str	r3, [r7, #16]
 80087e6:	e043      	b.n	8008870 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80087fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80087fe:	d118      	bne.n	8008832 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d10a      	bne.n	800881c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	015a      	lsls	r2, r3, #5
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	4413      	add	r3, r2
 800880e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008812:	461a      	mov	r2, r3
 8008814:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008818:	6013      	str	r3, [r2, #0]
 800881a:	e013      	b.n	8008844 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	015a      	lsls	r2, r3, #5
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	4413      	add	r3, r2
 8008824:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008828:	461a      	mov	r2, r3
 800882a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800882e:	6013      	str	r3, [r2, #0]
 8008830:	e008      	b.n	8008844 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	015a      	lsls	r2, r3, #5
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4413      	add	r3, r2
 800883a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800883e:	461a      	mov	r2, r3
 8008840:	2300      	movs	r3, #0
 8008842:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	015a      	lsls	r2, r3, #5
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	4413      	add	r3, r2
 800884c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008850:	461a      	mov	r2, r3
 8008852:	2300      	movs	r3, #0
 8008854:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	4413      	add	r3, r2
 800885e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008862:	461a      	mov	r2, r3
 8008864:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008868:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	3301      	adds	r3, #1
 800886e:	613b      	str	r3, [r7, #16]
 8008870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	429a      	cmp	r2, r3
 8008876:	d3b7      	bcc.n	80087e8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800887e:	691b      	ldr	r3, [r3, #16]
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008886:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800888a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008898:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800889a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800889c:	2b00      	cmp	r3, #0
 800889e:	d105      	bne.n	80088ac <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	f043 0210 	orr.w	r2, r3, #16
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	699a      	ldr	r2, [r3, #24]
 80088b0:	4b0e      	ldr	r3, [pc, #56]	; (80088ec <USB_DevInit+0x2b4>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80088b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d005      	beq.n	80088ca <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	699b      	ldr	r3, [r3, #24]
 80088c2:	f043 0208 	orr.w	r2, r3, #8
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80088ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d105      	bne.n	80088dc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	699a      	ldr	r2, [r3, #24]
 80088d4:	4b06      	ldr	r3, [pc, #24]	; (80088f0 <USB_DevInit+0x2b8>)
 80088d6:	4313      	orrs	r3, r2
 80088d8:	687a      	ldr	r2, [r7, #4]
 80088da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80088dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80088e8:	b004      	add	sp, #16
 80088ea:	4770      	bx	lr
 80088ec:	803c3800 	.word	0x803c3800
 80088f0:	40000004 	.word	0x40000004

080088f4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b085      	sub	sp, #20
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3301      	adds	r3, #1
 8008906:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	4a13      	ldr	r2, [pc, #76]	; (8008958 <USB_FlushTxFifo+0x64>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d901      	bls.n	8008914 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e01b      	b.n	800894c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	691b      	ldr	r3, [r3, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	daf2      	bge.n	8008902 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800891c:	2300      	movs	r3, #0
 800891e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	019b      	lsls	r3, r3, #6
 8008924:	f043 0220 	orr.w	r2, r3, #32
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	3301      	adds	r3, #1
 8008930:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	4a08      	ldr	r2, [pc, #32]	; (8008958 <USB_FlushTxFifo+0x64>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d901      	bls.n	800893e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e006      	b.n	800894c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	f003 0320 	and.w	r3, r3, #32
 8008946:	2b20      	cmp	r3, #32
 8008948:	d0f0      	beq.n	800892c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3714      	adds	r7, #20
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr
 8008958:	00030d40 	.word	0x00030d40

0800895c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800895c:	b480      	push	{r7}
 800895e:	b085      	sub	sp, #20
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3301      	adds	r3, #1
 800896c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	4a11      	ldr	r2, [pc, #68]	; (80089b8 <USB_FlushRxFifo+0x5c>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d901      	bls.n	800897a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008976:	2303      	movs	r3, #3
 8008978:	e018      	b.n	80089ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	691b      	ldr	r3, [r3, #16]
 800897e:	2b00      	cmp	r3, #0
 8008980:	daf2      	bge.n	8008968 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008982:	2300      	movs	r3, #0
 8008984:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2210      	movs	r2, #16
 800898a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	3301      	adds	r3, #1
 8008990:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	4a08      	ldr	r2, [pc, #32]	; (80089b8 <USB_FlushRxFifo+0x5c>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d901      	bls.n	800899e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800899a:	2303      	movs	r3, #3
 800899c:	e006      	b.n	80089ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	f003 0310 	and.w	r3, r3, #16
 80089a6:	2b10      	cmp	r3, #16
 80089a8:	d0f0      	beq.n	800898c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr
 80089b8:	00030d40 	.word	0x00030d40

080089bc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	460b      	mov	r3, r1
 80089c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	78fb      	ldrb	r3, [r7, #3]
 80089d6:	68f9      	ldr	r1, [r7, #12]
 80089d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089dc:	4313      	orrs	r3, r2
 80089de:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80089e0:	2300      	movs	r3, #0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr

080089ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b085      	sub	sp, #20
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68fa      	ldr	r2, [r7, #12]
 8008a04:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008a08:	f023 0303 	bic.w	r3, r3, #3
 8008a0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a1c:	f043 0302 	orr.w	r3, r3, #2
 8008a20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a22:	2300      	movs	r3, #0
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3714      	adds	r7, #20
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	f003 0301 	and.w	r3, r3, #1
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a54:	2300      	movs	r3, #0
 8008a56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	4a13      	ldr	r2, [pc, #76]	; (8008ab0 <USB_CoreReset+0x64>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d901      	bls.n	8008a6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008a66:	2303      	movs	r3, #3
 8008a68:	e01b      	b.n	8008aa2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	daf2      	bge.n	8008a58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008a72:	2300      	movs	r3, #0
 8008a74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	691b      	ldr	r3, [r3, #16]
 8008a7a:	f043 0201 	orr.w	r2, r3, #1
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	3301      	adds	r3, #1
 8008a86:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4a09      	ldr	r2, [pc, #36]	; (8008ab0 <USB_CoreReset+0x64>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d901      	bls.n	8008a94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e006      	b.n	8008aa2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	f003 0301 	and.w	r3, r3, #1
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d0f0      	beq.n	8008a82 <USB_CoreReset+0x36>

  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3714      	adds	r7, #20
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	00030d40 	.word	0x00030d40

08008ab4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008ab8:	4904      	ldr	r1, [pc, #16]	; (8008acc <MX_FATFS_Init+0x18>)
 8008aba:	4805      	ldr	r0, [pc, #20]	; (8008ad0 <MX_FATFS_Init+0x1c>)
 8008abc:	f000 f8b0 	bl	8008c20 <FATFS_LinkDriver>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	4b03      	ldr	r3, [pc, #12]	; (8008ad4 <MX_FATFS_Init+0x20>)
 8008ac6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008ac8:	bf00      	nop
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	20000bd0 	.word	0x20000bd0
 8008ad0:	2000000c 	.word	0x2000000c
 8008ad4:	20000bcc 	.word	0x20000bcc

08008ad8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	4603      	mov	r3, r0
 8008ae0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008ae2:	4b06      	ldr	r3, [pc, #24]	; (8008afc <USER_initialize+0x24>)
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008ae8:	4b04      	ldr	r3, [pc, #16]	; (8008afc <USER_initialize+0x24>)
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	370c      	adds	r7, #12
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	20000009 	.word	0x20000009

08008b00 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	4603      	mov	r3, r0
 8008b08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8008b0a:	4b06      	ldr	r3, [pc, #24]	; (8008b24 <USER_status+0x24>)
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008b10:	4b04      	ldr	r3, [pc, #16]	; (8008b24 <USER_status+0x24>)
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	370c      	adds	r7, #12
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	20000009 	.word	0x20000009

08008b28 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60b9      	str	r1, [r7, #8]
 8008b30:	607a      	str	r2, [r7, #4]
 8008b32:	603b      	str	r3, [r7, #0]
 8008b34:	4603      	mov	r3, r0
 8008b36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8008b38:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3714      	adds	r7, #20
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr

08008b46 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008b46:	b480      	push	{r7}
 8008b48:	b085      	sub	sp, #20
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
 8008b50:	603b      	str	r3, [r7, #0]
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8008b56:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	603a      	str	r2, [r7, #0]
 8008b6e:	71fb      	strb	r3, [r7, #7]
 8008b70:	460b      	mov	r3, r1
 8008b72:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8008b74:	2301      	movs	r3, #1
 8008b76:	73fb      	strb	r3, [r7, #15]
    return res;
 8008b78:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3714      	adds	r7, #20
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr
	...

08008b88 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b087      	sub	sp, #28
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	4613      	mov	r3, r2
 8008b94:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008b96:	2301      	movs	r3, #1
 8008b98:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008b9e:	4b1f      	ldr	r3, [pc, #124]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008ba0:	7a5b      	ldrb	r3, [r3, #9]
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d131      	bne.n	8008c0c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008ba8:	4b1c      	ldr	r3, [pc, #112]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008baa:	7a5b      	ldrb	r3, [r3, #9]
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	461a      	mov	r2, r3
 8008bb0:	4b1a      	ldr	r3, [pc, #104]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bb2:	2100      	movs	r1, #0
 8008bb4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008bb6:	4b19      	ldr	r3, [pc, #100]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bb8:	7a5b      	ldrb	r3, [r3, #9]
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	4a17      	ldr	r2, [pc, #92]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	4413      	add	r3, r2
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008bc6:	4b15      	ldr	r3, [pc, #84]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bc8:	7a5b      	ldrb	r3, [r3, #9]
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	461a      	mov	r2, r3
 8008bce:	4b13      	ldr	r3, [pc, #76]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bd0:	4413      	add	r3, r2
 8008bd2:	79fa      	ldrb	r2, [r7, #7]
 8008bd4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008bd6:	4b11      	ldr	r3, [pc, #68]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008bd8:	7a5b      	ldrb	r3, [r3, #9]
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	1c5a      	adds	r2, r3, #1
 8008bde:	b2d1      	uxtb	r1, r2
 8008be0:	4a0e      	ldr	r2, [pc, #56]	; (8008c1c <FATFS_LinkDriverEx+0x94>)
 8008be2:	7251      	strb	r1, [r2, #9]
 8008be4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008be6:	7dbb      	ldrb	r3, [r7, #22]
 8008be8:	3330      	adds	r3, #48	; 0x30
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	3301      	adds	r3, #1
 8008bf4:	223a      	movs	r2, #58	; 0x3a
 8008bf6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	3302      	adds	r3, #2
 8008bfc:	222f      	movs	r2, #47	; 0x2f
 8008bfe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	3303      	adds	r3, #3
 8008c04:	2200      	movs	r2, #0
 8008c06:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	371c      	adds	r7, #28
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	20000bd4 	.word	0x20000bd4

08008c20 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
 8008c28:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	6839      	ldr	r1, [r7, #0]
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f7ff ffaa 	bl	8008b88 <FATFS_LinkDriverEx>
 8008c34:	4603      	mov	r3, r0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <__cvt>:
 8008c3e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c42:	ec55 4b10 	vmov	r4, r5, d0
 8008c46:	2d00      	cmp	r5, #0
 8008c48:	460e      	mov	r6, r1
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	462b      	mov	r3, r5
 8008c4e:	bfbb      	ittet	lt
 8008c50:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c54:	461d      	movlt	r5, r3
 8008c56:	2300      	movge	r3, #0
 8008c58:	232d      	movlt	r3, #45	; 0x2d
 8008c5a:	700b      	strb	r3, [r1, #0]
 8008c5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c62:	4691      	mov	r9, r2
 8008c64:	f023 0820 	bic.w	r8, r3, #32
 8008c68:	bfbc      	itt	lt
 8008c6a:	4622      	movlt	r2, r4
 8008c6c:	4614      	movlt	r4, r2
 8008c6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008c72:	d005      	beq.n	8008c80 <__cvt+0x42>
 8008c74:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008c78:	d100      	bne.n	8008c7c <__cvt+0x3e>
 8008c7a:	3601      	adds	r6, #1
 8008c7c:	2102      	movs	r1, #2
 8008c7e:	e000      	b.n	8008c82 <__cvt+0x44>
 8008c80:	2103      	movs	r1, #3
 8008c82:	ab03      	add	r3, sp, #12
 8008c84:	9301      	str	r3, [sp, #4]
 8008c86:	ab02      	add	r3, sp, #8
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	ec45 4b10 	vmov	d0, r4, r5
 8008c8e:	4653      	mov	r3, sl
 8008c90:	4632      	mov	r2, r6
 8008c92:	f001 f8b5 	bl	8009e00 <_dtoa_r>
 8008c96:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008c9a:	4607      	mov	r7, r0
 8008c9c:	d102      	bne.n	8008ca4 <__cvt+0x66>
 8008c9e:	f019 0f01 	tst.w	r9, #1
 8008ca2:	d022      	beq.n	8008cea <__cvt+0xac>
 8008ca4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ca8:	eb07 0906 	add.w	r9, r7, r6
 8008cac:	d110      	bne.n	8008cd0 <__cvt+0x92>
 8008cae:	783b      	ldrb	r3, [r7, #0]
 8008cb0:	2b30      	cmp	r3, #48	; 0x30
 8008cb2:	d10a      	bne.n	8008cca <__cvt+0x8c>
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	4620      	mov	r0, r4
 8008cba:	4629      	mov	r1, r5
 8008cbc:	f7f7 ff24 	bl	8000b08 <__aeabi_dcmpeq>
 8008cc0:	b918      	cbnz	r0, 8008cca <__cvt+0x8c>
 8008cc2:	f1c6 0601 	rsb	r6, r6, #1
 8008cc6:	f8ca 6000 	str.w	r6, [sl]
 8008cca:	f8da 3000 	ldr.w	r3, [sl]
 8008cce:	4499      	add	r9, r3
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	4629      	mov	r1, r5
 8008cd8:	f7f7 ff16 	bl	8000b08 <__aeabi_dcmpeq>
 8008cdc:	b108      	cbz	r0, 8008ce2 <__cvt+0xa4>
 8008cde:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ce2:	2230      	movs	r2, #48	; 0x30
 8008ce4:	9b03      	ldr	r3, [sp, #12]
 8008ce6:	454b      	cmp	r3, r9
 8008ce8:	d307      	bcc.n	8008cfa <__cvt+0xbc>
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cee:	1bdb      	subs	r3, r3, r7
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	b004      	add	sp, #16
 8008cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cfa:	1c59      	adds	r1, r3, #1
 8008cfc:	9103      	str	r1, [sp, #12]
 8008cfe:	701a      	strb	r2, [r3, #0]
 8008d00:	e7f0      	b.n	8008ce4 <__cvt+0xa6>

08008d02 <__exponent>:
 8008d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d04:	4603      	mov	r3, r0
 8008d06:	2900      	cmp	r1, #0
 8008d08:	bfb8      	it	lt
 8008d0a:	4249      	neglt	r1, r1
 8008d0c:	f803 2b02 	strb.w	r2, [r3], #2
 8008d10:	bfb4      	ite	lt
 8008d12:	222d      	movlt	r2, #45	; 0x2d
 8008d14:	222b      	movge	r2, #43	; 0x2b
 8008d16:	2909      	cmp	r1, #9
 8008d18:	7042      	strb	r2, [r0, #1]
 8008d1a:	dd2a      	ble.n	8008d72 <__exponent+0x70>
 8008d1c:	f10d 0207 	add.w	r2, sp, #7
 8008d20:	4617      	mov	r7, r2
 8008d22:	260a      	movs	r6, #10
 8008d24:	4694      	mov	ip, r2
 8008d26:	fb91 f5f6 	sdiv	r5, r1, r6
 8008d2a:	fb06 1415 	mls	r4, r6, r5, r1
 8008d2e:	3430      	adds	r4, #48	; 0x30
 8008d30:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008d34:	460c      	mov	r4, r1
 8008d36:	2c63      	cmp	r4, #99	; 0x63
 8008d38:	f102 32ff 	add.w	r2, r2, #4294967295
 8008d3c:	4629      	mov	r1, r5
 8008d3e:	dcf1      	bgt.n	8008d24 <__exponent+0x22>
 8008d40:	3130      	adds	r1, #48	; 0x30
 8008d42:	f1ac 0402 	sub.w	r4, ip, #2
 8008d46:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008d4a:	1c41      	adds	r1, r0, #1
 8008d4c:	4622      	mov	r2, r4
 8008d4e:	42ba      	cmp	r2, r7
 8008d50:	d30a      	bcc.n	8008d68 <__exponent+0x66>
 8008d52:	f10d 0209 	add.w	r2, sp, #9
 8008d56:	eba2 020c 	sub.w	r2, r2, ip
 8008d5a:	42bc      	cmp	r4, r7
 8008d5c:	bf88      	it	hi
 8008d5e:	2200      	movhi	r2, #0
 8008d60:	4413      	add	r3, r2
 8008d62:	1a18      	subs	r0, r3, r0
 8008d64:	b003      	add	sp, #12
 8008d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d68:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008d6c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008d70:	e7ed      	b.n	8008d4e <__exponent+0x4c>
 8008d72:	2330      	movs	r3, #48	; 0x30
 8008d74:	3130      	adds	r1, #48	; 0x30
 8008d76:	7083      	strb	r3, [r0, #2]
 8008d78:	70c1      	strb	r1, [r0, #3]
 8008d7a:	1d03      	adds	r3, r0, #4
 8008d7c:	e7f1      	b.n	8008d62 <__exponent+0x60>
	...

08008d80 <_printf_float>:
 8008d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d84:	ed2d 8b02 	vpush	{d8}
 8008d88:	b08d      	sub	sp, #52	; 0x34
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008d90:	4616      	mov	r6, r2
 8008d92:	461f      	mov	r7, r3
 8008d94:	4605      	mov	r5, r0
 8008d96:	f000 ff2b 	bl	8009bf0 <_localeconv_r>
 8008d9a:	f8d0 a000 	ldr.w	sl, [r0]
 8008d9e:	4650      	mov	r0, sl
 8008da0:	f7f7 fa86 	bl	80002b0 <strlen>
 8008da4:	2300      	movs	r3, #0
 8008da6:	930a      	str	r3, [sp, #40]	; 0x28
 8008da8:	6823      	ldr	r3, [r4, #0]
 8008daa:	9305      	str	r3, [sp, #20]
 8008dac:	f8d8 3000 	ldr.w	r3, [r8]
 8008db0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008db4:	3307      	adds	r3, #7
 8008db6:	f023 0307 	bic.w	r3, r3, #7
 8008dba:	f103 0208 	add.w	r2, r3, #8
 8008dbe:	f8c8 2000 	str.w	r2, [r8]
 8008dc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008dc6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008dca:	9307      	str	r3, [sp, #28]
 8008dcc:	f8cd 8018 	str.w	r8, [sp, #24]
 8008dd0:	ee08 0a10 	vmov	s16, r0
 8008dd4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008dd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ddc:	4b9e      	ldr	r3, [pc, #632]	; (8009058 <_printf_float+0x2d8>)
 8008dde:	f04f 32ff 	mov.w	r2, #4294967295
 8008de2:	f7f7 fec3 	bl	8000b6c <__aeabi_dcmpun>
 8008de6:	bb88      	cbnz	r0, 8008e4c <_printf_float+0xcc>
 8008de8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dec:	4b9a      	ldr	r3, [pc, #616]	; (8009058 <_printf_float+0x2d8>)
 8008dee:	f04f 32ff 	mov.w	r2, #4294967295
 8008df2:	f7f7 fe9d 	bl	8000b30 <__aeabi_dcmple>
 8008df6:	bb48      	cbnz	r0, 8008e4c <_printf_float+0xcc>
 8008df8:	2200      	movs	r2, #0
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	4640      	mov	r0, r8
 8008dfe:	4649      	mov	r1, r9
 8008e00:	f7f7 fe8c 	bl	8000b1c <__aeabi_dcmplt>
 8008e04:	b110      	cbz	r0, 8008e0c <_printf_float+0x8c>
 8008e06:	232d      	movs	r3, #45	; 0x2d
 8008e08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e0c:	4a93      	ldr	r2, [pc, #588]	; (800905c <_printf_float+0x2dc>)
 8008e0e:	4b94      	ldr	r3, [pc, #592]	; (8009060 <_printf_float+0x2e0>)
 8008e10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e14:	bf94      	ite	ls
 8008e16:	4690      	movls	r8, r2
 8008e18:	4698      	movhi	r8, r3
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	9b05      	ldr	r3, [sp, #20]
 8008e20:	f023 0304 	bic.w	r3, r3, #4
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	f04f 0900 	mov.w	r9, #0
 8008e2a:	9700      	str	r7, [sp, #0]
 8008e2c:	4633      	mov	r3, r6
 8008e2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e30:	4621      	mov	r1, r4
 8008e32:	4628      	mov	r0, r5
 8008e34:	f000 f9da 	bl	80091ec <_printf_common>
 8008e38:	3001      	adds	r0, #1
 8008e3a:	f040 8090 	bne.w	8008f5e <_printf_float+0x1de>
 8008e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e42:	b00d      	add	sp, #52	; 0x34
 8008e44:	ecbd 8b02 	vpop	{d8}
 8008e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e4c:	4642      	mov	r2, r8
 8008e4e:	464b      	mov	r3, r9
 8008e50:	4640      	mov	r0, r8
 8008e52:	4649      	mov	r1, r9
 8008e54:	f7f7 fe8a 	bl	8000b6c <__aeabi_dcmpun>
 8008e58:	b140      	cbz	r0, 8008e6c <_printf_float+0xec>
 8008e5a:	464b      	mov	r3, r9
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	bfbc      	itt	lt
 8008e60:	232d      	movlt	r3, #45	; 0x2d
 8008e62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008e66:	4a7f      	ldr	r2, [pc, #508]	; (8009064 <_printf_float+0x2e4>)
 8008e68:	4b7f      	ldr	r3, [pc, #508]	; (8009068 <_printf_float+0x2e8>)
 8008e6a:	e7d1      	b.n	8008e10 <_printf_float+0x90>
 8008e6c:	6863      	ldr	r3, [r4, #4]
 8008e6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008e72:	9206      	str	r2, [sp, #24]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	d13f      	bne.n	8008ef8 <_printf_float+0x178>
 8008e78:	2306      	movs	r3, #6
 8008e7a:	6063      	str	r3, [r4, #4]
 8008e7c:	9b05      	ldr	r3, [sp, #20]
 8008e7e:	6861      	ldr	r1, [r4, #4]
 8008e80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008e84:	2300      	movs	r3, #0
 8008e86:	9303      	str	r3, [sp, #12]
 8008e88:	ab0a      	add	r3, sp, #40	; 0x28
 8008e8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008e8e:	ab09      	add	r3, sp, #36	; 0x24
 8008e90:	ec49 8b10 	vmov	d0, r8, r9
 8008e94:	9300      	str	r3, [sp, #0]
 8008e96:	6022      	str	r2, [r4, #0]
 8008e98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f7ff fece 	bl	8008c3e <__cvt>
 8008ea2:	9b06      	ldr	r3, [sp, #24]
 8008ea4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ea6:	2b47      	cmp	r3, #71	; 0x47
 8008ea8:	4680      	mov	r8, r0
 8008eaa:	d108      	bne.n	8008ebe <_printf_float+0x13e>
 8008eac:	1cc8      	adds	r0, r1, #3
 8008eae:	db02      	blt.n	8008eb6 <_printf_float+0x136>
 8008eb0:	6863      	ldr	r3, [r4, #4]
 8008eb2:	4299      	cmp	r1, r3
 8008eb4:	dd41      	ble.n	8008f3a <_printf_float+0x1ba>
 8008eb6:	f1ab 0302 	sub.w	r3, fp, #2
 8008eba:	fa5f fb83 	uxtb.w	fp, r3
 8008ebe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ec2:	d820      	bhi.n	8008f06 <_printf_float+0x186>
 8008ec4:	3901      	subs	r1, #1
 8008ec6:	465a      	mov	r2, fp
 8008ec8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ecc:	9109      	str	r1, [sp, #36]	; 0x24
 8008ece:	f7ff ff18 	bl	8008d02 <__exponent>
 8008ed2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ed4:	1813      	adds	r3, r2, r0
 8008ed6:	2a01      	cmp	r2, #1
 8008ed8:	4681      	mov	r9, r0
 8008eda:	6123      	str	r3, [r4, #16]
 8008edc:	dc02      	bgt.n	8008ee4 <_printf_float+0x164>
 8008ede:	6822      	ldr	r2, [r4, #0]
 8008ee0:	07d2      	lsls	r2, r2, #31
 8008ee2:	d501      	bpl.n	8008ee8 <_printf_float+0x168>
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	6123      	str	r3, [r4, #16]
 8008ee8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d09c      	beq.n	8008e2a <_printf_float+0xaa>
 8008ef0:	232d      	movs	r3, #45	; 0x2d
 8008ef2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ef6:	e798      	b.n	8008e2a <_printf_float+0xaa>
 8008ef8:	9a06      	ldr	r2, [sp, #24]
 8008efa:	2a47      	cmp	r2, #71	; 0x47
 8008efc:	d1be      	bne.n	8008e7c <_printf_float+0xfc>
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d1bc      	bne.n	8008e7c <_printf_float+0xfc>
 8008f02:	2301      	movs	r3, #1
 8008f04:	e7b9      	b.n	8008e7a <_printf_float+0xfa>
 8008f06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f0a:	d118      	bne.n	8008f3e <_printf_float+0x1be>
 8008f0c:	2900      	cmp	r1, #0
 8008f0e:	6863      	ldr	r3, [r4, #4]
 8008f10:	dd0b      	ble.n	8008f2a <_printf_float+0x1aa>
 8008f12:	6121      	str	r1, [r4, #16]
 8008f14:	b913      	cbnz	r3, 8008f1c <_printf_float+0x19c>
 8008f16:	6822      	ldr	r2, [r4, #0]
 8008f18:	07d0      	lsls	r0, r2, #31
 8008f1a:	d502      	bpl.n	8008f22 <_printf_float+0x1a2>
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	440b      	add	r3, r1
 8008f20:	6123      	str	r3, [r4, #16]
 8008f22:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f24:	f04f 0900 	mov.w	r9, #0
 8008f28:	e7de      	b.n	8008ee8 <_printf_float+0x168>
 8008f2a:	b913      	cbnz	r3, 8008f32 <_printf_float+0x1b2>
 8008f2c:	6822      	ldr	r2, [r4, #0]
 8008f2e:	07d2      	lsls	r2, r2, #31
 8008f30:	d501      	bpl.n	8008f36 <_printf_float+0x1b6>
 8008f32:	3302      	adds	r3, #2
 8008f34:	e7f4      	b.n	8008f20 <_printf_float+0x1a0>
 8008f36:	2301      	movs	r3, #1
 8008f38:	e7f2      	b.n	8008f20 <_printf_float+0x1a0>
 8008f3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f40:	4299      	cmp	r1, r3
 8008f42:	db05      	blt.n	8008f50 <_printf_float+0x1d0>
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	6121      	str	r1, [r4, #16]
 8008f48:	07d8      	lsls	r0, r3, #31
 8008f4a:	d5ea      	bpl.n	8008f22 <_printf_float+0x1a2>
 8008f4c:	1c4b      	adds	r3, r1, #1
 8008f4e:	e7e7      	b.n	8008f20 <_printf_float+0x1a0>
 8008f50:	2900      	cmp	r1, #0
 8008f52:	bfd4      	ite	le
 8008f54:	f1c1 0202 	rsble	r2, r1, #2
 8008f58:	2201      	movgt	r2, #1
 8008f5a:	4413      	add	r3, r2
 8008f5c:	e7e0      	b.n	8008f20 <_printf_float+0x1a0>
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	055a      	lsls	r2, r3, #21
 8008f62:	d407      	bmi.n	8008f74 <_printf_float+0x1f4>
 8008f64:	6923      	ldr	r3, [r4, #16]
 8008f66:	4642      	mov	r2, r8
 8008f68:	4631      	mov	r1, r6
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	47b8      	blx	r7
 8008f6e:	3001      	adds	r0, #1
 8008f70:	d12c      	bne.n	8008fcc <_printf_float+0x24c>
 8008f72:	e764      	b.n	8008e3e <_printf_float+0xbe>
 8008f74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f78:	f240 80e0 	bls.w	800913c <_printf_float+0x3bc>
 8008f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f80:	2200      	movs	r2, #0
 8008f82:	2300      	movs	r3, #0
 8008f84:	f7f7 fdc0 	bl	8000b08 <__aeabi_dcmpeq>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d034      	beq.n	8008ff6 <_printf_float+0x276>
 8008f8c:	4a37      	ldr	r2, [pc, #220]	; (800906c <_printf_float+0x2ec>)
 8008f8e:	2301      	movs	r3, #1
 8008f90:	4631      	mov	r1, r6
 8008f92:	4628      	mov	r0, r5
 8008f94:	47b8      	blx	r7
 8008f96:	3001      	adds	r0, #1
 8008f98:	f43f af51 	beq.w	8008e3e <_printf_float+0xbe>
 8008f9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	db02      	blt.n	8008faa <_printf_float+0x22a>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	07d8      	lsls	r0, r3, #31
 8008fa8:	d510      	bpl.n	8008fcc <_printf_float+0x24c>
 8008faa:	ee18 3a10 	vmov	r3, s16
 8008fae:	4652      	mov	r2, sl
 8008fb0:	4631      	mov	r1, r6
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	47b8      	blx	r7
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f43f af41 	beq.w	8008e3e <_printf_float+0xbe>
 8008fbc:	f04f 0800 	mov.w	r8, #0
 8008fc0:	f104 091a 	add.w	r9, r4, #26
 8008fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	4543      	cmp	r3, r8
 8008fca:	dc09      	bgt.n	8008fe0 <_printf_float+0x260>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	079b      	lsls	r3, r3, #30
 8008fd0:	f100 8107 	bmi.w	80091e2 <_printf_float+0x462>
 8008fd4:	68e0      	ldr	r0, [r4, #12]
 8008fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fd8:	4298      	cmp	r0, r3
 8008fda:	bfb8      	it	lt
 8008fdc:	4618      	movlt	r0, r3
 8008fde:	e730      	b.n	8008e42 <_printf_float+0xc2>
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	464a      	mov	r2, r9
 8008fe4:	4631      	mov	r1, r6
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	47b8      	blx	r7
 8008fea:	3001      	adds	r0, #1
 8008fec:	f43f af27 	beq.w	8008e3e <_printf_float+0xbe>
 8008ff0:	f108 0801 	add.w	r8, r8, #1
 8008ff4:	e7e6      	b.n	8008fc4 <_printf_float+0x244>
 8008ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	dc39      	bgt.n	8009070 <_printf_float+0x2f0>
 8008ffc:	4a1b      	ldr	r2, [pc, #108]	; (800906c <_printf_float+0x2ec>)
 8008ffe:	2301      	movs	r3, #1
 8009000:	4631      	mov	r1, r6
 8009002:	4628      	mov	r0, r5
 8009004:	47b8      	blx	r7
 8009006:	3001      	adds	r0, #1
 8009008:	f43f af19 	beq.w	8008e3e <_printf_float+0xbe>
 800900c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009010:	4313      	orrs	r3, r2
 8009012:	d102      	bne.n	800901a <_printf_float+0x29a>
 8009014:	6823      	ldr	r3, [r4, #0]
 8009016:	07d9      	lsls	r1, r3, #31
 8009018:	d5d8      	bpl.n	8008fcc <_printf_float+0x24c>
 800901a:	ee18 3a10 	vmov	r3, s16
 800901e:	4652      	mov	r2, sl
 8009020:	4631      	mov	r1, r6
 8009022:	4628      	mov	r0, r5
 8009024:	47b8      	blx	r7
 8009026:	3001      	adds	r0, #1
 8009028:	f43f af09 	beq.w	8008e3e <_printf_float+0xbe>
 800902c:	f04f 0900 	mov.w	r9, #0
 8009030:	f104 0a1a 	add.w	sl, r4, #26
 8009034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009036:	425b      	negs	r3, r3
 8009038:	454b      	cmp	r3, r9
 800903a:	dc01      	bgt.n	8009040 <_printf_float+0x2c0>
 800903c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800903e:	e792      	b.n	8008f66 <_printf_float+0x1e6>
 8009040:	2301      	movs	r3, #1
 8009042:	4652      	mov	r2, sl
 8009044:	4631      	mov	r1, r6
 8009046:	4628      	mov	r0, r5
 8009048:	47b8      	blx	r7
 800904a:	3001      	adds	r0, #1
 800904c:	f43f aef7 	beq.w	8008e3e <_printf_float+0xbe>
 8009050:	f109 0901 	add.w	r9, r9, #1
 8009054:	e7ee      	b.n	8009034 <_printf_float+0x2b4>
 8009056:	bf00      	nop
 8009058:	7fefffff 	.word	0x7fefffff
 800905c:	0800d704 	.word	0x0800d704
 8009060:	0800d708 	.word	0x0800d708
 8009064:	0800d70c 	.word	0x0800d70c
 8009068:	0800d710 	.word	0x0800d710
 800906c:	0800d714 	.word	0x0800d714
 8009070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009072:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009074:	429a      	cmp	r2, r3
 8009076:	bfa8      	it	ge
 8009078:	461a      	movge	r2, r3
 800907a:	2a00      	cmp	r2, #0
 800907c:	4691      	mov	r9, r2
 800907e:	dc37      	bgt.n	80090f0 <_printf_float+0x370>
 8009080:	f04f 0b00 	mov.w	fp, #0
 8009084:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009088:	f104 021a 	add.w	r2, r4, #26
 800908c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800908e:	9305      	str	r3, [sp, #20]
 8009090:	eba3 0309 	sub.w	r3, r3, r9
 8009094:	455b      	cmp	r3, fp
 8009096:	dc33      	bgt.n	8009100 <_printf_float+0x380>
 8009098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800909c:	429a      	cmp	r2, r3
 800909e:	db3b      	blt.n	8009118 <_printf_float+0x398>
 80090a0:	6823      	ldr	r3, [r4, #0]
 80090a2:	07da      	lsls	r2, r3, #31
 80090a4:	d438      	bmi.n	8009118 <_printf_float+0x398>
 80090a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80090aa:	eba2 0903 	sub.w	r9, r2, r3
 80090ae:	9b05      	ldr	r3, [sp, #20]
 80090b0:	1ad2      	subs	r2, r2, r3
 80090b2:	4591      	cmp	r9, r2
 80090b4:	bfa8      	it	ge
 80090b6:	4691      	movge	r9, r2
 80090b8:	f1b9 0f00 	cmp.w	r9, #0
 80090bc:	dc35      	bgt.n	800912a <_printf_float+0x3aa>
 80090be:	f04f 0800 	mov.w	r8, #0
 80090c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090c6:	f104 0a1a 	add.w	sl, r4, #26
 80090ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090ce:	1a9b      	subs	r3, r3, r2
 80090d0:	eba3 0309 	sub.w	r3, r3, r9
 80090d4:	4543      	cmp	r3, r8
 80090d6:	f77f af79 	ble.w	8008fcc <_printf_float+0x24c>
 80090da:	2301      	movs	r3, #1
 80090dc:	4652      	mov	r2, sl
 80090de:	4631      	mov	r1, r6
 80090e0:	4628      	mov	r0, r5
 80090e2:	47b8      	blx	r7
 80090e4:	3001      	adds	r0, #1
 80090e6:	f43f aeaa 	beq.w	8008e3e <_printf_float+0xbe>
 80090ea:	f108 0801 	add.w	r8, r8, #1
 80090ee:	e7ec      	b.n	80090ca <_printf_float+0x34a>
 80090f0:	4613      	mov	r3, r2
 80090f2:	4631      	mov	r1, r6
 80090f4:	4642      	mov	r2, r8
 80090f6:	4628      	mov	r0, r5
 80090f8:	47b8      	blx	r7
 80090fa:	3001      	adds	r0, #1
 80090fc:	d1c0      	bne.n	8009080 <_printf_float+0x300>
 80090fe:	e69e      	b.n	8008e3e <_printf_float+0xbe>
 8009100:	2301      	movs	r3, #1
 8009102:	4631      	mov	r1, r6
 8009104:	4628      	mov	r0, r5
 8009106:	9205      	str	r2, [sp, #20]
 8009108:	47b8      	blx	r7
 800910a:	3001      	adds	r0, #1
 800910c:	f43f ae97 	beq.w	8008e3e <_printf_float+0xbe>
 8009110:	9a05      	ldr	r2, [sp, #20]
 8009112:	f10b 0b01 	add.w	fp, fp, #1
 8009116:	e7b9      	b.n	800908c <_printf_float+0x30c>
 8009118:	ee18 3a10 	vmov	r3, s16
 800911c:	4652      	mov	r2, sl
 800911e:	4631      	mov	r1, r6
 8009120:	4628      	mov	r0, r5
 8009122:	47b8      	blx	r7
 8009124:	3001      	adds	r0, #1
 8009126:	d1be      	bne.n	80090a6 <_printf_float+0x326>
 8009128:	e689      	b.n	8008e3e <_printf_float+0xbe>
 800912a:	9a05      	ldr	r2, [sp, #20]
 800912c:	464b      	mov	r3, r9
 800912e:	4442      	add	r2, r8
 8009130:	4631      	mov	r1, r6
 8009132:	4628      	mov	r0, r5
 8009134:	47b8      	blx	r7
 8009136:	3001      	adds	r0, #1
 8009138:	d1c1      	bne.n	80090be <_printf_float+0x33e>
 800913a:	e680      	b.n	8008e3e <_printf_float+0xbe>
 800913c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800913e:	2a01      	cmp	r2, #1
 8009140:	dc01      	bgt.n	8009146 <_printf_float+0x3c6>
 8009142:	07db      	lsls	r3, r3, #31
 8009144:	d53a      	bpl.n	80091bc <_printf_float+0x43c>
 8009146:	2301      	movs	r3, #1
 8009148:	4642      	mov	r2, r8
 800914a:	4631      	mov	r1, r6
 800914c:	4628      	mov	r0, r5
 800914e:	47b8      	blx	r7
 8009150:	3001      	adds	r0, #1
 8009152:	f43f ae74 	beq.w	8008e3e <_printf_float+0xbe>
 8009156:	ee18 3a10 	vmov	r3, s16
 800915a:	4652      	mov	r2, sl
 800915c:	4631      	mov	r1, r6
 800915e:	4628      	mov	r0, r5
 8009160:	47b8      	blx	r7
 8009162:	3001      	adds	r0, #1
 8009164:	f43f ae6b 	beq.w	8008e3e <_printf_float+0xbe>
 8009168:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800916c:	2200      	movs	r2, #0
 800916e:	2300      	movs	r3, #0
 8009170:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009174:	f7f7 fcc8 	bl	8000b08 <__aeabi_dcmpeq>
 8009178:	b9d8      	cbnz	r0, 80091b2 <_printf_float+0x432>
 800917a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800917e:	f108 0201 	add.w	r2, r8, #1
 8009182:	4631      	mov	r1, r6
 8009184:	4628      	mov	r0, r5
 8009186:	47b8      	blx	r7
 8009188:	3001      	adds	r0, #1
 800918a:	d10e      	bne.n	80091aa <_printf_float+0x42a>
 800918c:	e657      	b.n	8008e3e <_printf_float+0xbe>
 800918e:	2301      	movs	r3, #1
 8009190:	4652      	mov	r2, sl
 8009192:	4631      	mov	r1, r6
 8009194:	4628      	mov	r0, r5
 8009196:	47b8      	blx	r7
 8009198:	3001      	adds	r0, #1
 800919a:	f43f ae50 	beq.w	8008e3e <_printf_float+0xbe>
 800919e:	f108 0801 	add.w	r8, r8, #1
 80091a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091a4:	3b01      	subs	r3, #1
 80091a6:	4543      	cmp	r3, r8
 80091a8:	dcf1      	bgt.n	800918e <_printf_float+0x40e>
 80091aa:	464b      	mov	r3, r9
 80091ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80091b0:	e6da      	b.n	8008f68 <_printf_float+0x1e8>
 80091b2:	f04f 0800 	mov.w	r8, #0
 80091b6:	f104 0a1a 	add.w	sl, r4, #26
 80091ba:	e7f2      	b.n	80091a2 <_printf_float+0x422>
 80091bc:	2301      	movs	r3, #1
 80091be:	4642      	mov	r2, r8
 80091c0:	e7df      	b.n	8009182 <_printf_float+0x402>
 80091c2:	2301      	movs	r3, #1
 80091c4:	464a      	mov	r2, r9
 80091c6:	4631      	mov	r1, r6
 80091c8:	4628      	mov	r0, r5
 80091ca:	47b8      	blx	r7
 80091cc:	3001      	adds	r0, #1
 80091ce:	f43f ae36 	beq.w	8008e3e <_printf_float+0xbe>
 80091d2:	f108 0801 	add.w	r8, r8, #1
 80091d6:	68e3      	ldr	r3, [r4, #12]
 80091d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80091da:	1a5b      	subs	r3, r3, r1
 80091dc:	4543      	cmp	r3, r8
 80091de:	dcf0      	bgt.n	80091c2 <_printf_float+0x442>
 80091e0:	e6f8      	b.n	8008fd4 <_printf_float+0x254>
 80091e2:	f04f 0800 	mov.w	r8, #0
 80091e6:	f104 0919 	add.w	r9, r4, #25
 80091ea:	e7f4      	b.n	80091d6 <_printf_float+0x456>

080091ec <_printf_common>:
 80091ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f0:	4616      	mov	r6, r2
 80091f2:	4699      	mov	r9, r3
 80091f4:	688a      	ldr	r2, [r1, #8]
 80091f6:	690b      	ldr	r3, [r1, #16]
 80091f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091fc:	4293      	cmp	r3, r2
 80091fe:	bfb8      	it	lt
 8009200:	4613      	movlt	r3, r2
 8009202:	6033      	str	r3, [r6, #0]
 8009204:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009208:	4607      	mov	r7, r0
 800920a:	460c      	mov	r4, r1
 800920c:	b10a      	cbz	r2, 8009212 <_printf_common+0x26>
 800920e:	3301      	adds	r3, #1
 8009210:	6033      	str	r3, [r6, #0]
 8009212:	6823      	ldr	r3, [r4, #0]
 8009214:	0699      	lsls	r1, r3, #26
 8009216:	bf42      	ittt	mi
 8009218:	6833      	ldrmi	r3, [r6, #0]
 800921a:	3302      	addmi	r3, #2
 800921c:	6033      	strmi	r3, [r6, #0]
 800921e:	6825      	ldr	r5, [r4, #0]
 8009220:	f015 0506 	ands.w	r5, r5, #6
 8009224:	d106      	bne.n	8009234 <_printf_common+0x48>
 8009226:	f104 0a19 	add.w	sl, r4, #25
 800922a:	68e3      	ldr	r3, [r4, #12]
 800922c:	6832      	ldr	r2, [r6, #0]
 800922e:	1a9b      	subs	r3, r3, r2
 8009230:	42ab      	cmp	r3, r5
 8009232:	dc26      	bgt.n	8009282 <_printf_common+0x96>
 8009234:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009238:	1e13      	subs	r3, r2, #0
 800923a:	6822      	ldr	r2, [r4, #0]
 800923c:	bf18      	it	ne
 800923e:	2301      	movne	r3, #1
 8009240:	0692      	lsls	r2, r2, #26
 8009242:	d42b      	bmi.n	800929c <_printf_common+0xb0>
 8009244:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009248:	4649      	mov	r1, r9
 800924a:	4638      	mov	r0, r7
 800924c:	47c0      	blx	r8
 800924e:	3001      	adds	r0, #1
 8009250:	d01e      	beq.n	8009290 <_printf_common+0xa4>
 8009252:	6823      	ldr	r3, [r4, #0]
 8009254:	6922      	ldr	r2, [r4, #16]
 8009256:	f003 0306 	and.w	r3, r3, #6
 800925a:	2b04      	cmp	r3, #4
 800925c:	bf02      	ittt	eq
 800925e:	68e5      	ldreq	r5, [r4, #12]
 8009260:	6833      	ldreq	r3, [r6, #0]
 8009262:	1aed      	subeq	r5, r5, r3
 8009264:	68a3      	ldr	r3, [r4, #8]
 8009266:	bf0c      	ite	eq
 8009268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800926c:	2500      	movne	r5, #0
 800926e:	4293      	cmp	r3, r2
 8009270:	bfc4      	itt	gt
 8009272:	1a9b      	subgt	r3, r3, r2
 8009274:	18ed      	addgt	r5, r5, r3
 8009276:	2600      	movs	r6, #0
 8009278:	341a      	adds	r4, #26
 800927a:	42b5      	cmp	r5, r6
 800927c:	d11a      	bne.n	80092b4 <_printf_common+0xc8>
 800927e:	2000      	movs	r0, #0
 8009280:	e008      	b.n	8009294 <_printf_common+0xa8>
 8009282:	2301      	movs	r3, #1
 8009284:	4652      	mov	r2, sl
 8009286:	4649      	mov	r1, r9
 8009288:	4638      	mov	r0, r7
 800928a:	47c0      	blx	r8
 800928c:	3001      	adds	r0, #1
 800928e:	d103      	bne.n	8009298 <_printf_common+0xac>
 8009290:	f04f 30ff 	mov.w	r0, #4294967295
 8009294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009298:	3501      	adds	r5, #1
 800929a:	e7c6      	b.n	800922a <_printf_common+0x3e>
 800929c:	18e1      	adds	r1, r4, r3
 800929e:	1c5a      	adds	r2, r3, #1
 80092a0:	2030      	movs	r0, #48	; 0x30
 80092a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092a6:	4422      	add	r2, r4
 80092a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092b0:	3302      	adds	r3, #2
 80092b2:	e7c7      	b.n	8009244 <_printf_common+0x58>
 80092b4:	2301      	movs	r3, #1
 80092b6:	4622      	mov	r2, r4
 80092b8:	4649      	mov	r1, r9
 80092ba:	4638      	mov	r0, r7
 80092bc:	47c0      	blx	r8
 80092be:	3001      	adds	r0, #1
 80092c0:	d0e6      	beq.n	8009290 <_printf_common+0xa4>
 80092c2:	3601      	adds	r6, #1
 80092c4:	e7d9      	b.n	800927a <_printf_common+0x8e>
	...

080092c8 <_printf_i>:
 80092c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092cc:	7e0f      	ldrb	r7, [r1, #24]
 80092ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80092d0:	2f78      	cmp	r7, #120	; 0x78
 80092d2:	4691      	mov	r9, r2
 80092d4:	4680      	mov	r8, r0
 80092d6:	460c      	mov	r4, r1
 80092d8:	469a      	mov	sl, r3
 80092da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80092de:	d807      	bhi.n	80092f0 <_printf_i+0x28>
 80092e0:	2f62      	cmp	r7, #98	; 0x62
 80092e2:	d80a      	bhi.n	80092fa <_printf_i+0x32>
 80092e4:	2f00      	cmp	r7, #0
 80092e6:	f000 80d4 	beq.w	8009492 <_printf_i+0x1ca>
 80092ea:	2f58      	cmp	r7, #88	; 0x58
 80092ec:	f000 80c0 	beq.w	8009470 <_printf_i+0x1a8>
 80092f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092f8:	e03a      	b.n	8009370 <_printf_i+0xa8>
 80092fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092fe:	2b15      	cmp	r3, #21
 8009300:	d8f6      	bhi.n	80092f0 <_printf_i+0x28>
 8009302:	a101      	add	r1, pc, #4	; (adr r1, 8009308 <_printf_i+0x40>)
 8009304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009308:	08009361 	.word	0x08009361
 800930c:	08009375 	.word	0x08009375
 8009310:	080092f1 	.word	0x080092f1
 8009314:	080092f1 	.word	0x080092f1
 8009318:	080092f1 	.word	0x080092f1
 800931c:	080092f1 	.word	0x080092f1
 8009320:	08009375 	.word	0x08009375
 8009324:	080092f1 	.word	0x080092f1
 8009328:	080092f1 	.word	0x080092f1
 800932c:	080092f1 	.word	0x080092f1
 8009330:	080092f1 	.word	0x080092f1
 8009334:	08009479 	.word	0x08009479
 8009338:	080093a1 	.word	0x080093a1
 800933c:	08009433 	.word	0x08009433
 8009340:	080092f1 	.word	0x080092f1
 8009344:	080092f1 	.word	0x080092f1
 8009348:	0800949b 	.word	0x0800949b
 800934c:	080092f1 	.word	0x080092f1
 8009350:	080093a1 	.word	0x080093a1
 8009354:	080092f1 	.word	0x080092f1
 8009358:	080092f1 	.word	0x080092f1
 800935c:	0800943b 	.word	0x0800943b
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	1d1a      	adds	r2, r3, #4
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	602a      	str	r2, [r5, #0]
 8009368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800936c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009370:	2301      	movs	r3, #1
 8009372:	e09f      	b.n	80094b4 <_printf_i+0x1ec>
 8009374:	6820      	ldr	r0, [r4, #0]
 8009376:	682b      	ldr	r3, [r5, #0]
 8009378:	0607      	lsls	r7, r0, #24
 800937a:	f103 0104 	add.w	r1, r3, #4
 800937e:	6029      	str	r1, [r5, #0]
 8009380:	d501      	bpl.n	8009386 <_printf_i+0xbe>
 8009382:	681e      	ldr	r6, [r3, #0]
 8009384:	e003      	b.n	800938e <_printf_i+0xc6>
 8009386:	0646      	lsls	r6, r0, #25
 8009388:	d5fb      	bpl.n	8009382 <_printf_i+0xba>
 800938a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800938e:	2e00      	cmp	r6, #0
 8009390:	da03      	bge.n	800939a <_printf_i+0xd2>
 8009392:	232d      	movs	r3, #45	; 0x2d
 8009394:	4276      	negs	r6, r6
 8009396:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800939a:	485a      	ldr	r0, [pc, #360]	; (8009504 <_printf_i+0x23c>)
 800939c:	230a      	movs	r3, #10
 800939e:	e012      	b.n	80093c6 <_printf_i+0xfe>
 80093a0:	682b      	ldr	r3, [r5, #0]
 80093a2:	6820      	ldr	r0, [r4, #0]
 80093a4:	1d19      	adds	r1, r3, #4
 80093a6:	6029      	str	r1, [r5, #0]
 80093a8:	0605      	lsls	r5, r0, #24
 80093aa:	d501      	bpl.n	80093b0 <_printf_i+0xe8>
 80093ac:	681e      	ldr	r6, [r3, #0]
 80093ae:	e002      	b.n	80093b6 <_printf_i+0xee>
 80093b0:	0641      	lsls	r1, r0, #25
 80093b2:	d5fb      	bpl.n	80093ac <_printf_i+0xe4>
 80093b4:	881e      	ldrh	r6, [r3, #0]
 80093b6:	4853      	ldr	r0, [pc, #332]	; (8009504 <_printf_i+0x23c>)
 80093b8:	2f6f      	cmp	r7, #111	; 0x6f
 80093ba:	bf0c      	ite	eq
 80093bc:	2308      	moveq	r3, #8
 80093be:	230a      	movne	r3, #10
 80093c0:	2100      	movs	r1, #0
 80093c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093c6:	6865      	ldr	r5, [r4, #4]
 80093c8:	60a5      	str	r5, [r4, #8]
 80093ca:	2d00      	cmp	r5, #0
 80093cc:	bfa2      	ittt	ge
 80093ce:	6821      	ldrge	r1, [r4, #0]
 80093d0:	f021 0104 	bicge.w	r1, r1, #4
 80093d4:	6021      	strge	r1, [r4, #0]
 80093d6:	b90e      	cbnz	r6, 80093dc <_printf_i+0x114>
 80093d8:	2d00      	cmp	r5, #0
 80093da:	d04b      	beq.n	8009474 <_printf_i+0x1ac>
 80093dc:	4615      	mov	r5, r2
 80093de:	fbb6 f1f3 	udiv	r1, r6, r3
 80093e2:	fb03 6711 	mls	r7, r3, r1, r6
 80093e6:	5dc7      	ldrb	r7, [r0, r7]
 80093e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80093ec:	4637      	mov	r7, r6
 80093ee:	42bb      	cmp	r3, r7
 80093f0:	460e      	mov	r6, r1
 80093f2:	d9f4      	bls.n	80093de <_printf_i+0x116>
 80093f4:	2b08      	cmp	r3, #8
 80093f6:	d10b      	bne.n	8009410 <_printf_i+0x148>
 80093f8:	6823      	ldr	r3, [r4, #0]
 80093fa:	07de      	lsls	r6, r3, #31
 80093fc:	d508      	bpl.n	8009410 <_printf_i+0x148>
 80093fe:	6923      	ldr	r3, [r4, #16]
 8009400:	6861      	ldr	r1, [r4, #4]
 8009402:	4299      	cmp	r1, r3
 8009404:	bfde      	ittt	le
 8009406:	2330      	movle	r3, #48	; 0x30
 8009408:	f805 3c01 	strble.w	r3, [r5, #-1]
 800940c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009410:	1b52      	subs	r2, r2, r5
 8009412:	6122      	str	r2, [r4, #16]
 8009414:	f8cd a000 	str.w	sl, [sp]
 8009418:	464b      	mov	r3, r9
 800941a:	aa03      	add	r2, sp, #12
 800941c:	4621      	mov	r1, r4
 800941e:	4640      	mov	r0, r8
 8009420:	f7ff fee4 	bl	80091ec <_printf_common>
 8009424:	3001      	adds	r0, #1
 8009426:	d14a      	bne.n	80094be <_printf_i+0x1f6>
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	b004      	add	sp, #16
 800942e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	f043 0320 	orr.w	r3, r3, #32
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	4833      	ldr	r0, [pc, #204]	; (8009508 <_printf_i+0x240>)
 800943c:	2778      	movs	r7, #120	; 0x78
 800943e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	6829      	ldr	r1, [r5, #0]
 8009446:	061f      	lsls	r7, r3, #24
 8009448:	f851 6b04 	ldr.w	r6, [r1], #4
 800944c:	d402      	bmi.n	8009454 <_printf_i+0x18c>
 800944e:	065f      	lsls	r7, r3, #25
 8009450:	bf48      	it	mi
 8009452:	b2b6      	uxthmi	r6, r6
 8009454:	07df      	lsls	r7, r3, #31
 8009456:	bf48      	it	mi
 8009458:	f043 0320 	orrmi.w	r3, r3, #32
 800945c:	6029      	str	r1, [r5, #0]
 800945e:	bf48      	it	mi
 8009460:	6023      	strmi	r3, [r4, #0]
 8009462:	b91e      	cbnz	r6, 800946c <_printf_i+0x1a4>
 8009464:	6823      	ldr	r3, [r4, #0]
 8009466:	f023 0320 	bic.w	r3, r3, #32
 800946a:	6023      	str	r3, [r4, #0]
 800946c:	2310      	movs	r3, #16
 800946e:	e7a7      	b.n	80093c0 <_printf_i+0xf8>
 8009470:	4824      	ldr	r0, [pc, #144]	; (8009504 <_printf_i+0x23c>)
 8009472:	e7e4      	b.n	800943e <_printf_i+0x176>
 8009474:	4615      	mov	r5, r2
 8009476:	e7bd      	b.n	80093f4 <_printf_i+0x12c>
 8009478:	682b      	ldr	r3, [r5, #0]
 800947a:	6826      	ldr	r6, [r4, #0]
 800947c:	6961      	ldr	r1, [r4, #20]
 800947e:	1d18      	adds	r0, r3, #4
 8009480:	6028      	str	r0, [r5, #0]
 8009482:	0635      	lsls	r5, r6, #24
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	d501      	bpl.n	800948c <_printf_i+0x1c4>
 8009488:	6019      	str	r1, [r3, #0]
 800948a:	e002      	b.n	8009492 <_printf_i+0x1ca>
 800948c:	0670      	lsls	r0, r6, #25
 800948e:	d5fb      	bpl.n	8009488 <_printf_i+0x1c0>
 8009490:	8019      	strh	r1, [r3, #0]
 8009492:	2300      	movs	r3, #0
 8009494:	6123      	str	r3, [r4, #16]
 8009496:	4615      	mov	r5, r2
 8009498:	e7bc      	b.n	8009414 <_printf_i+0x14c>
 800949a:	682b      	ldr	r3, [r5, #0]
 800949c:	1d1a      	adds	r2, r3, #4
 800949e:	602a      	str	r2, [r5, #0]
 80094a0:	681d      	ldr	r5, [r3, #0]
 80094a2:	6862      	ldr	r2, [r4, #4]
 80094a4:	2100      	movs	r1, #0
 80094a6:	4628      	mov	r0, r5
 80094a8:	f7f6 feb2 	bl	8000210 <memchr>
 80094ac:	b108      	cbz	r0, 80094b2 <_printf_i+0x1ea>
 80094ae:	1b40      	subs	r0, r0, r5
 80094b0:	6060      	str	r0, [r4, #4]
 80094b2:	6863      	ldr	r3, [r4, #4]
 80094b4:	6123      	str	r3, [r4, #16]
 80094b6:	2300      	movs	r3, #0
 80094b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094bc:	e7aa      	b.n	8009414 <_printf_i+0x14c>
 80094be:	6923      	ldr	r3, [r4, #16]
 80094c0:	462a      	mov	r2, r5
 80094c2:	4649      	mov	r1, r9
 80094c4:	4640      	mov	r0, r8
 80094c6:	47d0      	blx	sl
 80094c8:	3001      	adds	r0, #1
 80094ca:	d0ad      	beq.n	8009428 <_printf_i+0x160>
 80094cc:	6823      	ldr	r3, [r4, #0]
 80094ce:	079b      	lsls	r3, r3, #30
 80094d0:	d413      	bmi.n	80094fa <_printf_i+0x232>
 80094d2:	68e0      	ldr	r0, [r4, #12]
 80094d4:	9b03      	ldr	r3, [sp, #12]
 80094d6:	4298      	cmp	r0, r3
 80094d8:	bfb8      	it	lt
 80094da:	4618      	movlt	r0, r3
 80094dc:	e7a6      	b.n	800942c <_printf_i+0x164>
 80094de:	2301      	movs	r3, #1
 80094e0:	4632      	mov	r2, r6
 80094e2:	4649      	mov	r1, r9
 80094e4:	4640      	mov	r0, r8
 80094e6:	47d0      	blx	sl
 80094e8:	3001      	adds	r0, #1
 80094ea:	d09d      	beq.n	8009428 <_printf_i+0x160>
 80094ec:	3501      	adds	r5, #1
 80094ee:	68e3      	ldr	r3, [r4, #12]
 80094f0:	9903      	ldr	r1, [sp, #12]
 80094f2:	1a5b      	subs	r3, r3, r1
 80094f4:	42ab      	cmp	r3, r5
 80094f6:	dcf2      	bgt.n	80094de <_printf_i+0x216>
 80094f8:	e7eb      	b.n	80094d2 <_printf_i+0x20a>
 80094fa:	2500      	movs	r5, #0
 80094fc:	f104 0619 	add.w	r6, r4, #25
 8009500:	e7f5      	b.n	80094ee <_printf_i+0x226>
 8009502:	bf00      	nop
 8009504:	0800d716 	.word	0x0800d716
 8009508:	0800d727 	.word	0x0800d727

0800950c <_scanf_float>:
 800950c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009510:	b087      	sub	sp, #28
 8009512:	4617      	mov	r7, r2
 8009514:	9303      	str	r3, [sp, #12]
 8009516:	688b      	ldr	r3, [r1, #8]
 8009518:	1e5a      	subs	r2, r3, #1
 800951a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800951e:	bf83      	ittte	hi
 8009520:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009524:	195b      	addhi	r3, r3, r5
 8009526:	9302      	strhi	r3, [sp, #8]
 8009528:	2300      	movls	r3, #0
 800952a:	bf86      	itte	hi
 800952c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009530:	608b      	strhi	r3, [r1, #8]
 8009532:	9302      	strls	r3, [sp, #8]
 8009534:	680b      	ldr	r3, [r1, #0]
 8009536:	468b      	mov	fp, r1
 8009538:	2500      	movs	r5, #0
 800953a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800953e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009542:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009546:	4680      	mov	r8, r0
 8009548:	460c      	mov	r4, r1
 800954a:	465e      	mov	r6, fp
 800954c:	46aa      	mov	sl, r5
 800954e:	46a9      	mov	r9, r5
 8009550:	9501      	str	r5, [sp, #4]
 8009552:	68a2      	ldr	r2, [r4, #8]
 8009554:	b152      	cbz	r2, 800956c <_scanf_float+0x60>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	2b4e      	cmp	r3, #78	; 0x4e
 800955c:	d864      	bhi.n	8009628 <_scanf_float+0x11c>
 800955e:	2b40      	cmp	r3, #64	; 0x40
 8009560:	d83c      	bhi.n	80095dc <_scanf_float+0xd0>
 8009562:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009566:	b2c8      	uxtb	r0, r1
 8009568:	280e      	cmp	r0, #14
 800956a:	d93a      	bls.n	80095e2 <_scanf_float+0xd6>
 800956c:	f1b9 0f00 	cmp.w	r9, #0
 8009570:	d003      	beq.n	800957a <_scanf_float+0x6e>
 8009572:	6823      	ldr	r3, [r4, #0]
 8009574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009578:	6023      	str	r3, [r4, #0]
 800957a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800957e:	f1ba 0f01 	cmp.w	sl, #1
 8009582:	f200 8113 	bhi.w	80097ac <_scanf_float+0x2a0>
 8009586:	455e      	cmp	r6, fp
 8009588:	f200 8105 	bhi.w	8009796 <_scanf_float+0x28a>
 800958c:	2501      	movs	r5, #1
 800958e:	4628      	mov	r0, r5
 8009590:	b007      	add	sp, #28
 8009592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009596:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800959a:	2a0d      	cmp	r2, #13
 800959c:	d8e6      	bhi.n	800956c <_scanf_float+0x60>
 800959e:	a101      	add	r1, pc, #4	; (adr r1, 80095a4 <_scanf_float+0x98>)
 80095a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80095a4:	080096e3 	.word	0x080096e3
 80095a8:	0800956d 	.word	0x0800956d
 80095ac:	0800956d 	.word	0x0800956d
 80095b0:	0800956d 	.word	0x0800956d
 80095b4:	08009743 	.word	0x08009743
 80095b8:	0800971b 	.word	0x0800971b
 80095bc:	0800956d 	.word	0x0800956d
 80095c0:	0800956d 	.word	0x0800956d
 80095c4:	080096f1 	.word	0x080096f1
 80095c8:	0800956d 	.word	0x0800956d
 80095cc:	0800956d 	.word	0x0800956d
 80095d0:	0800956d 	.word	0x0800956d
 80095d4:	0800956d 	.word	0x0800956d
 80095d8:	080096a9 	.word	0x080096a9
 80095dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80095e0:	e7db      	b.n	800959a <_scanf_float+0x8e>
 80095e2:	290e      	cmp	r1, #14
 80095e4:	d8c2      	bhi.n	800956c <_scanf_float+0x60>
 80095e6:	a001      	add	r0, pc, #4	; (adr r0, 80095ec <_scanf_float+0xe0>)
 80095e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80095ec:	0800969b 	.word	0x0800969b
 80095f0:	0800956d 	.word	0x0800956d
 80095f4:	0800969b 	.word	0x0800969b
 80095f8:	0800972f 	.word	0x0800972f
 80095fc:	0800956d 	.word	0x0800956d
 8009600:	08009649 	.word	0x08009649
 8009604:	08009685 	.word	0x08009685
 8009608:	08009685 	.word	0x08009685
 800960c:	08009685 	.word	0x08009685
 8009610:	08009685 	.word	0x08009685
 8009614:	08009685 	.word	0x08009685
 8009618:	08009685 	.word	0x08009685
 800961c:	08009685 	.word	0x08009685
 8009620:	08009685 	.word	0x08009685
 8009624:	08009685 	.word	0x08009685
 8009628:	2b6e      	cmp	r3, #110	; 0x6e
 800962a:	d809      	bhi.n	8009640 <_scanf_float+0x134>
 800962c:	2b60      	cmp	r3, #96	; 0x60
 800962e:	d8b2      	bhi.n	8009596 <_scanf_float+0x8a>
 8009630:	2b54      	cmp	r3, #84	; 0x54
 8009632:	d077      	beq.n	8009724 <_scanf_float+0x218>
 8009634:	2b59      	cmp	r3, #89	; 0x59
 8009636:	d199      	bne.n	800956c <_scanf_float+0x60>
 8009638:	2d07      	cmp	r5, #7
 800963a:	d197      	bne.n	800956c <_scanf_float+0x60>
 800963c:	2508      	movs	r5, #8
 800963e:	e029      	b.n	8009694 <_scanf_float+0x188>
 8009640:	2b74      	cmp	r3, #116	; 0x74
 8009642:	d06f      	beq.n	8009724 <_scanf_float+0x218>
 8009644:	2b79      	cmp	r3, #121	; 0x79
 8009646:	e7f6      	b.n	8009636 <_scanf_float+0x12a>
 8009648:	6821      	ldr	r1, [r4, #0]
 800964a:	05c8      	lsls	r0, r1, #23
 800964c:	d51a      	bpl.n	8009684 <_scanf_float+0x178>
 800964e:	9b02      	ldr	r3, [sp, #8]
 8009650:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009654:	6021      	str	r1, [r4, #0]
 8009656:	f109 0901 	add.w	r9, r9, #1
 800965a:	b11b      	cbz	r3, 8009664 <_scanf_float+0x158>
 800965c:	3b01      	subs	r3, #1
 800965e:	3201      	adds	r2, #1
 8009660:	9302      	str	r3, [sp, #8]
 8009662:	60a2      	str	r2, [r4, #8]
 8009664:	68a3      	ldr	r3, [r4, #8]
 8009666:	3b01      	subs	r3, #1
 8009668:	60a3      	str	r3, [r4, #8]
 800966a:	6923      	ldr	r3, [r4, #16]
 800966c:	3301      	adds	r3, #1
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	3b01      	subs	r3, #1
 8009674:	2b00      	cmp	r3, #0
 8009676:	607b      	str	r3, [r7, #4]
 8009678:	f340 8084 	ble.w	8009784 <_scanf_float+0x278>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	3301      	adds	r3, #1
 8009680:	603b      	str	r3, [r7, #0]
 8009682:	e766      	b.n	8009552 <_scanf_float+0x46>
 8009684:	eb1a 0f05 	cmn.w	sl, r5
 8009688:	f47f af70 	bne.w	800956c <_scanf_float+0x60>
 800968c:	6822      	ldr	r2, [r4, #0]
 800968e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009692:	6022      	str	r2, [r4, #0]
 8009694:	f806 3b01 	strb.w	r3, [r6], #1
 8009698:	e7e4      	b.n	8009664 <_scanf_float+0x158>
 800969a:	6822      	ldr	r2, [r4, #0]
 800969c:	0610      	lsls	r0, r2, #24
 800969e:	f57f af65 	bpl.w	800956c <_scanf_float+0x60>
 80096a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096a6:	e7f4      	b.n	8009692 <_scanf_float+0x186>
 80096a8:	f1ba 0f00 	cmp.w	sl, #0
 80096ac:	d10e      	bne.n	80096cc <_scanf_float+0x1c0>
 80096ae:	f1b9 0f00 	cmp.w	r9, #0
 80096b2:	d10e      	bne.n	80096d2 <_scanf_float+0x1c6>
 80096b4:	6822      	ldr	r2, [r4, #0]
 80096b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80096ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80096be:	d108      	bne.n	80096d2 <_scanf_float+0x1c6>
 80096c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80096c4:	6022      	str	r2, [r4, #0]
 80096c6:	f04f 0a01 	mov.w	sl, #1
 80096ca:	e7e3      	b.n	8009694 <_scanf_float+0x188>
 80096cc:	f1ba 0f02 	cmp.w	sl, #2
 80096d0:	d055      	beq.n	800977e <_scanf_float+0x272>
 80096d2:	2d01      	cmp	r5, #1
 80096d4:	d002      	beq.n	80096dc <_scanf_float+0x1d0>
 80096d6:	2d04      	cmp	r5, #4
 80096d8:	f47f af48 	bne.w	800956c <_scanf_float+0x60>
 80096dc:	3501      	adds	r5, #1
 80096de:	b2ed      	uxtb	r5, r5
 80096e0:	e7d8      	b.n	8009694 <_scanf_float+0x188>
 80096e2:	f1ba 0f01 	cmp.w	sl, #1
 80096e6:	f47f af41 	bne.w	800956c <_scanf_float+0x60>
 80096ea:	f04f 0a02 	mov.w	sl, #2
 80096ee:	e7d1      	b.n	8009694 <_scanf_float+0x188>
 80096f0:	b97d      	cbnz	r5, 8009712 <_scanf_float+0x206>
 80096f2:	f1b9 0f00 	cmp.w	r9, #0
 80096f6:	f47f af3c 	bne.w	8009572 <_scanf_float+0x66>
 80096fa:	6822      	ldr	r2, [r4, #0]
 80096fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009700:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009704:	f47f af39 	bne.w	800957a <_scanf_float+0x6e>
 8009708:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800970c:	6022      	str	r2, [r4, #0]
 800970e:	2501      	movs	r5, #1
 8009710:	e7c0      	b.n	8009694 <_scanf_float+0x188>
 8009712:	2d03      	cmp	r5, #3
 8009714:	d0e2      	beq.n	80096dc <_scanf_float+0x1d0>
 8009716:	2d05      	cmp	r5, #5
 8009718:	e7de      	b.n	80096d8 <_scanf_float+0x1cc>
 800971a:	2d02      	cmp	r5, #2
 800971c:	f47f af26 	bne.w	800956c <_scanf_float+0x60>
 8009720:	2503      	movs	r5, #3
 8009722:	e7b7      	b.n	8009694 <_scanf_float+0x188>
 8009724:	2d06      	cmp	r5, #6
 8009726:	f47f af21 	bne.w	800956c <_scanf_float+0x60>
 800972a:	2507      	movs	r5, #7
 800972c:	e7b2      	b.n	8009694 <_scanf_float+0x188>
 800972e:	6822      	ldr	r2, [r4, #0]
 8009730:	0591      	lsls	r1, r2, #22
 8009732:	f57f af1b 	bpl.w	800956c <_scanf_float+0x60>
 8009736:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800973a:	6022      	str	r2, [r4, #0]
 800973c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009740:	e7a8      	b.n	8009694 <_scanf_float+0x188>
 8009742:	6822      	ldr	r2, [r4, #0]
 8009744:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009748:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800974c:	d006      	beq.n	800975c <_scanf_float+0x250>
 800974e:	0550      	lsls	r0, r2, #21
 8009750:	f57f af0c 	bpl.w	800956c <_scanf_float+0x60>
 8009754:	f1b9 0f00 	cmp.w	r9, #0
 8009758:	f43f af0f 	beq.w	800957a <_scanf_float+0x6e>
 800975c:	0591      	lsls	r1, r2, #22
 800975e:	bf58      	it	pl
 8009760:	9901      	ldrpl	r1, [sp, #4]
 8009762:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009766:	bf58      	it	pl
 8009768:	eba9 0101 	subpl.w	r1, r9, r1
 800976c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009770:	bf58      	it	pl
 8009772:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009776:	6022      	str	r2, [r4, #0]
 8009778:	f04f 0900 	mov.w	r9, #0
 800977c:	e78a      	b.n	8009694 <_scanf_float+0x188>
 800977e:	f04f 0a03 	mov.w	sl, #3
 8009782:	e787      	b.n	8009694 <_scanf_float+0x188>
 8009784:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009788:	4639      	mov	r1, r7
 800978a:	4640      	mov	r0, r8
 800978c:	4798      	blx	r3
 800978e:	2800      	cmp	r0, #0
 8009790:	f43f aedf 	beq.w	8009552 <_scanf_float+0x46>
 8009794:	e6ea      	b.n	800956c <_scanf_float+0x60>
 8009796:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800979a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800979e:	463a      	mov	r2, r7
 80097a0:	4640      	mov	r0, r8
 80097a2:	4798      	blx	r3
 80097a4:	6923      	ldr	r3, [r4, #16]
 80097a6:	3b01      	subs	r3, #1
 80097a8:	6123      	str	r3, [r4, #16]
 80097aa:	e6ec      	b.n	8009586 <_scanf_float+0x7a>
 80097ac:	1e6b      	subs	r3, r5, #1
 80097ae:	2b06      	cmp	r3, #6
 80097b0:	d825      	bhi.n	80097fe <_scanf_float+0x2f2>
 80097b2:	2d02      	cmp	r5, #2
 80097b4:	d836      	bhi.n	8009824 <_scanf_float+0x318>
 80097b6:	455e      	cmp	r6, fp
 80097b8:	f67f aee8 	bls.w	800958c <_scanf_float+0x80>
 80097bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80097c4:	463a      	mov	r2, r7
 80097c6:	4640      	mov	r0, r8
 80097c8:	4798      	blx	r3
 80097ca:	6923      	ldr	r3, [r4, #16]
 80097cc:	3b01      	subs	r3, #1
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	e7f1      	b.n	80097b6 <_scanf_float+0x2aa>
 80097d2:	9802      	ldr	r0, [sp, #8]
 80097d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80097d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80097dc:	9002      	str	r0, [sp, #8]
 80097de:	463a      	mov	r2, r7
 80097e0:	4640      	mov	r0, r8
 80097e2:	4798      	blx	r3
 80097e4:	6923      	ldr	r3, [r4, #16]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	6123      	str	r3, [r4, #16]
 80097ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097ee:	fa5f fa8a 	uxtb.w	sl, sl
 80097f2:	f1ba 0f02 	cmp.w	sl, #2
 80097f6:	d1ec      	bne.n	80097d2 <_scanf_float+0x2c6>
 80097f8:	3d03      	subs	r5, #3
 80097fa:	b2ed      	uxtb	r5, r5
 80097fc:	1b76      	subs	r6, r6, r5
 80097fe:	6823      	ldr	r3, [r4, #0]
 8009800:	05da      	lsls	r2, r3, #23
 8009802:	d52f      	bpl.n	8009864 <_scanf_float+0x358>
 8009804:	055b      	lsls	r3, r3, #21
 8009806:	d510      	bpl.n	800982a <_scanf_float+0x31e>
 8009808:	455e      	cmp	r6, fp
 800980a:	f67f aebf 	bls.w	800958c <_scanf_float+0x80>
 800980e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009812:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009816:	463a      	mov	r2, r7
 8009818:	4640      	mov	r0, r8
 800981a:	4798      	blx	r3
 800981c:	6923      	ldr	r3, [r4, #16]
 800981e:	3b01      	subs	r3, #1
 8009820:	6123      	str	r3, [r4, #16]
 8009822:	e7f1      	b.n	8009808 <_scanf_float+0x2fc>
 8009824:	46aa      	mov	sl, r5
 8009826:	9602      	str	r6, [sp, #8]
 8009828:	e7df      	b.n	80097ea <_scanf_float+0x2de>
 800982a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800982e:	6923      	ldr	r3, [r4, #16]
 8009830:	2965      	cmp	r1, #101	; 0x65
 8009832:	f103 33ff 	add.w	r3, r3, #4294967295
 8009836:	f106 35ff 	add.w	r5, r6, #4294967295
 800983a:	6123      	str	r3, [r4, #16]
 800983c:	d00c      	beq.n	8009858 <_scanf_float+0x34c>
 800983e:	2945      	cmp	r1, #69	; 0x45
 8009840:	d00a      	beq.n	8009858 <_scanf_float+0x34c>
 8009842:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009846:	463a      	mov	r2, r7
 8009848:	4640      	mov	r0, r8
 800984a:	4798      	blx	r3
 800984c:	6923      	ldr	r3, [r4, #16]
 800984e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009852:	3b01      	subs	r3, #1
 8009854:	1eb5      	subs	r5, r6, #2
 8009856:	6123      	str	r3, [r4, #16]
 8009858:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800985c:	463a      	mov	r2, r7
 800985e:	4640      	mov	r0, r8
 8009860:	4798      	blx	r3
 8009862:	462e      	mov	r6, r5
 8009864:	6825      	ldr	r5, [r4, #0]
 8009866:	f015 0510 	ands.w	r5, r5, #16
 800986a:	d158      	bne.n	800991e <_scanf_float+0x412>
 800986c:	7035      	strb	r5, [r6, #0]
 800986e:	6823      	ldr	r3, [r4, #0]
 8009870:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009874:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009878:	d11c      	bne.n	80098b4 <_scanf_float+0x3a8>
 800987a:	9b01      	ldr	r3, [sp, #4]
 800987c:	454b      	cmp	r3, r9
 800987e:	eba3 0209 	sub.w	r2, r3, r9
 8009882:	d124      	bne.n	80098ce <_scanf_float+0x3c2>
 8009884:	2200      	movs	r2, #0
 8009886:	4659      	mov	r1, fp
 8009888:	4640      	mov	r0, r8
 800988a:	f002 fc65 	bl	800c158 <_strtod_r>
 800988e:	9b03      	ldr	r3, [sp, #12]
 8009890:	6821      	ldr	r1, [r4, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f011 0f02 	tst.w	r1, #2
 8009898:	ec57 6b10 	vmov	r6, r7, d0
 800989c:	f103 0204 	add.w	r2, r3, #4
 80098a0:	d020      	beq.n	80098e4 <_scanf_float+0x3d8>
 80098a2:	9903      	ldr	r1, [sp, #12]
 80098a4:	600a      	str	r2, [r1, #0]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	e9c3 6700 	strd	r6, r7, [r3]
 80098ac:	68e3      	ldr	r3, [r4, #12]
 80098ae:	3301      	adds	r3, #1
 80098b0:	60e3      	str	r3, [r4, #12]
 80098b2:	e66c      	b.n	800958e <_scanf_float+0x82>
 80098b4:	9b04      	ldr	r3, [sp, #16]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d0e4      	beq.n	8009884 <_scanf_float+0x378>
 80098ba:	9905      	ldr	r1, [sp, #20]
 80098bc:	230a      	movs	r3, #10
 80098be:	462a      	mov	r2, r5
 80098c0:	3101      	adds	r1, #1
 80098c2:	4640      	mov	r0, r8
 80098c4:	f002 fcd0 	bl	800c268 <_strtol_r>
 80098c8:	9b04      	ldr	r3, [sp, #16]
 80098ca:	9e05      	ldr	r6, [sp, #20]
 80098cc:	1ac2      	subs	r2, r0, r3
 80098ce:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80098d2:	429e      	cmp	r6, r3
 80098d4:	bf28      	it	cs
 80098d6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80098da:	4912      	ldr	r1, [pc, #72]	; (8009924 <_scanf_float+0x418>)
 80098dc:	4630      	mov	r0, r6
 80098de:	f000 f91b 	bl	8009b18 <siprintf>
 80098e2:	e7cf      	b.n	8009884 <_scanf_float+0x378>
 80098e4:	f011 0f04 	tst.w	r1, #4
 80098e8:	9903      	ldr	r1, [sp, #12]
 80098ea:	600a      	str	r2, [r1, #0]
 80098ec:	d1db      	bne.n	80098a6 <_scanf_float+0x39a>
 80098ee:	f8d3 8000 	ldr.w	r8, [r3]
 80098f2:	ee10 2a10 	vmov	r2, s0
 80098f6:	ee10 0a10 	vmov	r0, s0
 80098fa:	463b      	mov	r3, r7
 80098fc:	4639      	mov	r1, r7
 80098fe:	f7f7 f935 	bl	8000b6c <__aeabi_dcmpun>
 8009902:	b128      	cbz	r0, 8009910 <_scanf_float+0x404>
 8009904:	4808      	ldr	r0, [pc, #32]	; (8009928 <_scanf_float+0x41c>)
 8009906:	f000 f9eb 	bl	8009ce0 <nanf>
 800990a:	ed88 0a00 	vstr	s0, [r8]
 800990e:	e7cd      	b.n	80098ac <_scanf_float+0x3a0>
 8009910:	4630      	mov	r0, r6
 8009912:	4639      	mov	r1, r7
 8009914:	f7f7 f988 	bl	8000c28 <__aeabi_d2f>
 8009918:	f8c8 0000 	str.w	r0, [r8]
 800991c:	e7c6      	b.n	80098ac <_scanf_float+0x3a0>
 800991e:	2500      	movs	r5, #0
 8009920:	e635      	b.n	800958e <_scanf_float+0x82>
 8009922:	bf00      	nop
 8009924:	0800d738 	.word	0x0800d738
 8009928:	0800dacd 	.word	0x0800dacd

0800992c <std>:
 800992c:	2300      	movs	r3, #0
 800992e:	b510      	push	{r4, lr}
 8009930:	4604      	mov	r4, r0
 8009932:	e9c0 3300 	strd	r3, r3, [r0]
 8009936:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800993a:	6083      	str	r3, [r0, #8]
 800993c:	8181      	strh	r1, [r0, #12]
 800993e:	6643      	str	r3, [r0, #100]	; 0x64
 8009940:	81c2      	strh	r2, [r0, #14]
 8009942:	6183      	str	r3, [r0, #24]
 8009944:	4619      	mov	r1, r3
 8009946:	2208      	movs	r2, #8
 8009948:	305c      	adds	r0, #92	; 0x5c
 800994a:	f000 f948 	bl	8009bde <memset>
 800994e:	4b0d      	ldr	r3, [pc, #52]	; (8009984 <std+0x58>)
 8009950:	6263      	str	r3, [r4, #36]	; 0x24
 8009952:	4b0d      	ldr	r3, [pc, #52]	; (8009988 <std+0x5c>)
 8009954:	62a3      	str	r3, [r4, #40]	; 0x28
 8009956:	4b0d      	ldr	r3, [pc, #52]	; (800998c <std+0x60>)
 8009958:	62e3      	str	r3, [r4, #44]	; 0x2c
 800995a:	4b0d      	ldr	r3, [pc, #52]	; (8009990 <std+0x64>)
 800995c:	6323      	str	r3, [r4, #48]	; 0x30
 800995e:	4b0d      	ldr	r3, [pc, #52]	; (8009994 <std+0x68>)
 8009960:	6224      	str	r4, [r4, #32]
 8009962:	429c      	cmp	r4, r3
 8009964:	d006      	beq.n	8009974 <std+0x48>
 8009966:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800996a:	4294      	cmp	r4, r2
 800996c:	d002      	beq.n	8009974 <std+0x48>
 800996e:	33d0      	adds	r3, #208	; 0xd0
 8009970:	429c      	cmp	r4, r3
 8009972:	d105      	bne.n	8009980 <std+0x54>
 8009974:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800997c:	f000 b9ac 	b.w	8009cd8 <__retarget_lock_init_recursive>
 8009980:	bd10      	pop	{r4, pc}
 8009982:	bf00      	nop
 8009984:	08009b59 	.word	0x08009b59
 8009988:	08009b7b 	.word	0x08009b7b
 800998c:	08009bb3 	.word	0x08009bb3
 8009990:	08009bd7 	.word	0x08009bd7
 8009994:	20000be0 	.word	0x20000be0

08009998 <stdio_exit_handler>:
 8009998:	4a02      	ldr	r2, [pc, #8]	; (80099a4 <stdio_exit_handler+0xc>)
 800999a:	4903      	ldr	r1, [pc, #12]	; (80099a8 <stdio_exit_handler+0x10>)
 800999c:	4803      	ldr	r0, [pc, #12]	; (80099ac <stdio_exit_handler+0x14>)
 800999e:	f000 b869 	b.w	8009a74 <_fwalk_sglue>
 80099a2:	bf00      	nop
 80099a4:	20000020 	.word	0x20000020
 80099a8:	0800c629 	.word	0x0800c629
 80099ac:	2000002c 	.word	0x2000002c

080099b0 <cleanup_stdio>:
 80099b0:	6841      	ldr	r1, [r0, #4]
 80099b2:	4b0c      	ldr	r3, [pc, #48]	; (80099e4 <cleanup_stdio+0x34>)
 80099b4:	4299      	cmp	r1, r3
 80099b6:	b510      	push	{r4, lr}
 80099b8:	4604      	mov	r4, r0
 80099ba:	d001      	beq.n	80099c0 <cleanup_stdio+0x10>
 80099bc:	f002 fe34 	bl	800c628 <_fflush_r>
 80099c0:	68a1      	ldr	r1, [r4, #8]
 80099c2:	4b09      	ldr	r3, [pc, #36]	; (80099e8 <cleanup_stdio+0x38>)
 80099c4:	4299      	cmp	r1, r3
 80099c6:	d002      	beq.n	80099ce <cleanup_stdio+0x1e>
 80099c8:	4620      	mov	r0, r4
 80099ca:	f002 fe2d 	bl	800c628 <_fflush_r>
 80099ce:	68e1      	ldr	r1, [r4, #12]
 80099d0:	4b06      	ldr	r3, [pc, #24]	; (80099ec <cleanup_stdio+0x3c>)
 80099d2:	4299      	cmp	r1, r3
 80099d4:	d004      	beq.n	80099e0 <cleanup_stdio+0x30>
 80099d6:	4620      	mov	r0, r4
 80099d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099dc:	f002 be24 	b.w	800c628 <_fflush_r>
 80099e0:	bd10      	pop	{r4, pc}
 80099e2:	bf00      	nop
 80099e4:	20000be0 	.word	0x20000be0
 80099e8:	20000c48 	.word	0x20000c48
 80099ec:	20000cb0 	.word	0x20000cb0

080099f0 <global_stdio_init.part.0>:
 80099f0:	b510      	push	{r4, lr}
 80099f2:	4b0b      	ldr	r3, [pc, #44]	; (8009a20 <global_stdio_init.part.0+0x30>)
 80099f4:	4c0b      	ldr	r4, [pc, #44]	; (8009a24 <global_stdio_init.part.0+0x34>)
 80099f6:	4a0c      	ldr	r2, [pc, #48]	; (8009a28 <global_stdio_init.part.0+0x38>)
 80099f8:	601a      	str	r2, [r3, #0]
 80099fa:	4620      	mov	r0, r4
 80099fc:	2200      	movs	r2, #0
 80099fe:	2104      	movs	r1, #4
 8009a00:	f7ff ff94 	bl	800992c <std>
 8009a04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009a08:	2201      	movs	r2, #1
 8009a0a:	2109      	movs	r1, #9
 8009a0c:	f7ff ff8e 	bl	800992c <std>
 8009a10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009a14:	2202      	movs	r2, #2
 8009a16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1a:	2112      	movs	r1, #18
 8009a1c:	f7ff bf86 	b.w	800992c <std>
 8009a20:	20000d18 	.word	0x20000d18
 8009a24:	20000be0 	.word	0x20000be0
 8009a28:	08009999 	.word	0x08009999

08009a2c <__sfp_lock_acquire>:
 8009a2c:	4801      	ldr	r0, [pc, #4]	; (8009a34 <__sfp_lock_acquire+0x8>)
 8009a2e:	f000 b954 	b.w	8009cda <__retarget_lock_acquire_recursive>
 8009a32:	bf00      	nop
 8009a34:	20000d21 	.word	0x20000d21

08009a38 <__sfp_lock_release>:
 8009a38:	4801      	ldr	r0, [pc, #4]	; (8009a40 <__sfp_lock_release+0x8>)
 8009a3a:	f000 b94f 	b.w	8009cdc <__retarget_lock_release_recursive>
 8009a3e:	bf00      	nop
 8009a40:	20000d21 	.word	0x20000d21

08009a44 <__sinit>:
 8009a44:	b510      	push	{r4, lr}
 8009a46:	4604      	mov	r4, r0
 8009a48:	f7ff fff0 	bl	8009a2c <__sfp_lock_acquire>
 8009a4c:	6a23      	ldr	r3, [r4, #32]
 8009a4e:	b11b      	cbz	r3, 8009a58 <__sinit+0x14>
 8009a50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a54:	f7ff bff0 	b.w	8009a38 <__sfp_lock_release>
 8009a58:	4b04      	ldr	r3, [pc, #16]	; (8009a6c <__sinit+0x28>)
 8009a5a:	6223      	str	r3, [r4, #32]
 8009a5c:	4b04      	ldr	r3, [pc, #16]	; (8009a70 <__sinit+0x2c>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1f5      	bne.n	8009a50 <__sinit+0xc>
 8009a64:	f7ff ffc4 	bl	80099f0 <global_stdio_init.part.0>
 8009a68:	e7f2      	b.n	8009a50 <__sinit+0xc>
 8009a6a:	bf00      	nop
 8009a6c:	080099b1 	.word	0x080099b1
 8009a70:	20000d18 	.word	0x20000d18

08009a74 <_fwalk_sglue>:
 8009a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a78:	4607      	mov	r7, r0
 8009a7a:	4688      	mov	r8, r1
 8009a7c:	4614      	mov	r4, r2
 8009a7e:	2600      	movs	r6, #0
 8009a80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a84:	f1b9 0901 	subs.w	r9, r9, #1
 8009a88:	d505      	bpl.n	8009a96 <_fwalk_sglue+0x22>
 8009a8a:	6824      	ldr	r4, [r4, #0]
 8009a8c:	2c00      	cmp	r4, #0
 8009a8e:	d1f7      	bne.n	8009a80 <_fwalk_sglue+0xc>
 8009a90:	4630      	mov	r0, r6
 8009a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a96:	89ab      	ldrh	r3, [r5, #12]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d907      	bls.n	8009aac <_fwalk_sglue+0x38>
 8009a9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	d003      	beq.n	8009aac <_fwalk_sglue+0x38>
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	47c0      	blx	r8
 8009aaa:	4306      	orrs	r6, r0
 8009aac:	3568      	adds	r5, #104	; 0x68
 8009aae:	e7e9      	b.n	8009a84 <_fwalk_sglue+0x10>

08009ab0 <sniprintf>:
 8009ab0:	b40c      	push	{r2, r3}
 8009ab2:	b530      	push	{r4, r5, lr}
 8009ab4:	4b17      	ldr	r3, [pc, #92]	; (8009b14 <sniprintf+0x64>)
 8009ab6:	1e0c      	subs	r4, r1, #0
 8009ab8:	681d      	ldr	r5, [r3, #0]
 8009aba:	b09d      	sub	sp, #116	; 0x74
 8009abc:	da08      	bge.n	8009ad0 <sniprintf+0x20>
 8009abe:	238b      	movs	r3, #139	; 0x8b
 8009ac0:	602b      	str	r3, [r5, #0]
 8009ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac6:	b01d      	add	sp, #116	; 0x74
 8009ac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009acc:	b002      	add	sp, #8
 8009ace:	4770      	bx	lr
 8009ad0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009ad4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009ad8:	bf14      	ite	ne
 8009ada:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009ade:	4623      	moveq	r3, r4
 8009ae0:	9304      	str	r3, [sp, #16]
 8009ae2:	9307      	str	r3, [sp, #28]
 8009ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ae8:	9002      	str	r0, [sp, #8]
 8009aea:	9006      	str	r0, [sp, #24]
 8009aec:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009af0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009af2:	ab21      	add	r3, sp, #132	; 0x84
 8009af4:	a902      	add	r1, sp, #8
 8009af6:	4628      	mov	r0, r5
 8009af8:	9301      	str	r3, [sp, #4]
 8009afa:	f002 fc11 	bl	800c320 <_svfiprintf_r>
 8009afe:	1c43      	adds	r3, r0, #1
 8009b00:	bfbc      	itt	lt
 8009b02:	238b      	movlt	r3, #139	; 0x8b
 8009b04:	602b      	strlt	r3, [r5, #0]
 8009b06:	2c00      	cmp	r4, #0
 8009b08:	d0dd      	beq.n	8009ac6 <sniprintf+0x16>
 8009b0a:	9b02      	ldr	r3, [sp, #8]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	701a      	strb	r2, [r3, #0]
 8009b10:	e7d9      	b.n	8009ac6 <sniprintf+0x16>
 8009b12:	bf00      	nop
 8009b14:	20000078 	.word	0x20000078

08009b18 <siprintf>:
 8009b18:	b40e      	push	{r1, r2, r3}
 8009b1a:	b500      	push	{lr}
 8009b1c:	b09c      	sub	sp, #112	; 0x70
 8009b1e:	ab1d      	add	r3, sp, #116	; 0x74
 8009b20:	9002      	str	r0, [sp, #8]
 8009b22:	9006      	str	r0, [sp, #24]
 8009b24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b28:	4809      	ldr	r0, [pc, #36]	; (8009b50 <siprintf+0x38>)
 8009b2a:	9107      	str	r1, [sp, #28]
 8009b2c:	9104      	str	r1, [sp, #16]
 8009b2e:	4909      	ldr	r1, [pc, #36]	; (8009b54 <siprintf+0x3c>)
 8009b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b34:	9105      	str	r1, [sp, #20]
 8009b36:	6800      	ldr	r0, [r0, #0]
 8009b38:	9301      	str	r3, [sp, #4]
 8009b3a:	a902      	add	r1, sp, #8
 8009b3c:	f002 fbf0 	bl	800c320 <_svfiprintf_r>
 8009b40:	9b02      	ldr	r3, [sp, #8]
 8009b42:	2200      	movs	r2, #0
 8009b44:	701a      	strb	r2, [r3, #0]
 8009b46:	b01c      	add	sp, #112	; 0x70
 8009b48:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b4c:	b003      	add	sp, #12
 8009b4e:	4770      	bx	lr
 8009b50:	20000078 	.word	0x20000078
 8009b54:	ffff0208 	.word	0xffff0208

08009b58 <__sread>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b60:	f000 f86c 	bl	8009c3c <_read_r>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	bfab      	itete	ge
 8009b68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b6a:	89a3      	ldrhlt	r3, [r4, #12]
 8009b6c:	181b      	addge	r3, r3, r0
 8009b6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b72:	bfac      	ite	ge
 8009b74:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b76:	81a3      	strhlt	r3, [r4, #12]
 8009b78:	bd10      	pop	{r4, pc}

08009b7a <__swrite>:
 8009b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b7e:	461f      	mov	r7, r3
 8009b80:	898b      	ldrh	r3, [r1, #12]
 8009b82:	05db      	lsls	r3, r3, #23
 8009b84:	4605      	mov	r5, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	4616      	mov	r6, r2
 8009b8a:	d505      	bpl.n	8009b98 <__swrite+0x1e>
 8009b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b90:	2302      	movs	r3, #2
 8009b92:	2200      	movs	r2, #0
 8009b94:	f000 f840 	bl	8009c18 <_lseek_r>
 8009b98:	89a3      	ldrh	r3, [r4, #12]
 8009b9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ba2:	81a3      	strh	r3, [r4, #12]
 8009ba4:	4632      	mov	r2, r6
 8009ba6:	463b      	mov	r3, r7
 8009ba8:	4628      	mov	r0, r5
 8009baa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bae:	f000 b857 	b.w	8009c60 <_write_r>

08009bb2 <__sseek>:
 8009bb2:	b510      	push	{r4, lr}
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bba:	f000 f82d 	bl	8009c18 <_lseek_r>
 8009bbe:	1c43      	adds	r3, r0, #1
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	bf15      	itete	ne
 8009bc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8009bc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009bca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009bce:	81a3      	strheq	r3, [r4, #12]
 8009bd0:	bf18      	it	ne
 8009bd2:	81a3      	strhne	r3, [r4, #12]
 8009bd4:	bd10      	pop	{r4, pc}

08009bd6 <__sclose>:
 8009bd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bda:	f000 b80d 	b.w	8009bf8 <_close_r>

08009bde <memset>:
 8009bde:	4402      	add	r2, r0
 8009be0:	4603      	mov	r3, r0
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d100      	bne.n	8009be8 <memset+0xa>
 8009be6:	4770      	bx	lr
 8009be8:	f803 1b01 	strb.w	r1, [r3], #1
 8009bec:	e7f9      	b.n	8009be2 <memset+0x4>
	...

08009bf0 <_localeconv_r>:
 8009bf0:	4800      	ldr	r0, [pc, #0]	; (8009bf4 <_localeconv_r+0x4>)
 8009bf2:	4770      	bx	lr
 8009bf4:	2000016c 	.word	0x2000016c

08009bf8 <_close_r>:
 8009bf8:	b538      	push	{r3, r4, r5, lr}
 8009bfa:	4d06      	ldr	r5, [pc, #24]	; (8009c14 <_close_r+0x1c>)
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	4604      	mov	r4, r0
 8009c00:	4608      	mov	r0, r1
 8009c02:	602b      	str	r3, [r5, #0]
 8009c04:	f7f8 f833 	bl	8001c6e <_close>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d102      	bne.n	8009c12 <_close_r+0x1a>
 8009c0c:	682b      	ldr	r3, [r5, #0]
 8009c0e:	b103      	cbz	r3, 8009c12 <_close_r+0x1a>
 8009c10:	6023      	str	r3, [r4, #0]
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	20000d1c 	.word	0x20000d1c

08009c18 <_lseek_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4d07      	ldr	r5, [pc, #28]	; (8009c38 <_lseek_r+0x20>)
 8009c1c:	4604      	mov	r4, r0
 8009c1e:	4608      	mov	r0, r1
 8009c20:	4611      	mov	r1, r2
 8009c22:	2200      	movs	r2, #0
 8009c24:	602a      	str	r2, [r5, #0]
 8009c26:	461a      	mov	r2, r3
 8009c28:	f7f8 f848 	bl	8001cbc <_lseek>
 8009c2c:	1c43      	adds	r3, r0, #1
 8009c2e:	d102      	bne.n	8009c36 <_lseek_r+0x1e>
 8009c30:	682b      	ldr	r3, [r5, #0]
 8009c32:	b103      	cbz	r3, 8009c36 <_lseek_r+0x1e>
 8009c34:	6023      	str	r3, [r4, #0]
 8009c36:	bd38      	pop	{r3, r4, r5, pc}
 8009c38:	20000d1c 	.word	0x20000d1c

08009c3c <_read_r>:
 8009c3c:	b538      	push	{r3, r4, r5, lr}
 8009c3e:	4d07      	ldr	r5, [pc, #28]	; (8009c5c <_read_r+0x20>)
 8009c40:	4604      	mov	r4, r0
 8009c42:	4608      	mov	r0, r1
 8009c44:	4611      	mov	r1, r2
 8009c46:	2200      	movs	r2, #0
 8009c48:	602a      	str	r2, [r5, #0]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	f7f7 ffd6 	bl	8001bfc <_read>
 8009c50:	1c43      	adds	r3, r0, #1
 8009c52:	d102      	bne.n	8009c5a <_read_r+0x1e>
 8009c54:	682b      	ldr	r3, [r5, #0]
 8009c56:	b103      	cbz	r3, 8009c5a <_read_r+0x1e>
 8009c58:	6023      	str	r3, [r4, #0]
 8009c5a:	bd38      	pop	{r3, r4, r5, pc}
 8009c5c:	20000d1c 	.word	0x20000d1c

08009c60 <_write_r>:
 8009c60:	b538      	push	{r3, r4, r5, lr}
 8009c62:	4d07      	ldr	r5, [pc, #28]	; (8009c80 <_write_r+0x20>)
 8009c64:	4604      	mov	r4, r0
 8009c66:	4608      	mov	r0, r1
 8009c68:	4611      	mov	r1, r2
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	602a      	str	r2, [r5, #0]
 8009c6e:	461a      	mov	r2, r3
 8009c70:	f7f7 ffe1 	bl	8001c36 <_write>
 8009c74:	1c43      	adds	r3, r0, #1
 8009c76:	d102      	bne.n	8009c7e <_write_r+0x1e>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	b103      	cbz	r3, 8009c7e <_write_r+0x1e>
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	bd38      	pop	{r3, r4, r5, pc}
 8009c80:	20000d1c 	.word	0x20000d1c

08009c84 <__errno>:
 8009c84:	4b01      	ldr	r3, [pc, #4]	; (8009c8c <__errno+0x8>)
 8009c86:	6818      	ldr	r0, [r3, #0]
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	20000078 	.word	0x20000078

08009c90 <__libc_init_array>:
 8009c90:	b570      	push	{r4, r5, r6, lr}
 8009c92:	4d0d      	ldr	r5, [pc, #52]	; (8009cc8 <__libc_init_array+0x38>)
 8009c94:	4c0d      	ldr	r4, [pc, #52]	; (8009ccc <__libc_init_array+0x3c>)
 8009c96:	1b64      	subs	r4, r4, r5
 8009c98:	10a4      	asrs	r4, r4, #2
 8009c9a:	2600      	movs	r6, #0
 8009c9c:	42a6      	cmp	r6, r4
 8009c9e:	d109      	bne.n	8009cb4 <__libc_init_array+0x24>
 8009ca0:	4d0b      	ldr	r5, [pc, #44]	; (8009cd0 <__libc_init_array+0x40>)
 8009ca2:	4c0c      	ldr	r4, [pc, #48]	; (8009cd4 <__libc_init_array+0x44>)
 8009ca4:	f003 fd14 	bl	800d6d0 <_init>
 8009ca8:	1b64      	subs	r4, r4, r5
 8009caa:	10a4      	asrs	r4, r4, #2
 8009cac:	2600      	movs	r6, #0
 8009cae:	42a6      	cmp	r6, r4
 8009cb0:	d105      	bne.n	8009cbe <__libc_init_array+0x2e>
 8009cb2:	bd70      	pop	{r4, r5, r6, pc}
 8009cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cb8:	4798      	blx	r3
 8009cba:	3601      	adds	r6, #1
 8009cbc:	e7ee      	b.n	8009c9c <__libc_init_array+0xc>
 8009cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cc2:	4798      	blx	r3
 8009cc4:	3601      	adds	r6, #1
 8009cc6:	e7f2      	b.n	8009cae <__libc_init_array+0x1e>
 8009cc8:	0800db48 	.word	0x0800db48
 8009ccc:	0800db48 	.word	0x0800db48
 8009cd0:	0800db48 	.word	0x0800db48
 8009cd4:	0800db4c 	.word	0x0800db4c

08009cd8 <__retarget_lock_init_recursive>:
 8009cd8:	4770      	bx	lr

08009cda <__retarget_lock_acquire_recursive>:
 8009cda:	4770      	bx	lr

08009cdc <__retarget_lock_release_recursive>:
 8009cdc:	4770      	bx	lr
	...

08009ce0 <nanf>:
 8009ce0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009ce8 <nanf+0x8>
 8009ce4:	4770      	bx	lr
 8009ce6:	bf00      	nop
 8009ce8:	7fc00000 	.word	0x7fc00000

08009cec <quorem>:
 8009cec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf0:	6903      	ldr	r3, [r0, #16]
 8009cf2:	690c      	ldr	r4, [r1, #16]
 8009cf4:	42a3      	cmp	r3, r4
 8009cf6:	4607      	mov	r7, r0
 8009cf8:	db7e      	blt.n	8009df8 <quorem+0x10c>
 8009cfa:	3c01      	subs	r4, #1
 8009cfc:	f101 0814 	add.w	r8, r1, #20
 8009d00:	f100 0514 	add.w	r5, r0, #20
 8009d04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d08:	9301      	str	r3, [sp, #4]
 8009d0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d12:	3301      	adds	r3, #1
 8009d14:	429a      	cmp	r2, r3
 8009d16:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d1e:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d22:	d331      	bcc.n	8009d88 <quorem+0x9c>
 8009d24:	f04f 0e00 	mov.w	lr, #0
 8009d28:	4640      	mov	r0, r8
 8009d2a:	46ac      	mov	ip, r5
 8009d2c:	46f2      	mov	sl, lr
 8009d2e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d32:	b293      	uxth	r3, r2
 8009d34:	fb06 e303 	mla	r3, r6, r3, lr
 8009d38:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d3c:	0c1a      	lsrs	r2, r3, #16
 8009d3e:	b29b      	uxth	r3, r3
 8009d40:	ebaa 0303 	sub.w	r3, sl, r3
 8009d44:	f8dc a000 	ldr.w	sl, [ip]
 8009d48:	fa13 f38a 	uxtah	r3, r3, sl
 8009d4c:	fb06 220e 	mla	r2, r6, lr, r2
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	9b00      	ldr	r3, [sp, #0]
 8009d54:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d58:	b292      	uxth	r2, r2
 8009d5a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d5e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d62:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d66:	4581      	cmp	r9, r0
 8009d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d6c:	f84c 3b04 	str.w	r3, [ip], #4
 8009d70:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d74:	d2db      	bcs.n	8009d2e <quorem+0x42>
 8009d76:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d7a:	b92b      	cbnz	r3, 8009d88 <quorem+0x9c>
 8009d7c:	9b01      	ldr	r3, [sp, #4]
 8009d7e:	3b04      	subs	r3, #4
 8009d80:	429d      	cmp	r5, r3
 8009d82:	461a      	mov	r2, r3
 8009d84:	d32c      	bcc.n	8009de0 <quorem+0xf4>
 8009d86:	613c      	str	r4, [r7, #16]
 8009d88:	4638      	mov	r0, r7
 8009d8a:	f001 f9f1 	bl	800b170 <__mcmp>
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	db22      	blt.n	8009dd8 <quorem+0xec>
 8009d92:	3601      	adds	r6, #1
 8009d94:	4629      	mov	r1, r5
 8009d96:	2000      	movs	r0, #0
 8009d98:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d9c:	f8d1 c000 	ldr.w	ip, [r1]
 8009da0:	b293      	uxth	r3, r2
 8009da2:	1ac3      	subs	r3, r0, r3
 8009da4:	0c12      	lsrs	r2, r2, #16
 8009da6:	fa13 f38c 	uxtah	r3, r3, ip
 8009daa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009dae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009db8:	45c1      	cmp	r9, r8
 8009dba:	f841 3b04 	str.w	r3, [r1], #4
 8009dbe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009dc2:	d2e9      	bcs.n	8009d98 <quorem+0xac>
 8009dc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dcc:	b922      	cbnz	r2, 8009dd8 <quorem+0xec>
 8009dce:	3b04      	subs	r3, #4
 8009dd0:	429d      	cmp	r5, r3
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	d30a      	bcc.n	8009dec <quorem+0x100>
 8009dd6:	613c      	str	r4, [r7, #16]
 8009dd8:	4630      	mov	r0, r6
 8009dda:	b003      	add	sp, #12
 8009ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de0:	6812      	ldr	r2, [r2, #0]
 8009de2:	3b04      	subs	r3, #4
 8009de4:	2a00      	cmp	r2, #0
 8009de6:	d1ce      	bne.n	8009d86 <quorem+0x9a>
 8009de8:	3c01      	subs	r4, #1
 8009dea:	e7c9      	b.n	8009d80 <quorem+0x94>
 8009dec:	6812      	ldr	r2, [r2, #0]
 8009dee:	3b04      	subs	r3, #4
 8009df0:	2a00      	cmp	r2, #0
 8009df2:	d1f0      	bne.n	8009dd6 <quorem+0xea>
 8009df4:	3c01      	subs	r4, #1
 8009df6:	e7eb      	b.n	8009dd0 <quorem+0xe4>
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e7ee      	b.n	8009dda <quorem+0xee>
 8009dfc:	0000      	movs	r0, r0
	...

08009e00 <_dtoa_r>:
 8009e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e04:	ed2d 8b04 	vpush	{d8-d9}
 8009e08:	69c5      	ldr	r5, [r0, #28]
 8009e0a:	b093      	sub	sp, #76	; 0x4c
 8009e0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009e10:	ec57 6b10 	vmov	r6, r7, d0
 8009e14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e18:	9107      	str	r1, [sp, #28]
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	920a      	str	r2, [sp, #40]	; 0x28
 8009e1e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e20:	b975      	cbnz	r5, 8009e40 <_dtoa_r+0x40>
 8009e22:	2010      	movs	r0, #16
 8009e24:	f000 fe2a 	bl	800aa7c <malloc>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	61e0      	str	r0, [r4, #28]
 8009e2c:	b920      	cbnz	r0, 8009e38 <_dtoa_r+0x38>
 8009e2e:	4bae      	ldr	r3, [pc, #696]	; (800a0e8 <_dtoa_r+0x2e8>)
 8009e30:	21ef      	movs	r1, #239	; 0xef
 8009e32:	48ae      	ldr	r0, [pc, #696]	; (800a0ec <_dtoa_r+0x2ec>)
 8009e34:	f002 fc74 	bl	800c720 <__assert_func>
 8009e38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e3c:	6005      	str	r5, [r0, #0]
 8009e3e:	60c5      	str	r5, [r0, #12]
 8009e40:	69e3      	ldr	r3, [r4, #28]
 8009e42:	6819      	ldr	r1, [r3, #0]
 8009e44:	b151      	cbz	r1, 8009e5c <_dtoa_r+0x5c>
 8009e46:	685a      	ldr	r2, [r3, #4]
 8009e48:	604a      	str	r2, [r1, #4]
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	4093      	lsls	r3, r2
 8009e4e:	608b      	str	r3, [r1, #8]
 8009e50:	4620      	mov	r0, r4
 8009e52:	f000 ff07 	bl	800ac64 <_Bfree>
 8009e56:	69e3      	ldr	r3, [r4, #28]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	1e3b      	subs	r3, r7, #0
 8009e5e:	bfbb      	ittet	lt
 8009e60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009e64:	9303      	strlt	r3, [sp, #12]
 8009e66:	2300      	movge	r3, #0
 8009e68:	2201      	movlt	r2, #1
 8009e6a:	bfac      	ite	ge
 8009e6c:	f8c8 3000 	strge.w	r3, [r8]
 8009e70:	f8c8 2000 	strlt.w	r2, [r8]
 8009e74:	4b9e      	ldr	r3, [pc, #632]	; (800a0f0 <_dtoa_r+0x2f0>)
 8009e76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009e7a:	ea33 0308 	bics.w	r3, r3, r8
 8009e7e:	d11b      	bne.n	8009eb8 <_dtoa_r+0xb8>
 8009e80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e82:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e86:	6013      	str	r3, [r2, #0]
 8009e88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009e8c:	4333      	orrs	r3, r6
 8009e8e:	f000 8593 	beq.w	800a9b8 <_dtoa_r+0xbb8>
 8009e92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e94:	b963      	cbnz	r3, 8009eb0 <_dtoa_r+0xb0>
 8009e96:	4b97      	ldr	r3, [pc, #604]	; (800a0f4 <_dtoa_r+0x2f4>)
 8009e98:	e027      	b.n	8009eea <_dtoa_r+0xea>
 8009e9a:	4b97      	ldr	r3, [pc, #604]	; (800a0f8 <_dtoa_r+0x2f8>)
 8009e9c:	9300      	str	r3, [sp, #0]
 8009e9e:	3308      	adds	r3, #8
 8009ea0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	9800      	ldr	r0, [sp, #0]
 8009ea6:	b013      	add	sp, #76	; 0x4c
 8009ea8:	ecbd 8b04 	vpop	{d8-d9}
 8009eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb0:	4b90      	ldr	r3, [pc, #576]	; (800a0f4 <_dtoa_r+0x2f4>)
 8009eb2:	9300      	str	r3, [sp, #0]
 8009eb4:	3303      	adds	r3, #3
 8009eb6:	e7f3      	b.n	8009ea0 <_dtoa_r+0xa0>
 8009eb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	ec51 0b17 	vmov	r0, r1, d7
 8009ec2:	eeb0 8a47 	vmov.f32	s16, s14
 8009ec6:	eef0 8a67 	vmov.f32	s17, s15
 8009eca:	2300      	movs	r3, #0
 8009ecc:	f7f6 fe1c 	bl	8000b08 <__aeabi_dcmpeq>
 8009ed0:	4681      	mov	r9, r0
 8009ed2:	b160      	cbz	r0, 8009eee <_dtoa_r+0xee>
 8009ed4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	6013      	str	r3, [r2, #0]
 8009eda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f000 8568 	beq.w	800a9b2 <_dtoa_r+0xbb2>
 8009ee2:	4b86      	ldr	r3, [pc, #536]	; (800a0fc <_dtoa_r+0x2fc>)
 8009ee4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ee6:	6013      	str	r3, [r2, #0]
 8009ee8:	3b01      	subs	r3, #1
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	e7da      	b.n	8009ea4 <_dtoa_r+0xa4>
 8009eee:	aa10      	add	r2, sp, #64	; 0x40
 8009ef0:	a911      	add	r1, sp, #68	; 0x44
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	eeb0 0a48 	vmov.f32	s0, s16
 8009ef8:	eef0 0a68 	vmov.f32	s1, s17
 8009efc:	f001 fa4e 	bl	800b39c <__d2b>
 8009f00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009f04:	4682      	mov	sl, r0
 8009f06:	2d00      	cmp	r5, #0
 8009f08:	d07f      	beq.n	800a00a <_dtoa_r+0x20a>
 8009f0a:	ee18 3a90 	vmov	r3, s17
 8009f0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009f16:	ec51 0b18 	vmov	r0, r1, d8
 8009f1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009f1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009f26:	4619      	mov	r1, r3
 8009f28:	2200      	movs	r2, #0
 8009f2a:	4b75      	ldr	r3, [pc, #468]	; (800a100 <_dtoa_r+0x300>)
 8009f2c:	f7f6 f9cc 	bl	80002c8 <__aeabi_dsub>
 8009f30:	a367      	add	r3, pc, #412	; (adr r3, 800a0d0 <_dtoa_r+0x2d0>)
 8009f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f36:	f7f6 fb7f 	bl	8000638 <__aeabi_dmul>
 8009f3a:	a367      	add	r3, pc, #412	; (adr r3, 800a0d8 <_dtoa_r+0x2d8>)
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	f7f6 f9c4 	bl	80002cc <__adddf3>
 8009f44:	4606      	mov	r6, r0
 8009f46:	4628      	mov	r0, r5
 8009f48:	460f      	mov	r7, r1
 8009f4a:	f7f6 fb0b 	bl	8000564 <__aeabi_i2d>
 8009f4e:	a364      	add	r3, pc, #400	; (adr r3, 800a0e0 <_dtoa_r+0x2e0>)
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	f7f6 fb70 	bl	8000638 <__aeabi_dmul>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	460b      	mov	r3, r1
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	4639      	mov	r1, r7
 8009f60:	f7f6 f9b4 	bl	80002cc <__adddf3>
 8009f64:	4606      	mov	r6, r0
 8009f66:	460f      	mov	r7, r1
 8009f68:	f7f6 fe16 	bl	8000b98 <__aeabi_d2iz>
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	4683      	mov	fp, r0
 8009f70:	2300      	movs	r3, #0
 8009f72:	4630      	mov	r0, r6
 8009f74:	4639      	mov	r1, r7
 8009f76:	f7f6 fdd1 	bl	8000b1c <__aeabi_dcmplt>
 8009f7a:	b148      	cbz	r0, 8009f90 <_dtoa_r+0x190>
 8009f7c:	4658      	mov	r0, fp
 8009f7e:	f7f6 faf1 	bl	8000564 <__aeabi_i2d>
 8009f82:	4632      	mov	r2, r6
 8009f84:	463b      	mov	r3, r7
 8009f86:	f7f6 fdbf 	bl	8000b08 <__aeabi_dcmpeq>
 8009f8a:	b908      	cbnz	r0, 8009f90 <_dtoa_r+0x190>
 8009f8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009f90:	f1bb 0f16 	cmp.w	fp, #22
 8009f94:	d857      	bhi.n	800a046 <_dtoa_r+0x246>
 8009f96:	4b5b      	ldr	r3, [pc, #364]	; (800a104 <_dtoa_r+0x304>)
 8009f98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa0:	ec51 0b18 	vmov	r0, r1, d8
 8009fa4:	f7f6 fdba 	bl	8000b1c <__aeabi_dcmplt>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	d04e      	beq.n	800a04a <_dtoa_r+0x24a>
 8009fac:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	930c      	str	r3, [sp, #48]	; 0x30
 8009fb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fb6:	1b5b      	subs	r3, r3, r5
 8009fb8:	1e5a      	subs	r2, r3, #1
 8009fba:	bf45      	ittet	mi
 8009fbc:	f1c3 0301 	rsbmi	r3, r3, #1
 8009fc0:	9305      	strmi	r3, [sp, #20]
 8009fc2:	2300      	movpl	r3, #0
 8009fc4:	2300      	movmi	r3, #0
 8009fc6:	9206      	str	r2, [sp, #24]
 8009fc8:	bf54      	ite	pl
 8009fca:	9305      	strpl	r3, [sp, #20]
 8009fcc:	9306      	strmi	r3, [sp, #24]
 8009fce:	f1bb 0f00 	cmp.w	fp, #0
 8009fd2:	db3c      	blt.n	800a04e <_dtoa_r+0x24e>
 8009fd4:	9b06      	ldr	r3, [sp, #24]
 8009fd6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009fda:	445b      	add	r3, fp
 8009fdc:	9306      	str	r3, [sp, #24]
 8009fde:	2300      	movs	r3, #0
 8009fe0:	9308      	str	r3, [sp, #32]
 8009fe2:	9b07      	ldr	r3, [sp, #28]
 8009fe4:	2b09      	cmp	r3, #9
 8009fe6:	d868      	bhi.n	800a0ba <_dtoa_r+0x2ba>
 8009fe8:	2b05      	cmp	r3, #5
 8009fea:	bfc4      	itt	gt
 8009fec:	3b04      	subgt	r3, #4
 8009fee:	9307      	strgt	r3, [sp, #28]
 8009ff0:	9b07      	ldr	r3, [sp, #28]
 8009ff2:	f1a3 0302 	sub.w	r3, r3, #2
 8009ff6:	bfcc      	ite	gt
 8009ff8:	2500      	movgt	r5, #0
 8009ffa:	2501      	movle	r5, #1
 8009ffc:	2b03      	cmp	r3, #3
 8009ffe:	f200 8085 	bhi.w	800a10c <_dtoa_r+0x30c>
 800a002:	e8df f003 	tbb	[pc, r3]
 800a006:	3b2e      	.short	0x3b2e
 800a008:	5839      	.short	0x5839
 800a00a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a00e:	441d      	add	r5, r3
 800a010:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a014:	2b20      	cmp	r3, #32
 800a016:	bfc1      	itttt	gt
 800a018:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a01c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a020:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a024:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a028:	bfd6      	itet	le
 800a02a:	f1c3 0320 	rsble	r3, r3, #32
 800a02e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a032:	fa06 f003 	lslle.w	r0, r6, r3
 800a036:	f7f6 fa85 	bl	8000544 <__aeabi_ui2d>
 800a03a:	2201      	movs	r2, #1
 800a03c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a040:	3d01      	subs	r5, #1
 800a042:	920e      	str	r2, [sp, #56]	; 0x38
 800a044:	e76f      	b.n	8009f26 <_dtoa_r+0x126>
 800a046:	2301      	movs	r3, #1
 800a048:	e7b3      	b.n	8009fb2 <_dtoa_r+0x1b2>
 800a04a:	900c      	str	r0, [sp, #48]	; 0x30
 800a04c:	e7b2      	b.n	8009fb4 <_dtoa_r+0x1b4>
 800a04e:	9b05      	ldr	r3, [sp, #20]
 800a050:	eba3 030b 	sub.w	r3, r3, fp
 800a054:	9305      	str	r3, [sp, #20]
 800a056:	f1cb 0300 	rsb	r3, fp, #0
 800a05a:	9308      	str	r3, [sp, #32]
 800a05c:	2300      	movs	r3, #0
 800a05e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a060:	e7bf      	b.n	8009fe2 <_dtoa_r+0x1e2>
 800a062:	2300      	movs	r3, #0
 800a064:	9309      	str	r3, [sp, #36]	; 0x24
 800a066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a068:	2b00      	cmp	r3, #0
 800a06a:	dc52      	bgt.n	800a112 <_dtoa_r+0x312>
 800a06c:	2301      	movs	r3, #1
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	9304      	str	r3, [sp, #16]
 800a072:	461a      	mov	r2, r3
 800a074:	920a      	str	r2, [sp, #40]	; 0x28
 800a076:	e00b      	b.n	800a090 <_dtoa_r+0x290>
 800a078:	2301      	movs	r3, #1
 800a07a:	e7f3      	b.n	800a064 <_dtoa_r+0x264>
 800a07c:	2300      	movs	r3, #0
 800a07e:	9309      	str	r3, [sp, #36]	; 0x24
 800a080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a082:	445b      	add	r3, fp
 800a084:	9301      	str	r3, [sp, #4]
 800a086:	3301      	adds	r3, #1
 800a088:	2b01      	cmp	r3, #1
 800a08a:	9304      	str	r3, [sp, #16]
 800a08c:	bfb8      	it	lt
 800a08e:	2301      	movlt	r3, #1
 800a090:	69e0      	ldr	r0, [r4, #28]
 800a092:	2100      	movs	r1, #0
 800a094:	2204      	movs	r2, #4
 800a096:	f102 0614 	add.w	r6, r2, #20
 800a09a:	429e      	cmp	r6, r3
 800a09c:	d93d      	bls.n	800a11a <_dtoa_r+0x31a>
 800a09e:	6041      	str	r1, [r0, #4]
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f000 fd9f 	bl	800abe4 <_Balloc>
 800a0a6:	9000      	str	r0, [sp, #0]
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	d139      	bne.n	800a120 <_dtoa_r+0x320>
 800a0ac:	4b16      	ldr	r3, [pc, #88]	; (800a108 <_dtoa_r+0x308>)
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	f240 11af 	movw	r1, #431	; 0x1af
 800a0b4:	e6bd      	b.n	8009e32 <_dtoa_r+0x32>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e7e1      	b.n	800a07e <_dtoa_r+0x27e>
 800a0ba:	2501      	movs	r5, #1
 800a0bc:	2300      	movs	r3, #0
 800a0be:	9307      	str	r3, [sp, #28]
 800a0c0:	9509      	str	r5, [sp, #36]	; 0x24
 800a0c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0c6:	9301      	str	r3, [sp, #4]
 800a0c8:	9304      	str	r3, [sp, #16]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2312      	movs	r3, #18
 800a0ce:	e7d1      	b.n	800a074 <_dtoa_r+0x274>
 800a0d0:	636f4361 	.word	0x636f4361
 800a0d4:	3fd287a7 	.word	0x3fd287a7
 800a0d8:	8b60c8b3 	.word	0x8b60c8b3
 800a0dc:	3fc68a28 	.word	0x3fc68a28
 800a0e0:	509f79fb 	.word	0x509f79fb
 800a0e4:	3fd34413 	.word	0x3fd34413
 800a0e8:	0800d74a 	.word	0x0800d74a
 800a0ec:	0800d761 	.word	0x0800d761
 800a0f0:	7ff00000 	.word	0x7ff00000
 800a0f4:	0800d746 	.word	0x0800d746
 800a0f8:	0800d73d 	.word	0x0800d73d
 800a0fc:	0800d715 	.word	0x0800d715
 800a100:	3ff80000 	.word	0x3ff80000
 800a104:	0800d850 	.word	0x0800d850
 800a108:	0800d7b9 	.word	0x0800d7b9
 800a10c:	2301      	movs	r3, #1
 800a10e:	9309      	str	r3, [sp, #36]	; 0x24
 800a110:	e7d7      	b.n	800a0c2 <_dtoa_r+0x2c2>
 800a112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a114:	9301      	str	r3, [sp, #4]
 800a116:	9304      	str	r3, [sp, #16]
 800a118:	e7ba      	b.n	800a090 <_dtoa_r+0x290>
 800a11a:	3101      	adds	r1, #1
 800a11c:	0052      	lsls	r2, r2, #1
 800a11e:	e7ba      	b.n	800a096 <_dtoa_r+0x296>
 800a120:	69e3      	ldr	r3, [r4, #28]
 800a122:	9a00      	ldr	r2, [sp, #0]
 800a124:	601a      	str	r2, [r3, #0]
 800a126:	9b04      	ldr	r3, [sp, #16]
 800a128:	2b0e      	cmp	r3, #14
 800a12a:	f200 80a8 	bhi.w	800a27e <_dtoa_r+0x47e>
 800a12e:	2d00      	cmp	r5, #0
 800a130:	f000 80a5 	beq.w	800a27e <_dtoa_r+0x47e>
 800a134:	f1bb 0f00 	cmp.w	fp, #0
 800a138:	dd38      	ble.n	800a1ac <_dtoa_r+0x3ac>
 800a13a:	4bc0      	ldr	r3, [pc, #768]	; (800a43c <_dtoa_r+0x63c>)
 800a13c:	f00b 020f 	and.w	r2, fp, #15
 800a140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a144:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a148:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a14c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a150:	d019      	beq.n	800a186 <_dtoa_r+0x386>
 800a152:	4bbb      	ldr	r3, [pc, #748]	; (800a440 <_dtoa_r+0x640>)
 800a154:	ec51 0b18 	vmov	r0, r1, d8
 800a158:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a15c:	f7f6 fb96 	bl	800088c <__aeabi_ddiv>
 800a160:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a164:	f008 080f 	and.w	r8, r8, #15
 800a168:	2503      	movs	r5, #3
 800a16a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a440 <_dtoa_r+0x640>
 800a16e:	f1b8 0f00 	cmp.w	r8, #0
 800a172:	d10a      	bne.n	800a18a <_dtoa_r+0x38a>
 800a174:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a178:	4632      	mov	r2, r6
 800a17a:	463b      	mov	r3, r7
 800a17c:	f7f6 fb86 	bl	800088c <__aeabi_ddiv>
 800a180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a184:	e02b      	b.n	800a1de <_dtoa_r+0x3de>
 800a186:	2502      	movs	r5, #2
 800a188:	e7ef      	b.n	800a16a <_dtoa_r+0x36a>
 800a18a:	f018 0f01 	tst.w	r8, #1
 800a18e:	d008      	beq.n	800a1a2 <_dtoa_r+0x3a2>
 800a190:	4630      	mov	r0, r6
 800a192:	4639      	mov	r1, r7
 800a194:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a198:	f7f6 fa4e 	bl	8000638 <__aeabi_dmul>
 800a19c:	3501      	adds	r5, #1
 800a19e:	4606      	mov	r6, r0
 800a1a0:	460f      	mov	r7, r1
 800a1a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a1a6:	f109 0908 	add.w	r9, r9, #8
 800a1aa:	e7e0      	b.n	800a16e <_dtoa_r+0x36e>
 800a1ac:	f000 809f 	beq.w	800a2ee <_dtoa_r+0x4ee>
 800a1b0:	f1cb 0600 	rsb	r6, fp, #0
 800a1b4:	4ba1      	ldr	r3, [pc, #644]	; (800a43c <_dtoa_r+0x63c>)
 800a1b6:	4fa2      	ldr	r7, [pc, #648]	; (800a440 <_dtoa_r+0x640>)
 800a1b8:	f006 020f 	and.w	r2, r6, #15
 800a1bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c4:	ec51 0b18 	vmov	r0, r1, d8
 800a1c8:	f7f6 fa36 	bl	8000638 <__aeabi_dmul>
 800a1cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1d0:	1136      	asrs	r6, r6, #4
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	2502      	movs	r5, #2
 800a1d6:	2e00      	cmp	r6, #0
 800a1d8:	d17e      	bne.n	800a2d8 <_dtoa_r+0x4d8>
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1d0      	bne.n	800a180 <_dtoa_r+0x380>
 800a1de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f000 8084 	beq.w	800a2f2 <_dtoa_r+0x4f2>
 800a1ea:	4b96      	ldr	r3, [pc, #600]	; (800a444 <_dtoa_r+0x644>)
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	4640      	mov	r0, r8
 800a1f0:	4649      	mov	r1, r9
 800a1f2:	f7f6 fc93 	bl	8000b1c <__aeabi_dcmplt>
 800a1f6:	2800      	cmp	r0, #0
 800a1f8:	d07b      	beq.n	800a2f2 <_dtoa_r+0x4f2>
 800a1fa:	9b04      	ldr	r3, [sp, #16]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d078      	beq.n	800a2f2 <_dtoa_r+0x4f2>
 800a200:	9b01      	ldr	r3, [sp, #4]
 800a202:	2b00      	cmp	r3, #0
 800a204:	dd39      	ble.n	800a27a <_dtoa_r+0x47a>
 800a206:	4b90      	ldr	r3, [pc, #576]	; (800a448 <_dtoa_r+0x648>)
 800a208:	2200      	movs	r2, #0
 800a20a:	4640      	mov	r0, r8
 800a20c:	4649      	mov	r1, r9
 800a20e:	f7f6 fa13 	bl	8000638 <__aeabi_dmul>
 800a212:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a216:	9e01      	ldr	r6, [sp, #4]
 800a218:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a21c:	3501      	adds	r5, #1
 800a21e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a222:	4628      	mov	r0, r5
 800a224:	f7f6 f99e 	bl	8000564 <__aeabi_i2d>
 800a228:	4642      	mov	r2, r8
 800a22a:	464b      	mov	r3, r9
 800a22c:	f7f6 fa04 	bl	8000638 <__aeabi_dmul>
 800a230:	4b86      	ldr	r3, [pc, #536]	; (800a44c <_dtoa_r+0x64c>)
 800a232:	2200      	movs	r2, #0
 800a234:	f7f6 f84a 	bl	80002cc <__adddf3>
 800a238:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a23c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a240:	9303      	str	r3, [sp, #12]
 800a242:	2e00      	cmp	r6, #0
 800a244:	d158      	bne.n	800a2f8 <_dtoa_r+0x4f8>
 800a246:	4b82      	ldr	r3, [pc, #520]	; (800a450 <_dtoa_r+0x650>)
 800a248:	2200      	movs	r2, #0
 800a24a:	4640      	mov	r0, r8
 800a24c:	4649      	mov	r1, r9
 800a24e:	f7f6 f83b 	bl	80002c8 <__aeabi_dsub>
 800a252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a256:	4680      	mov	r8, r0
 800a258:	4689      	mov	r9, r1
 800a25a:	f7f6 fc7d 	bl	8000b58 <__aeabi_dcmpgt>
 800a25e:	2800      	cmp	r0, #0
 800a260:	f040 8296 	bne.w	800a790 <_dtoa_r+0x990>
 800a264:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a268:	4640      	mov	r0, r8
 800a26a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a26e:	4649      	mov	r1, r9
 800a270:	f7f6 fc54 	bl	8000b1c <__aeabi_dcmplt>
 800a274:	2800      	cmp	r0, #0
 800a276:	f040 8289 	bne.w	800a78c <_dtoa_r+0x98c>
 800a27a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a27e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a280:	2b00      	cmp	r3, #0
 800a282:	f2c0 814e 	blt.w	800a522 <_dtoa_r+0x722>
 800a286:	f1bb 0f0e 	cmp.w	fp, #14
 800a28a:	f300 814a 	bgt.w	800a522 <_dtoa_r+0x722>
 800a28e:	4b6b      	ldr	r3, [pc, #428]	; (800a43c <_dtoa_r+0x63c>)
 800a290:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a294:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	f280 80dc 	bge.w	800a458 <_dtoa_r+0x658>
 800a2a0:	9b04      	ldr	r3, [sp, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f300 80d8 	bgt.w	800a458 <_dtoa_r+0x658>
 800a2a8:	f040 826f 	bne.w	800a78a <_dtoa_r+0x98a>
 800a2ac:	4b68      	ldr	r3, [pc, #416]	; (800a450 <_dtoa_r+0x650>)
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	4640      	mov	r0, r8
 800a2b2:	4649      	mov	r1, r9
 800a2b4:	f7f6 f9c0 	bl	8000638 <__aeabi_dmul>
 800a2b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2bc:	f7f6 fc42 	bl	8000b44 <__aeabi_dcmpge>
 800a2c0:	9e04      	ldr	r6, [sp, #16]
 800a2c2:	4637      	mov	r7, r6
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	f040 8245 	bne.w	800a754 <_dtoa_r+0x954>
 800a2ca:	9d00      	ldr	r5, [sp, #0]
 800a2cc:	2331      	movs	r3, #49	; 0x31
 800a2ce:	f805 3b01 	strb.w	r3, [r5], #1
 800a2d2:	f10b 0b01 	add.w	fp, fp, #1
 800a2d6:	e241      	b.n	800a75c <_dtoa_r+0x95c>
 800a2d8:	07f2      	lsls	r2, r6, #31
 800a2da:	d505      	bpl.n	800a2e8 <_dtoa_r+0x4e8>
 800a2dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2e0:	f7f6 f9aa 	bl	8000638 <__aeabi_dmul>
 800a2e4:	3501      	adds	r5, #1
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	1076      	asrs	r6, r6, #1
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	e773      	b.n	800a1d6 <_dtoa_r+0x3d6>
 800a2ee:	2502      	movs	r5, #2
 800a2f0:	e775      	b.n	800a1de <_dtoa_r+0x3de>
 800a2f2:	9e04      	ldr	r6, [sp, #16]
 800a2f4:	465f      	mov	r7, fp
 800a2f6:	e792      	b.n	800a21e <_dtoa_r+0x41e>
 800a2f8:	9900      	ldr	r1, [sp, #0]
 800a2fa:	4b50      	ldr	r3, [pc, #320]	; (800a43c <_dtoa_r+0x63c>)
 800a2fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a300:	4431      	add	r1, r6
 800a302:	9102      	str	r1, [sp, #8]
 800a304:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a306:	eeb0 9a47 	vmov.f32	s18, s14
 800a30a:	eef0 9a67 	vmov.f32	s19, s15
 800a30e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a312:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a316:	2900      	cmp	r1, #0
 800a318:	d044      	beq.n	800a3a4 <_dtoa_r+0x5a4>
 800a31a:	494e      	ldr	r1, [pc, #312]	; (800a454 <_dtoa_r+0x654>)
 800a31c:	2000      	movs	r0, #0
 800a31e:	f7f6 fab5 	bl	800088c <__aeabi_ddiv>
 800a322:	ec53 2b19 	vmov	r2, r3, d9
 800a326:	f7f5 ffcf 	bl	80002c8 <__aeabi_dsub>
 800a32a:	9d00      	ldr	r5, [sp, #0]
 800a32c:	ec41 0b19 	vmov	d9, r0, r1
 800a330:	4649      	mov	r1, r9
 800a332:	4640      	mov	r0, r8
 800a334:	f7f6 fc30 	bl	8000b98 <__aeabi_d2iz>
 800a338:	4606      	mov	r6, r0
 800a33a:	f7f6 f913 	bl	8000564 <__aeabi_i2d>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4640      	mov	r0, r8
 800a344:	4649      	mov	r1, r9
 800a346:	f7f5 ffbf 	bl	80002c8 <__aeabi_dsub>
 800a34a:	3630      	adds	r6, #48	; 0x30
 800a34c:	f805 6b01 	strb.w	r6, [r5], #1
 800a350:	ec53 2b19 	vmov	r2, r3, d9
 800a354:	4680      	mov	r8, r0
 800a356:	4689      	mov	r9, r1
 800a358:	f7f6 fbe0 	bl	8000b1c <__aeabi_dcmplt>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	d164      	bne.n	800a42a <_dtoa_r+0x62a>
 800a360:	4642      	mov	r2, r8
 800a362:	464b      	mov	r3, r9
 800a364:	4937      	ldr	r1, [pc, #220]	; (800a444 <_dtoa_r+0x644>)
 800a366:	2000      	movs	r0, #0
 800a368:	f7f5 ffae 	bl	80002c8 <__aeabi_dsub>
 800a36c:	ec53 2b19 	vmov	r2, r3, d9
 800a370:	f7f6 fbd4 	bl	8000b1c <__aeabi_dcmplt>
 800a374:	2800      	cmp	r0, #0
 800a376:	f040 80b6 	bne.w	800a4e6 <_dtoa_r+0x6e6>
 800a37a:	9b02      	ldr	r3, [sp, #8]
 800a37c:	429d      	cmp	r5, r3
 800a37e:	f43f af7c 	beq.w	800a27a <_dtoa_r+0x47a>
 800a382:	4b31      	ldr	r3, [pc, #196]	; (800a448 <_dtoa_r+0x648>)
 800a384:	ec51 0b19 	vmov	r0, r1, d9
 800a388:	2200      	movs	r2, #0
 800a38a:	f7f6 f955 	bl	8000638 <__aeabi_dmul>
 800a38e:	4b2e      	ldr	r3, [pc, #184]	; (800a448 <_dtoa_r+0x648>)
 800a390:	ec41 0b19 	vmov	d9, r0, r1
 800a394:	2200      	movs	r2, #0
 800a396:	4640      	mov	r0, r8
 800a398:	4649      	mov	r1, r9
 800a39a:	f7f6 f94d 	bl	8000638 <__aeabi_dmul>
 800a39e:	4680      	mov	r8, r0
 800a3a0:	4689      	mov	r9, r1
 800a3a2:	e7c5      	b.n	800a330 <_dtoa_r+0x530>
 800a3a4:	ec51 0b17 	vmov	r0, r1, d7
 800a3a8:	f7f6 f946 	bl	8000638 <__aeabi_dmul>
 800a3ac:	9b02      	ldr	r3, [sp, #8]
 800a3ae:	9d00      	ldr	r5, [sp, #0]
 800a3b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3b2:	ec41 0b19 	vmov	d9, r0, r1
 800a3b6:	4649      	mov	r1, r9
 800a3b8:	4640      	mov	r0, r8
 800a3ba:	f7f6 fbed 	bl	8000b98 <__aeabi_d2iz>
 800a3be:	4606      	mov	r6, r0
 800a3c0:	f7f6 f8d0 	bl	8000564 <__aeabi_i2d>
 800a3c4:	3630      	adds	r6, #48	; 0x30
 800a3c6:	4602      	mov	r2, r0
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	4640      	mov	r0, r8
 800a3cc:	4649      	mov	r1, r9
 800a3ce:	f7f5 ff7b 	bl	80002c8 <__aeabi_dsub>
 800a3d2:	f805 6b01 	strb.w	r6, [r5], #1
 800a3d6:	9b02      	ldr	r3, [sp, #8]
 800a3d8:	429d      	cmp	r5, r3
 800a3da:	4680      	mov	r8, r0
 800a3dc:	4689      	mov	r9, r1
 800a3de:	f04f 0200 	mov.w	r2, #0
 800a3e2:	d124      	bne.n	800a42e <_dtoa_r+0x62e>
 800a3e4:	4b1b      	ldr	r3, [pc, #108]	; (800a454 <_dtoa_r+0x654>)
 800a3e6:	ec51 0b19 	vmov	r0, r1, d9
 800a3ea:	f7f5 ff6f 	bl	80002cc <__adddf3>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	4640      	mov	r0, r8
 800a3f4:	4649      	mov	r1, r9
 800a3f6:	f7f6 fbaf 	bl	8000b58 <__aeabi_dcmpgt>
 800a3fa:	2800      	cmp	r0, #0
 800a3fc:	d173      	bne.n	800a4e6 <_dtoa_r+0x6e6>
 800a3fe:	ec53 2b19 	vmov	r2, r3, d9
 800a402:	4914      	ldr	r1, [pc, #80]	; (800a454 <_dtoa_r+0x654>)
 800a404:	2000      	movs	r0, #0
 800a406:	f7f5 ff5f 	bl	80002c8 <__aeabi_dsub>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4640      	mov	r0, r8
 800a410:	4649      	mov	r1, r9
 800a412:	f7f6 fb83 	bl	8000b1c <__aeabi_dcmplt>
 800a416:	2800      	cmp	r0, #0
 800a418:	f43f af2f 	beq.w	800a27a <_dtoa_r+0x47a>
 800a41c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a41e:	1e6b      	subs	r3, r5, #1
 800a420:	930f      	str	r3, [sp, #60]	; 0x3c
 800a422:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a426:	2b30      	cmp	r3, #48	; 0x30
 800a428:	d0f8      	beq.n	800a41c <_dtoa_r+0x61c>
 800a42a:	46bb      	mov	fp, r7
 800a42c:	e04a      	b.n	800a4c4 <_dtoa_r+0x6c4>
 800a42e:	4b06      	ldr	r3, [pc, #24]	; (800a448 <_dtoa_r+0x648>)
 800a430:	f7f6 f902 	bl	8000638 <__aeabi_dmul>
 800a434:	4680      	mov	r8, r0
 800a436:	4689      	mov	r9, r1
 800a438:	e7bd      	b.n	800a3b6 <_dtoa_r+0x5b6>
 800a43a:	bf00      	nop
 800a43c:	0800d850 	.word	0x0800d850
 800a440:	0800d828 	.word	0x0800d828
 800a444:	3ff00000 	.word	0x3ff00000
 800a448:	40240000 	.word	0x40240000
 800a44c:	401c0000 	.word	0x401c0000
 800a450:	40140000 	.word	0x40140000
 800a454:	3fe00000 	.word	0x3fe00000
 800a458:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a45c:	9d00      	ldr	r5, [sp, #0]
 800a45e:	4642      	mov	r2, r8
 800a460:	464b      	mov	r3, r9
 800a462:	4630      	mov	r0, r6
 800a464:	4639      	mov	r1, r7
 800a466:	f7f6 fa11 	bl	800088c <__aeabi_ddiv>
 800a46a:	f7f6 fb95 	bl	8000b98 <__aeabi_d2iz>
 800a46e:	9001      	str	r0, [sp, #4]
 800a470:	f7f6 f878 	bl	8000564 <__aeabi_i2d>
 800a474:	4642      	mov	r2, r8
 800a476:	464b      	mov	r3, r9
 800a478:	f7f6 f8de 	bl	8000638 <__aeabi_dmul>
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	4630      	mov	r0, r6
 800a482:	4639      	mov	r1, r7
 800a484:	f7f5 ff20 	bl	80002c8 <__aeabi_dsub>
 800a488:	9e01      	ldr	r6, [sp, #4]
 800a48a:	9f04      	ldr	r7, [sp, #16]
 800a48c:	3630      	adds	r6, #48	; 0x30
 800a48e:	f805 6b01 	strb.w	r6, [r5], #1
 800a492:	9e00      	ldr	r6, [sp, #0]
 800a494:	1bae      	subs	r6, r5, r6
 800a496:	42b7      	cmp	r7, r6
 800a498:	4602      	mov	r2, r0
 800a49a:	460b      	mov	r3, r1
 800a49c:	d134      	bne.n	800a508 <_dtoa_r+0x708>
 800a49e:	f7f5 ff15 	bl	80002cc <__adddf3>
 800a4a2:	4642      	mov	r2, r8
 800a4a4:	464b      	mov	r3, r9
 800a4a6:	4606      	mov	r6, r0
 800a4a8:	460f      	mov	r7, r1
 800a4aa:	f7f6 fb55 	bl	8000b58 <__aeabi_dcmpgt>
 800a4ae:	b9c8      	cbnz	r0, 800a4e4 <_dtoa_r+0x6e4>
 800a4b0:	4642      	mov	r2, r8
 800a4b2:	464b      	mov	r3, r9
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	4639      	mov	r1, r7
 800a4b8:	f7f6 fb26 	bl	8000b08 <__aeabi_dcmpeq>
 800a4bc:	b110      	cbz	r0, 800a4c4 <_dtoa_r+0x6c4>
 800a4be:	9b01      	ldr	r3, [sp, #4]
 800a4c0:	07db      	lsls	r3, r3, #31
 800a4c2:	d40f      	bmi.n	800a4e4 <_dtoa_r+0x6e4>
 800a4c4:	4651      	mov	r1, sl
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f000 fbcc 	bl	800ac64 <_Bfree>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4d0:	702b      	strb	r3, [r5, #0]
 800a4d2:	f10b 0301 	add.w	r3, fp, #1
 800a4d6:	6013      	str	r3, [r2, #0]
 800a4d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	f43f ace2 	beq.w	8009ea4 <_dtoa_r+0xa4>
 800a4e0:	601d      	str	r5, [r3, #0]
 800a4e2:	e4df      	b.n	8009ea4 <_dtoa_r+0xa4>
 800a4e4:	465f      	mov	r7, fp
 800a4e6:	462b      	mov	r3, r5
 800a4e8:	461d      	mov	r5, r3
 800a4ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4ee:	2a39      	cmp	r2, #57	; 0x39
 800a4f0:	d106      	bne.n	800a500 <_dtoa_r+0x700>
 800a4f2:	9a00      	ldr	r2, [sp, #0]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d1f7      	bne.n	800a4e8 <_dtoa_r+0x6e8>
 800a4f8:	9900      	ldr	r1, [sp, #0]
 800a4fa:	2230      	movs	r2, #48	; 0x30
 800a4fc:	3701      	adds	r7, #1
 800a4fe:	700a      	strb	r2, [r1, #0]
 800a500:	781a      	ldrb	r2, [r3, #0]
 800a502:	3201      	adds	r2, #1
 800a504:	701a      	strb	r2, [r3, #0]
 800a506:	e790      	b.n	800a42a <_dtoa_r+0x62a>
 800a508:	4ba3      	ldr	r3, [pc, #652]	; (800a798 <_dtoa_r+0x998>)
 800a50a:	2200      	movs	r2, #0
 800a50c:	f7f6 f894 	bl	8000638 <__aeabi_dmul>
 800a510:	2200      	movs	r2, #0
 800a512:	2300      	movs	r3, #0
 800a514:	4606      	mov	r6, r0
 800a516:	460f      	mov	r7, r1
 800a518:	f7f6 faf6 	bl	8000b08 <__aeabi_dcmpeq>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	d09e      	beq.n	800a45e <_dtoa_r+0x65e>
 800a520:	e7d0      	b.n	800a4c4 <_dtoa_r+0x6c4>
 800a522:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a524:	2a00      	cmp	r2, #0
 800a526:	f000 80ca 	beq.w	800a6be <_dtoa_r+0x8be>
 800a52a:	9a07      	ldr	r2, [sp, #28]
 800a52c:	2a01      	cmp	r2, #1
 800a52e:	f300 80ad 	bgt.w	800a68c <_dtoa_r+0x88c>
 800a532:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a534:	2a00      	cmp	r2, #0
 800a536:	f000 80a5 	beq.w	800a684 <_dtoa_r+0x884>
 800a53a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a53e:	9e08      	ldr	r6, [sp, #32]
 800a540:	9d05      	ldr	r5, [sp, #20]
 800a542:	9a05      	ldr	r2, [sp, #20]
 800a544:	441a      	add	r2, r3
 800a546:	9205      	str	r2, [sp, #20]
 800a548:	9a06      	ldr	r2, [sp, #24]
 800a54a:	2101      	movs	r1, #1
 800a54c:	441a      	add	r2, r3
 800a54e:	4620      	mov	r0, r4
 800a550:	9206      	str	r2, [sp, #24]
 800a552:	f000 fc87 	bl	800ae64 <__i2b>
 800a556:	4607      	mov	r7, r0
 800a558:	b165      	cbz	r5, 800a574 <_dtoa_r+0x774>
 800a55a:	9b06      	ldr	r3, [sp, #24]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	dd09      	ble.n	800a574 <_dtoa_r+0x774>
 800a560:	42ab      	cmp	r3, r5
 800a562:	9a05      	ldr	r2, [sp, #20]
 800a564:	bfa8      	it	ge
 800a566:	462b      	movge	r3, r5
 800a568:	1ad2      	subs	r2, r2, r3
 800a56a:	9205      	str	r2, [sp, #20]
 800a56c:	9a06      	ldr	r2, [sp, #24]
 800a56e:	1aed      	subs	r5, r5, r3
 800a570:	1ad3      	subs	r3, r2, r3
 800a572:	9306      	str	r3, [sp, #24]
 800a574:	9b08      	ldr	r3, [sp, #32]
 800a576:	b1f3      	cbz	r3, 800a5b6 <_dtoa_r+0x7b6>
 800a578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 80a3 	beq.w	800a6c6 <_dtoa_r+0x8c6>
 800a580:	2e00      	cmp	r6, #0
 800a582:	dd10      	ble.n	800a5a6 <_dtoa_r+0x7a6>
 800a584:	4639      	mov	r1, r7
 800a586:	4632      	mov	r2, r6
 800a588:	4620      	mov	r0, r4
 800a58a:	f000 fd2b 	bl	800afe4 <__pow5mult>
 800a58e:	4652      	mov	r2, sl
 800a590:	4601      	mov	r1, r0
 800a592:	4607      	mov	r7, r0
 800a594:	4620      	mov	r0, r4
 800a596:	f000 fc7b 	bl	800ae90 <__multiply>
 800a59a:	4651      	mov	r1, sl
 800a59c:	4680      	mov	r8, r0
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f000 fb60 	bl	800ac64 <_Bfree>
 800a5a4:	46c2      	mov	sl, r8
 800a5a6:	9b08      	ldr	r3, [sp, #32]
 800a5a8:	1b9a      	subs	r2, r3, r6
 800a5aa:	d004      	beq.n	800a5b6 <_dtoa_r+0x7b6>
 800a5ac:	4651      	mov	r1, sl
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f000 fd18 	bl	800afe4 <__pow5mult>
 800a5b4:	4682      	mov	sl, r0
 800a5b6:	2101      	movs	r1, #1
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f000 fc53 	bl	800ae64 <__i2b>
 800a5be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	4606      	mov	r6, r0
 800a5c4:	f340 8081 	ble.w	800a6ca <_dtoa_r+0x8ca>
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4601      	mov	r1, r0
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	f000 fd09 	bl	800afe4 <__pow5mult>
 800a5d2:	9b07      	ldr	r3, [sp, #28]
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	4606      	mov	r6, r0
 800a5d8:	dd7a      	ble.n	800a6d0 <_dtoa_r+0x8d0>
 800a5da:	f04f 0800 	mov.w	r8, #0
 800a5de:	6933      	ldr	r3, [r6, #16]
 800a5e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a5e4:	6918      	ldr	r0, [r3, #16]
 800a5e6:	f000 fbef 	bl	800adc8 <__hi0bits>
 800a5ea:	f1c0 0020 	rsb	r0, r0, #32
 800a5ee:	9b06      	ldr	r3, [sp, #24]
 800a5f0:	4418      	add	r0, r3
 800a5f2:	f010 001f 	ands.w	r0, r0, #31
 800a5f6:	f000 8094 	beq.w	800a722 <_dtoa_r+0x922>
 800a5fa:	f1c0 0320 	rsb	r3, r0, #32
 800a5fe:	2b04      	cmp	r3, #4
 800a600:	f340 8085 	ble.w	800a70e <_dtoa_r+0x90e>
 800a604:	9b05      	ldr	r3, [sp, #20]
 800a606:	f1c0 001c 	rsb	r0, r0, #28
 800a60a:	4403      	add	r3, r0
 800a60c:	9305      	str	r3, [sp, #20]
 800a60e:	9b06      	ldr	r3, [sp, #24]
 800a610:	4403      	add	r3, r0
 800a612:	4405      	add	r5, r0
 800a614:	9306      	str	r3, [sp, #24]
 800a616:	9b05      	ldr	r3, [sp, #20]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	dd05      	ble.n	800a628 <_dtoa_r+0x828>
 800a61c:	4651      	mov	r1, sl
 800a61e:	461a      	mov	r2, r3
 800a620:	4620      	mov	r0, r4
 800a622:	f000 fd39 	bl	800b098 <__lshift>
 800a626:	4682      	mov	sl, r0
 800a628:	9b06      	ldr	r3, [sp, #24]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	dd05      	ble.n	800a63a <_dtoa_r+0x83a>
 800a62e:	4631      	mov	r1, r6
 800a630:	461a      	mov	r2, r3
 800a632:	4620      	mov	r0, r4
 800a634:	f000 fd30 	bl	800b098 <__lshift>
 800a638:	4606      	mov	r6, r0
 800a63a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d072      	beq.n	800a726 <_dtoa_r+0x926>
 800a640:	4631      	mov	r1, r6
 800a642:	4650      	mov	r0, sl
 800a644:	f000 fd94 	bl	800b170 <__mcmp>
 800a648:	2800      	cmp	r0, #0
 800a64a:	da6c      	bge.n	800a726 <_dtoa_r+0x926>
 800a64c:	2300      	movs	r3, #0
 800a64e:	4651      	mov	r1, sl
 800a650:	220a      	movs	r2, #10
 800a652:	4620      	mov	r0, r4
 800a654:	f000 fb28 	bl	800aca8 <__multadd>
 800a658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a65a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a65e:	4682      	mov	sl, r0
 800a660:	2b00      	cmp	r3, #0
 800a662:	f000 81b0 	beq.w	800a9c6 <_dtoa_r+0xbc6>
 800a666:	2300      	movs	r3, #0
 800a668:	4639      	mov	r1, r7
 800a66a:	220a      	movs	r2, #10
 800a66c:	4620      	mov	r0, r4
 800a66e:	f000 fb1b 	bl	800aca8 <__multadd>
 800a672:	9b01      	ldr	r3, [sp, #4]
 800a674:	2b00      	cmp	r3, #0
 800a676:	4607      	mov	r7, r0
 800a678:	f300 8096 	bgt.w	800a7a8 <_dtoa_r+0x9a8>
 800a67c:	9b07      	ldr	r3, [sp, #28]
 800a67e:	2b02      	cmp	r3, #2
 800a680:	dc59      	bgt.n	800a736 <_dtoa_r+0x936>
 800a682:	e091      	b.n	800a7a8 <_dtoa_r+0x9a8>
 800a684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a686:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a68a:	e758      	b.n	800a53e <_dtoa_r+0x73e>
 800a68c:	9b04      	ldr	r3, [sp, #16]
 800a68e:	1e5e      	subs	r6, r3, #1
 800a690:	9b08      	ldr	r3, [sp, #32]
 800a692:	42b3      	cmp	r3, r6
 800a694:	bfbf      	itttt	lt
 800a696:	9b08      	ldrlt	r3, [sp, #32]
 800a698:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a69a:	9608      	strlt	r6, [sp, #32]
 800a69c:	1af3      	sublt	r3, r6, r3
 800a69e:	bfb4      	ite	lt
 800a6a0:	18d2      	addlt	r2, r2, r3
 800a6a2:	1b9e      	subge	r6, r3, r6
 800a6a4:	9b04      	ldr	r3, [sp, #16]
 800a6a6:	bfbc      	itt	lt
 800a6a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a6aa:	2600      	movlt	r6, #0
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	bfb7      	itett	lt
 800a6b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a6b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a6b8:	1a9d      	sublt	r5, r3, r2
 800a6ba:	2300      	movlt	r3, #0
 800a6bc:	e741      	b.n	800a542 <_dtoa_r+0x742>
 800a6be:	9e08      	ldr	r6, [sp, #32]
 800a6c0:	9d05      	ldr	r5, [sp, #20]
 800a6c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a6c4:	e748      	b.n	800a558 <_dtoa_r+0x758>
 800a6c6:	9a08      	ldr	r2, [sp, #32]
 800a6c8:	e770      	b.n	800a5ac <_dtoa_r+0x7ac>
 800a6ca:	9b07      	ldr	r3, [sp, #28]
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	dc19      	bgt.n	800a704 <_dtoa_r+0x904>
 800a6d0:	9b02      	ldr	r3, [sp, #8]
 800a6d2:	b9bb      	cbnz	r3, 800a704 <_dtoa_r+0x904>
 800a6d4:	9b03      	ldr	r3, [sp, #12]
 800a6d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6da:	b99b      	cbnz	r3, 800a704 <_dtoa_r+0x904>
 800a6dc:	9b03      	ldr	r3, [sp, #12]
 800a6de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6e2:	0d1b      	lsrs	r3, r3, #20
 800a6e4:	051b      	lsls	r3, r3, #20
 800a6e6:	b183      	cbz	r3, 800a70a <_dtoa_r+0x90a>
 800a6e8:	9b05      	ldr	r3, [sp, #20]
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	9305      	str	r3, [sp, #20]
 800a6ee:	9b06      	ldr	r3, [sp, #24]
 800a6f0:	3301      	adds	r3, #1
 800a6f2:	9306      	str	r3, [sp, #24]
 800a6f4:	f04f 0801 	mov.w	r8, #1
 800a6f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	f47f af6f 	bne.w	800a5de <_dtoa_r+0x7de>
 800a700:	2001      	movs	r0, #1
 800a702:	e774      	b.n	800a5ee <_dtoa_r+0x7ee>
 800a704:	f04f 0800 	mov.w	r8, #0
 800a708:	e7f6      	b.n	800a6f8 <_dtoa_r+0x8f8>
 800a70a:	4698      	mov	r8, r3
 800a70c:	e7f4      	b.n	800a6f8 <_dtoa_r+0x8f8>
 800a70e:	d082      	beq.n	800a616 <_dtoa_r+0x816>
 800a710:	9a05      	ldr	r2, [sp, #20]
 800a712:	331c      	adds	r3, #28
 800a714:	441a      	add	r2, r3
 800a716:	9205      	str	r2, [sp, #20]
 800a718:	9a06      	ldr	r2, [sp, #24]
 800a71a:	441a      	add	r2, r3
 800a71c:	441d      	add	r5, r3
 800a71e:	9206      	str	r2, [sp, #24]
 800a720:	e779      	b.n	800a616 <_dtoa_r+0x816>
 800a722:	4603      	mov	r3, r0
 800a724:	e7f4      	b.n	800a710 <_dtoa_r+0x910>
 800a726:	9b04      	ldr	r3, [sp, #16]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	dc37      	bgt.n	800a79c <_dtoa_r+0x99c>
 800a72c:	9b07      	ldr	r3, [sp, #28]
 800a72e:	2b02      	cmp	r3, #2
 800a730:	dd34      	ble.n	800a79c <_dtoa_r+0x99c>
 800a732:	9b04      	ldr	r3, [sp, #16]
 800a734:	9301      	str	r3, [sp, #4]
 800a736:	9b01      	ldr	r3, [sp, #4]
 800a738:	b963      	cbnz	r3, 800a754 <_dtoa_r+0x954>
 800a73a:	4631      	mov	r1, r6
 800a73c:	2205      	movs	r2, #5
 800a73e:	4620      	mov	r0, r4
 800a740:	f000 fab2 	bl	800aca8 <__multadd>
 800a744:	4601      	mov	r1, r0
 800a746:	4606      	mov	r6, r0
 800a748:	4650      	mov	r0, sl
 800a74a:	f000 fd11 	bl	800b170 <__mcmp>
 800a74e:	2800      	cmp	r0, #0
 800a750:	f73f adbb 	bgt.w	800a2ca <_dtoa_r+0x4ca>
 800a754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a756:	9d00      	ldr	r5, [sp, #0]
 800a758:	ea6f 0b03 	mvn.w	fp, r3
 800a75c:	f04f 0800 	mov.w	r8, #0
 800a760:	4631      	mov	r1, r6
 800a762:	4620      	mov	r0, r4
 800a764:	f000 fa7e 	bl	800ac64 <_Bfree>
 800a768:	2f00      	cmp	r7, #0
 800a76a:	f43f aeab 	beq.w	800a4c4 <_dtoa_r+0x6c4>
 800a76e:	f1b8 0f00 	cmp.w	r8, #0
 800a772:	d005      	beq.n	800a780 <_dtoa_r+0x980>
 800a774:	45b8      	cmp	r8, r7
 800a776:	d003      	beq.n	800a780 <_dtoa_r+0x980>
 800a778:	4641      	mov	r1, r8
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 fa72 	bl	800ac64 <_Bfree>
 800a780:	4639      	mov	r1, r7
 800a782:	4620      	mov	r0, r4
 800a784:	f000 fa6e 	bl	800ac64 <_Bfree>
 800a788:	e69c      	b.n	800a4c4 <_dtoa_r+0x6c4>
 800a78a:	2600      	movs	r6, #0
 800a78c:	4637      	mov	r7, r6
 800a78e:	e7e1      	b.n	800a754 <_dtoa_r+0x954>
 800a790:	46bb      	mov	fp, r7
 800a792:	4637      	mov	r7, r6
 800a794:	e599      	b.n	800a2ca <_dtoa_r+0x4ca>
 800a796:	bf00      	nop
 800a798:	40240000 	.word	0x40240000
 800a79c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f000 80c8 	beq.w	800a934 <_dtoa_r+0xb34>
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	9301      	str	r3, [sp, #4]
 800a7a8:	2d00      	cmp	r5, #0
 800a7aa:	dd05      	ble.n	800a7b8 <_dtoa_r+0x9b8>
 800a7ac:	4639      	mov	r1, r7
 800a7ae:	462a      	mov	r2, r5
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 fc71 	bl	800b098 <__lshift>
 800a7b6:	4607      	mov	r7, r0
 800a7b8:	f1b8 0f00 	cmp.w	r8, #0
 800a7bc:	d05b      	beq.n	800a876 <_dtoa_r+0xa76>
 800a7be:	6879      	ldr	r1, [r7, #4]
 800a7c0:	4620      	mov	r0, r4
 800a7c2:	f000 fa0f 	bl	800abe4 <_Balloc>
 800a7c6:	4605      	mov	r5, r0
 800a7c8:	b928      	cbnz	r0, 800a7d6 <_dtoa_r+0x9d6>
 800a7ca:	4b83      	ldr	r3, [pc, #524]	; (800a9d8 <_dtoa_r+0xbd8>)
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a7d2:	f7ff bb2e 	b.w	8009e32 <_dtoa_r+0x32>
 800a7d6:	693a      	ldr	r2, [r7, #16]
 800a7d8:	3202      	adds	r2, #2
 800a7da:	0092      	lsls	r2, r2, #2
 800a7dc:	f107 010c 	add.w	r1, r7, #12
 800a7e0:	300c      	adds	r0, #12
 800a7e2:	f001 ff85 	bl	800c6f0 <memcpy>
 800a7e6:	2201      	movs	r2, #1
 800a7e8:	4629      	mov	r1, r5
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f000 fc54 	bl	800b098 <__lshift>
 800a7f0:	9b00      	ldr	r3, [sp, #0]
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	9304      	str	r3, [sp, #16]
 800a7f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7fa:	4413      	add	r3, r2
 800a7fc:	9308      	str	r3, [sp, #32]
 800a7fe:	9b02      	ldr	r3, [sp, #8]
 800a800:	f003 0301 	and.w	r3, r3, #1
 800a804:	46b8      	mov	r8, r7
 800a806:	9306      	str	r3, [sp, #24]
 800a808:	4607      	mov	r7, r0
 800a80a:	9b04      	ldr	r3, [sp, #16]
 800a80c:	4631      	mov	r1, r6
 800a80e:	3b01      	subs	r3, #1
 800a810:	4650      	mov	r0, sl
 800a812:	9301      	str	r3, [sp, #4]
 800a814:	f7ff fa6a 	bl	8009cec <quorem>
 800a818:	4641      	mov	r1, r8
 800a81a:	9002      	str	r0, [sp, #8]
 800a81c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a820:	4650      	mov	r0, sl
 800a822:	f000 fca5 	bl	800b170 <__mcmp>
 800a826:	463a      	mov	r2, r7
 800a828:	9005      	str	r0, [sp, #20]
 800a82a:	4631      	mov	r1, r6
 800a82c:	4620      	mov	r0, r4
 800a82e:	f000 fcbb 	bl	800b1a8 <__mdiff>
 800a832:	68c2      	ldr	r2, [r0, #12]
 800a834:	4605      	mov	r5, r0
 800a836:	bb02      	cbnz	r2, 800a87a <_dtoa_r+0xa7a>
 800a838:	4601      	mov	r1, r0
 800a83a:	4650      	mov	r0, sl
 800a83c:	f000 fc98 	bl	800b170 <__mcmp>
 800a840:	4602      	mov	r2, r0
 800a842:	4629      	mov	r1, r5
 800a844:	4620      	mov	r0, r4
 800a846:	9209      	str	r2, [sp, #36]	; 0x24
 800a848:	f000 fa0c 	bl	800ac64 <_Bfree>
 800a84c:	9b07      	ldr	r3, [sp, #28]
 800a84e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a850:	9d04      	ldr	r5, [sp, #16]
 800a852:	ea43 0102 	orr.w	r1, r3, r2
 800a856:	9b06      	ldr	r3, [sp, #24]
 800a858:	4319      	orrs	r1, r3
 800a85a:	d110      	bne.n	800a87e <_dtoa_r+0xa7e>
 800a85c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a860:	d029      	beq.n	800a8b6 <_dtoa_r+0xab6>
 800a862:	9b05      	ldr	r3, [sp, #20]
 800a864:	2b00      	cmp	r3, #0
 800a866:	dd02      	ble.n	800a86e <_dtoa_r+0xa6e>
 800a868:	9b02      	ldr	r3, [sp, #8]
 800a86a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a86e:	9b01      	ldr	r3, [sp, #4]
 800a870:	f883 9000 	strb.w	r9, [r3]
 800a874:	e774      	b.n	800a760 <_dtoa_r+0x960>
 800a876:	4638      	mov	r0, r7
 800a878:	e7ba      	b.n	800a7f0 <_dtoa_r+0x9f0>
 800a87a:	2201      	movs	r2, #1
 800a87c:	e7e1      	b.n	800a842 <_dtoa_r+0xa42>
 800a87e:	9b05      	ldr	r3, [sp, #20]
 800a880:	2b00      	cmp	r3, #0
 800a882:	db04      	blt.n	800a88e <_dtoa_r+0xa8e>
 800a884:	9907      	ldr	r1, [sp, #28]
 800a886:	430b      	orrs	r3, r1
 800a888:	9906      	ldr	r1, [sp, #24]
 800a88a:	430b      	orrs	r3, r1
 800a88c:	d120      	bne.n	800a8d0 <_dtoa_r+0xad0>
 800a88e:	2a00      	cmp	r2, #0
 800a890:	dded      	ble.n	800a86e <_dtoa_r+0xa6e>
 800a892:	4651      	mov	r1, sl
 800a894:	2201      	movs	r2, #1
 800a896:	4620      	mov	r0, r4
 800a898:	f000 fbfe 	bl	800b098 <__lshift>
 800a89c:	4631      	mov	r1, r6
 800a89e:	4682      	mov	sl, r0
 800a8a0:	f000 fc66 	bl	800b170 <__mcmp>
 800a8a4:	2800      	cmp	r0, #0
 800a8a6:	dc03      	bgt.n	800a8b0 <_dtoa_r+0xab0>
 800a8a8:	d1e1      	bne.n	800a86e <_dtoa_r+0xa6e>
 800a8aa:	f019 0f01 	tst.w	r9, #1
 800a8ae:	d0de      	beq.n	800a86e <_dtoa_r+0xa6e>
 800a8b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8b4:	d1d8      	bne.n	800a868 <_dtoa_r+0xa68>
 800a8b6:	9a01      	ldr	r2, [sp, #4]
 800a8b8:	2339      	movs	r3, #57	; 0x39
 800a8ba:	7013      	strb	r3, [r2, #0]
 800a8bc:	462b      	mov	r3, r5
 800a8be:	461d      	mov	r5, r3
 800a8c0:	3b01      	subs	r3, #1
 800a8c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a8c6:	2a39      	cmp	r2, #57	; 0x39
 800a8c8:	d06c      	beq.n	800a9a4 <_dtoa_r+0xba4>
 800a8ca:	3201      	adds	r2, #1
 800a8cc:	701a      	strb	r2, [r3, #0]
 800a8ce:	e747      	b.n	800a760 <_dtoa_r+0x960>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	dd07      	ble.n	800a8e4 <_dtoa_r+0xae4>
 800a8d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8d8:	d0ed      	beq.n	800a8b6 <_dtoa_r+0xab6>
 800a8da:	9a01      	ldr	r2, [sp, #4]
 800a8dc:	f109 0301 	add.w	r3, r9, #1
 800a8e0:	7013      	strb	r3, [r2, #0]
 800a8e2:	e73d      	b.n	800a760 <_dtoa_r+0x960>
 800a8e4:	9b04      	ldr	r3, [sp, #16]
 800a8e6:	9a08      	ldr	r2, [sp, #32]
 800a8e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d043      	beq.n	800a978 <_dtoa_r+0xb78>
 800a8f0:	4651      	mov	r1, sl
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	220a      	movs	r2, #10
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f000 f9d6 	bl	800aca8 <__multadd>
 800a8fc:	45b8      	cmp	r8, r7
 800a8fe:	4682      	mov	sl, r0
 800a900:	f04f 0300 	mov.w	r3, #0
 800a904:	f04f 020a 	mov.w	r2, #10
 800a908:	4641      	mov	r1, r8
 800a90a:	4620      	mov	r0, r4
 800a90c:	d107      	bne.n	800a91e <_dtoa_r+0xb1e>
 800a90e:	f000 f9cb 	bl	800aca8 <__multadd>
 800a912:	4680      	mov	r8, r0
 800a914:	4607      	mov	r7, r0
 800a916:	9b04      	ldr	r3, [sp, #16]
 800a918:	3301      	adds	r3, #1
 800a91a:	9304      	str	r3, [sp, #16]
 800a91c:	e775      	b.n	800a80a <_dtoa_r+0xa0a>
 800a91e:	f000 f9c3 	bl	800aca8 <__multadd>
 800a922:	4639      	mov	r1, r7
 800a924:	4680      	mov	r8, r0
 800a926:	2300      	movs	r3, #0
 800a928:	220a      	movs	r2, #10
 800a92a:	4620      	mov	r0, r4
 800a92c:	f000 f9bc 	bl	800aca8 <__multadd>
 800a930:	4607      	mov	r7, r0
 800a932:	e7f0      	b.n	800a916 <_dtoa_r+0xb16>
 800a934:	9b04      	ldr	r3, [sp, #16]
 800a936:	9301      	str	r3, [sp, #4]
 800a938:	9d00      	ldr	r5, [sp, #0]
 800a93a:	4631      	mov	r1, r6
 800a93c:	4650      	mov	r0, sl
 800a93e:	f7ff f9d5 	bl	8009cec <quorem>
 800a942:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a946:	9b00      	ldr	r3, [sp, #0]
 800a948:	f805 9b01 	strb.w	r9, [r5], #1
 800a94c:	1aea      	subs	r2, r5, r3
 800a94e:	9b01      	ldr	r3, [sp, #4]
 800a950:	4293      	cmp	r3, r2
 800a952:	dd07      	ble.n	800a964 <_dtoa_r+0xb64>
 800a954:	4651      	mov	r1, sl
 800a956:	2300      	movs	r3, #0
 800a958:	220a      	movs	r2, #10
 800a95a:	4620      	mov	r0, r4
 800a95c:	f000 f9a4 	bl	800aca8 <__multadd>
 800a960:	4682      	mov	sl, r0
 800a962:	e7ea      	b.n	800a93a <_dtoa_r+0xb3a>
 800a964:	9b01      	ldr	r3, [sp, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	bfc8      	it	gt
 800a96a:	461d      	movgt	r5, r3
 800a96c:	9b00      	ldr	r3, [sp, #0]
 800a96e:	bfd8      	it	le
 800a970:	2501      	movle	r5, #1
 800a972:	441d      	add	r5, r3
 800a974:	f04f 0800 	mov.w	r8, #0
 800a978:	4651      	mov	r1, sl
 800a97a:	2201      	movs	r2, #1
 800a97c:	4620      	mov	r0, r4
 800a97e:	f000 fb8b 	bl	800b098 <__lshift>
 800a982:	4631      	mov	r1, r6
 800a984:	4682      	mov	sl, r0
 800a986:	f000 fbf3 	bl	800b170 <__mcmp>
 800a98a:	2800      	cmp	r0, #0
 800a98c:	dc96      	bgt.n	800a8bc <_dtoa_r+0xabc>
 800a98e:	d102      	bne.n	800a996 <_dtoa_r+0xb96>
 800a990:	f019 0f01 	tst.w	r9, #1
 800a994:	d192      	bne.n	800a8bc <_dtoa_r+0xabc>
 800a996:	462b      	mov	r3, r5
 800a998:	461d      	mov	r5, r3
 800a99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99e:	2a30      	cmp	r2, #48	; 0x30
 800a9a0:	d0fa      	beq.n	800a998 <_dtoa_r+0xb98>
 800a9a2:	e6dd      	b.n	800a760 <_dtoa_r+0x960>
 800a9a4:	9a00      	ldr	r2, [sp, #0]
 800a9a6:	429a      	cmp	r2, r3
 800a9a8:	d189      	bne.n	800a8be <_dtoa_r+0xabe>
 800a9aa:	f10b 0b01 	add.w	fp, fp, #1
 800a9ae:	2331      	movs	r3, #49	; 0x31
 800a9b0:	e796      	b.n	800a8e0 <_dtoa_r+0xae0>
 800a9b2:	4b0a      	ldr	r3, [pc, #40]	; (800a9dc <_dtoa_r+0xbdc>)
 800a9b4:	f7ff ba99 	b.w	8009eea <_dtoa_r+0xea>
 800a9b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f47f aa6d 	bne.w	8009e9a <_dtoa_r+0x9a>
 800a9c0:	4b07      	ldr	r3, [pc, #28]	; (800a9e0 <_dtoa_r+0xbe0>)
 800a9c2:	f7ff ba92 	b.w	8009eea <_dtoa_r+0xea>
 800a9c6:	9b01      	ldr	r3, [sp, #4]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	dcb5      	bgt.n	800a938 <_dtoa_r+0xb38>
 800a9cc:	9b07      	ldr	r3, [sp, #28]
 800a9ce:	2b02      	cmp	r3, #2
 800a9d0:	f73f aeb1 	bgt.w	800a736 <_dtoa_r+0x936>
 800a9d4:	e7b0      	b.n	800a938 <_dtoa_r+0xb38>
 800a9d6:	bf00      	nop
 800a9d8:	0800d7b9 	.word	0x0800d7b9
 800a9dc:	0800d714 	.word	0x0800d714
 800a9e0:	0800d73d 	.word	0x0800d73d

0800a9e4 <_free_r>:
 800a9e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9e6:	2900      	cmp	r1, #0
 800a9e8:	d044      	beq.n	800aa74 <_free_r+0x90>
 800a9ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9ee:	9001      	str	r0, [sp, #4]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f1a1 0404 	sub.w	r4, r1, #4
 800a9f6:	bfb8      	it	lt
 800a9f8:	18e4      	addlt	r4, r4, r3
 800a9fa:	f000 f8e7 	bl	800abcc <__malloc_lock>
 800a9fe:	4a1e      	ldr	r2, [pc, #120]	; (800aa78 <_free_r+0x94>)
 800aa00:	9801      	ldr	r0, [sp, #4]
 800aa02:	6813      	ldr	r3, [r2, #0]
 800aa04:	b933      	cbnz	r3, 800aa14 <_free_r+0x30>
 800aa06:	6063      	str	r3, [r4, #4]
 800aa08:	6014      	str	r4, [r2, #0]
 800aa0a:	b003      	add	sp, #12
 800aa0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa10:	f000 b8e2 	b.w	800abd8 <__malloc_unlock>
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	d908      	bls.n	800aa2a <_free_r+0x46>
 800aa18:	6825      	ldr	r5, [r4, #0]
 800aa1a:	1961      	adds	r1, r4, r5
 800aa1c:	428b      	cmp	r3, r1
 800aa1e:	bf01      	itttt	eq
 800aa20:	6819      	ldreq	r1, [r3, #0]
 800aa22:	685b      	ldreq	r3, [r3, #4]
 800aa24:	1949      	addeq	r1, r1, r5
 800aa26:	6021      	streq	r1, [r4, #0]
 800aa28:	e7ed      	b.n	800aa06 <_free_r+0x22>
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	b10b      	cbz	r3, 800aa34 <_free_r+0x50>
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	d9fa      	bls.n	800aa2a <_free_r+0x46>
 800aa34:	6811      	ldr	r1, [r2, #0]
 800aa36:	1855      	adds	r5, r2, r1
 800aa38:	42a5      	cmp	r5, r4
 800aa3a:	d10b      	bne.n	800aa54 <_free_r+0x70>
 800aa3c:	6824      	ldr	r4, [r4, #0]
 800aa3e:	4421      	add	r1, r4
 800aa40:	1854      	adds	r4, r2, r1
 800aa42:	42a3      	cmp	r3, r4
 800aa44:	6011      	str	r1, [r2, #0]
 800aa46:	d1e0      	bne.n	800aa0a <_free_r+0x26>
 800aa48:	681c      	ldr	r4, [r3, #0]
 800aa4a:	685b      	ldr	r3, [r3, #4]
 800aa4c:	6053      	str	r3, [r2, #4]
 800aa4e:	440c      	add	r4, r1
 800aa50:	6014      	str	r4, [r2, #0]
 800aa52:	e7da      	b.n	800aa0a <_free_r+0x26>
 800aa54:	d902      	bls.n	800aa5c <_free_r+0x78>
 800aa56:	230c      	movs	r3, #12
 800aa58:	6003      	str	r3, [r0, #0]
 800aa5a:	e7d6      	b.n	800aa0a <_free_r+0x26>
 800aa5c:	6825      	ldr	r5, [r4, #0]
 800aa5e:	1961      	adds	r1, r4, r5
 800aa60:	428b      	cmp	r3, r1
 800aa62:	bf04      	itt	eq
 800aa64:	6819      	ldreq	r1, [r3, #0]
 800aa66:	685b      	ldreq	r3, [r3, #4]
 800aa68:	6063      	str	r3, [r4, #4]
 800aa6a:	bf04      	itt	eq
 800aa6c:	1949      	addeq	r1, r1, r5
 800aa6e:	6021      	streq	r1, [r4, #0]
 800aa70:	6054      	str	r4, [r2, #4]
 800aa72:	e7ca      	b.n	800aa0a <_free_r+0x26>
 800aa74:	b003      	add	sp, #12
 800aa76:	bd30      	pop	{r4, r5, pc}
 800aa78:	20000d24 	.word	0x20000d24

0800aa7c <malloc>:
 800aa7c:	4b02      	ldr	r3, [pc, #8]	; (800aa88 <malloc+0xc>)
 800aa7e:	4601      	mov	r1, r0
 800aa80:	6818      	ldr	r0, [r3, #0]
 800aa82:	f000 b823 	b.w	800aacc <_malloc_r>
 800aa86:	bf00      	nop
 800aa88:	20000078 	.word	0x20000078

0800aa8c <sbrk_aligned>:
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	4e0e      	ldr	r6, [pc, #56]	; (800aac8 <sbrk_aligned+0x3c>)
 800aa90:	460c      	mov	r4, r1
 800aa92:	6831      	ldr	r1, [r6, #0]
 800aa94:	4605      	mov	r5, r0
 800aa96:	b911      	cbnz	r1, 800aa9e <sbrk_aligned+0x12>
 800aa98:	f001 fe1a 	bl	800c6d0 <_sbrk_r>
 800aa9c:	6030      	str	r0, [r6, #0]
 800aa9e:	4621      	mov	r1, r4
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	f001 fe15 	bl	800c6d0 <_sbrk_r>
 800aaa6:	1c43      	adds	r3, r0, #1
 800aaa8:	d00a      	beq.n	800aac0 <sbrk_aligned+0x34>
 800aaaa:	1cc4      	adds	r4, r0, #3
 800aaac:	f024 0403 	bic.w	r4, r4, #3
 800aab0:	42a0      	cmp	r0, r4
 800aab2:	d007      	beq.n	800aac4 <sbrk_aligned+0x38>
 800aab4:	1a21      	subs	r1, r4, r0
 800aab6:	4628      	mov	r0, r5
 800aab8:	f001 fe0a 	bl	800c6d0 <_sbrk_r>
 800aabc:	3001      	adds	r0, #1
 800aabe:	d101      	bne.n	800aac4 <sbrk_aligned+0x38>
 800aac0:	f04f 34ff 	mov.w	r4, #4294967295
 800aac4:	4620      	mov	r0, r4
 800aac6:	bd70      	pop	{r4, r5, r6, pc}
 800aac8:	20000d28 	.word	0x20000d28

0800aacc <_malloc_r>:
 800aacc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aad0:	1ccd      	adds	r5, r1, #3
 800aad2:	f025 0503 	bic.w	r5, r5, #3
 800aad6:	3508      	adds	r5, #8
 800aad8:	2d0c      	cmp	r5, #12
 800aada:	bf38      	it	cc
 800aadc:	250c      	movcc	r5, #12
 800aade:	2d00      	cmp	r5, #0
 800aae0:	4607      	mov	r7, r0
 800aae2:	db01      	blt.n	800aae8 <_malloc_r+0x1c>
 800aae4:	42a9      	cmp	r1, r5
 800aae6:	d905      	bls.n	800aaf4 <_malloc_r+0x28>
 800aae8:	230c      	movs	r3, #12
 800aaea:	603b      	str	r3, [r7, #0]
 800aaec:	2600      	movs	r6, #0
 800aaee:	4630      	mov	r0, r6
 800aaf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaf4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800abc8 <_malloc_r+0xfc>
 800aaf8:	f000 f868 	bl	800abcc <__malloc_lock>
 800aafc:	f8d8 3000 	ldr.w	r3, [r8]
 800ab00:	461c      	mov	r4, r3
 800ab02:	bb5c      	cbnz	r4, 800ab5c <_malloc_r+0x90>
 800ab04:	4629      	mov	r1, r5
 800ab06:	4638      	mov	r0, r7
 800ab08:	f7ff ffc0 	bl	800aa8c <sbrk_aligned>
 800ab0c:	1c43      	adds	r3, r0, #1
 800ab0e:	4604      	mov	r4, r0
 800ab10:	d155      	bne.n	800abbe <_malloc_r+0xf2>
 800ab12:	f8d8 4000 	ldr.w	r4, [r8]
 800ab16:	4626      	mov	r6, r4
 800ab18:	2e00      	cmp	r6, #0
 800ab1a:	d145      	bne.n	800aba8 <_malloc_r+0xdc>
 800ab1c:	2c00      	cmp	r4, #0
 800ab1e:	d048      	beq.n	800abb2 <_malloc_r+0xe6>
 800ab20:	6823      	ldr	r3, [r4, #0]
 800ab22:	4631      	mov	r1, r6
 800ab24:	4638      	mov	r0, r7
 800ab26:	eb04 0903 	add.w	r9, r4, r3
 800ab2a:	f001 fdd1 	bl	800c6d0 <_sbrk_r>
 800ab2e:	4581      	cmp	r9, r0
 800ab30:	d13f      	bne.n	800abb2 <_malloc_r+0xe6>
 800ab32:	6821      	ldr	r1, [r4, #0]
 800ab34:	1a6d      	subs	r5, r5, r1
 800ab36:	4629      	mov	r1, r5
 800ab38:	4638      	mov	r0, r7
 800ab3a:	f7ff ffa7 	bl	800aa8c <sbrk_aligned>
 800ab3e:	3001      	adds	r0, #1
 800ab40:	d037      	beq.n	800abb2 <_malloc_r+0xe6>
 800ab42:	6823      	ldr	r3, [r4, #0]
 800ab44:	442b      	add	r3, r5
 800ab46:	6023      	str	r3, [r4, #0]
 800ab48:	f8d8 3000 	ldr.w	r3, [r8]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d038      	beq.n	800abc2 <_malloc_r+0xf6>
 800ab50:	685a      	ldr	r2, [r3, #4]
 800ab52:	42a2      	cmp	r2, r4
 800ab54:	d12b      	bne.n	800abae <_malloc_r+0xe2>
 800ab56:	2200      	movs	r2, #0
 800ab58:	605a      	str	r2, [r3, #4]
 800ab5a:	e00f      	b.n	800ab7c <_malloc_r+0xb0>
 800ab5c:	6822      	ldr	r2, [r4, #0]
 800ab5e:	1b52      	subs	r2, r2, r5
 800ab60:	d41f      	bmi.n	800aba2 <_malloc_r+0xd6>
 800ab62:	2a0b      	cmp	r2, #11
 800ab64:	d917      	bls.n	800ab96 <_malloc_r+0xca>
 800ab66:	1961      	adds	r1, r4, r5
 800ab68:	42a3      	cmp	r3, r4
 800ab6a:	6025      	str	r5, [r4, #0]
 800ab6c:	bf18      	it	ne
 800ab6e:	6059      	strne	r1, [r3, #4]
 800ab70:	6863      	ldr	r3, [r4, #4]
 800ab72:	bf08      	it	eq
 800ab74:	f8c8 1000 	streq.w	r1, [r8]
 800ab78:	5162      	str	r2, [r4, r5]
 800ab7a:	604b      	str	r3, [r1, #4]
 800ab7c:	4638      	mov	r0, r7
 800ab7e:	f104 060b 	add.w	r6, r4, #11
 800ab82:	f000 f829 	bl	800abd8 <__malloc_unlock>
 800ab86:	f026 0607 	bic.w	r6, r6, #7
 800ab8a:	1d23      	adds	r3, r4, #4
 800ab8c:	1af2      	subs	r2, r6, r3
 800ab8e:	d0ae      	beq.n	800aaee <_malloc_r+0x22>
 800ab90:	1b9b      	subs	r3, r3, r6
 800ab92:	50a3      	str	r3, [r4, r2]
 800ab94:	e7ab      	b.n	800aaee <_malloc_r+0x22>
 800ab96:	42a3      	cmp	r3, r4
 800ab98:	6862      	ldr	r2, [r4, #4]
 800ab9a:	d1dd      	bne.n	800ab58 <_malloc_r+0x8c>
 800ab9c:	f8c8 2000 	str.w	r2, [r8]
 800aba0:	e7ec      	b.n	800ab7c <_malloc_r+0xb0>
 800aba2:	4623      	mov	r3, r4
 800aba4:	6864      	ldr	r4, [r4, #4]
 800aba6:	e7ac      	b.n	800ab02 <_malloc_r+0x36>
 800aba8:	4634      	mov	r4, r6
 800abaa:	6876      	ldr	r6, [r6, #4]
 800abac:	e7b4      	b.n	800ab18 <_malloc_r+0x4c>
 800abae:	4613      	mov	r3, r2
 800abb0:	e7cc      	b.n	800ab4c <_malloc_r+0x80>
 800abb2:	230c      	movs	r3, #12
 800abb4:	603b      	str	r3, [r7, #0]
 800abb6:	4638      	mov	r0, r7
 800abb8:	f000 f80e 	bl	800abd8 <__malloc_unlock>
 800abbc:	e797      	b.n	800aaee <_malloc_r+0x22>
 800abbe:	6025      	str	r5, [r4, #0]
 800abc0:	e7dc      	b.n	800ab7c <_malloc_r+0xb0>
 800abc2:	605b      	str	r3, [r3, #4]
 800abc4:	deff      	udf	#255	; 0xff
 800abc6:	bf00      	nop
 800abc8:	20000d24 	.word	0x20000d24

0800abcc <__malloc_lock>:
 800abcc:	4801      	ldr	r0, [pc, #4]	; (800abd4 <__malloc_lock+0x8>)
 800abce:	f7ff b884 	b.w	8009cda <__retarget_lock_acquire_recursive>
 800abd2:	bf00      	nop
 800abd4:	20000d20 	.word	0x20000d20

0800abd8 <__malloc_unlock>:
 800abd8:	4801      	ldr	r0, [pc, #4]	; (800abe0 <__malloc_unlock+0x8>)
 800abda:	f7ff b87f 	b.w	8009cdc <__retarget_lock_release_recursive>
 800abde:	bf00      	nop
 800abe0:	20000d20 	.word	0x20000d20

0800abe4 <_Balloc>:
 800abe4:	b570      	push	{r4, r5, r6, lr}
 800abe6:	69c6      	ldr	r6, [r0, #28]
 800abe8:	4604      	mov	r4, r0
 800abea:	460d      	mov	r5, r1
 800abec:	b976      	cbnz	r6, 800ac0c <_Balloc+0x28>
 800abee:	2010      	movs	r0, #16
 800abf0:	f7ff ff44 	bl	800aa7c <malloc>
 800abf4:	4602      	mov	r2, r0
 800abf6:	61e0      	str	r0, [r4, #28]
 800abf8:	b920      	cbnz	r0, 800ac04 <_Balloc+0x20>
 800abfa:	4b18      	ldr	r3, [pc, #96]	; (800ac5c <_Balloc+0x78>)
 800abfc:	4818      	ldr	r0, [pc, #96]	; (800ac60 <_Balloc+0x7c>)
 800abfe:	216b      	movs	r1, #107	; 0x6b
 800ac00:	f001 fd8e 	bl	800c720 <__assert_func>
 800ac04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac08:	6006      	str	r6, [r0, #0]
 800ac0a:	60c6      	str	r6, [r0, #12]
 800ac0c:	69e6      	ldr	r6, [r4, #28]
 800ac0e:	68f3      	ldr	r3, [r6, #12]
 800ac10:	b183      	cbz	r3, 800ac34 <_Balloc+0x50>
 800ac12:	69e3      	ldr	r3, [r4, #28]
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac1a:	b9b8      	cbnz	r0, 800ac4c <_Balloc+0x68>
 800ac1c:	2101      	movs	r1, #1
 800ac1e:	fa01 f605 	lsl.w	r6, r1, r5
 800ac22:	1d72      	adds	r2, r6, #5
 800ac24:	0092      	lsls	r2, r2, #2
 800ac26:	4620      	mov	r0, r4
 800ac28:	f001 fd98 	bl	800c75c <_calloc_r>
 800ac2c:	b160      	cbz	r0, 800ac48 <_Balloc+0x64>
 800ac2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac32:	e00e      	b.n	800ac52 <_Balloc+0x6e>
 800ac34:	2221      	movs	r2, #33	; 0x21
 800ac36:	2104      	movs	r1, #4
 800ac38:	4620      	mov	r0, r4
 800ac3a:	f001 fd8f 	bl	800c75c <_calloc_r>
 800ac3e:	69e3      	ldr	r3, [r4, #28]
 800ac40:	60f0      	str	r0, [r6, #12]
 800ac42:	68db      	ldr	r3, [r3, #12]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d1e4      	bne.n	800ac12 <_Balloc+0x2e>
 800ac48:	2000      	movs	r0, #0
 800ac4a:	bd70      	pop	{r4, r5, r6, pc}
 800ac4c:	6802      	ldr	r2, [r0, #0]
 800ac4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac52:	2300      	movs	r3, #0
 800ac54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac58:	e7f7      	b.n	800ac4a <_Balloc+0x66>
 800ac5a:	bf00      	nop
 800ac5c:	0800d74a 	.word	0x0800d74a
 800ac60:	0800d7ca 	.word	0x0800d7ca

0800ac64 <_Bfree>:
 800ac64:	b570      	push	{r4, r5, r6, lr}
 800ac66:	69c6      	ldr	r6, [r0, #28]
 800ac68:	4605      	mov	r5, r0
 800ac6a:	460c      	mov	r4, r1
 800ac6c:	b976      	cbnz	r6, 800ac8c <_Bfree+0x28>
 800ac6e:	2010      	movs	r0, #16
 800ac70:	f7ff ff04 	bl	800aa7c <malloc>
 800ac74:	4602      	mov	r2, r0
 800ac76:	61e8      	str	r0, [r5, #28]
 800ac78:	b920      	cbnz	r0, 800ac84 <_Bfree+0x20>
 800ac7a:	4b09      	ldr	r3, [pc, #36]	; (800aca0 <_Bfree+0x3c>)
 800ac7c:	4809      	ldr	r0, [pc, #36]	; (800aca4 <_Bfree+0x40>)
 800ac7e:	218f      	movs	r1, #143	; 0x8f
 800ac80:	f001 fd4e 	bl	800c720 <__assert_func>
 800ac84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac88:	6006      	str	r6, [r0, #0]
 800ac8a:	60c6      	str	r6, [r0, #12]
 800ac8c:	b13c      	cbz	r4, 800ac9e <_Bfree+0x3a>
 800ac8e:	69eb      	ldr	r3, [r5, #28]
 800ac90:	6862      	ldr	r2, [r4, #4]
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac98:	6021      	str	r1, [r4, #0]
 800ac9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	0800d74a 	.word	0x0800d74a
 800aca4:	0800d7ca 	.word	0x0800d7ca

0800aca8 <__multadd>:
 800aca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acac:	690d      	ldr	r5, [r1, #16]
 800acae:	4607      	mov	r7, r0
 800acb0:	460c      	mov	r4, r1
 800acb2:	461e      	mov	r6, r3
 800acb4:	f101 0c14 	add.w	ip, r1, #20
 800acb8:	2000      	movs	r0, #0
 800acba:	f8dc 3000 	ldr.w	r3, [ip]
 800acbe:	b299      	uxth	r1, r3
 800acc0:	fb02 6101 	mla	r1, r2, r1, r6
 800acc4:	0c1e      	lsrs	r6, r3, #16
 800acc6:	0c0b      	lsrs	r3, r1, #16
 800acc8:	fb02 3306 	mla	r3, r2, r6, r3
 800accc:	b289      	uxth	r1, r1
 800acce:	3001      	adds	r0, #1
 800acd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800acd4:	4285      	cmp	r5, r0
 800acd6:	f84c 1b04 	str.w	r1, [ip], #4
 800acda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800acde:	dcec      	bgt.n	800acba <__multadd+0x12>
 800ace0:	b30e      	cbz	r6, 800ad26 <__multadd+0x7e>
 800ace2:	68a3      	ldr	r3, [r4, #8]
 800ace4:	42ab      	cmp	r3, r5
 800ace6:	dc19      	bgt.n	800ad1c <__multadd+0x74>
 800ace8:	6861      	ldr	r1, [r4, #4]
 800acea:	4638      	mov	r0, r7
 800acec:	3101      	adds	r1, #1
 800acee:	f7ff ff79 	bl	800abe4 <_Balloc>
 800acf2:	4680      	mov	r8, r0
 800acf4:	b928      	cbnz	r0, 800ad02 <__multadd+0x5a>
 800acf6:	4602      	mov	r2, r0
 800acf8:	4b0c      	ldr	r3, [pc, #48]	; (800ad2c <__multadd+0x84>)
 800acfa:	480d      	ldr	r0, [pc, #52]	; (800ad30 <__multadd+0x88>)
 800acfc:	21ba      	movs	r1, #186	; 0xba
 800acfe:	f001 fd0f 	bl	800c720 <__assert_func>
 800ad02:	6922      	ldr	r2, [r4, #16]
 800ad04:	3202      	adds	r2, #2
 800ad06:	f104 010c 	add.w	r1, r4, #12
 800ad0a:	0092      	lsls	r2, r2, #2
 800ad0c:	300c      	adds	r0, #12
 800ad0e:	f001 fcef 	bl	800c6f0 <memcpy>
 800ad12:	4621      	mov	r1, r4
 800ad14:	4638      	mov	r0, r7
 800ad16:	f7ff ffa5 	bl	800ac64 <_Bfree>
 800ad1a:	4644      	mov	r4, r8
 800ad1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad20:	3501      	adds	r5, #1
 800ad22:	615e      	str	r6, [r3, #20]
 800ad24:	6125      	str	r5, [r4, #16]
 800ad26:	4620      	mov	r0, r4
 800ad28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad2c:	0800d7b9 	.word	0x0800d7b9
 800ad30:	0800d7ca 	.word	0x0800d7ca

0800ad34 <__s2b>:
 800ad34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad38:	460c      	mov	r4, r1
 800ad3a:	4615      	mov	r5, r2
 800ad3c:	461f      	mov	r7, r3
 800ad3e:	2209      	movs	r2, #9
 800ad40:	3308      	adds	r3, #8
 800ad42:	4606      	mov	r6, r0
 800ad44:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad48:	2100      	movs	r1, #0
 800ad4a:	2201      	movs	r2, #1
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	db09      	blt.n	800ad64 <__s2b+0x30>
 800ad50:	4630      	mov	r0, r6
 800ad52:	f7ff ff47 	bl	800abe4 <_Balloc>
 800ad56:	b940      	cbnz	r0, 800ad6a <__s2b+0x36>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	4b19      	ldr	r3, [pc, #100]	; (800adc0 <__s2b+0x8c>)
 800ad5c:	4819      	ldr	r0, [pc, #100]	; (800adc4 <__s2b+0x90>)
 800ad5e:	21d3      	movs	r1, #211	; 0xd3
 800ad60:	f001 fcde 	bl	800c720 <__assert_func>
 800ad64:	0052      	lsls	r2, r2, #1
 800ad66:	3101      	adds	r1, #1
 800ad68:	e7f0      	b.n	800ad4c <__s2b+0x18>
 800ad6a:	9b08      	ldr	r3, [sp, #32]
 800ad6c:	6143      	str	r3, [r0, #20]
 800ad6e:	2d09      	cmp	r5, #9
 800ad70:	f04f 0301 	mov.w	r3, #1
 800ad74:	6103      	str	r3, [r0, #16]
 800ad76:	dd16      	ble.n	800ada6 <__s2b+0x72>
 800ad78:	f104 0909 	add.w	r9, r4, #9
 800ad7c:	46c8      	mov	r8, r9
 800ad7e:	442c      	add	r4, r5
 800ad80:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ad84:	4601      	mov	r1, r0
 800ad86:	3b30      	subs	r3, #48	; 0x30
 800ad88:	220a      	movs	r2, #10
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f7ff ff8c 	bl	800aca8 <__multadd>
 800ad90:	45a0      	cmp	r8, r4
 800ad92:	d1f5      	bne.n	800ad80 <__s2b+0x4c>
 800ad94:	f1a5 0408 	sub.w	r4, r5, #8
 800ad98:	444c      	add	r4, r9
 800ad9a:	1b2d      	subs	r5, r5, r4
 800ad9c:	1963      	adds	r3, r4, r5
 800ad9e:	42bb      	cmp	r3, r7
 800ada0:	db04      	blt.n	800adac <__s2b+0x78>
 800ada2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ada6:	340a      	adds	r4, #10
 800ada8:	2509      	movs	r5, #9
 800adaa:	e7f6      	b.n	800ad9a <__s2b+0x66>
 800adac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800adb0:	4601      	mov	r1, r0
 800adb2:	3b30      	subs	r3, #48	; 0x30
 800adb4:	220a      	movs	r2, #10
 800adb6:	4630      	mov	r0, r6
 800adb8:	f7ff ff76 	bl	800aca8 <__multadd>
 800adbc:	e7ee      	b.n	800ad9c <__s2b+0x68>
 800adbe:	bf00      	nop
 800adc0:	0800d7b9 	.word	0x0800d7b9
 800adc4:	0800d7ca 	.word	0x0800d7ca

0800adc8 <__hi0bits>:
 800adc8:	0c03      	lsrs	r3, r0, #16
 800adca:	041b      	lsls	r3, r3, #16
 800adcc:	b9d3      	cbnz	r3, 800ae04 <__hi0bits+0x3c>
 800adce:	0400      	lsls	r0, r0, #16
 800add0:	2310      	movs	r3, #16
 800add2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800add6:	bf04      	itt	eq
 800add8:	0200      	lsleq	r0, r0, #8
 800adda:	3308      	addeq	r3, #8
 800addc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ade0:	bf04      	itt	eq
 800ade2:	0100      	lsleq	r0, r0, #4
 800ade4:	3304      	addeq	r3, #4
 800ade6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800adea:	bf04      	itt	eq
 800adec:	0080      	lsleq	r0, r0, #2
 800adee:	3302      	addeq	r3, #2
 800adf0:	2800      	cmp	r0, #0
 800adf2:	db05      	blt.n	800ae00 <__hi0bits+0x38>
 800adf4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800adf8:	f103 0301 	add.w	r3, r3, #1
 800adfc:	bf08      	it	eq
 800adfe:	2320      	moveq	r3, #32
 800ae00:	4618      	mov	r0, r3
 800ae02:	4770      	bx	lr
 800ae04:	2300      	movs	r3, #0
 800ae06:	e7e4      	b.n	800add2 <__hi0bits+0xa>

0800ae08 <__lo0bits>:
 800ae08:	6803      	ldr	r3, [r0, #0]
 800ae0a:	f013 0207 	ands.w	r2, r3, #7
 800ae0e:	d00c      	beq.n	800ae2a <__lo0bits+0x22>
 800ae10:	07d9      	lsls	r1, r3, #31
 800ae12:	d422      	bmi.n	800ae5a <__lo0bits+0x52>
 800ae14:	079a      	lsls	r2, r3, #30
 800ae16:	bf49      	itett	mi
 800ae18:	085b      	lsrmi	r3, r3, #1
 800ae1a:	089b      	lsrpl	r3, r3, #2
 800ae1c:	6003      	strmi	r3, [r0, #0]
 800ae1e:	2201      	movmi	r2, #1
 800ae20:	bf5c      	itt	pl
 800ae22:	6003      	strpl	r3, [r0, #0]
 800ae24:	2202      	movpl	r2, #2
 800ae26:	4610      	mov	r0, r2
 800ae28:	4770      	bx	lr
 800ae2a:	b299      	uxth	r1, r3
 800ae2c:	b909      	cbnz	r1, 800ae32 <__lo0bits+0x2a>
 800ae2e:	0c1b      	lsrs	r3, r3, #16
 800ae30:	2210      	movs	r2, #16
 800ae32:	b2d9      	uxtb	r1, r3
 800ae34:	b909      	cbnz	r1, 800ae3a <__lo0bits+0x32>
 800ae36:	3208      	adds	r2, #8
 800ae38:	0a1b      	lsrs	r3, r3, #8
 800ae3a:	0719      	lsls	r1, r3, #28
 800ae3c:	bf04      	itt	eq
 800ae3e:	091b      	lsreq	r3, r3, #4
 800ae40:	3204      	addeq	r2, #4
 800ae42:	0799      	lsls	r1, r3, #30
 800ae44:	bf04      	itt	eq
 800ae46:	089b      	lsreq	r3, r3, #2
 800ae48:	3202      	addeq	r2, #2
 800ae4a:	07d9      	lsls	r1, r3, #31
 800ae4c:	d403      	bmi.n	800ae56 <__lo0bits+0x4e>
 800ae4e:	085b      	lsrs	r3, r3, #1
 800ae50:	f102 0201 	add.w	r2, r2, #1
 800ae54:	d003      	beq.n	800ae5e <__lo0bits+0x56>
 800ae56:	6003      	str	r3, [r0, #0]
 800ae58:	e7e5      	b.n	800ae26 <__lo0bits+0x1e>
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	e7e3      	b.n	800ae26 <__lo0bits+0x1e>
 800ae5e:	2220      	movs	r2, #32
 800ae60:	e7e1      	b.n	800ae26 <__lo0bits+0x1e>
	...

0800ae64 <__i2b>:
 800ae64:	b510      	push	{r4, lr}
 800ae66:	460c      	mov	r4, r1
 800ae68:	2101      	movs	r1, #1
 800ae6a:	f7ff febb 	bl	800abe4 <_Balloc>
 800ae6e:	4602      	mov	r2, r0
 800ae70:	b928      	cbnz	r0, 800ae7e <__i2b+0x1a>
 800ae72:	4b05      	ldr	r3, [pc, #20]	; (800ae88 <__i2b+0x24>)
 800ae74:	4805      	ldr	r0, [pc, #20]	; (800ae8c <__i2b+0x28>)
 800ae76:	f240 1145 	movw	r1, #325	; 0x145
 800ae7a:	f001 fc51 	bl	800c720 <__assert_func>
 800ae7e:	2301      	movs	r3, #1
 800ae80:	6144      	str	r4, [r0, #20]
 800ae82:	6103      	str	r3, [r0, #16]
 800ae84:	bd10      	pop	{r4, pc}
 800ae86:	bf00      	nop
 800ae88:	0800d7b9 	.word	0x0800d7b9
 800ae8c:	0800d7ca 	.word	0x0800d7ca

0800ae90 <__multiply>:
 800ae90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae94:	4691      	mov	r9, r2
 800ae96:	690a      	ldr	r2, [r1, #16]
 800ae98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	bfb8      	it	lt
 800aea0:	460b      	movlt	r3, r1
 800aea2:	460c      	mov	r4, r1
 800aea4:	bfbc      	itt	lt
 800aea6:	464c      	movlt	r4, r9
 800aea8:	4699      	movlt	r9, r3
 800aeaa:	6927      	ldr	r7, [r4, #16]
 800aeac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aeb0:	68a3      	ldr	r3, [r4, #8]
 800aeb2:	6861      	ldr	r1, [r4, #4]
 800aeb4:	eb07 060a 	add.w	r6, r7, sl
 800aeb8:	42b3      	cmp	r3, r6
 800aeba:	b085      	sub	sp, #20
 800aebc:	bfb8      	it	lt
 800aebe:	3101      	addlt	r1, #1
 800aec0:	f7ff fe90 	bl	800abe4 <_Balloc>
 800aec4:	b930      	cbnz	r0, 800aed4 <__multiply+0x44>
 800aec6:	4602      	mov	r2, r0
 800aec8:	4b44      	ldr	r3, [pc, #272]	; (800afdc <__multiply+0x14c>)
 800aeca:	4845      	ldr	r0, [pc, #276]	; (800afe0 <__multiply+0x150>)
 800aecc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800aed0:	f001 fc26 	bl	800c720 <__assert_func>
 800aed4:	f100 0514 	add.w	r5, r0, #20
 800aed8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aedc:	462b      	mov	r3, r5
 800aede:	2200      	movs	r2, #0
 800aee0:	4543      	cmp	r3, r8
 800aee2:	d321      	bcc.n	800af28 <__multiply+0x98>
 800aee4:	f104 0314 	add.w	r3, r4, #20
 800aee8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800aeec:	f109 0314 	add.w	r3, r9, #20
 800aef0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800aef4:	9202      	str	r2, [sp, #8]
 800aef6:	1b3a      	subs	r2, r7, r4
 800aef8:	3a15      	subs	r2, #21
 800aefa:	f022 0203 	bic.w	r2, r2, #3
 800aefe:	3204      	adds	r2, #4
 800af00:	f104 0115 	add.w	r1, r4, #21
 800af04:	428f      	cmp	r7, r1
 800af06:	bf38      	it	cc
 800af08:	2204      	movcc	r2, #4
 800af0a:	9201      	str	r2, [sp, #4]
 800af0c:	9a02      	ldr	r2, [sp, #8]
 800af0e:	9303      	str	r3, [sp, #12]
 800af10:	429a      	cmp	r2, r3
 800af12:	d80c      	bhi.n	800af2e <__multiply+0x9e>
 800af14:	2e00      	cmp	r6, #0
 800af16:	dd03      	ble.n	800af20 <__multiply+0x90>
 800af18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d05b      	beq.n	800afd8 <__multiply+0x148>
 800af20:	6106      	str	r6, [r0, #16]
 800af22:	b005      	add	sp, #20
 800af24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af28:	f843 2b04 	str.w	r2, [r3], #4
 800af2c:	e7d8      	b.n	800aee0 <__multiply+0x50>
 800af2e:	f8b3 a000 	ldrh.w	sl, [r3]
 800af32:	f1ba 0f00 	cmp.w	sl, #0
 800af36:	d024      	beq.n	800af82 <__multiply+0xf2>
 800af38:	f104 0e14 	add.w	lr, r4, #20
 800af3c:	46a9      	mov	r9, r5
 800af3e:	f04f 0c00 	mov.w	ip, #0
 800af42:	f85e 2b04 	ldr.w	r2, [lr], #4
 800af46:	f8d9 1000 	ldr.w	r1, [r9]
 800af4a:	fa1f fb82 	uxth.w	fp, r2
 800af4e:	b289      	uxth	r1, r1
 800af50:	fb0a 110b 	mla	r1, sl, fp, r1
 800af54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800af58:	f8d9 2000 	ldr.w	r2, [r9]
 800af5c:	4461      	add	r1, ip
 800af5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af62:	fb0a c20b 	mla	r2, sl, fp, ip
 800af66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af6a:	b289      	uxth	r1, r1
 800af6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800af70:	4577      	cmp	r7, lr
 800af72:	f849 1b04 	str.w	r1, [r9], #4
 800af76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800af7a:	d8e2      	bhi.n	800af42 <__multiply+0xb2>
 800af7c:	9a01      	ldr	r2, [sp, #4]
 800af7e:	f845 c002 	str.w	ip, [r5, r2]
 800af82:	9a03      	ldr	r2, [sp, #12]
 800af84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800af88:	3304      	adds	r3, #4
 800af8a:	f1b9 0f00 	cmp.w	r9, #0
 800af8e:	d021      	beq.n	800afd4 <__multiply+0x144>
 800af90:	6829      	ldr	r1, [r5, #0]
 800af92:	f104 0c14 	add.w	ip, r4, #20
 800af96:	46ae      	mov	lr, r5
 800af98:	f04f 0a00 	mov.w	sl, #0
 800af9c:	f8bc b000 	ldrh.w	fp, [ip]
 800afa0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800afa4:	fb09 220b 	mla	r2, r9, fp, r2
 800afa8:	4452      	add	r2, sl
 800afaa:	b289      	uxth	r1, r1
 800afac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800afb0:	f84e 1b04 	str.w	r1, [lr], #4
 800afb4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800afb8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800afbc:	f8be 1000 	ldrh.w	r1, [lr]
 800afc0:	fb09 110a 	mla	r1, r9, sl, r1
 800afc4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800afc8:	4567      	cmp	r7, ip
 800afca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800afce:	d8e5      	bhi.n	800af9c <__multiply+0x10c>
 800afd0:	9a01      	ldr	r2, [sp, #4]
 800afd2:	50a9      	str	r1, [r5, r2]
 800afd4:	3504      	adds	r5, #4
 800afd6:	e799      	b.n	800af0c <__multiply+0x7c>
 800afd8:	3e01      	subs	r6, #1
 800afda:	e79b      	b.n	800af14 <__multiply+0x84>
 800afdc:	0800d7b9 	.word	0x0800d7b9
 800afe0:	0800d7ca 	.word	0x0800d7ca

0800afe4 <__pow5mult>:
 800afe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afe8:	4615      	mov	r5, r2
 800afea:	f012 0203 	ands.w	r2, r2, #3
 800afee:	4606      	mov	r6, r0
 800aff0:	460f      	mov	r7, r1
 800aff2:	d007      	beq.n	800b004 <__pow5mult+0x20>
 800aff4:	4c25      	ldr	r4, [pc, #148]	; (800b08c <__pow5mult+0xa8>)
 800aff6:	3a01      	subs	r2, #1
 800aff8:	2300      	movs	r3, #0
 800affa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800affe:	f7ff fe53 	bl	800aca8 <__multadd>
 800b002:	4607      	mov	r7, r0
 800b004:	10ad      	asrs	r5, r5, #2
 800b006:	d03d      	beq.n	800b084 <__pow5mult+0xa0>
 800b008:	69f4      	ldr	r4, [r6, #28]
 800b00a:	b97c      	cbnz	r4, 800b02c <__pow5mult+0x48>
 800b00c:	2010      	movs	r0, #16
 800b00e:	f7ff fd35 	bl	800aa7c <malloc>
 800b012:	4602      	mov	r2, r0
 800b014:	61f0      	str	r0, [r6, #28]
 800b016:	b928      	cbnz	r0, 800b024 <__pow5mult+0x40>
 800b018:	4b1d      	ldr	r3, [pc, #116]	; (800b090 <__pow5mult+0xac>)
 800b01a:	481e      	ldr	r0, [pc, #120]	; (800b094 <__pow5mult+0xb0>)
 800b01c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b020:	f001 fb7e 	bl	800c720 <__assert_func>
 800b024:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b028:	6004      	str	r4, [r0, #0]
 800b02a:	60c4      	str	r4, [r0, #12]
 800b02c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b030:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b034:	b94c      	cbnz	r4, 800b04a <__pow5mult+0x66>
 800b036:	f240 2171 	movw	r1, #625	; 0x271
 800b03a:	4630      	mov	r0, r6
 800b03c:	f7ff ff12 	bl	800ae64 <__i2b>
 800b040:	2300      	movs	r3, #0
 800b042:	f8c8 0008 	str.w	r0, [r8, #8]
 800b046:	4604      	mov	r4, r0
 800b048:	6003      	str	r3, [r0, #0]
 800b04a:	f04f 0900 	mov.w	r9, #0
 800b04e:	07eb      	lsls	r3, r5, #31
 800b050:	d50a      	bpl.n	800b068 <__pow5mult+0x84>
 800b052:	4639      	mov	r1, r7
 800b054:	4622      	mov	r2, r4
 800b056:	4630      	mov	r0, r6
 800b058:	f7ff ff1a 	bl	800ae90 <__multiply>
 800b05c:	4639      	mov	r1, r7
 800b05e:	4680      	mov	r8, r0
 800b060:	4630      	mov	r0, r6
 800b062:	f7ff fdff 	bl	800ac64 <_Bfree>
 800b066:	4647      	mov	r7, r8
 800b068:	106d      	asrs	r5, r5, #1
 800b06a:	d00b      	beq.n	800b084 <__pow5mult+0xa0>
 800b06c:	6820      	ldr	r0, [r4, #0]
 800b06e:	b938      	cbnz	r0, 800b080 <__pow5mult+0x9c>
 800b070:	4622      	mov	r2, r4
 800b072:	4621      	mov	r1, r4
 800b074:	4630      	mov	r0, r6
 800b076:	f7ff ff0b 	bl	800ae90 <__multiply>
 800b07a:	6020      	str	r0, [r4, #0]
 800b07c:	f8c0 9000 	str.w	r9, [r0]
 800b080:	4604      	mov	r4, r0
 800b082:	e7e4      	b.n	800b04e <__pow5mult+0x6a>
 800b084:	4638      	mov	r0, r7
 800b086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b08a:	bf00      	nop
 800b08c:	0800d918 	.word	0x0800d918
 800b090:	0800d74a 	.word	0x0800d74a
 800b094:	0800d7ca 	.word	0x0800d7ca

0800b098 <__lshift>:
 800b098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b09c:	460c      	mov	r4, r1
 800b09e:	6849      	ldr	r1, [r1, #4]
 800b0a0:	6923      	ldr	r3, [r4, #16]
 800b0a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0a6:	68a3      	ldr	r3, [r4, #8]
 800b0a8:	4607      	mov	r7, r0
 800b0aa:	4691      	mov	r9, r2
 800b0ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0b0:	f108 0601 	add.w	r6, r8, #1
 800b0b4:	42b3      	cmp	r3, r6
 800b0b6:	db0b      	blt.n	800b0d0 <__lshift+0x38>
 800b0b8:	4638      	mov	r0, r7
 800b0ba:	f7ff fd93 	bl	800abe4 <_Balloc>
 800b0be:	4605      	mov	r5, r0
 800b0c0:	b948      	cbnz	r0, 800b0d6 <__lshift+0x3e>
 800b0c2:	4602      	mov	r2, r0
 800b0c4:	4b28      	ldr	r3, [pc, #160]	; (800b168 <__lshift+0xd0>)
 800b0c6:	4829      	ldr	r0, [pc, #164]	; (800b16c <__lshift+0xd4>)
 800b0c8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b0cc:	f001 fb28 	bl	800c720 <__assert_func>
 800b0d0:	3101      	adds	r1, #1
 800b0d2:	005b      	lsls	r3, r3, #1
 800b0d4:	e7ee      	b.n	800b0b4 <__lshift+0x1c>
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	f100 0114 	add.w	r1, r0, #20
 800b0dc:	f100 0210 	add.w	r2, r0, #16
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	4553      	cmp	r3, sl
 800b0e4:	db33      	blt.n	800b14e <__lshift+0xb6>
 800b0e6:	6920      	ldr	r0, [r4, #16]
 800b0e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0ec:	f104 0314 	add.w	r3, r4, #20
 800b0f0:	f019 091f 	ands.w	r9, r9, #31
 800b0f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0fc:	d02b      	beq.n	800b156 <__lshift+0xbe>
 800b0fe:	f1c9 0e20 	rsb	lr, r9, #32
 800b102:	468a      	mov	sl, r1
 800b104:	2200      	movs	r2, #0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	fa00 f009 	lsl.w	r0, r0, r9
 800b10c:	4310      	orrs	r0, r2
 800b10e:	f84a 0b04 	str.w	r0, [sl], #4
 800b112:	f853 2b04 	ldr.w	r2, [r3], #4
 800b116:	459c      	cmp	ip, r3
 800b118:	fa22 f20e 	lsr.w	r2, r2, lr
 800b11c:	d8f3      	bhi.n	800b106 <__lshift+0x6e>
 800b11e:	ebac 0304 	sub.w	r3, ip, r4
 800b122:	3b15      	subs	r3, #21
 800b124:	f023 0303 	bic.w	r3, r3, #3
 800b128:	3304      	adds	r3, #4
 800b12a:	f104 0015 	add.w	r0, r4, #21
 800b12e:	4584      	cmp	ip, r0
 800b130:	bf38      	it	cc
 800b132:	2304      	movcc	r3, #4
 800b134:	50ca      	str	r2, [r1, r3]
 800b136:	b10a      	cbz	r2, 800b13c <__lshift+0xa4>
 800b138:	f108 0602 	add.w	r6, r8, #2
 800b13c:	3e01      	subs	r6, #1
 800b13e:	4638      	mov	r0, r7
 800b140:	612e      	str	r6, [r5, #16]
 800b142:	4621      	mov	r1, r4
 800b144:	f7ff fd8e 	bl	800ac64 <_Bfree>
 800b148:	4628      	mov	r0, r5
 800b14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b14e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b152:	3301      	adds	r3, #1
 800b154:	e7c5      	b.n	800b0e2 <__lshift+0x4a>
 800b156:	3904      	subs	r1, #4
 800b158:	f853 2b04 	ldr.w	r2, [r3], #4
 800b15c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b160:	459c      	cmp	ip, r3
 800b162:	d8f9      	bhi.n	800b158 <__lshift+0xc0>
 800b164:	e7ea      	b.n	800b13c <__lshift+0xa4>
 800b166:	bf00      	nop
 800b168:	0800d7b9 	.word	0x0800d7b9
 800b16c:	0800d7ca 	.word	0x0800d7ca

0800b170 <__mcmp>:
 800b170:	b530      	push	{r4, r5, lr}
 800b172:	6902      	ldr	r2, [r0, #16]
 800b174:	690c      	ldr	r4, [r1, #16]
 800b176:	1b12      	subs	r2, r2, r4
 800b178:	d10e      	bne.n	800b198 <__mcmp+0x28>
 800b17a:	f100 0314 	add.w	r3, r0, #20
 800b17e:	3114      	adds	r1, #20
 800b180:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b184:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b188:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b18c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b190:	42a5      	cmp	r5, r4
 800b192:	d003      	beq.n	800b19c <__mcmp+0x2c>
 800b194:	d305      	bcc.n	800b1a2 <__mcmp+0x32>
 800b196:	2201      	movs	r2, #1
 800b198:	4610      	mov	r0, r2
 800b19a:	bd30      	pop	{r4, r5, pc}
 800b19c:	4283      	cmp	r3, r0
 800b19e:	d3f3      	bcc.n	800b188 <__mcmp+0x18>
 800b1a0:	e7fa      	b.n	800b198 <__mcmp+0x28>
 800b1a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1a6:	e7f7      	b.n	800b198 <__mcmp+0x28>

0800b1a8 <__mdiff>:
 800b1a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ac:	460c      	mov	r4, r1
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	4690      	mov	r8, r2
 800b1b6:	f7ff ffdb 	bl	800b170 <__mcmp>
 800b1ba:	1e05      	subs	r5, r0, #0
 800b1bc:	d110      	bne.n	800b1e0 <__mdiff+0x38>
 800b1be:	4629      	mov	r1, r5
 800b1c0:	4630      	mov	r0, r6
 800b1c2:	f7ff fd0f 	bl	800abe4 <_Balloc>
 800b1c6:	b930      	cbnz	r0, 800b1d6 <__mdiff+0x2e>
 800b1c8:	4b3a      	ldr	r3, [pc, #232]	; (800b2b4 <__mdiff+0x10c>)
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	f240 2137 	movw	r1, #567	; 0x237
 800b1d0:	4839      	ldr	r0, [pc, #228]	; (800b2b8 <__mdiff+0x110>)
 800b1d2:	f001 faa5 	bl	800c720 <__assert_func>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b1dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e0:	bfa4      	itt	ge
 800b1e2:	4643      	movge	r3, r8
 800b1e4:	46a0      	movge	r8, r4
 800b1e6:	4630      	mov	r0, r6
 800b1e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b1ec:	bfa6      	itte	ge
 800b1ee:	461c      	movge	r4, r3
 800b1f0:	2500      	movge	r5, #0
 800b1f2:	2501      	movlt	r5, #1
 800b1f4:	f7ff fcf6 	bl	800abe4 <_Balloc>
 800b1f8:	b920      	cbnz	r0, 800b204 <__mdiff+0x5c>
 800b1fa:	4b2e      	ldr	r3, [pc, #184]	; (800b2b4 <__mdiff+0x10c>)
 800b1fc:	4602      	mov	r2, r0
 800b1fe:	f240 2145 	movw	r1, #581	; 0x245
 800b202:	e7e5      	b.n	800b1d0 <__mdiff+0x28>
 800b204:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b208:	6926      	ldr	r6, [r4, #16]
 800b20a:	60c5      	str	r5, [r0, #12]
 800b20c:	f104 0914 	add.w	r9, r4, #20
 800b210:	f108 0514 	add.w	r5, r8, #20
 800b214:	f100 0e14 	add.w	lr, r0, #20
 800b218:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b21c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b220:	f108 0210 	add.w	r2, r8, #16
 800b224:	46f2      	mov	sl, lr
 800b226:	2100      	movs	r1, #0
 800b228:	f859 3b04 	ldr.w	r3, [r9], #4
 800b22c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b230:	fa11 f88b 	uxtah	r8, r1, fp
 800b234:	b299      	uxth	r1, r3
 800b236:	0c1b      	lsrs	r3, r3, #16
 800b238:	eba8 0801 	sub.w	r8, r8, r1
 800b23c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b240:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b244:	fa1f f888 	uxth.w	r8, r8
 800b248:	1419      	asrs	r1, r3, #16
 800b24a:	454e      	cmp	r6, r9
 800b24c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b250:	f84a 3b04 	str.w	r3, [sl], #4
 800b254:	d8e8      	bhi.n	800b228 <__mdiff+0x80>
 800b256:	1b33      	subs	r3, r6, r4
 800b258:	3b15      	subs	r3, #21
 800b25a:	f023 0303 	bic.w	r3, r3, #3
 800b25e:	3304      	adds	r3, #4
 800b260:	3415      	adds	r4, #21
 800b262:	42a6      	cmp	r6, r4
 800b264:	bf38      	it	cc
 800b266:	2304      	movcc	r3, #4
 800b268:	441d      	add	r5, r3
 800b26a:	4473      	add	r3, lr
 800b26c:	469e      	mov	lr, r3
 800b26e:	462e      	mov	r6, r5
 800b270:	4566      	cmp	r6, ip
 800b272:	d30e      	bcc.n	800b292 <__mdiff+0xea>
 800b274:	f10c 0203 	add.w	r2, ip, #3
 800b278:	1b52      	subs	r2, r2, r5
 800b27a:	f022 0203 	bic.w	r2, r2, #3
 800b27e:	3d03      	subs	r5, #3
 800b280:	45ac      	cmp	ip, r5
 800b282:	bf38      	it	cc
 800b284:	2200      	movcc	r2, #0
 800b286:	4413      	add	r3, r2
 800b288:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b28c:	b17a      	cbz	r2, 800b2ae <__mdiff+0x106>
 800b28e:	6107      	str	r7, [r0, #16]
 800b290:	e7a4      	b.n	800b1dc <__mdiff+0x34>
 800b292:	f856 8b04 	ldr.w	r8, [r6], #4
 800b296:	fa11 f288 	uxtah	r2, r1, r8
 800b29a:	1414      	asrs	r4, r2, #16
 800b29c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b2a0:	b292      	uxth	r2, r2
 800b2a2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b2a6:	f84e 2b04 	str.w	r2, [lr], #4
 800b2aa:	1421      	asrs	r1, r4, #16
 800b2ac:	e7e0      	b.n	800b270 <__mdiff+0xc8>
 800b2ae:	3f01      	subs	r7, #1
 800b2b0:	e7ea      	b.n	800b288 <__mdiff+0xe0>
 800b2b2:	bf00      	nop
 800b2b4:	0800d7b9 	.word	0x0800d7b9
 800b2b8:	0800d7ca 	.word	0x0800d7ca

0800b2bc <__ulp>:
 800b2bc:	b082      	sub	sp, #8
 800b2be:	ed8d 0b00 	vstr	d0, [sp]
 800b2c2:	9a01      	ldr	r2, [sp, #4]
 800b2c4:	4b0f      	ldr	r3, [pc, #60]	; (800b304 <__ulp+0x48>)
 800b2c6:	4013      	ands	r3, r2
 800b2c8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	dc08      	bgt.n	800b2e2 <__ulp+0x26>
 800b2d0:	425b      	negs	r3, r3
 800b2d2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b2d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b2da:	da04      	bge.n	800b2e6 <__ulp+0x2a>
 800b2dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b2e0:	4113      	asrs	r3, r2
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	e008      	b.n	800b2f8 <__ulp+0x3c>
 800b2e6:	f1a2 0314 	sub.w	r3, r2, #20
 800b2ea:	2b1e      	cmp	r3, #30
 800b2ec:	bfda      	itte	le
 800b2ee:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b2f2:	40da      	lsrle	r2, r3
 800b2f4:	2201      	movgt	r2, #1
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	4610      	mov	r0, r2
 800b2fc:	ec41 0b10 	vmov	d0, r0, r1
 800b300:	b002      	add	sp, #8
 800b302:	4770      	bx	lr
 800b304:	7ff00000 	.word	0x7ff00000

0800b308 <__b2d>:
 800b308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b30c:	6906      	ldr	r6, [r0, #16]
 800b30e:	f100 0814 	add.w	r8, r0, #20
 800b312:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b316:	1f37      	subs	r7, r6, #4
 800b318:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b31c:	4610      	mov	r0, r2
 800b31e:	f7ff fd53 	bl	800adc8 <__hi0bits>
 800b322:	f1c0 0320 	rsb	r3, r0, #32
 800b326:	280a      	cmp	r0, #10
 800b328:	600b      	str	r3, [r1, #0]
 800b32a:	491b      	ldr	r1, [pc, #108]	; (800b398 <__b2d+0x90>)
 800b32c:	dc15      	bgt.n	800b35a <__b2d+0x52>
 800b32e:	f1c0 0c0b 	rsb	ip, r0, #11
 800b332:	fa22 f30c 	lsr.w	r3, r2, ip
 800b336:	45b8      	cmp	r8, r7
 800b338:	ea43 0501 	orr.w	r5, r3, r1
 800b33c:	bf34      	ite	cc
 800b33e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b342:	2300      	movcs	r3, #0
 800b344:	3015      	adds	r0, #21
 800b346:	fa02 f000 	lsl.w	r0, r2, r0
 800b34a:	fa23 f30c 	lsr.w	r3, r3, ip
 800b34e:	4303      	orrs	r3, r0
 800b350:	461c      	mov	r4, r3
 800b352:	ec45 4b10 	vmov	d0, r4, r5
 800b356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b35a:	45b8      	cmp	r8, r7
 800b35c:	bf3a      	itte	cc
 800b35e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b362:	f1a6 0708 	subcc.w	r7, r6, #8
 800b366:	2300      	movcs	r3, #0
 800b368:	380b      	subs	r0, #11
 800b36a:	d012      	beq.n	800b392 <__b2d+0x8a>
 800b36c:	f1c0 0120 	rsb	r1, r0, #32
 800b370:	fa23 f401 	lsr.w	r4, r3, r1
 800b374:	4082      	lsls	r2, r0
 800b376:	4322      	orrs	r2, r4
 800b378:	4547      	cmp	r7, r8
 800b37a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b37e:	bf8c      	ite	hi
 800b380:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b384:	2200      	movls	r2, #0
 800b386:	4083      	lsls	r3, r0
 800b388:	40ca      	lsrs	r2, r1
 800b38a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b38e:	4313      	orrs	r3, r2
 800b390:	e7de      	b.n	800b350 <__b2d+0x48>
 800b392:	ea42 0501 	orr.w	r5, r2, r1
 800b396:	e7db      	b.n	800b350 <__b2d+0x48>
 800b398:	3ff00000 	.word	0x3ff00000

0800b39c <__d2b>:
 800b39c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3a0:	460f      	mov	r7, r1
 800b3a2:	2101      	movs	r1, #1
 800b3a4:	ec59 8b10 	vmov	r8, r9, d0
 800b3a8:	4616      	mov	r6, r2
 800b3aa:	f7ff fc1b 	bl	800abe4 <_Balloc>
 800b3ae:	4604      	mov	r4, r0
 800b3b0:	b930      	cbnz	r0, 800b3c0 <__d2b+0x24>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	4b24      	ldr	r3, [pc, #144]	; (800b448 <__d2b+0xac>)
 800b3b6:	4825      	ldr	r0, [pc, #148]	; (800b44c <__d2b+0xb0>)
 800b3b8:	f240 310f 	movw	r1, #783	; 0x30f
 800b3bc:	f001 f9b0 	bl	800c720 <__assert_func>
 800b3c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b3c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b3c8:	bb2d      	cbnz	r5, 800b416 <__d2b+0x7a>
 800b3ca:	9301      	str	r3, [sp, #4]
 800b3cc:	f1b8 0300 	subs.w	r3, r8, #0
 800b3d0:	d026      	beq.n	800b420 <__d2b+0x84>
 800b3d2:	4668      	mov	r0, sp
 800b3d4:	9300      	str	r3, [sp, #0]
 800b3d6:	f7ff fd17 	bl	800ae08 <__lo0bits>
 800b3da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b3de:	b1e8      	cbz	r0, 800b41c <__d2b+0x80>
 800b3e0:	f1c0 0320 	rsb	r3, r0, #32
 800b3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b3e8:	430b      	orrs	r3, r1
 800b3ea:	40c2      	lsrs	r2, r0
 800b3ec:	6163      	str	r3, [r4, #20]
 800b3ee:	9201      	str	r2, [sp, #4]
 800b3f0:	9b01      	ldr	r3, [sp, #4]
 800b3f2:	61a3      	str	r3, [r4, #24]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	bf14      	ite	ne
 800b3f8:	2202      	movne	r2, #2
 800b3fa:	2201      	moveq	r2, #1
 800b3fc:	6122      	str	r2, [r4, #16]
 800b3fe:	b1bd      	cbz	r5, 800b430 <__d2b+0x94>
 800b400:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b404:	4405      	add	r5, r0
 800b406:	603d      	str	r5, [r7, #0]
 800b408:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b40c:	6030      	str	r0, [r6, #0]
 800b40e:	4620      	mov	r0, r4
 800b410:	b003      	add	sp, #12
 800b412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b416:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b41a:	e7d6      	b.n	800b3ca <__d2b+0x2e>
 800b41c:	6161      	str	r1, [r4, #20]
 800b41e:	e7e7      	b.n	800b3f0 <__d2b+0x54>
 800b420:	a801      	add	r0, sp, #4
 800b422:	f7ff fcf1 	bl	800ae08 <__lo0bits>
 800b426:	9b01      	ldr	r3, [sp, #4]
 800b428:	6163      	str	r3, [r4, #20]
 800b42a:	3020      	adds	r0, #32
 800b42c:	2201      	movs	r2, #1
 800b42e:	e7e5      	b.n	800b3fc <__d2b+0x60>
 800b430:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b434:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b438:	6038      	str	r0, [r7, #0]
 800b43a:	6918      	ldr	r0, [r3, #16]
 800b43c:	f7ff fcc4 	bl	800adc8 <__hi0bits>
 800b440:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b444:	e7e2      	b.n	800b40c <__d2b+0x70>
 800b446:	bf00      	nop
 800b448:	0800d7b9 	.word	0x0800d7b9
 800b44c:	0800d7ca 	.word	0x0800d7ca

0800b450 <__ratio>:
 800b450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b454:	4688      	mov	r8, r1
 800b456:	4669      	mov	r1, sp
 800b458:	4681      	mov	r9, r0
 800b45a:	f7ff ff55 	bl	800b308 <__b2d>
 800b45e:	a901      	add	r1, sp, #4
 800b460:	4640      	mov	r0, r8
 800b462:	ec55 4b10 	vmov	r4, r5, d0
 800b466:	f7ff ff4f 	bl	800b308 <__b2d>
 800b46a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b46e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b472:	eba3 0c02 	sub.w	ip, r3, r2
 800b476:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b47a:	1a9b      	subs	r3, r3, r2
 800b47c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b480:	ec51 0b10 	vmov	r0, r1, d0
 800b484:	2b00      	cmp	r3, #0
 800b486:	bfd6      	itet	le
 800b488:	460a      	movle	r2, r1
 800b48a:	462a      	movgt	r2, r5
 800b48c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b490:	468b      	mov	fp, r1
 800b492:	462f      	mov	r7, r5
 800b494:	bfd4      	ite	le
 800b496:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b49a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b49e:	4620      	mov	r0, r4
 800b4a0:	ee10 2a10 	vmov	r2, s0
 800b4a4:	465b      	mov	r3, fp
 800b4a6:	4639      	mov	r1, r7
 800b4a8:	f7f5 f9f0 	bl	800088c <__aeabi_ddiv>
 800b4ac:	ec41 0b10 	vmov	d0, r0, r1
 800b4b0:	b003      	add	sp, #12
 800b4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b4b6 <__copybits>:
 800b4b6:	3901      	subs	r1, #1
 800b4b8:	b570      	push	{r4, r5, r6, lr}
 800b4ba:	1149      	asrs	r1, r1, #5
 800b4bc:	6914      	ldr	r4, [r2, #16]
 800b4be:	3101      	adds	r1, #1
 800b4c0:	f102 0314 	add.w	r3, r2, #20
 800b4c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b4c8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b4cc:	1f05      	subs	r5, r0, #4
 800b4ce:	42a3      	cmp	r3, r4
 800b4d0:	d30c      	bcc.n	800b4ec <__copybits+0x36>
 800b4d2:	1aa3      	subs	r3, r4, r2
 800b4d4:	3b11      	subs	r3, #17
 800b4d6:	f023 0303 	bic.w	r3, r3, #3
 800b4da:	3211      	adds	r2, #17
 800b4dc:	42a2      	cmp	r2, r4
 800b4de:	bf88      	it	hi
 800b4e0:	2300      	movhi	r3, #0
 800b4e2:	4418      	add	r0, r3
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	4288      	cmp	r0, r1
 800b4e8:	d305      	bcc.n	800b4f6 <__copybits+0x40>
 800b4ea:	bd70      	pop	{r4, r5, r6, pc}
 800b4ec:	f853 6b04 	ldr.w	r6, [r3], #4
 800b4f0:	f845 6f04 	str.w	r6, [r5, #4]!
 800b4f4:	e7eb      	b.n	800b4ce <__copybits+0x18>
 800b4f6:	f840 3b04 	str.w	r3, [r0], #4
 800b4fa:	e7f4      	b.n	800b4e6 <__copybits+0x30>

0800b4fc <__any_on>:
 800b4fc:	f100 0214 	add.w	r2, r0, #20
 800b500:	6900      	ldr	r0, [r0, #16]
 800b502:	114b      	asrs	r3, r1, #5
 800b504:	4298      	cmp	r0, r3
 800b506:	b510      	push	{r4, lr}
 800b508:	db11      	blt.n	800b52e <__any_on+0x32>
 800b50a:	dd0a      	ble.n	800b522 <__any_on+0x26>
 800b50c:	f011 011f 	ands.w	r1, r1, #31
 800b510:	d007      	beq.n	800b522 <__any_on+0x26>
 800b512:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b516:	fa24 f001 	lsr.w	r0, r4, r1
 800b51a:	fa00 f101 	lsl.w	r1, r0, r1
 800b51e:	428c      	cmp	r4, r1
 800b520:	d10b      	bne.n	800b53a <__any_on+0x3e>
 800b522:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b526:	4293      	cmp	r3, r2
 800b528:	d803      	bhi.n	800b532 <__any_on+0x36>
 800b52a:	2000      	movs	r0, #0
 800b52c:	bd10      	pop	{r4, pc}
 800b52e:	4603      	mov	r3, r0
 800b530:	e7f7      	b.n	800b522 <__any_on+0x26>
 800b532:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b536:	2900      	cmp	r1, #0
 800b538:	d0f5      	beq.n	800b526 <__any_on+0x2a>
 800b53a:	2001      	movs	r0, #1
 800b53c:	e7f6      	b.n	800b52c <__any_on+0x30>

0800b53e <sulp>:
 800b53e:	b570      	push	{r4, r5, r6, lr}
 800b540:	4604      	mov	r4, r0
 800b542:	460d      	mov	r5, r1
 800b544:	ec45 4b10 	vmov	d0, r4, r5
 800b548:	4616      	mov	r6, r2
 800b54a:	f7ff feb7 	bl	800b2bc <__ulp>
 800b54e:	ec51 0b10 	vmov	r0, r1, d0
 800b552:	b17e      	cbz	r6, 800b574 <sulp+0x36>
 800b554:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b558:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	dd09      	ble.n	800b574 <sulp+0x36>
 800b560:	051b      	lsls	r3, r3, #20
 800b562:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b566:	2400      	movs	r4, #0
 800b568:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b56c:	4622      	mov	r2, r4
 800b56e:	462b      	mov	r3, r5
 800b570:	f7f5 f862 	bl	8000638 <__aeabi_dmul>
 800b574:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b578 <_strtod_l>:
 800b578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b57c:	ed2d 8b02 	vpush	{d8}
 800b580:	b09b      	sub	sp, #108	; 0x6c
 800b582:	4604      	mov	r4, r0
 800b584:	9213      	str	r2, [sp, #76]	; 0x4c
 800b586:	2200      	movs	r2, #0
 800b588:	9216      	str	r2, [sp, #88]	; 0x58
 800b58a:	460d      	mov	r5, r1
 800b58c:	f04f 0800 	mov.w	r8, #0
 800b590:	f04f 0900 	mov.w	r9, #0
 800b594:	460a      	mov	r2, r1
 800b596:	9215      	str	r2, [sp, #84]	; 0x54
 800b598:	7811      	ldrb	r1, [r2, #0]
 800b59a:	292b      	cmp	r1, #43	; 0x2b
 800b59c:	d04c      	beq.n	800b638 <_strtod_l+0xc0>
 800b59e:	d83a      	bhi.n	800b616 <_strtod_l+0x9e>
 800b5a0:	290d      	cmp	r1, #13
 800b5a2:	d834      	bhi.n	800b60e <_strtod_l+0x96>
 800b5a4:	2908      	cmp	r1, #8
 800b5a6:	d834      	bhi.n	800b612 <_strtod_l+0x9a>
 800b5a8:	2900      	cmp	r1, #0
 800b5aa:	d03d      	beq.n	800b628 <_strtod_l+0xb0>
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	920a      	str	r2, [sp, #40]	; 0x28
 800b5b0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b5b2:	7832      	ldrb	r2, [r6, #0]
 800b5b4:	2a30      	cmp	r2, #48	; 0x30
 800b5b6:	f040 80b4 	bne.w	800b722 <_strtod_l+0x1aa>
 800b5ba:	7872      	ldrb	r2, [r6, #1]
 800b5bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b5c0:	2a58      	cmp	r2, #88	; 0x58
 800b5c2:	d170      	bne.n	800b6a6 <_strtod_l+0x12e>
 800b5c4:	9302      	str	r3, [sp, #8]
 800b5c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5c8:	9301      	str	r3, [sp, #4]
 800b5ca:	ab16      	add	r3, sp, #88	; 0x58
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	4a8e      	ldr	r2, [pc, #568]	; (800b808 <_strtod_l+0x290>)
 800b5d0:	ab17      	add	r3, sp, #92	; 0x5c
 800b5d2:	a915      	add	r1, sp, #84	; 0x54
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	f001 f93f 	bl	800c858 <__gethex>
 800b5da:	f010 070f 	ands.w	r7, r0, #15
 800b5de:	4605      	mov	r5, r0
 800b5e0:	d005      	beq.n	800b5ee <_strtod_l+0x76>
 800b5e2:	2f06      	cmp	r7, #6
 800b5e4:	d12a      	bne.n	800b63c <_strtod_l+0xc4>
 800b5e6:	3601      	adds	r6, #1
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	9615      	str	r6, [sp, #84]	; 0x54
 800b5ec:	930a      	str	r3, [sp, #40]	; 0x28
 800b5ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	f040 857f 	bne.w	800c0f4 <_strtod_l+0xb7c>
 800b5f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5f8:	b1db      	cbz	r3, 800b632 <_strtod_l+0xba>
 800b5fa:	4642      	mov	r2, r8
 800b5fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b600:	ec43 2b10 	vmov	d0, r2, r3
 800b604:	b01b      	add	sp, #108	; 0x6c
 800b606:	ecbd 8b02 	vpop	{d8}
 800b60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b60e:	2920      	cmp	r1, #32
 800b610:	d1cc      	bne.n	800b5ac <_strtod_l+0x34>
 800b612:	3201      	adds	r2, #1
 800b614:	e7bf      	b.n	800b596 <_strtod_l+0x1e>
 800b616:	292d      	cmp	r1, #45	; 0x2d
 800b618:	d1c8      	bne.n	800b5ac <_strtod_l+0x34>
 800b61a:	2101      	movs	r1, #1
 800b61c:	910a      	str	r1, [sp, #40]	; 0x28
 800b61e:	1c51      	adds	r1, r2, #1
 800b620:	9115      	str	r1, [sp, #84]	; 0x54
 800b622:	7852      	ldrb	r2, [r2, #1]
 800b624:	2a00      	cmp	r2, #0
 800b626:	d1c3      	bne.n	800b5b0 <_strtod_l+0x38>
 800b628:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b62a:	9515      	str	r5, [sp, #84]	; 0x54
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f040 855f 	bne.w	800c0f0 <_strtod_l+0xb78>
 800b632:	4642      	mov	r2, r8
 800b634:	464b      	mov	r3, r9
 800b636:	e7e3      	b.n	800b600 <_strtod_l+0x88>
 800b638:	2100      	movs	r1, #0
 800b63a:	e7ef      	b.n	800b61c <_strtod_l+0xa4>
 800b63c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b63e:	b13a      	cbz	r2, 800b650 <_strtod_l+0xd8>
 800b640:	2135      	movs	r1, #53	; 0x35
 800b642:	a818      	add	r0, sp, #96	; 0x60
 800b644:	f7ff ff37 	bl	800b4b6 <__copybits>
 800b648:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b64a:	4620      	mov	r0, r4
 800b64c:	f7ff fb0a 	bl	800ac64 <_Bfree>
 800b650:	3f01      	subs	r7, #1
 800b652:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b654:	2f04      	cmp	r7, #4
 800b656:	d806      	bhi.n	800b666 <_strtod_l+0xee>
 800b658:	e8df f007 	tbb	[pc, r7]
 800b65c:	201d0314 	.word	0x201d0314
 800b660:	14          	.byte	0x14
 800b661:	00          	.byte	0x00
 800b662:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b666:	05e9      	lsls	r1, r5, #23
 800b668:	bf48      	it	mi
 800b66a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b66e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b672:	0d1b      	lsrs	r3, r3, #20
 800b674:	051b      	lsls	r3, r3, #20
 800b676:	2b00      	cmp	r3, #0
 800b678:	d1b9      	bne.n	800b5ee <_strtod_l+0x76>
 800b67a:	f7fe fb03 	bl	8009c84 <__errno>
 800b67e:	2322      	movs	r3, #34	; 0x22
 800b680:	6003      	str	r3, [r0, #0]
 800b682:	e7b4      	b.n	800b5ee <_strtod_l+0x76>
 800b684:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b688:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b68c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b690:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b694:	e7e7      	b.n	800b666 <_strtod_l+0xee>
 800b696:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b810 <_strtod_l+0x298>
 800b69a:	e7e4      	b.n	800b666 <_strtod_l+0xee>
 800b69c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b6a0:	f04f 38ff 	mov.w	r8, #4294967295
 800b6a4:	e7df      	b.n	800b666 <_strtod_l+0xee>
 800b6a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6a8:	1c5a      	adds	r2, r3, #1
 800b6aa:	9215      	str	r2, [sp, #84]	; 0x54
 800b6ac:	785b      	ldrb	r3, [r3, #1]
 800b6ae:	2b30      	cmp	r3, #48	; 0x30
 800b6b0:	d0f9      	beq.n	800b6a6 <_strtod_l+0x12e>
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d09b      	beq.n	800b5ee <_strtod_l+0x76>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	f04f 0a00 	mov.w	sl, #0
 800b6bc:	9304      	str	r3, [sp, #16]
 800b6be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6c2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b6c6:	46d3      	mov	fp, sl
 800b6c8:	220a      	movs	r2, #10
 800b6ca:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b6cc:	7806      	ldrb	r6, [r0, #0]
 800b6ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b6d2:	b2d9      	uxtb	r1, r3
 800b6d4:	2909      	cmp	r1, #9
 800b6d6:	d926      	bls.n	800b726 <_strtod_l+0x1ae>
 800b6d8:	494c      	ldr	r1, [pc, #304]	; (800b80c <_strtod_l+0x294>)
 800b6da:	2201      	movs	r2, #1
 800b6dc:	f000 ffe6 	bl	800c6ac <strncmp>
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	d030      	beq.n	800b746 <_strtod_l+0x1ce>
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	4632      	mov	r2, r6
 800b6e8:	9005      	str	r0, [sp, #20]
 800b6ea:	465e      	mov	r6, fp
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2a65      	cmp	r2, #101	; 0x65
 800b6f0:	d001      	beq.n	800b6f6 <_strtod_l+0x17e>
 800b6f2:	2a45      	cmp	r2, #69	; 0x45
 800b6f4:	d113      	bne.n	800b71e <_strtod_l+0x1a6>
 800b6f6:	b91e      	cbnz	r6, 800b700 <_strtod_l+0x188>
 800b6f8:	9a04      	ldr	r2, [sp, #16]
 800b6fa:	4302      	orrs	r2, r0
 800b6fc:	d094      	beq.n	800b628 <_strtod_l+0xb0>
 800b6fe:	2600      	movs	r6, #0
 800b700:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b702:	1c6a      	adds	r2, r5, #1
 800b704:	9215      	str	r2, [sp, #84]	; 0x54
 800b706:	786a      	ldrb	r2, [r5, #1]
 800b708:	2a2b      	cmp	r2, #43	; 0x2b
 800b70a:	d074      	beq.n	800b7f6 <_strtod_l+0x27e>
 800b70c:	2a2d      	cmp	r2, #45	; 0x2d
 800b70e:	d078      	beq.n	800b802 <_strtod_l+0x28a>
 800b710:	f04f 0c00 	mov.w	ip, #0
 800b714:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b718:	2909      	cmp	r1, #9
 800b71a:	d97f      	bls.n	800b81c <_strtod_l+0x2a4>
 800b71c:	9515      	str	r5, [sp, #84]	; 0x54
 800b71e:	2700      	movs	r7, #0
 800b720:	e09e      	b.n	800b860 <_strtod_l+0x2e8>
 800b722:	2300      	movs	r3, #0
 800b724:	e7c8      	b.n	800b6b8 <_strtod_l+0x140>
 800b726:	f1bb 0f08 	cmp.w	fp, #8
 800b72a:	bfd8      	it	le
 800b72c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b72e:	f100 0001 	add.w	r0, r0, #1
 800b732:	bfda      	itte	le
 800b734:	fb02 3301 	mlale	r3, r2, r1, r3
 800b738:	9309      	strle	r3, [sp, #36]	; 0x24
 800b73a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b73e:	f10b 0b01 	add.w	fp, fp, #1
 800b742:	9015      	str	r0, [sp, #84]	; 0x54
 800b744:	e7c1      	b.n	800b6ca <_strtod_l+0x152>
 800b746:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b748:	1c5a      	adds	r2, r3, #1
 800b74a:	9215      	str	r2, [sp, #84]	; 0x54
 800b74c:	785a      	ldrb	r2, [r3, #1]
 800b74e:	f1bb 0f00 	cmp.w	fp, #0
 800b752:	d037      	beq.n	800b7c4 <_strtod_l+0x24c>
 800b754:	9005      	str	r0, [sp, #20]
 800b756:	465e      	mov	r6, fp
 800b758:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b75c:	2b09      	cmp	r3, #9
 800b75e:	d912      	bls.n	800b786 <_strtod_l+0x20e>
 800b760:	2301      	movs	r3, #1
 800b762:	e7c4      	b.n	800b6ee <_strtod_l+0x176>
 800b764:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b766:	1c5a      	adds	r2, r3, #1
 800b768:	9215      	str	r2, [sp, #84]	; 0x54
 800b76a:	785a      	ldrb	r2, [r3, #1]
 800b76c:	3001      	adds	r0, #1
 800b76e:	2a30      	cmp	r2, #48	; 0x30
 800b770:	d0f8      	beq.n	800b764 <_strtod_l+0x1ec>
 800b772:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b776:	2b08      	cmp	r3, #8
 800b778:	f200 84c1 	bhi.w	800c0fe <_strtod_l+0xb86>
 800b77c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b77e:	9005      	str	r0, [sp, #20]
 800b780:	2000      	movs	r0, #0
 800b782:	930b      	str	r3, [sp, #44]	; 0x2c
 800b784:	4606      	mov	r6, r0
 800b786:	3a30      	subs	r2, #48	; 0x30
 800b788:	f100 0301 	add.w	r3, r0, #1
 800b78c:	d014      	beq.n	800b7b8 <_strtod_l+0x240>
 800b78e:	9905      	ldr	r1, [sp, #20]
 800b790:	4419      	add	r1, r3
 800b792:	9105      	str	r1, [sp, #20]
 800b794:	4633      	mov	r3, r6
 800b796:	eb00 0c06 	add.w	ip, r0, r6
 800b79a:	210a      	movs	r1, #10
 800b79c:	4563      	cmp	r3, ip
 800b79e:	d113      	bne.n	800b7c8 <_strtod_l+0x250>
 800b7a0:	1833      	adds	r3, r6, r0
 800b7a2:	2b08      	cmp	r3, #8
 800b7a4:	f106 0601 	add.w	r6, r6, #1
 800b7a8:	4406      	add	r6, r0
 800b7aa:	dc1a      	bgt.n	800b7e2 <_strtod_l+0x26a>
 800b7ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7ae:	230a      	movs	r3, #10
 800b7b0:	fb03 2301 	mla	r3, r3, r1, r2
 800b7b4:	9309      	str	r3, [sp, #36]	; 0x24
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b7ba:	1c51      	adds	r1, r2, #1
 800b7bc:	9115      	str	r1, [sp, #84]	; 0x54
 800b7be:	7852      	ldrb	r2, [r2, #1]
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	e7c9      	b.n	800b758 <_strtod_l+0x1e0>
 800b7c4:	4658      	mov	r0, fp
 800b7c6:	e7d2      	b.n	800b76e <_strtod_l+0x1f6>
 800b7c8:	2b08      	cmp	r3, #8
 800b7ca:	f103 0301 	add.w	r3, r3, #1
 800b7ce:	dc03      	bgt.n	800b7d8 <_strtod_l+0x260>
 800b7d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b7d2:	434f      	muls	r7, r1
 800b7d4:	9709      	str	r7, [sp, #36]	; 0x24
 800b7d6:	e7e1      	b.n	800b79c <_strtod_l+0x224>
 800b7d8:	2b10      	cmp	r3, #16
 800b7da:	bfd8      	it	le
 800b7dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b7e0:	e7dc      	b.n	800b79c <_strtod_l+0x224>
 800b7e2:	2e10      	cmp	r6, #16
 800b7e4:	bfdc      	itt	le
 800b7e6:	230a      	movle	r3, #10
 800b7e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b7ec:	e7e3      	b.n	800b7b6 <_strtod_l+0x23e>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	9305      	str	r3, [sp, #20]
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	e780      	b.n	800b6f8 <_strtod_l+0x180>
 800b7f6:	f04f 0c00 	mov.w	ip, #0
 800b7fa:	1caa      	adds	r2, r5, #2
 800b7fc:	9215      	str	r2, [sp, #84]	; 0x54
 800b7fe:	78aa      	ldrb	r2, [r5, #2]
 800b800:	e788      	b.n	800b714 <_strtod_l+0x19c>
 800b802:	f04f 0c01 	mov.w	ip, #1
 800b806:	e7f8      	b.n	800b7fa <_strtod_l+0x282>
 800b808:	0800d928 	.word	0x0800d928
 800b80c:	0800d924 	.word	0x0800d924
 800b810:	7ff00000 	.word	0x7ff00000
 800b814:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b816:	1c51      	adds	r1, r2, #1
 800b818:	9115      	str	r1, [sp, #84]	; 0x54
 800b81a:	7852      	ldrb	r2, [r2, #1]
 800b81c:	2a30      	cmp	r2, #48	; 0x30
 800b81e:	d0f9      	beq.n	800b814 <_strtod_l+0x29c>
 800b820:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b824:	2908      	cmp	r1, #8
 800b826:	f63f af7a 	bhi.w	800b71e <_strtod_l+0x1a6>
 800b82a:	3a30      	subs	r2, #48	; 0x30
 800b82c:	9208      	str	r2, [sp, #32]
 800b82e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b830:	920c      	str	r2, [sp, #48]	; 0x30
 800b832:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b834:	1c57      	adds	r7, r2, #1
 800b836:	9715      	str	r7, [sp, #84]	; 0x54
 800b838:	7852      	ldrb	r2, [r2, #1]
 800b83a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b83e:	f1be 0f09 	cmp.w	lr, #9
 800b842:	d938      	bls.n	800b8b6 <_strtod_l+0x33e>
 800b844:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b846:	1a7f      	subs	r7, r7, r1
 800b848:	2f08      	cmp	r7, #8
 800b84a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b84e:	dc03      	bgt.n	800b858 <_strtod_l+0x2e0>
 800b850:	9908      	ldr	r1, [sp, #32]
 800b852:	428f      	cmp	r7, r1
 800b854:	bfa8      	it	ge
 800b856:	460f      	movge	r7, r1
 800b858:	f1bc 0f00 	cmp.w	ip, #0
 800b85c:	d000      	beq.n	800b860 <_strtod_l+0x2e8>
 800b85e:	427f      	negs	r7, r7
 800b860:	2e00      	cmp	r6, #0
 800b862:	d14f      	bne.n	800b904 <_strtod_l+0x38c>
 800b864:	9904      	ldr	r1, [sp, #16]
 800b866:	4301      	orrs	r1, r0
 800b868:	f47f aec1 	bne.w	800b5ee <_strtod_l+0x76>
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	f47f aedb 	bne.w	800b628 <_strtod_l+0xb0>
 800b872:	2a69      	cmp	r2, #105	; 0x69
 800b874:	d029      	beq.n	800b8ca <_strtod_l+0x352>
 800b876:	dc26      	bgt.n	800b8c6 <_strtod_l+0x34e>
 800b878:	2a49      	cmp	r2, #73	; 0x49
 800b87a:	d026      	beq.n	800b8ca <_strtod_l+0x352>
 800b87c:	2a4e      	cmp	r2, #78	; 0x4e
 800b87e:	f47f aed3 	bne.w	800b628 <_strtod_l+0xb0>
 800b882:	499b      	ldr	r1, [pc, #620]	; (800baf0 <_strtod_l+0x578>)
 800b884:	a815      	add	r0, sp, #84	; 0x54
 800b886:	f001 fa27 	bl	800ccd8 <__match>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	f43f aecc 	beq.w	800b628 <_strtod_l+0xb0>
 800b890:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b892:	781b      	ldrb	r3, [r3, #0]
 800b894:	2b28      	cmp	r3, #40	; 0x28
 800b896:	d12f      	bne.n	800b8f8 <_strtod_l+0x380>
 800b898:	4996      	ldr	r1, [pc, #600]	; (800baf4 <_strtod_l+0x57c>)
 800b89a:	aa18      	add	r2, sp, #96	; 0x60
 800b89c:	a815      	add	r0, sp, #84	; 0x54
 800b89e:	f001 fa2f 	bl	800cd00 <__hexnan>
 800b8a2:	2805      	cmp	r0, #5
 800b8a4:	d128      	bne.n	800b8f8 <_strtod_l+0x380>
 800b8a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b8a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b8ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b8b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b8b4:	e69b      	b.n	800b5ee <_strtod_l+0x76>
 800b8b6:	9f08      	ldr	r7, [sp, #32]
 800b8b8:	210a      	movs	r1, #10
 800b8ba:	fb01 2107 	mla	r1, r1, r7, r2
 800b8be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b8c2:	9208      	str	r2, [sp, #32]
 800b8c4:	e7b5      	b.n	800b832 <_strtod_l+0x2ba>
 800b8c6:	2a6e      	cmp	r2, #110	; 0x6e
 800b8c8:	e7d9      	b.n	800b87e <_strtod_l+0x306>
 800b8ca:	498b      	ldr	r1, [pc, #556]	; (800baf8 <_strtod_l+0x580>)
 800b8cc:	a815      	add	r0, sp, #84	; 0x54
 800b8ce:	f001 fa03 	bl	800ccd8 <__match>
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	f43f aea8 	beq.w	800b628 <_strtod_l+0xb0>
 800b8d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8da:	4988      	ldr	r1, [pc, #544]	; (800bafc <_strtod_l+0x584>)
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	a815      	add	r0, sp, #84	; 0x54
 800b8e0:	9315      	str	r3, [sp, #84]	; 0x54
 800b8e2:	f001 f9f9 	bl	800ccd8 <__match>
 800b8e6:	b910      	cbnz	r0, 800b8ee <_strtod_l+0x376>
 800b8e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8ea:	3301      	adds	r3, #1
 800b8ec:	9315      	str	r3, [sp, #84]	; 0x54
 800b8ee:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800bb0c <_strtod_l+0x594>
 800b8f2:	f04f 0800 	mov.w	r8, #0
 800b8f6:	e67a      	b.n	800b5ee <_strtod_l+0x76>
 800b8f8:	4881      	ldr	r0, [pc, #516]	; (800bb00 <_strtod_l+0x588>)
 800b8fa:	f000 ff09 	bl	800c710 <nan>
 800b8fe:	ec59 8b10 	vmov	r8, r9, d0
 800b902:	e674      	b.n	800b5ee <_strtod_l+0x76>
 800b904:	9b05      	ldr	r3, [sp, #20]
 800b906:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b908:	1afb      	subs	r3, r7, r3
 800b90a:	f1bb 0f00 	cmp.w	fp, #0
 800b90e:	bf08      	it	eq
 800b910:	46b3      	moveq	fp, r6
 800b912:	2e10      	cmp	r6, #16
 800b914:	9308      	str	r3, [sp, #32]
 800b916:	4635      	mov	r5, r6
 800b918:	bfa8      	it	ge
 800b91a:	2510      	movge	r5, #16
 800b91c:	f7f4 fe12 	bl	8000544 <__aeabi_ui2d>
 800b920:	2e09      	cmp	r6, #9
 800b922:	4680      	mov	r8, r0
 800b924:	4689      	mov	r9, r1
 800b926:	dd13      	ble.n	800b950 <_strtod_l+0x3d8>
 800b928:	4b76      	ldr	r3, [pc, #472]	; (800bb04 <_strtod_l+0x58c>)
 800b92a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b92e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b932:	f7f4 fe81 	bl	8000638 <__aeabi_dmul>
 800b936:	4680      	mov	r8, r0
 800b938:	4650      	mov	r0, sl
 800b93a:	4689      	mov	r9, r1
 800b93c:	f7f4 fe02 	bl	8000544 <__aeabi_ui2d>
 800b940:	4602      	mov	r2, r0
 800b942:	460b      	mov	r3, r1
 800b944:	4640      	mov	r0, r8
 800b946:	4649      	mov	r1, r9
 800b948:	f7f4 fcc0 	bl	80002cc <__adddf3>
 800b94c:	4680      	mov	r8, r0
 800b94e:	4689      	mov	r9, r1
 800b950:	2e0f      	cmp	r6, #15
 800b952:	dc38      	bgt.n	800b9c6 <_strtod_l+0x44e>
 800b954:	9b08      	ldr	r3, [sp, #32]
 800b956:	2b00      	cmp	r3, #0
 800b958:	f43f ae49 	beq.w	800b5ee <_strtod_l+0x76>
 800b95c:	dd24      	ble.n	800b9a8 <_strtod_l+0x430>
 800b95e:	2b16      	cmp	r3, #22
 800b960:	dc0b      	bgt.n	800b97a <_strtod_l+0x402>
 800b962:	4968      	ldr	r1, [pc, #416]	; (800bb04 <_strtod_l+0x58c>)
 800b964:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b968:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b96c:	4642      	mov	r2, r8
 800b96e:	464b      	mov	r3, r9
 800b970:	f7f4 fe62 	bl	8000638 <__aeabi_dmul>
 800b974:	4680      	mov	r8, r0
 800b976:	4689      	mov	r9, r1
 800b978:	e639      	b.n	800b5ee <_strtod_l+0x76>
 800b97a:	9a08      	ldr	r2, [sp, #32]
 800b97c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b980:	4293      	cmp	r3, r2
 800b982:	db20      	blt.n	800b9c6 <_strtod_l+0x44e>
 800b984:	4c5f      	ldr	r4, [pc, #380]	; (800bb04 <_strtod_l+0x58c>)
 800b986:	f1c6 060f 	rsb	r6, r6, #15
 800b98a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b98e:	4642      	mov	r2, r8
 800b990:	464b      	mov	r3, r9
 800b992:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b996:	f7f4 fe4f 	bl	8000638 <__aeabi_dmul>
 800b99a:	9b08      	ldr	r3, [sp, #32]
 800b99c:	1b9e      	subs	r6, r3, r6
 800b99e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b9a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b9a6:	e7e3      	b.n	800b970 <_strtod_l+0x3f8>
 800b9a8:	9b08      	ldr	r3, [sp, #32]
 800b9aa:	3316      	adds	r3, #22
 800b9ac:	db0b      	blt.n	800b9c6 <_strtod_l+0x44e>
 800b9ae:	9b05      	ldr	r3, [sp, #20]
 800b9b0:	1bdf      	subs	r7, r3, r7
 800b9b2:	4b54      	ldr	r3, [pc, #336]	; (800bb04 <_strtod_l+0x58c>)
 800b9b4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b9b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9bc:	4640      	mov	r0, r8
 800b9be:	4649      	mov	r1, r9
 800b9c0:	f7f4 ff64 	bl	800088c <__aeabi_ddiv>
 800b9c4:	e7d6      	b.n	800b974 <_strtod_l+0x3fc>
 800b9c6:	9b08      	ldr	r3, [sp, #32]
 800b9c8:	1b75      	subs	r5, r6, r5
 800b9ca:	441d      	add	r5, r3
 800b9cc:	2d00      	cmp	r5, #0
 800b9ce:	dd70      	ble.n	800bab2 <_strtod_l+0x53a>
 800b9d0:	f015 030f 	ands.w	r3, r5, #15
 800b9d4:	d00a      	beq.n	800b9ec <_strtod_l+0x474>
 800b9d6:	494b      	ldr	r1, [pc, #300]	; (800bb04 <_strtod_l+0x58c>)
 800b9d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b9dc:	4642      	mov	r2, r8
 800b9de:	464b      	mov	r3, r9
 800b9e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9e4:	f7f4 fe28 	bl	8000638 <__aeabi_dmul>
 800b9e8:	4680      	mov	r8, r0
 800b9ea:	4689      	mov	r9, r1
 800b9ec:	f035 050f 	bics.w	r5, r5, #15
 800b9f0:	d04d      	beq.n	800ba8e <_strtod_l+0x516>
 800b9f2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b9f6:	dd22      	ble.n	800ba3e <_strtod_l+0x4c6>
 800b9f8:	2500      	movs	r5, #0
 800b9fa:	46ab      	mov	fp, r5
 800b9fc:	9509      	str	r5, [sp, #36]	; 0x24
 800b9fe:	9505      	str	r5, [sp, #20]
 800ba00:	2322      	movs	r3, #34	; 0x22
 800ba02:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800bb0c <_strtod_l+0x594>
 800ba06:	6023      	str	r3, [r4, #0]
 800ba08:	f04f 0800 	mov.w	r8, #0
 800ba0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	f43f aded 	beq.w	800b5ee <_strtod_l+0x76>
 800ba14:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ba16:	4620      	mov	r0, r4
 800ba18:	f7ff f924 	bl	800ac64 <_Bfree>
 800ba1c:	9905      	ldr	r1, [sp, #20]
 800ba1e:	4620      	mov	r0, r4
 800ba20:	f7ff f920 	bl	800ac64 <_Bfree>
 800ba24:	4659      	mov	r1, fp
 800ba26:	4620      	mov	r0, r4
 800ba28:	f7ff f91c 	bl	800ac64 <_Bfree>
 800ba2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba2e:	4620      	mov	r0, r4
 800ba30:	f7ff f918 	bl	800ac64 <_Bfree>
 800ba34:	4629      	mov	r1, r5
 800ba36:	4620      	mov	r0, r4
 800ba38:	f7ff f914 	bl	800ac64 <_Bfree>
 800ba3c:	e5d7      	b.n	800b5ee <_strtod_l+0x76>
 800ba3e:	4b32      	ldr	r3, [pc, #200]	; (800bb08 <_strtod_l+0x590>)
 800ba40:	9304      	str	r3, [sp, #16]
 800ba42:	2300      	movs	r3, #0
 800ba44:	112d      	asrs	r5, r5, #4
 800ba46:	4640      	mov	r0, r8
 800ba48:	4649      	mov	r1, r9
 800ba4a:	469a      	mov	sl, r3
 800ba4c:	2d01      	cmp	r5, #1
 800ba4e:	dc21      	bgt.n	800ba94 <_strtod_l+0x51c>
 800ba50:	b10b      	cbz	r3, 800ba56 <_strtod_l+0x4de>
 800ba52:	4680      	mov	r8, r0
 800ba54:	4689      	mov	r9, r1
 800ba56:	492c      	ldr	r1, [pc, #176]	; (800bb08 <_strtod_l+0x590>)
 800ba58:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ba5c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ba60:	4642      	mov	r2, r8
 800ba62:	464b      	mov	r3, r9
 800ba64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba68:	f7f4 fde6 	bl	8000638 <__aeabi_dmul>
 800ba6c:	4b27      	ldr	r3, [pc, #156]	; (800bb0c <_strtod_l+0x594>)
 800ba6e:	460a      	mov	r2, r1
 800ba70:	400b      	ands	r3, r1
 800ba72:	4927      	ldr	r1, [pc, #156]	; (800bb10 <_strtod_l+0x598>)
 800ba74:	428b      	cmp	r3, r1
 800ba76:	4680      	mov	r8, r0
 800ba78:	d8be      	bhi.n	800b9f8 <_strtod_l+0x480>
 800ba7a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ba7e:	428b      	cmp	r3, r1
 800ba80:	bf86      	itte	hi
 800ba82:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800bb14 <_strtod_l+0x59c>
 800ba86:	f04f 38ff 	movhi.w	r8, #4294967295
 800ba8a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ba8e:	2300      	movs	r3, #0
 800ba90:	9304      	str	r3, [sp, #16]
 800ba92:	e07b      	b.n	800bb8c <_strtod_l+0x614>
 800ba94:	07ea      	lsls	r2, r5, #31
 800ba96:	d505      	bpl.n	800baa4 <_strtod_l+0x52c>
 800ba98:	9b04      	ldr	r3, [sp, #16]
 800ba9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9e:	f7f4 fdcb 	bl	8000638 <__aeabi_dmul>
 800baa2:	2301      	movs	r3, #1
 800baa4:	9a04      	ldr	r2, [sp, #16]
 800baa6:	3208      	adds	r2, #8
 800baa8:	f10a 0a01 	add.w	sl, sl, #1
 800baac:	106d      	asrs	r5, r5, #1
 800baae:	9204      	str	r2, [sp, #16]
 800bab0:	e7cc      	b.n	800ba4c <_strtod_l+0x4d4>
 800bab2:	d0ec      	beq.n	800ba8e <_strtod_l+0x516>
 800bab4:	426d      	negs	r5, r5
 800bab6:	f015 020f 	ands.w	r2, r5, #15
 800baba:	d00a      	beq.n	800bad2 <_strtod_l+0x55a>
 800babc:	4b11      	ldr	r3, [pc, #68]	; (800bb04 <_strtod_l+0x58c>)
 800babe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bac2:	4640      	mov	r0, r8
 800bac4:	4649      	mov	r1, r9
 800bac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baca:	f7f4 fedf 	bl	800088c <__aeabi_ddiv>
 800bace:	4680      	mov	r8, r0
 800bad0:	4689      	mov	r9, r1
 800bad2:	112d      	asrs	r5, r5, #4
 800bad4:	d0db      	beq.n	800ba8e <_strtod_l+0x516>
 800bad6:	2d1f      	cmp	r5, #31
 800bad8:	dd1e      	ble.n	800bb18 <_strtod_l+0x5a0>
 800bada:	2500      	movs	r5, #0
 800badc:	46ab      	mov	fp, r5
 800bade:	9509      	str	r5, [sp, #36]	; 0x24
 800bae0:	9505      	str	r5, [sp, #20]
 800bae2:	2322      	movs	r3, #34	; 0x22
 800bae4:	f04f 0800 	mov.w	r8, #0
 800bae8:	f04f 0900 	mov.w	r9, #0
 800baec:	6023      	str	r3, [r4, #0]
 800baee:	e78d      	b.n	800ba0c <_strtod_l+0x494>
 800baf0:	0800d711 	.word	0x0800d711
 800baf4:	0800d93c 	.word	0x0800d93c
 800baf8:	0800d709 	.word	0x0800d709
 800bafc:	0800d740 	.word	0x0800d740
 800bb00:	0800dacd 	.word	0x0800dacd
 800bb04:	0800d850 	.word	0x0800d850
 800bb08:	0800d828 	.word	0x0800d828
 800bb0c:	7ff00000 	.word	0x7ff00000
 800bb10:	7ca00000 	.word	0x7ca00000
 800bb14:	7fefffff 	.word	0x7fefffff
 800bb18:	f015 0310 	ands.w	r3, r5, #16
 800bb1c:	bf18      	it	ne
 800bb1e:	236a      	movne	r3, #106	; 0x6a
 800bb20:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800bec4 <_strtod_l+0x94c>
 800bb24:	9304      	str	r3, [sp, #16]
 800bb26:	4640      	mov	r0, r8
 800bb28:	4649      	mov	r1, r9
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	07ea      	lsls	r2, r5, #31
 800bb2e:	d504      	bpl.n	800bb3a <_strtod_l+0x5c2>
 800bb30:	e9da 2300 	ldrd	r2, r3, [sl]
 800bb34:	f7f4 fd80 	bl	8000638 <__aeabi_dmul>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	106d      	asrs	r5, r5, #1
 800bb3c:	f10a 0a08 	add.w	sl, sl, #8
 800bb40:	d1f4      	bne.n	800bb2c <_strtod_l+0x5b4>
 800bb42:	b10b      	cbz	r3, 800bb48 <_strtod_l+0x5d0>
 800bb44:	4680      	mov	r8, r0
 800bb46:	4689      	mov	r9, r1
 800bb48:	9b04      	ldr	r3, [sp, #16]
 800bb4a:	b1bb      	cbz	r3, 800bb7c <_strtod_l+0x604>
 800bb4c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800bb50:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	4649      	mov	r1, r9
 800bb58:	dd10      	ble.n	800bb7c <_strtod_l+0x604>
 800bb5a:	2b1f      	cmp	r3, #31
 800bb5c:	f340 811e 	ble.w	800bd9c <_strtod_l+0x824>
 800bb60:	2b34      	cmp	r3, #52	; 0x34
 800bb62:	bfde      	ittt	le
 800bb64:	f04f 33ff 	movle.w	r3, #4294967295
 800bb68:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800bb6c:	4093      	lslle	r3, r2
 800bb6e:	f04f 0800 	mov.w	r8, #0
 800bb72:	bfcc      	ite	gt
 800bb74:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800bb78:	ea03 0901 	andle.w	r9, r3, r1
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	2300      	movs	r3, #0
 800bb80:	4640      	mov	r0, r8
 800bb82:	4649      	mov	r1, r9
 800bb84:	f7f4 ffc0 	bl	8000b08 <__aeabi_dcmpeq>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d1a6      	bne.n	800bada <_strtod_l+0x562>
 800bb8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb8e:	9300      	str	r3, [sp, #0]
 800bb90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bb92:	4633      	mov	r3, r6
 800bb94:	465a      	mov	r2, fp
 800bb96:	4620      	mov	r0, r4
 800bb98:	f7ff f8cc 	bl	800ad34 <__s2b>
 800bb9c:	9009      	str	r0, [sp, #36]	; 0x24
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	f43f af2a 	beq.w	800b9f8 <_strtod_l+0x480>
 800bba4:	9a08      	ldr	r2, [sp, #32]
 800bba6:	9b05      	ldr	r3, [sp, #20]
 800bba8:	2a00      	cmp	r2, #0
 800bbaa:	eba3 0307 	sub.w	r3, r3, r7
 800bbae:	bfa8      	it	ge
 800bbb0:	2300      	movge	r3, #0
 800bbb2:	930c      	str	r3, [sp, #48]	; 0x30
 800bbb4:	2500      	movs	r5, #0
 800bbb6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bbba:	9312      	str	r3, [sp, #72]	; 0x48
 800bbbc:	46ab      	mov	fp, r5
 800bbbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	6859      	ldr	r1, [r3, #4]
 800bbc4:	f7ff f80e 	bl	800abe4 <_Balloc>
 800bbc8:	9005      	str	r0, [sp, #20]
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	f43f af18 	beq.w	800ba00 <_strtod_l+0x488>
 800bbd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd2:	691a      	ldr	r2, [r3, #16]
 800bbd4:	3202      	adds	r2, #2
 800bbd6:	f103 010c 	add.w	r1, r3, #12
 800bbda:	0092      	lsls	r2, r2, #2
 800bbdc:	300c      	adds	r0, #12
 800bbde:	f000 fd87 	bl	800c6f0 <memcpy>
 800bbe2:	ec49 8b10 	vmov	d0, r8, r9
 800bbe6:	aa18      	add	r2, sp, #96	; 0x60
 800bbe8:	a917      	add	r1, sp, #92	; 0x5c
 800bbea:	4620      	mov	r0, r4
 800bbec:	f7ff fbd6 	bl	800b39c <__d2b>
 800bbf0:	ec49 8b18 	vmov	d8, r8, r9
 800bbf4:	9016      	str	r0, [sp, #88]	; 0x58
 800bbf6:	2800      	cmp	r0, #0
 800bbf8:	f43f af02 	beq.w	800ba00 <_strtod_l+0x488>
 800bbfc:	2101      	movs	r1, #1
 800bbfe:	4620      	mov	r0, r4
 800bc00:	f7ff f930 	bl	800ae64 <__i2b>
 800bc04:	4683      	mov	fp, r0
 800bc06:	2800      	cmp	r0, #0
 800bc08:	f43f aefa 	beq.w	800ba00 <_strtod_l+0x488>
 800bc0c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bc0e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bc10:	2e00      	cmp	r6, #0
 800bc12:	bfab      	itete	ge
 800bc14:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800bc16:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800bc18:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800bc1a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800bc1e:	bfac      	ite	ge
 800bc20:	eb06 0a03 	addge.w	sl, r6, r3
 800bc24:	1b9f      	sublt	r7, r3, r6
 800bc26:	9b04      	ldr	r3, [sp, #16]
 800bc28:	1af6      	subs	r6, r6, r3
 800bc2a:	4416      	add	r6, r2
 800bc2c:	4ba0      	ldr	r3, [pc, #640]	; (800beb0 <_strtod_l+0x938>)
 800bc2e:	3e01      	subs	r6, #1
 800bc30:	429e      	cmp	r6, r3
 800bc32:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bc36:	f280 80c4 	bge.w	800bdc2 <_strtod_l+0x84a>
 800bc3a:	1b9b      	subs	r3, r3, r6
 800bc3c:	2b1f      	cmp	r3, #31
 800bc3e:	eba2 0203 	sub.w	r2, r2, r3
 800bc42:	f04f 0101 	mov.w	r1, #1
 800bc46:	f300 80b0 	bgt.w	800bdaa <_strtod_l+0x832>
 800bc4a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc4e:	930e      	str	r3, [sp, #56]	; 0x38
 800bc50:	2300      	movs	r3, #0
 800bc52:	930d      	str	r3, [sp, #52]	; 0x34
 800bc54:	eb0a 0602 	add.w	r6, sl, r2
 800bc58:	9b04      	ldr	r3, [sp, #16]
 800bc5a:	45b2      	cmp	sl, r6
 800bc5c:	4417      	add	r7, r2
 800bc5e:	441f      	add	r7, r3
 800bc60:	4653      	mov	r3, sl
 800bc62:	bfa8      	it	ge
 800bc64:	4633      	movge	r3, r6
 800bc66:	42bb      	cmp	r3, r7
 800bc68:	bfa8      	it	ge
 800bc6a:	463b      	movge	r3, r7
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	bfc2      	ittt	gt
 800bc70:	1af6      	subgt	r6, r6, r3
 800bc72:	1aff      	subgt	r7, r7, r3
 800bc74:	ebaa 0a03 	subgt.w	sl, sl, r3
 800bc78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	dd17      	ble.n	800bcae <_strtod_l+0x736>
 800bc7e:	4659      	mov	r1, fp
 800bc80:	461a      	mov	r2, r3
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7ff f9ae 	bl	800afe4 <__pow5mult>
 800bc88:	4683      	mov	fp, r0
 800bc8a:	2800      	cmp	r0, #0
 800bc8c:	f43f aeb8 	beq.w	800ba00 <_strtod_l+0x488>
 800bc90:	4601      	mov	r1, r0
 800bc92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc94:	4620      	mov	r0, r4
 800bc96:	f7ff f8fb 	bl	800ae90 <__multiply>
 800bc9a:	900b      	str	r0, [sp, #44]	; 0x2c
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	f43f aeaf 	beq.w	800ba00 <_strtod_l+0x488>
 800bca2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bca4:	4620      	mov	r0, r4
 800bca6:	f7fe ffdd 	bl	800ac64 <_Bfree>
 800bcaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcac:	9316      	str	r3, [sp, #88]	; 0x58
 800bcae:	2e00      	cmp	r6, #0
 800bcb0:	f300 808c 	bgt.w	800bdcc <_strtod_l+0x854>
 800bcb4:	9b08      	ldr	r3, [sp, #32]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	dd08      	ble.n	800bccc <_strtod_l+0x754>
 800bcba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bcbc:	9905      	ldr	r1, [sp, #20]
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f7ff f990 	bl	800afe4 <__pow5mult>
 800bcc4:	9005      	str	r0, [sp, #20]
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	f43f ae9a 	beq.w	800ba00 <_strtod_l+0x488>
 800bccc:	2f00      	cmp	r7, #0
 800bcce:	dd08      	ble.n	800bce2 <_strtod_l+0x76a>
 800bcd0:	9905      	ldr	r1, [sp, #20]
 800bcd2:	463a      	mov	r2, r7
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f7ff f9df 	bl	800b098 <__lshift>
 800bcda:	9005      	str	r0, [sp, #20]
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	f43f ae8f 	beq.w	800ba00 <_strtod_l+0x488>
 800bce2:	f1ba 0f00 	cmp.w	sl, #0
 800bce6:	dd08      	ble.n	800bcfa <_strtod_l+0x782>
 800bce8:	4659      	mov	r1, fp
 800bcea:	4652      	mov	r2, sl
 800bcec:	4620      	mov	r0, r4
 800bcee:	f7ff f9d3 	bl	800b098 <__lshift>
 800bcf2:	4683      	mov	fp, r0
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	f43f ae83 	beq.w	800ba00 <_strtod_l+0x488>
 800bcfa:	9a05      	ldr	r2, [sp, #20]
 800bcfc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f7ff fa52 	bl	800b1a8 <__mdiff>
 800bd04:	4605      	mov	r5, r0
 800bd06:	2800      	cmp	r0, #0
 800bd08:	f43f ae7a 	beq.w	800ba00 <_strtod_l+0x488>
 800bd0c:	68c3      	ldr	r3, [r0, #12]
 800bd0e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd10:	2300      	movs	r3, #0
 800bd12:	60c3      	str	r3, [r0, #12]
 800bd14:	4659      	mov	r1, fp
 800bd16:	f7ff fa2b 	bl	800b170 <__mcmp>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	da60      	bge.n	800bde0 <_strtod_l+0x868>
 800bd1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd20:	ea53 0308 	orrs.w	r3, r3, r8
 800bd24:	f040 8084 	bne.w	800be30 <_strtod_l+0x8b8>
 800bd28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d17f      	bne.n	800be30 <_strtod_l+0x8b8>
 800bd30:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bd34:	0d1b      	lsrs	r3, r3, #20
 800bd36:	051b      	lsls	r3, r3, #20
 800bd38:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bd3c:	d978      	bls.n	800be30 <_strtod_l+0x8b8>
 800bd3e:	696b      	ldr	r3, [r5, #20]
 800bd40:	b913      	cbnz	r3, 800bd48 <_strtod_l+0x7d0>
 800bd42:	692b      	ldr	r3, [r5, #16]
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	dd73      	ble.n	800be30 <_strtod_l+0x8b8>
 800bd48:	4629      	mov	r1, r5
 800bd4a:	2201      	movs	r2, #1
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f7ff f9a3 	bl	800b098 <__lshift>
 800bd52:	4659      	mov	r1, fp
 800bd54:	4605      	mov	r5, r0
 800bd56:	f7ff fa0b 	bl	800b170 <__mcmp>
 800bd5a:	2800      	cmp	r0, #0
 800bd5c:	dd68      	ble.n	800be30 <_strtod_l+0x8b8>
 800bd5e:	9904      	ldr	r1, [sp, #16]
 800bd60:	4a54      	ldr	r2, [pc, #336]	; (800beb4 <_strtod_l+0x93c>)
 800bd62:	464b      	mov	r3, r9
 800bd64:	2900      	cmp	r1, #0
 800bd66:	f000 8084 	beq.w	800be72 <_strtod_l+0x8fa>
 800bd6a:	ea02 0109 	and.w	r1, r2, r9
 800bd6e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bd72:	dc7e      	bgt.n	800be72 <_strtod_l+0x8fa>
 800bd74:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bd78:	f77f aeb3 	ble.w	800bae2 <_strtod_l+0x56a>
 800bd7c:	4b4e      	ldr	r3, [pc, #312]	; (800beb8 <_strtod_l+0x940>)
 800bd7e:	4640      	mov	r0, r8
 800bd80:	4649      	mov	r1, r9
 800bd82:	2200      	movs	r2, #0
 800bd84:	f7f4 fc58 	bl	8000638 <__aeabi_dmul>
 800bd88:	4b4a      	ldr	r3, [pc, #296]	; (800beb4 <_strtod_l+0x93c>)
 800bd8a:	400b      	ands	r3, r1
 800bd8c:	4680      	mov	r8, r0
 800bd8e:	4689      	mov	r9, r1
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f47f ae3f 	bne.w	800ba14 <_strtod_l+0x49c>
 800bd96:	2322      	movs	r3, #34	; 0x22
 800bd98:	6023      	str	r3, [r4, #0]
 800bd9a:	e63b      	b.n	800ba14 <_strtod_l+0x49c>
 800bd9c:	f04f 32ff 	mov.w	r2, #4294967295
 800bda0:	fa02 f303 	lsl.w	r3, r2, r3
 800bda4:	ea03 0808 	and.w	r8, r3, r8
 800bda8:	e6e8      	b.n	800bb7c <_strtod_l+0x604>
 800bdaa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800bdae:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800bdb2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800bdb6:	36e2      	adds	r6, #226	; 0xe2
 800bdb8:	fa01 f306 	lsl.w	r3, r1, r6
 800bdbc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800bdc0:	e748      	b.n	800bc54 <_strtod_l+0x6dc>
 800bdc2:	2100      	movs	r1, #0
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800bdca:	e743      	b.n	800bc54 <_strtod_l+0x6dc>
 800bdcc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bdce:	4632      	mov	r2, r6
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f7ff f961 	bl	800b098 <__lshift>
 800bdd6:	9016      	str	r0, [sp, #88]	; 0x58
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	f47f af6b 	bne.w	800bcb4 <_strtod_l+0x73c>
 800bdde:	e60f      	b.n	800ba00 <_strtod_l+0x488>
 800bde0:	46ca      	mov	sl, r9
 800bde2:	d171      	bne.n	800bec8 <_strtod_l+0x950>
 800bde4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bde6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bdea:	b352      	cbz	r2, 800be42 <_strtod_l+0x8ca>
 800bdec:	4a33      	ldr	r2, [pc, #204]	; (800bebc <_strtod_l+0x944>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d12a      	bne.n	800be48 <_strtod_l+0x8d0>
 800bdf2:	9b04      	ldr	r3, [sp, #16]
 800bdf4:	4641      	mov	r1, r8
 800bdf6:	b1fb      	cbz	r3, 800be38 <_strtod_l+0x8c0>
 800bdf8:	4b2e      	ldr	r3, [pc, #184]	; (800beb4 <_strtod_l+0x93c>)
 800bdfa:	ea09 0303 	and.w	r3, r9, r3
 800bdfe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800be02:	f04f 32ff 	mov.w	r2, #4294967295
 800be06:	d81a      	bhi.n	800be3e <_strtod_l+0x8c6>
 800be08:	0d1b      	lsrs	r3, r3, #20
 800be0a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800be0e:	fa02 f303 	lsl.w	r3, r2, r3
 800be12:	4299      	cmp	r1, r3
 800be14:	d118      	bne.n	800be48 <_strtod_l+0x8d0>
 800be16:	4b2a      	ldr	r3, [pc, #168]	; (800bec0 <_strtod_l+0x948>)
 800be18:	459a      	cmp	sl, r3
 800be1a:	d102      	bne.n	800be22 <_strtod_l+0x8aa>
 800be1c:	3101      	adds	r1, #1
 800be1e:	f43f adef 	beq.w	800ba00 <_strtod_l+0x488>
 800be22:	4b24      	ldr	r3, [pc, #144]	; (800beb4 <_strtod_l+0x93c>)
 800be24:	ea0a 0303 	and.w	r3, sl, r3
 800be28:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800be2c:	f04f 0800 	mov.w	r8, #0
 800be30:	9b04      	ldr	r3, [sp, #16]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d1a2      	bne.n	800bd7c <_strtod_l+0x804>
 800be36:	e5ed      	b.n	800ba14 <_strtod_l+0x49c>
 800be38:	f04f 33ff 	mov.w	r3, #4294967295
 800be3c:	e7e9      	b.n	800be12 <_strtod_l+0x89a>
 800be3e:	4613      	mov	r3, r2
 800be40:	e7e7      	b.n	800be12 <_strtod_l+0x89a>
 800be42:	ea53 0308 	orrs.w	r3, r3, r8
 800be46:	d08a      	beq.n	800bd5e <_strtod_l+0x7e6>
 800be48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be4a:	b1e3      	cbz	r3, 800be86 <_strtod_l+0x90e>
 800be4c:	ea13 0f0a 	tst.w	r3, sl
 800be50:	d0ee      	beq.n	800be30 <_strtod_l+0x8b8>
 800be52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be54:	9a04      	ldr	r2, [sp, #16]
 800be56:	4640      	mov	r0, r8
 800be58:	4649      	mov	r1, r9
 800be5a:	b1c3      	cbz	r3, 800be8e <_strtod_l+0x916>
 800be5c:	f7ff fb6f 	bl	800b53e <sulp>
 800be60:	4602      	mov	r2, r0
 800be62:	460b      	mov	r3, r1
 800be64:	ec51 0b18 	vmov	r0, r1, d8
 800be68:	f7f4 fa30 	bl	80002cc <__adddf3>
 800be6c:	4680      	mov	r8, r0
 800be6e:	4689      	mov	r9, r1
 800be70:	e7de      	b.n	800be30 <_strtod_l+0x8b8>
 800be72:	4013      	ands	r3, r2
 800be74:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800be78:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800be7c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800be80:	f04f 38ff 	mov.w	r8, #4294967295
 800be84:	e7d4      	b.n	800be30 <_strtod_l+0x8b8>
 800be86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be88:	ea13 0f08 	tst.w	r3, r8
 800be8c:	e7e0      	b.n	800be50 <_strtod_l+0x8d8>
 800be8e:	f7ff fb56 	bl	800b53e <sulp>
 800be92:	4602      	mov	r2, r0
 800be94:	460b      	mov	r3, r1
 800be96:	ec51 0b18 	vmov	r0, r1, d8
 800be9a:	f7f4 fa15 	bl	80002c8 <__aeabi_dsub>
 800be9e:	2200      	movs	r2, #0
 800bea0:	2300      	movs	r3, #0
 800bea2:	4680      	mov	r8, r0
 800bea4:	4689      	mov	r9, r1
 800bea6:	f7f4 fe2f 	bl	8000b08 <__aeabi_dcmpeq>
 800beaa:	2800      	cmp	r0, #0
 800beac:	d0c0      	beq.n	800be30 <_strtod_l+0x8b8>
 800beae:	e618      	b.n	800bae2 <_strtod_l+0x56a>
 800beb0:	fffffc02 	.word	0xfffffc02
 800beb4:	7ff00000 	.word	0x7ff00000
 800beb8:	39500000 	.word	0x39500000
 800bebc:	000fffff 	.word	0x000fffff
 800bec0:	7fefffff 	.word	0x7fefffff
 800bec4:	0800d950 	.word	0x0800d950
 800bec8:	4659      	mov	r1, fp
 800beca:	4628      	mov	r0, r5
 800becc:	f7ff fac0 	bl	800b450 <__ratio>
 800bed0:	ec57 6b10 	vmov	r6, r7, d0
 800bed4:	ee10 0a10 	vmov	r0, s0
 800bed8:	2200      	movs	r2, #0
 800beda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bede:	4639      	mov	r1, r7
 800bee0:	f7f4 fe26 	bl	8000b30 <__aeabi_dcmple>
 800bee4:	2800      	cmp	r0, #0
 800bee6:	d071      	beq.n	800bfcc <_strtod_l+0xa54>
 800bee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800beea:	2b00      	cmp	r3, #0
 800beec:	d17c      	bne.n	800bfe8 <_strtod_l+0xa70>
 800beee:	f1b8 0f00 	cmp.w	r8, #0
 800bef2:	d15a      	bne.n	800bfaa <_strtod_l+0xa32>
 800bef4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d15d      	bne.n	800bfb8 <_strtod_l+0xa40>
 800befc:	4b90      	ldr	r3, [pc, #576]	; (800c140 <_strtod_l+0xbc8>)
 800befe:	2200      	movs	r2, #0
 800bf00:	4630      	mov	r0, r6
 800bf02:	4639      	mov	r1, r7
 800bf04:	f7f4 fe0a 	bl	8000b1c <__aeabi_dcmplt>
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	d15c      	bne.n	800bfc6 <_strtod_l+0xa4e>
 800bf0c:	4630      	mov	r0, r6
 800bf0e:	4639      	mov	r1, r7
 800bf10:	4b8c      	ldr	r3, [pc, #560]	; (800c144 <_strtod_l+0xbcc>)
 800bf12:	2200      	movs	r2, #0
 800bf14:	f7f4 fb90 	bl	8000638 <__aeabi_dmul>
 800bf18:	4606      	mov	r6, r0
 800bf1a:	460f      	mov	r7, r1
 800bf1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bf20:	9606      	str	r6, [sp, #24]
 800bf22:	9307      	str	r3, [sp, #28]
 800bf24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bf2c:	4b86      	ldr	r3, [pc, #536]	; (800c148 <_strtod_l+0xbd0>)
 800bf2e:	ea0a 0303 	and.w	r3, sl, r3
 800bf32:	930d      	str	r3, [sp, #52]	; 0x34
 800bf34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf36:	4b85      	ldr	r3, [pc, #532]	; (800c14c <_strtod_l+0xbd4>)
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	f040 8090 	bne.w	800c05e <_strtod_l+0xae6>
 800bf3e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800bf42:	ec49 8b10 	vmov	d0, r8, r9
 800bf46:	f7ff f9b9 	bl	800b2bc <__ulp>
 800bf4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf4e:	ec51 0b10 	vmov	r0, r1, d0
 800bf52:	f7f4 fb71 	bl	8000638 <__aeabi_dmul>
 800bf56:	4642      	mov	r2, r8
 800bf58:	464b      	mov	r3, r9
 800bf5a:	f7f4 f9b7 	bl	80002cc <__adddf3>
 800bf5e:	460b      	mov	r3, r1
 800bf60:	4979      	ldr	r1, [pc, #484]	; (800c148 <_strtod_l+0xbd0>)
 800bf62:	4a7b      	ldr	r2, [pc, #492]	; (800c150 <_strtod_l+0xbd8>)
 800bf64:	4019      	ands	r1, r3
 800bf66:	4291      	cmp	r1, r2
 800bf68:	4680      	mov	r8, r0
 800bf6a:	d944      	bls.n	800bff6 <_strtod_l+0xa7e>
 800bf6c:	ee18 2a90 	vmov	r2, s17
 800bf70:	4b78      	ldr	r3, [pc, #480]	; (800c154 <_strtod_l+0xbdc>)
 800bf72:	429a      	cmp	r2, r3
 800bf74:	d104      	bne.n	800bf80 <_strtod_l+0xa08>
 800bf76:	ee18 3a10 	vmov	r3, s16
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	f43f ad40 	beq.w	800ba00 <_strtod_l+0x488>
 800bf80:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800c154 <_strtod_l+0xbdc>
 800bf84:	f04f 38ff 	mov.w	r8, #4294967295
 800bf88:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	f7fe fe6a 	bl	800ac64 <_Bfree>
 800bf90:	9905      	ldr	r1, [sp, #20]
 800bf92:	4620      	mov	r0, r4
 800bf94:	f7fe fe66 	bl	800ac64 <_Bfree>
 800bf98:	4659      	mov	r1, fp
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f7fe fe62 	bl	800ac64 <_Bfree>
 800bfa0:	4629      	mov	r1, r5
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	f7fe fe5e 	bl	800ac64 <_Bfree>
 800bfa8:	e609      	b.n	800bbbe <_strtod_l+0x646>
 800bfaa:	f1b8 0f01 	cmp.w	r8, #1
 800bfae:	d103      	bne.n	800bfb8 <_strtod_l+0xa40>
 800bfb0:	f1b9 0f00 	cmp.w	r9, #0
 800bfb4:	f43f ad95 	beq.w	800bae2 <_strtod_l+0x56a>
 800bfb8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800c110 <_strtod_l+0xb98>
 800bfbc:	4f60      	ldr	r7, [pc, #384]	; (800c140 <_strtod_l+0xbc8>)
 800bfbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bfc2:	2600      	movs	r6, #0
 800bfc4:	e7ae      	b.n	800bf24 <_strtod_l+0x9ac>
 800bfc6:	4f5f      	ldr	r7, [pc, #380]	; (800c144 <_strtod_l+0xbcc>)
 800bfc8:	2600      	movs	r6, #0
 800bfca:	e7a7      	b.n	800bf1c <_strtod_l+0x9a4>
 800bfcc:	4b5d      	ldr	r3, [pc, #372]	; (800c144 <_strtod_l+0xbcc>)
 800bfce:	4630      	mov	r0, r6
 800bfd0:	4639      	mov	r1, r7
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f7f4 fb30 	bl	8000638 <__aeabi_dmul>
 800bfd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfda:	4606      	mov	r6, r0
 800bfdc:	460f      	mov	r7, r1
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d09c      	beq.n	800bf1c <_strtod_l+0x9a4>
 800bfe2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bfe6:	e79d      	b.n	800bf24 <_strtod_l+0x9ac>
 800bfe8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800c118 <_strtod_l+0xba0>
 800bfec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bff0:	ec57 6b17 	vmov	r6, r7, d7
 800bff4:	e796      	b.n	800bf24 <_strtod_l+0x9ac>
 800bff6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800bffa:	9b04      	ldr	r3, [sp, #16]
 800bffc:	46ca      	mov	sl, r9
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d1c2      	bne.n	800bf88 <_strtod_l+0xa10>
 800c002:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c006:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c008:	0d1b      	lsrs	r3, r3, #20
 800c00a:	051b      	lsls	r3, r3, #20
 800c00c:	429a      	cmp	r2, r3
 800c00e:	d1bb      	bne.n	800bf88 <_strtod_l+0xa10>
 800c010:	4630      	mov	r0, r6
 800c012:	4639      	mov	r1, r7
 800c014:	f7f4 fe70 	bl	8000cf8 <__aeabi_d2lz>
 800c018:	f7f4 fae0 	bl	80005dc <__aeabi_l2d>
 800c01c:	4602      	mov	r2, r0
 800c01e:	460b      	mov	r3, r1
 800c020:	4630      	mov	r0, r6
 800c022:	4639      	mov	r1, r7
 800c024:	f7f4 f950 	bl	80002c8 <__aeabi_dsub>
 800c028:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c02a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c02e:	ea43 0308 	orr.w	r3, r3, r8
 800c032:	4313      	orrs	r3, r2
 800c034:	4606      	mov	r6, r0
 800c036:	460f      	mov	r7, r1
 800c038:	d054      	beq.n	800c0e4 <_strtod_l+0xb6c>
 800c03a:	a339      	add	r3, pc, #228	; (adr r3, 800c120 <_strtod_l+0xba8>)
 800c03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c040:	f7f4 fd6c 	bl	8000b1c <__aeabi_dcmplt>
 800c044:	2800      	cmp	r0, #0
 800c046:	f47f ace5 	bne.w	800ba14 <_strtod_l+0x49c>
 800c04a:	a337      	add	r3, pc, #220	; (adr r3, 800c128 <_strtod_l+0xbb0>)
 800c04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c050:	4630      	mov	r0, r6
 800c052:	4639      	mov	r1, r7
 800c054:	f7f4 fd80 	bl	8000b58 <__aeabi_dcmpgt>
 800c058:	2800      	cmp	r0, #0
 800c05a:	d095      	beq.n	800bf88 <_strtod_l+0xa10>
 800c05c:	e4da      	b.n	800ba14 <_strtod_l+0x49c>
 800c05e:	9b04      	ldr	r3, [sp, #16]
 800c060:	b333      	cbz	r3, 800c0b0 <_strtod_l+0xb38>
 800c062:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c064:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c068:	d822      	bhi.n	800c0b0 <_strtod_l+0xb38>
 800c06a:	a331      	add	r3, pc, #196	; (adr r3, 800c130 <_strtod_l+0xbb8>)
 800c06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c070:	4630      	mov	r0, r6
 800c072:	4639      	mov	r1, r7
 800c074:	f7f4 fd5c 	bl	8000b30 <__aeabi_dcmple>
 800c078:	b1a0      	cbz	r0, 800c0a4 <_strtod_l+0xb2c>
 800c07a:	4639      	mov	r1, r7
 800c07c:	4630      	mov	r0, r6
 800c07e:	f7f4 fdb3 	bl	8000be8 <__aeabi_d2uiz>
 800c082:	2801      	cmp	r0, #1
 800c084:	bf38      	it	cc
 800c086:	2001      	movcc	r0, #1
 800c088:	f7f4 fa5c 	bl	8000544 <__aeabi_ui2d>
 800c08c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c08e:	4606      	mov	r6, r0
 800c090:	460f      	mov	r7, r1
 800c092:	bb23      	cbnz	r3, 800c0de <_strtod_l+0xb66>
 800c094:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c098:	9010      	str	r0, [sp, #64]	; 0x40
 800c09a:	9311      	str	r3, [sp, #68]	; 0x44
 800c09c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0a0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c0a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c0a8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c0ac:	1a9b      	subs	r3, r3, r2
 800c0ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0b0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c0b4:	eeb0 0a48 	vmov.f32	s0, s16
 800c0b8:	eef0 0a68 	vmov.f32	s1, s17
 800c0bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c0c0:	f7ff f8fc 	bl	800b2bc <__ulp>
 800c0c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c0c8:	ec53 2b10 	vmov	r2, r3, d0
 800c0cc:	f7f4 fab4 	bl	8000638 <__aeabi_dmul>
 800c0d0:	ec53 2b18 	vmov	r2, r3, d8
 800c0d4:	f7f4 f8fa 	bl	80002cc <__adddf3>
 800c0d8:	4680      	mov	r8, r0
 800c0da:	4689      	mov	r9, r1
 800c0dc:	e78d      	b.n	800bffa <_strtod_l+0xa82>
 800c0de:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c0e2:	e7db      	b.n	800c09c <_strtod_l+0xb24>
 800c0e4:	a314      	add	r3, pc, #80	; (adr r3, 800c138 <_strtod_l+0xbc0>)
 800c0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ea:	f7f4 fd17 	bl	8000b1c <__aeabi_dcmplt>
 800c0ee:	e7b3      	b.n	800c058 <_strtod_l+0xae0>
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c0f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c0f8:	6013      	str	r3, [r2, #0]
 800c0fa:	f7ff ba7c 	b.w	800b5f6 <_strtod_l+0x7e>
 800c0fe:	2a65      	cmp	r2, #101	; 0x65
 800c100:	f43f ab75 	beq.w	800b7ee <_strtod_l+0x276>
 800c104:	2a45      	cmp	r2, #69	; 0x45
 800c106:	f43f ab72 	beq.w	800b7ee <_strtod_l+0x276>
 800c10a:	2301      	movs	r3, #1
 800c10c:	f7ff bbaa 	b.w	800b864 <_strtod_l+0x2ec>
 800c110:	00000000 	.word	0x00000000
 800c114:	bff00000 	.word	0xbff00000
 800c118:	00000000 	.word	0x00000000
 800c11c:	3ff00000 	.word	0x3ff00000
 800c120:	94a03595 	.word	0x94a03595
 800c124:	3fdfffff 	.word	0x3fdfffff
 800c128:	35afe535 	.word	0x35afe535
 800c12c:	3fe00000 	.word	0x3fe00000
 800c130:	ffc00000 	.word	0xffc00000
 800c134:	41dfffff 	.word	0x41dfffff
 800c138:	94a03595 	.word	0x94a03595
 800c13c:	3fcfffff 	.word	0x3fcfffff
 800c140:	3ff00000 	.word	0x3ff00000
 800c144:	3fe00000 	.word	0x3fe00000
 800c148:	7ff00000 	.word	0x7ff00000
 800c14c:	7fe00000 	.word	0x7fe00000
 800c150:	7c9fffff 	.word	0x7c9fffff
 800c154:	7fefffff 	.word	0x7fefffff

0800c158 <_strtod_r>:
 800c158:	4b01      	ldr	r3, [pc, #4]	; (800c160 <_strtod_r+0x8>)
 800c15a:	f7ff ba0d 	b.w	800b578 <_strtod_l>
 800c15e:	bf00      	nop
 800c160:	2000007c 	.word	0x2000007c

0800c164 <_strtol_l.constprop.0>:
 800c164:	2b01      	cmp	r3, #1
 800c166:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c16a:	d001      	beq.n	800c170 <_strtol_l.constprop.0+0xc>
 800c16c:	2b24      	cmp	r3, #36	; 0x24
 800c16e:	d906      	bls.n	800c17e <_strtol_l.constprop.0+0x1a>
 800c170:	f7fd fd88 	bl	8009c84 <__errno>
 800c174:	2316      	movs	r3, #22
 800c176:	6003      	str	r3, [r0, #0]
 800c178:	2000      	movs	r0, #0
 800c17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c17e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c264 <_strtol_l.constprop.0+0x100>
 800c182:	460d      	mov	r5, r1
 800c184:	462e      	mov	r6, r5
 800c186:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c18a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c18e:	f017 0708 	ands.w	r7, r7, #8
 800c192:	d1f7      	bne.n	800c184 <_strtol_l.constprop.0+0x20>
 800c194:	2c2d      	cmp	r4, #45	; 0x2d
 800c196:	d132      	bne.n	800c1fe <_strtol_l.constprop.0+0x9a>
 800c198:	782c      	ldrb	r4, [r5, #0]
 800c19a:	2701      	movs	r7, #1
 800c19c:	1cb5      	adds	r5, r6, #2
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d05b      	beq.n	800c25a <_strtol_l.constprop.0+0xf6>
 800c1a2:	2b10      	cmp	r3, #16
 800c1a4:	d109      	bne.n	800c1ba <_strtol_l.constprop.0+0x56>
 800c1a6:	2c30      	cmp	r4, #48	; 0x30
 800c1a8:	d107      	bne.n	800c1ba <_strtol_l.constprop.0+0x56>
 800c1aa:	782c      	ldrb	r4, [r5, #0]
 800c1ac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c1b0:	2c58      	cmp	r4, #88	; 0x58
 800c1b2:	d14d      	bne.n	800c250 <_strtol_l.constprop.0+0xec>
 800c1b4:	786c      	ldrb	r4, [r5, #1]
 800c1b6:	2310      	movs	r3, #16
 800c1b8:	3502      	adds	r5, #2
 800c1ba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c1be:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1c2:	f04f 0e00 	mov.w	lr, #0
 800c1c6:	fbb8 f9f3 	udiv	r9, r8, r3
 800c1ca:	4676      	mov	r6, lr
 800c1cc:	fb03 8a19 	mls	sl, r3, r9, r8
 800c1d0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c1d4:	f1bc 0f09 	cmp.w	ip, #9
 800c1d8:	d816      	bhi.n	800c208 <_strtol_l.constprop.0+0xa4>
 800c1da:	4664      	mov	r4, ip
 800c1dc:	42a3      	cmp	r3, r4
 800c1de:	dd24      	ble.n	800c22a <_strtol_l.constprop.0+0xc6>
 800c1e0:	f1be 3fff 	cmp.w	lr, #4294967295
 800c1e4:	d008      	beq.n	800c1f8 <_strtol_l.constprop.0+0x94>
 800c1e6:	45b1      	cmp	r9, r6
 800c1e8:	d31c      	bcc.n	800c224 <_strtol_l.constprop.0+0xc0>
 800c1ea:	d101      	bne.n	800c1f0 <_strtol_l.constprop.0+0x8c>
 800c1ec:	45a2      	cmp	sl, r4
 800c1ee:	db19      	blt.n	800c224 <_strtol_l.constprop.0+0xc0>
 800c1f0:	fb06 4603 	mla	r6, r6, r3, r4
 800c1f4:	f04f 0e01 	mov.w	lr, #1
 800c1f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1fc:	e7e8      	b.n	800c1d0 <_strtol_l.constprop.0+0x6c>
 800c1fe:	2c2b      	cmp	r4, #43	; 0x2b
 800c200:	bf04      	itt	eq
 800c202:	782c      	ldrbeq	r4, [r5, #0]
 800c204:	1cb5      	addeq	r5, r6, #2
 800c206:	e7ca      	b.n	800c19e <_strtol_l.constprop.0+0x3a>
 800c208:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c20c:	f1bc 0f19 	cmp.w	ip, #25
 800c210:	d801      	bhi.n	800c216 <_strtol_l.constprop.0+0xb2>
 800c212:	3c37      	subs	r4, #55	; 0x37
 800c214:	e7e2      	b.n	800c1dc <_strtol_l.constprop.0+0x78>
 800c216:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c21a:	f1bc 0f19 	cmp.w	ip, #25
 800c21e:	d804      	bhi.n	800c22a <_strtol_l.constprop.0+0xc6>
 800c220:	3c57      	subs	r4, #87	; 0x57
 800c222:	e7db      	b.n	800c1dc <_strtol_l.constprop.0+0x78>
 800c224:	f04f 3eff 	mov.w	lr, #4294967295
 800c228:	e7e6      	b.n	800c1f8 <_strtol_l.constprop.0+0x94>
 800c22a:	f1be 3fff 	cmp.w	lr, #4294967295
 800c22e:	d105      	bne.n	800c23c <_strtol_l.constprop.0+0xd8>
 800c230:	2322      	movs	r3, #34	; 0x22
 800c232:	6003      	str	r3, [r0, #0]
 800c234:	4646      	mov	r6, r8
 800c236:	b942      	cbnz	r2, 800c24a <_strtol_l.constprop.0+0xe6>
 800c238:	4630      	mov	r0, r6
 800c23a:	e79e      	b.n	800c17a <_strtol_l.constprop.0+0x16>
 800c23c:	b107      	cbz	r7, 800c240 <_strtol_l.constprop.0+0xdc>
 800c23e:	4276      	negs	r6, r6
 800c240:	2a00      	cmp	r2, #0
 800c242:	d0f9      	beq.n	800c238 <_strtol_l.constprop.0+0xd4>
 800c244:	f1be 0f00 	cmp.w	lr, #0
 800c248:	d000      	beq.n	800c24c <_strtol_l.constprop.0+0xe8>
 800c24a:	1e69      	subs	r1, r5, #1
 800c24c:	6011      	str	r1, [r2, #0]
 800c24e:	e7f3      	b.n	800c238 <_strtol_l.constprop.0+0xd4>
 800c250:	2430      	movs	r4, #48	; 0x30
 800c252:	2b00      	cmp	r3, #0
 800c254:	d1b1      	bne.n	800c1ba <_strtol_l.constprop.0+0x56>
 800c256:	2308      	movs	r3, #8
 800c258:	e7af      	b.n	800c1ba <_strtol_l.constprop.0+0x56>
 800c25a:	2c30      	cmp	r4, #48	; 0x30
 800c25c:	d0a5      	beq.n	800c1aa <_strtol_l.constprop.0+0x46>
 800c25e:	230a      	movs	r3, #10
 800c260:	e7ab      	b.n	800c1ba <_strtol_l.constprop.0+0x56>
 800c262:	bf00      	nop
 800c264:	0800d979 	.word	0x0800d979

0800c268 <_strtol_r>:
 800c268:	f7ff bf7c 	b.w	800c164 <_strtol_l.constprop.0>

0800c26c <__ssputs_r>:
 800c26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c270:	688e      	ldr	r6, [r1, #8]
 800c272:	461f      	mov	r7, r3
 800c274:	42be      	cmp	r6, r7
 800c276:	680b      	ldr	r3, [r1, #0]
 800c278:	4682      	mov	sl, r0
 800c27a:	460c      	mov	r4, r1
 800c27c:	4690      	mov	r8, r2
 800c27e:	d82c      	bhi.n	800c2da <__ssputs_r+0x6e>
 800c280:	898a      	ldrh	r2, [r1, #12]
 800c282:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c286:	d026      	beq.n	800c2d6 <__ssputs_r+0x6a>
 800c288:	6965      	ldr	r5, [r4, #20]
 800c28a:	6909      	ldr	r1, [r1, #16]
 800c28c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c290:	eba3 0901 	sub.w	r9, r3, r1
 800c294:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c298:	1c7b      	adds	r3, r7, #1
 800c29a:	444b      	add	r3, r9
 800c29c:	106d      	asrs	r5, r5, #1
 800c29e:	429d      	cmp	r5, r3
 800c2a0:	bf38      	it	cc
 800c2a2:	461d      	movcc	r5, r3
 800c2a4:	0553      	lsls	r3, r2, #21
 800c2a6:	d527      	bpl.n	800c2f8 <__ssputs_r+0x8c>
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	f7fe fc0f 	bl	800aacc <_malloc_r>
 800c2ae:	4606      	mov	r6, r0
 800c2b0:	b360      	cbz	r0, 800c30c <__ssputs_r+0xa0>
 800c2b2:	6921      	ldr	r1, [r4, #16]
 800c2b4:	464a      	mov	r2, r9
 800c2b6:	f000 fa1b 	bl	800c6f0 <memcpy>
 800c2ba:	89a3      	ldrh	r3, [r4, #12]
 800c2bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c2c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c2c4:	81a3      	strh	r3, [r4, #12]
 800c2c6:	6126      	str	r6, [r4, #16]
 800c2c8:	6165      	str	r5, [r4, #20]
 800c2ca:	444e      	add	r6, r9
 800c2cc:	eba5 0509 	sub.w	r5, r5, r9
 800c2d0:	6026      	str	r6, [r4, #0]
 800c2d2:	60a5      	str	r5, [r4, #8]
 800c2d4:	463e      	mov	r6, r7
 800c2d6:	42be      	cmp	r6, r7
 800c2d8:	d900      	bls.n	800c2dc <__ssputs_r+0x70>
 800c2da:	463e      	mov	r6, r7
 800c2dc:	6820      	ldr	r0, [r4, #0]
 800c2de:	4632      	mov	r2, r6
 800c2e0:	4641      	mov	r1, r8
 800c2e2:	f000 f9c9 	bl	800c678 <memmove>
 800c2e6:	68a3      	ldr	r3, [r4, #8]
 800c2e8:	1b9b      	subs	r3, r3, r6
 800c2ea:	60a3      	str	r3, [r4, #8]
 800c2ec:	6823      	ldr	r3, [r4, #0]
 800c2ee:	4433      	add	r3, r6
 800c2f0:	6023      	str	r3, [r4, #0]
 800c2f2:	2000      	movs	r0, #0
 800c2f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2f8:	462a      	mov	r2, r5
 800c2fa:	f000 fdae 	bl	800ce5a <_realloc_r>
 800c2fe:	4606      	mov	r6, r0
 800c300:	2800      	cmp	r0, #0
 800c302:	d1e0      	bne.n	800c2c6 <__ssputs_r+0x5a>
 800c304:	6921      	ldr	r1, [r4, #16]
 800c306:	4650      	mov	r0, sl
 800c308:	f7fe fb6c 	bl	800a9e4 <_free_r>
 800c30c:	230c      	movs	r3, #12
 800c30e:	f8ca 3000 	str.w	r3, [sl]
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c318:	81a3      	strh	r3, [r4, #12]
 800c31a:	f04f 30ff 	mov.w	r0, #4294967295
 800c31e:	e7e9      	b.n	800c2f4 <__ssputs_r+0x88>

0800c320 <_svfiprintf_r>:
 800c320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c324:	4698      	mov	r8, r3
 800c326:	898b      	ldrh	r3, [r1, #12]
 800c328:	061b      	lsls	r3, r3, #24
 800c32a:	b09d      	sub	sp, #116	; 0x74
 800c32c:	4607      	mov	r7, r0
 800c32e:	460d      	mov	r5, r1
 800c330:	4614      	mov	r4, r2
 800c332:	d50e      	bpl.n	800c352 <_svfiprintf_r+0x32>
 800c334:	690b      	ldr	r3, [r1, #16]
 800c336:	b963      	cbnz	r3, 800c352 <_svfiprintf_r+0x32>
 800c338:	2140      	movs	r1, #64	; 0x40
 800c33a:	f7fe fbc7 	bl	800aacc <_malloc_r>
 800c33e:	6028      	str	r0, [r5, #0]
 800c340:	6128      	str	r0, [r5, #16]
 800c342:	b920      	cbnz	r0, 800c34e <_svfiprintf_r+0x2e>
 800c344:	230c      	movs	r3, #12
 800c346:	603b      	str	r3, [r7, #0]
 800c348:	f04f 30ff 	mov.w	r0, #4294967295
 800c34c:	e0d0      	b.n	800c4f0 <_svfiprintf_r+0x1d0>
 800c34e:	2340      	movs	r3, #64	; 0x40
 800c350:	616b      	str	r3, [r5, #20]
 800c352:	2300      	movs	r3, #0
 800c354:	9309      	str	r3, [sp, #36]	; 0x24
 800c356:	2320      	movs	r3, #32
 800c358:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c35c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c360:	2330      	movs	r3, #48	; 0x30
 800c362:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c508 <_svfiprintf_r+0x1e8>
 800c366:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c36a:	f04f 0901 	mov.w	r9, #1
 800c36e:	4623      	mov	r3, r4
 800c370:	469a      	mov	sl, r3
 800c372:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c376:	b10a      	cbz	r2, 800c37c <_svfiprintf_r+0x5c>
 800c378:	2a25      	cmp	r2, #37	; 0x25
 800c37a:	d1f9      	bne.n	800c370 <_svfiprintf_r+0x50>
 800c37c:	ebba 0b04 	subs.w	fp, sl, r4
 800c380:	d00b      	beq.n	800c39a <_svfiprintf_r+0x7a>
 800c382:	465b      	mov	r3, fp
 800c384:	4622      	mov	r2, r4
 800c386:	4629      	mov	r1, r5
 800c388:	4638      	mov	r0, r7
 800c38a:	f7ff ff6f 	bl	800c26c <__ssputs_r>
 800c38e:	3001      	adds	r0, #1
 800c390:	f000 80a9 	beq.w	800c4e6 <_svfiprintf_r+0x1c6>
 800c394:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c396:	445a      	add	r2, fp
 800c398:	9209      	str	r2, [sp, #36]	; 0x24
 800c39a:	f89a 3000 	ldrb.w	r3, [sl]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	f000 80a1 	beq.w	800c4e6 <_svfiprintf_r+0x1c6>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3ae:	f10a 0a01 	add.w	sl, sl, #1
 800c3b2:	9304      	str	r3, [sp, #16]
 800c3b4:	9307      	str	r3, [sp, #28]
 800c3b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3ba:	931a      	str	r3, [sp, #104]	; 0x68
 800c3bc:	4654      	mov	r4, sl
 800c3be:	2205      	movs	r2, #5
 800c3c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3c4:	4850      	ldr	r0, [pc, #320]	; (800c508 <_svfiprintf_r+0x1e8>)
 800c3c6:	f7f3 ff23 	bl	8000210 <memchr>
 800c3ca:	9a04      	ldr	r2, [sp, #16]
 800c3cc:	b9d8      	cbnz	r0, 800c406 <_svfiprintf_r+0xe6>
 800c3ce:	06d0      	lsls	r0, r2, #27
 800c3d0:	bf44      	itt	mi
 800c3d2:	2320      	movmi	r3, #32
 800c3d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3d8:	0711      	lsls	r1, r2, #28
 800c3da:	bf44      	itt	mi
 800c3dc:	232b      	movmi	r3, #43	; 0x2b
 800c3de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c3e2:	f89a 3000 	ldrb.w	r3, [sl]
 800c3e6:	2b2a      	cmp	r3, #42	; 0x2a
 800c3e8:	d015      	beq.n	800c416 <_svfiprintf_r+0xf6>
 800c3ea:	9a07      	ldr	r2, [sp, #28]
 800c3ec:	4654      	mov	r4, sl
 800c3ee:	2000      	movs	r0, #0
 800c3f0:	f04f 0c0a 	mov.w	ip, #10
 800c3f4:	4621      	mov	r1, r4
 800c3f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3fa:	3b30      	subs	r3, #48	; 0x30
 800c3fc:	2b09      	cmp	r3, #9
 800c3fe:	d94d      	bls.n	800c49c <_svfiprintf_r+0x17c>
 800c400:	b1b0      	cbz	r0, 800c430 <_svfiprintf_r+0x110>
 800c402:	9207      	str	r2, [sp, #28]
 800c404:	e014      	b.n	800c430 <_svfiprintf_r+0x110>
 800c406:	eba0 0308 	sub.w	r3, r0, r8
 800c40a:	fa09 f303 	lsl.w	r3, r9, r3
 800c40e:	4313      	orrs	r3, r2
 800c410:	9304      	str	r3, [sp, #16]
 800c412:	46a2      	mov	sl, r4
 800c414:	e7d2      	b.n	800c3bc <_svfiprintf_r+0x9c>
 800c416:	9b03      	ldr	r3, [sp, #12]
 800c418:	1d19      	adds	r1, r3, #4
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	9103      	str	r1, [sp, #12]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	bfbb      	ittet	lt
 800c422:	425b      	neglt	r3, r3
 800c424:	f042 0202 	orrlt.w	r2, r2, #2
 800c428:	9307      	strge	r3, [sp, #28]
 800c42a:	9307      	strlt	r3, [sp, #28]
 800c42c:	bfb8      	it	lt
 800c42e:	9204      	strlt	r2, [sp, #16]
 800c430:	7823      	ldrb	r3, [r4, #0]
 800c432:	2b2e      	cmp	r3, #46	; 0x2e
 800c434:	d10c      	bne.n	800c450 <_svfiprintf_r+0x130>
 800c436:	7863      	ldrb	r3, [r4, #1]
 800c438:	2b2a      	cmp	r3, #42	; 0x2a
 800c43a:	d134      	bne.n	800c4a6 <_svfiprintf_r+0x186>
 800c43c:	9b03      	ldr	r3, [sp, #12]
 800c43e:	1d1a      	adds	r2, r3, #4
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	9203      	str	r2, [sp, #12]
 800c444:	2b00      	cmp	r3, #0
 800c446:	bfb8      	it	lt
 800c448:	f04f 33ff 	movlt.w	r3, #4294967295
 800c44c:	3402      	adds	r4, #2
 800c44e:	9305      	str	r3, [sp, #20]
 800c450:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c518 <_svfiprintf_r+0x1f8>
 800c454:	7821      	ldrb	r1, [r4, #0]
 800c456:	2203      	movs	r2, #3
 800c458:	4650      	mov	r0, sl
 800c45a:	f7f3 fed9 	bl	8000210 <memchr>
 800c45e:	b138      	cbz	r0, 800c470 <_svfiprintf_r+0x150>
 800c460:	9b04      	ldr	r3, [sp, #16]
 800c462:	eba0 000a 	sub.w	r0, r0, sl
 800c466:	2240      	movs	r2, #64	; 0x40
 800c468:	4082      	lsls	r2, r0
 800c46a:	4313      	orrs	r3, r2
 800c46c:	3401      	adds	r4, #1
 800c46e:	9304      	str	r3, [sp, #16]
 800c470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c474:	4825      	ldr	r0, [pc, #148]	; (800c50c <_svfiprintf_r+0x1ec>)
 800c476:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c47a:	2206      	movs	r2, #6
 800c47c:	f7f3 fec8 	bl	8000210 <memchr>
 800c480:	2800      	cmp	r0, #0
 800c482:	d038      	beq.n	800c4f6 <_svfiprintf_r+0x1d6>
 800c484:	4b22      	ldr	r3, [pc, #136]	; (800c510 <_svfiprintf_r+0x1f0>)
 800c486:	bb1b      	cbnz	r3, 800c4d0 <_svfiprintf_r+0x1b0>
 800c488:	9b03      	ldr	r3, [sp, #12]
 800c48a:	3307      	adds	r3, #7
 800c48c:	f023 0307 	bic.w	r3, r3, #7
 800c490:	3308      	adds	r3, #8
 800c492:	9303      	str	r3, [sp, #12]
 800c494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c496:	4433      	add	r3, r6
 800c498:	9309      	str	r3, [sp, #36]	; 0x24
 800c49a:	e768      	b.n	800c36e <_svfiprintf_r+0x4e>
 800c49c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4a0:	460c      	mov	r4, r1
 800c4a2:	2001      	movs	r0, #1
 800c4a4:	e7a6      	b.n	800c3f4 <_svfiprintf_r+0xd4>
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	3401      	adds	r4, #1
 800c4aa:	9305      	str	r3, [sp, #20]
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	f04f 0c0a 	mov.w	ip, #10
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4b8:	3a30      	subs	r2, #48	; 0x30
 800c4ba:	2a09      	cmp	r2, #9
 800c4bc:	d903      	bls.n	800c4c6 <_svfiprintf_r+0x1a6>
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d0c6      	beq.n	800c450 <_svfiprintf_r+0x130>
 800c4c2:	9105      	str	r1, [sp, #20]
 800c4c4:	e7c4      	b.n	800c450 <_svfiprintf_r+0x130>
 800c4c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	2301      	movs	r3, #1
 800c4ce:	e7f0      	b.n	800c4b2 <_svfiprintf_r+0x192>
 800c4d0:	ab03      	add	r3, sp, #12
 800c4d2:	9300      	str	r3, [sp, #0]
 800c4d4:	462a      	mov	r2, r5
 800c4d6:	4b0f      	ldr	r3, [pc, #60]	; (800c514 <_svfiprintf_r+0x1f4>)
 800c4d8:	a904      	add	r1, sp, #16
 800c4da:	4638      	mov	r0, r7
 800c4dc:	f7fc fc50 	bl	8008d80 <_printf_float>
 800c4e0:	1c42      	adds	r2, r0, #1
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	d1d6      	bne.n	800c494 <_svfiprintf_r+0x174>
 800c4e6:	89ab      	ldrh	r3, [r5, #12]
 800c4e8:	065b      	lsls	r3, r3, #25
 800c4ea:	f53f af2d 	bmi.w	800c348 <_svfiprintf_r+0x28>
 800c4ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c4f0:	b01d      	add	sp, #116	; 0x74
 800c4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f6:	ab03      	add	r3, sp, #12
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	462a      	mov	r2, r5
 800c4fc:	4b05      	ldr	r3, [pc, #20]	; (800c514 <_svfiprintf_r+0x1f4>)
 800c4fe:	a904      	add	r1, sp, #16
 800c500:	4638      	mov	r0, r7
 800c502:	f7fc fee1 	bl	80092c8 <_printf_i>
 800c506:	e7eb      	b.n	800c4e0 <_svfiprintf_r+0x1c0>
 800c508:	0800da79 	.word	0x0800da79
 800c50c:	0800da83 	.word	0x0800da83
 800c510:	08008d81 	.word	0x08008d81
 800c514:	0800c26d 	.word	0x0800c26d
 800c518:	0800da7f 	.word	0x0800da7f

0800c51c <__sflush_r>:
 800c51c:	898a      	ldrh	r2, [r1, #12]
 800c51e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c522:	4605      	mov	r5, r0
 800c524:	0710      	lsls	r0, r2, #28
 800c526:	460c      	mov	r4, r1
 800c528:	d458      	bmi.n	800c5dc <__sflush_r+0xc0>
 800c52a:	684b      	ldr	r3, [r1, #4]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	dc05      	bgt.n	800c53c <__sflush_r+0x20>
 800c530:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c532:	2b00      	cmp	r3, #0
 800c534:	dc02      	bgt.n	800c53c <__sflush_r+0x20>
 800c536:	2000      	movs	r0, #0
 800c538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c53c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c53e:	2e00      	cmp	r6, #0
 800c540:	d0f9      	beq.n	800c536 <__sflush_r+0x1a>
 800c542:	2300      	movs	r3, #0
 800c544:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c548:	682f      	ldr	r7, [r5, #0]
 800c54a:	6a21      	ldr	r1, [r4, #32]
 800c54c:	602b      	str	r3, [r5, #0]
 800c54e:	d032      	beq.n	800c5b6 <__sflush_r+0x9a>
 800c550:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c552:	89a3      	ldrh	r3, [r4, #12]
 800c554:	075a      	lsls	r2, r3, #29
 800c556:	d505      	bpl.n	800c564 <__sflush_r+0x48>
 800c558:	6863      	ldr	r3, [r4, #4]
 800c55a:	1ac0      	subs	r0, r0, r3
 800c55c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c55e:	b10b      	cbz	r3, 800c564 <__sflush_r+0x48>
 800c560:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c562:	1ac0      	subs	r0, r0, r3
 800c564:	2300      	movs	r3, #0
 800c566:	4602      	mov	r2, r0
 800c568:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c56a:	6a21      	ldr	r1, [r4, #32]
 800c56c:	4628      	mov	r0, r5
 800c56e:	47b0      	blx	r6
 800c570:	1c43      	adds	r3, r0, #1
 800c572:	89a3      	ldrh	r3, [r4, #12]
 800c574:	d106      	bne.n	800c584 <__sflush_r+0x68>
 800c576:	6829      	ldr	r1, [r5, #0]
 800c578:	291d      	cmp	r1, #29
 800c57a:	d82b      	bhi.n	800c5d4 <__sflush_r+0xb8>
 800c57c:	4a29      	ldr	r2, [pc, #164]	; (800c624 <__sflush_r+0x108>)
 800c57e:	410a      	asrs	r2, r1
 800c580:	07d6      	lsls	r6, r2, #31
 800c582:	d427      	bmi.n	800c5d4 <__sflush_r+0xb8>
 800c584:	2200      	movs	r2, #0
 800c586:	6062      	str	r2, [r4, #4]
 800c588:	04d9      	lsls	r1, r3, #19
 800c58a:	6922      	ldr	r2, [r4, #16]
 800c58c:	6022      	str	r2, [r4, #0]
 800c58e:	d504      	bpl.n	800c59a <__sflush_r+0x7e>
 800c590:	1c42      	adds	r2, r0, #1
 800c592:	d101      	bne.n	800c598 <__sflush_r+0x7c>
 800c594:	682b      	ldr	r3, [r5, #0]
 800c596:	b903      	cbnz	r3, 800c59a <__sflush_r+0x7e>
 800c598:	6560      	str	r0, [r4, #84]	; 0x54
 800c59a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c59c:	602f      	str	r7, [r5, #0]
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	d0c9      	beq.n	800c536 <__sflush_r+0x1a>
 800c5a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5a6:	4299      	cmp	r1, r3
 800c5a8:	d002      	beq.n	800c5b0 <__sflush_r+0x94>
 800c5aa:	4628      	mov	r0, r5
 800c5ac:	f7fe fa1a 	bl	800a9e4 <_free_r>
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	6360      	str	r0, [r4, #52]	; 0x34
 800c5b4:	e7c0      	b.n	800c538 <__sflush_r+0x1c>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	47b0      	blx	r6
 800c5bc:	1c41      	adds	r1, r0, #1
 800c5be:	d1c8      	bne.n	800c552 <__sflush_r+0x36>
 800c5c0:	682b      	ldr	r3, [r5, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d0c5      	beq.n	800c552 <__sflush_r+0x36>
 800c5c6:	2b1d      	cmp	r3, #29
 800c5c8:	d001      	beq.n	800c5ce <__sflush_r+0xb2>
 800c5ca:	2b16      	cmp	r3, #22
 800c5cc:	d101      	bne.n	800c5d2 <__sflush_r+0xb6>
 800c5ce:	602f      	str	r7, [r5, #0]
 800c5d0:	e7b1      	b.n	800c536 <__sflush_r+0x1a>
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5d8:	81a3      	strh	r3, [r4, #12]
 800c5da:	e7ad      	b.n	800c538 <__sflush_r+0x1c>
 800c5dc:	690f      	ldr	r7, [r1, #16]
 800c5de:	2f00      	cmp	r7, #0
 800c5e0:	d0a9      	beq.n	800c536 <__sflush_r+0x1a>
 800c5e2:	0793      	lsls	r3, r2, #30
 800c5e4:	680e      	ldr	r6, [r1, #0]
 800c5e6:	bf08      	it	eq
 800c5e8:	694b      	ldreq	r3, [r1, #20]
 800c5ea:	600f      	str	r7, [r1, #0]
 800c5ec:	bf18      	it	ne
 800c5ee:	2300      	movne	r3, #0
 800c5f0:	eba6 0807 	sub.w	r8, r6, r7
 800c5f4:	608b      	str	r3, [r1, #8]
 800c5f6:	f1b8 0f00 	cmp.w	r8, #0
 800c5fa:	dd9c      	ble.n	800c536 <__sflush_r+0x1a>
 800c5fc:	6a21      	ldr	r1, [r4, #32]
 800c5fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c600:	4643      	mov	r3, r8
 800c602:	463a      	mov	r2, r7
 800c604:	4628      	mov	r0, r5
 800c606:	47b0      	blx	r6
 800c608:	2800      	cmp	r0, #0
 800c60a:	dc06      	bgt.n	800c61a <__sflush_r+0xfe>
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c612:	81a3      	strh	r3, [r4, #12]
 800c614:	f04f 30ff 	mov.w	r0, #4294967295
 800c618:	e78e      	b.n	800c538 <__sflush_r+0x1c>
 800c61a:	4407      	add	r7, r0
 800c61c:	eba8 0800 	sub.w	r8, r8, r0
 800c620:	e7e9      	b.n	800c5f6 <__sflush_r+0xda>
 800c622:	bf00      	nop
 800c624:	dfbffffe 	.word	0xdfbffffe

0800c628 <_fflush_r>:
 800c628:	b538      	push	{r3, r4, r5, lr}
 800c62a:	690b      	ldr	r3, [r1, #16]
 800c62c:	4605      	mov	r5, r0
 800c62e:	460c      	mov	r4, r1
 800c630:	b913      	cbnz	r3, 800c638 <_fflush_r+0x10>
 800c632:	2500      	movs	r5, #0
 800c634:	4628      	mov	r0, r5
 800c636:	bd38      	pop	{r3, r4, r5, pc}
 800c638:	b118      	cbz	r0, 800c642 <_fflush_r+0x1a>
 800c63a:	6a03      	ldr	r3, [r0, #32]
 800c63c:	b90b      	cbnz	r3, 800c642 <_fflush_r+0x1a>
 800c63e:	f7fd fa01 	bl	8009a44 <__sinit>
 800c642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d0f3      	beq.n	800c632 <_fflush_r+0xa>
 800c64a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c64c:	07d0      	lsls	r0, r2, #31
 800c64e:	d404      	bmi.n	800c65a <_fflush_r+0x32>
 800c650:	0599      	lsls	r1, r3, #22
 800c652:	d402      	bmi.n	800c65a <_fflush_r+0x32>
 800c654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c656:	f7fd fb40 	bl	8009cda <__retarget_lock_acquire_recursive>
 800c65a:	4628      	mov	r0, r5
 800c65c:	4621      	mov	r1, r4
 800c65e:	f7ff ff5d 	bl	800c51c <__sflush_r>
 800c662:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c664:	07da      	lsls	r2, r3, #31
 800c666:	4605      	mov	r5, r0
 800c668:	d4e4      	bmi.n	800c634 <_fflush_r+0xc>
 800c66a:	89a3      	ldrh	r3, [r4, #12]
 800c66c:	059b      	lsls	r3, r3, #22
 800c66e:	d4e1      	bmi.n	800c634 <_fflush_r+0xc>
 800c670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c672:	f7fd fb33 	bl	8009cdc <__retarget_lock_release_recursive>
 800c676:	e7dd      	b.n	800c634 <_fflush_r+0xc>

0800c678 <memmove>:
 800c678:	4288      	cmp	r0, r1
 800c67a:	b510      	push	{r4, lr}
 800c67c:	eb01 0402 	add.w	r4, r1, r2
 800c680:	d902      	bls.n	800c688 <memmove+0x10>
 800c682:	4284      	cmp	r4, r0
 800c684:	4623      	mov	r3, r4
 800c686:	d807      	bhi.n	800c698 <memmove+0x20>
 800c688:	1e43      	subs	r3, r0, #1
 800c68a:	42a1      	cmp	r1, r4
 800c68c:	d008      	beq.n	800c6a0 <memmove+0x28>
 800c68e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c692:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c696:	e7f8      	b.n	800c68a <memmove+0x12>
 800c698:	4402      	add	r2, r0
 800c69a:	4601      	mov	r1, r0
 800c69c:	428a      	cmp	r2, r1
 800c69e:	d100      	bne.n	800c6a2 <memmove+0x2a>
 800c6a0:	bd10      	pop	{r4, pc}
 800c6a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6aa:	e7f7      	b.n	800c69c <memmove+0x24>

0800c6ac <strncmp>:
 800c6ac:	b510      	push	{r4, lr}
 800c6ae:	b16a      	cbz	r2, 800c6cc <strncmp+0x20>
 800c6b0:	3901      	subs	r1, #1
 800c6b2:	1884      	adds	r4, r0, r2
 800c6b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d103      	bne.n	800c6c8 <strncmp+0x1c>
 800c6c0:	42a0      	cmp	r0, r4
 800c6c2:	d001      	beq.n	800c6c8 <strncmp+0x1c>
 800c6c4:	2a00      	cmp	r2, #0
 800c6c6:	d1f5      	bne.n	800c6b4 <strncmp+0x8>
 800c6c8:	1ad0      	subs	r0, r2, r3
 800c6ca:	bd10      	pop	{r4, pc}
 800c6cc:	4610      	mov	r0, r2
 800c6ce:	e7fc      	b.n	800c6ca <strncmp+0x1e>

0800c6d0 <_sbrk_r>:
 800c6d0:	b538      	push	{r3, r4, r5, lr}
 800c6d2:	4d06      	ldr	r5, [pc, #24]	; (800c6ec <_sbrk_r+0x1c>)
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	4608      	mov	r0, r1
 800c6da:	602b      	str	r3, [r5, #0]
 800c6dc:	f7f5 fafc 	bl	8001cd8 <_sbrk>
 800c6e0:	1c43      	adds	r3, r0, #1
 800c6e2:	d102      	bne.n	800c6ea <_sbrk_r+0x1a>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	b103      	cbz	r3, 800c6ea <_sbrk_r+0x1a>
 800c6e8:	6023      	str	r3, [r4, #0]
 800c6ea:	bd38      	pop	{r3, r4, r5, pc}
 800c6ec:	20000d1c 	.word	0x20000d1c

0800c6f0 <memcpy>:
 800c6f0:	440a      	add	r2, r1
 800c6f2:	4291      	cmp	r1, r2
 800c6f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c6f8:	d100      	bne.n	800c6fc <memcpy+0xc>
 800c6fa:	4770      	bx	lr
 800c6fc:	b510      	push	{r4, lr}
 800c6fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c702:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c706:	4291      	cmp	r1, r2
 800c708:	d1f9      	bne.n	800c6fe <memcpy+0xe>
 800c70a:	bd10      	pop	{r4, pc}
 800c70c:	0000      	movs	r0, r0
	...

0800c710 <nan>:
 800c710:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c718 <nan+0x8>
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	00000000 	.word	0x00000000
 800c71c:	7ff80000 	.word	0x7ff80000

0800c720 <__assert_func>:
 800c720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c722:	4614      	mov	r4, r2
 800c724:	461a      	mov	r2, r3
 800c726:	4b09      	ldr	r3, [pc, #36]	; (800c74c <__assert_func+0x2c>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	4605      	mov	r5, r0
 800c72c:	68d8      	ldr	r0, [r3, #12]
 800c72e:	b14c      	cbz	r4, 800c744 <__assert_func+0x24>
 800c730:	4b07      	ldr	r3, [pc, #28]	; (800c750 <__assert_func+0x30>)
 800c732:	9100      	str	r1, [sp, #0]
 800c734:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c738:	4906      	ldr	r1, [pc, #24]	; (800c754 <__assert_func+0x34>)
 800c73a:	462b      	mov	r3, r5
 800c73c:	f000 fbca 	bl	800ced4 <fiprintf>
 800c740:	f000 fbda 	bl	800cef8 <abort>
 800c744:	4b04      	ldr	r3, [pc, #16]	; (800c758 <__assert_func+0x38>)
 800c746:	461c      	mov	r4, r3
 800c748:	e7f3      	b.n	800c732 <__assert_func+0x12>
 800c74a:	bf00      	nop
 800c74c:	20000078 	.word	0x20000078
 800c750:	0800da92 	.word	0x0800da92
 800c754:	0800da9f 	.word	0x0800da9f
 800c758:	0800dacd 	.word	0x0800dacd

0800c75c <_calloc_r>:
 800c75c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c75e:	fba1 2402 	umull	r2, r4, r1, r2
 800c762:	b94c      	cbnz	r4, 800c778 <_calloc_r+0x1c>
 800c764:	4611      	mov	r1, r2
 800c766:	9201      	str	r2, [sp, #4]
 800c768:	f7fe f9b0 	bl	800aacc <_malloc_r>
 800c76c:	9a01      	ldr	r2, [sp, #4]
 800c76e:	4605      	mov	r5, r0
 800c770:	b930      	cbnz	r0, 800c780 <_calloc_r+0x24>
 800c772:	4628      	mov	r0, r5
 800c774:	b003      	add	sp, #12
 800c776:	bd30      	pop	{r4, r5, pc}
 800c778:	220c      	movs	r2, #12
 800c77a:	6002      	str	r2, [r0, #0]
 800c77c:	2500      	movs	r5, #0
 800c77e:	e7f8      	b.n	800c772 <_calloc_r+0x16>
 800c780:	4621      	mov	r1, r4
 800c782:	f7fd fa2c 	bl	8009bde <memset>
 800c786:	e7f4      	b.n	800c772 <_calloc_r+0x16>

0800c788 <rshift>:
 800c788:	6903      	ldr	r3, [r0, #16]
 800c78a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c78e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c792:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c796:	f100 0414 	add.w	r4, r0, #20
 800c79a:	dd45      	ble.n	800c828 <rshift+0xa0>
 800c79c:	f011 011f 	ands.w	r1, r1, #31
 800c7a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c7a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c7a8:	d10c      	bne.n	800c7c4 <rshift+0x3c>
 800c7aa:	f100 0710 	add.w	r7, r0, #16
 800c7ae:	4629      	mov	r1, r5
 800c7b0:	42b1      	cmp	r1, r6
 800c7b2:	d334      	bcc.n	800c81e <rshift+0x96>
 800c7b4:	1a9b      	subs	r3, r3, r2
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	1eea      	subs	r2, r5, #3
 800c7ba:	4296      	cmp	r6, r2
 800c7bc:	bf38      	it	cc
 800c7be:	2300      	movcc	r3, #0
 800c7c0:	4423      	add	r3, r4
 800c7c2:	e015      	b.n	800c7f0 <rshift+0x68>
 800c7c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c7c8:	f1c1 0820 	rsb	r8, r1, #32
 800c7cc:	40cf      	lsrs	r7, r1
 800c7ce:	f105 0e04 	add.w	lr, r5, #4
 800c7d2:	46a1      	mov	r9, r4
 800c7d4:	4576      	cmp	r6, lr
 800c7d6:	46f4      	mov	ip, lr
 800c7d8:	d815      	bhi.n	800c806 <rshift+0x7e>
 800c7da:	1a9a      	subs	r2, r3, r2
 800c7dc:	0092      	lsls	r2, r2, #2
 800c7de:	3a04      	subs	r2, #4
 800c7e0:	3501      	adds	r5, #1
 800c7e2:	42ae      	cmp	r6, r5
 800c7e4:	bf38      	it	cc
 800c7e6:	2200      	movcc	r2, #0
 800c7e8:	18a3      	adds	r3, r4, r2
 800c7ea:	50a7      	str	r7, [r4, r2]
 800c7ec:	b107      	cbz	r7, 800c7f0 <rshift+0x68>
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	1b1a      	subs	r2, r3, r4
 800c7f2:	42a3      	cmp	r3, r4
 800c7f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c7f8:	bf08      	it	eq
 800c7fa:	2300      	moveq	r3, #0
 800c7fc:	6102      	str	r2, [r0, #16]
 800c7fe:	bf08      	it	eq
 800c800:	6143      	streq	r3, [r0, #20]
 800c802:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c806:	f8dc c000 	ldr.w	ip, [ip]
 800c80a:	fa0c fc08 	lsl.w	ip, ip, r8
 800c80e:	ea4c 0707 	orr.w	r7, ip, r7
 800c812:	f849 7b04 	str.w	r7, [r9], #4
 800c816:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c81a:	40cf      	lsrs	r7, r1
 800c81c:	e7da      	b.n	800c7d4 <rshift+0x4c>
 800c81e:	f851 cb04 	ldr.w	ip, [r1], #4
 800c822:	f847 cf04 	str.w	ip, [r7, #4]!
 800c826:	e7c3      	b.n	800c7b0 <rshift+0x28>
 800c828:	4623      	mov	r3, r4
 800c82a:	e7e1      	b.n	800c7f0 <rshift+0x68>

0800c82c <__hexdig_fun>:
 800c82c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c830:	2b09      	cmp	r3, #9
 800c832:	d802      	bhi.n	800c83a <__hexdig_fun+0xe>
 800c834:	3820      	subs	r0, #32
 800c836:	b2c0      	uxtb	r0, r0
 800c838:	4770      	bx	lr
 800c83a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c83e:	2b05      	cmp	r3, #5
 800c840:	d801      	bhi.n	800c846 <__hexdig_fun+0x1a>
 800c842:	3847      	subs	r0, #71	; 0x47
 800c844:	e7f7      	b.n	800c836 <__hexdig_fun+0xa>
 800c846:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c84a:	2b05      	cmp	r3, #5
 800c84c:	d801      	bhi.n	800c852 <__hexdig_fun+0x26>
 800c84e:	3827      	subs	r0, #39	; 0x27
 800c850:	e7f1      	b.n	800c836 <__hexdig_fun+0xa>
 800c852:	2000      	movs	r0, #0
 800c854:	4770      	bx	lr
	...

0800c858 <__gethex>:
 800c858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c85c:	4617      	mov	r7, r2
 800c85e:	680a      	ldr	r2, [r1, #0]
 800c860:	b085      	sub	sp, #20
 800c862:	f102 0b02 	add.w	fp, r2, #2
 800c866:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c86a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c86e:	4681      	mov	r9, r0
 800c870:	468a      	mov	sl, r1
 800c872:	9302      	str	r3, [sp, #8]
 800c874:	32fe      	adds	r2, #254	; 0xfe
 800c876:	eb02 030b 	add.w	r3, r2, fp
 800c87a:	46d8      	mov	r8, fp
 800c87c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800c880:	9301      	str	r3, [sp, #4]
 800c882:	2830      	cmp	r0, #48	; 0x30
 800c884:	d0f7      	beq.n	800c876 <__gethex+0x1e>
 800c886:	f7ff ffd1 	bl	800c82c <__hexdig_fun>
 800c88a:	4604      	mov	r4, r0
 800c88c:	2800      	cmp	r0, #0
 800c88e:	d138      	bne.n	800c902 <__gethex+0xaa>
 800c890:	49a7      	ldr	r1, [pc, #668]	; (800cb30 <__gethex+0x2d8>)
 800c892:	2201      	movs	r2, #1
 800c894:	4640      	mov	r0, r8
 800c896:	f7ff ff09 	bl	800c6ac <strncmp>
 800c89a:	4606      	mov	r6, r0
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d169      	bne.n	800c974 <__gethex+0x11c>
 800c8a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800c8a4:	465d      	mov	r5, fp
 800c8a6:	f7ff ffc1 	bl	800c82c <__hexdig_fun>
 800c8aa:	2800      	cmp	r0, #0
 800c8ac:	d064      	beq.n	800c978 <__gethex+0x120>
 800c8ae:	465a      	mov	r2, fp
 800c8b0:	7810      	ldrb	r0, [r2, #0]
 800c8b2:	2830      	cmp	r0, #48	; 0x30
 800c8b4:	4690      	mov	r8, r2
 800c8b6:	f102 0201 	add.w	r2, r2, #1
 800c8ba:	d0f9      	beq.n	800c8b0 <__gethex+0x58>
 800c8bc:	f7ff ffb6 	bl	800c82c <__hexdig_fun>
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	fab0 f480 	clz	r4, r0
 800c8c6:	0964      	lsrs	r4, r4, #5
 800c8c8:	465e      	mov	r6, fp
 800c8ca:	9301      	str	r3, [sp, #4]
 800c8cc:	4642      	mov	r2, r8
 800c8ce:	4615      	mov	r5, r2
 800c8d0:	3201      	adds	r2, #1
 800c8d2:	7828      	ldrb	r0, [r5, #0]
 800c8d4:	f7ff ffaa 	bl	800c82c <__hexdig_fun>
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	d1f8      	bne.n	800c8ce <__gethex+0x76>
 800c8dc:	4994      	ldr	r1, [pc, #592]	; (800cb30 <__gethex+0x2d8>)
 800c8de:	2201      	movs	r2, #1
 800c8e0:	4628      	mov	r0, r5
 800c8e2:	f7ff fee3 	bl	800c6ac <strncmp>
 800c8e6:	b978      	cbnz	r0, 800c908 <__gethex+0xb0>
 800c8e8:	b946      	cbnz	r6, 800c8fc <__gethex+0xa4>
 800c8ea:	1c6e      	adds	r6, r5, #1
 800c8ec:	4632      	mov	r2, r6
 800c8ee:	4615      	mov	r5, r2
 800c8f0:	3201      	adds	r2, #1
 800c8f2:	7828      	ldrb	r0, [r5, #0]
 800c8f4:	f7ff ff9a 	bl	800c82c <__hexdig_fun>
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	d1f8      	bne.n	800c8ee <__gethex+0x96>
 800c8fc:	1b73      	subs	r3, r6, r5
 800c8fe:	009e      	lsls	r6, r3, #2
 800c900:	e004      	b.n	800c90c <__gethex+0xb4>
 800c902:	2400      	movs	r4, #0
 800c904:	4626      	mov	r6, r4
 800c906:	e7e1      	b.n	800c8cc <__gethex+0x74>
 800c908:	2e00      	cmp	r6, #0
 800c90a:	d1f7      	bne.n	800c8fc <__gethex+0xa4>
 800c90c:	782b      	ldrb	r3, [r5, #0]
 800c90e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c912:	2b50      	cmp	r3, #80	; 0x50
 800c914:	d13d      	bne.n	800c992 <__gethex+0x13a>
 800c916:	786b      	ldrb	r3, [r5, #1]
 800c918:	2b2b      	cmp	r3, #43	; 0x2b
 800c91a:	d02f      	beq.n	800c97c <__gethex+0x124>
 800c91c:	2b2d      	cmp	r3, #45	; 0x2d
 800c91e:	d031      	beq.n	800c984 <__gethex+0x12c>
 800c920:	1c69      	adds	r1, r5, #1
 800c922:	f04f 0b00 	mov.w	fp, #0
 800c926:	7808      	ldrb	r0, [r1, #0]
 800c928:	f7ff ff80 	bl	800c82c <__hexdig_fun>
 800c92c:	1e42      	subs	r2, r0, #1
 800c92e:	b2d2      	uxtb	r2, r2
 800c930:	2a18      	cmp	r2, #24
 800c932:	d82e      	bhi.n	800c992 <__gethex+0x13a>
 800c934:	f1a0 0210 	sub.w	r2, r0, #16
 800c938:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c93c:	f7ff ff76 	bl	800c82c <__hexdig_fun>
 800c940:	f100 3cff 	add.w	ip, r0, #4294967295
 800c944:	fa5f fc8c 	uxtb.w	ip, ip
 800c948:	f1bc 0f18 	cmp.w	ip, #24
 800c94c:	d91d      	bls.n	800c98a <__gethex+0x132>
 800c94e:	f1bb 0f00 	cmp.w	fp, #0
 800c952:	d000      	beq.n	800c956 <__gethex+0xfe>
 800c954:	4252      	negs	r2, r2
 800c956:	4416      	add	r6, r2
 800c958:	f8ca 1000 	str.w	r1, [sl]
 800c95c:	b1dc      	cbz	r4, 800c996 <__gethex+0x13e>
 800c95e:	9b01      	ldr	r3, [sp, #4]
 800c960:	2b00      	cmp	r3, #0
 800c962:	bf14      	ite	ne
 800c964:	f04f 0800 	movne.w	r8, #0
 800c968:	f04f 0806 	moveq.w	r8, #6
 800c96c:	4640      	mov	r0, r8
 800c96e:	b005      	add	sp, #20
 800c970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c974:	4645      	mov	r5, r8
 800c976:	4626      	mov	r6, r4
 800c978:	2401      	movs	r4, #1
 800c97a:	e7c7      	b.n	800c90c <__gethex+0xb4>
 800c97c:	f04f 0b00 	mov.w	fp, #0
 800c980:	1ca9      	adds	r1, r5, #2
 800c982:	e7d0      	b.n	800c926 <__gethex+0xce>
 800c984:	f04f 0b01 	mov.w	fp, #1
 800c988:	e7fa      	b.n	800c980 <__gethex+0x128>
 800c98a:	230a      	movs	r3, #10
 800c98c:	fb03 0002 	mla	r0, r3, r2, r0
 800c990:	e7d0      	b.n	800c934 <__gethex+0xdc>
 800c992:	4629      	mov	r1, r5
 800c994:	e7e0      	b.n	800c958 <__gethex+0x100>
 800c996:	eba5 0308 	sub.w	r3, r5, r8
 800c99a:	3b01      	subs	r3, #1
 800c99c:	4621      	mov	r1, r4
 800c99e:	2b07      	cmp	r3, #7
 800c9a0:	dc0a      	bgt.n	800c9b8 <__gethex+0x160>
 800c9a2:	4648      	mov	r0, r9
 800c9a4:	f7fe f91e 	bl	800abe4 <_Balloc>
 800c9a8:	4604      	mov	r4, r0
 800c9aa:	b940      	cbnz	r0, 800c9be <__gethex+0x166>
 800c9ac:	4b61      	ldr	r3, [pc, #388]	; (800cb34 <__gethex+0x2dc>)
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	21e4      	movs	r1, #228	; 0xe4
 800c9b2:	4861      	ldr	r0, [pc, #388]	; (800cb38 <__gethex+0x2e0>)
 800c9b4:	f7ff feb4 	bl	800c720 <__assert_func>
 800c9b8:	3101      	adds	r1, #1
 800c9ba:	105b      	asrs	r3, r3, #1
 800c9bc:	e7ef      	b.n	800c99e <__gethex+0x146>
 800c9be:	f100 0a14 	add.w	sl, r0, #20
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	495a      	ldr	r1, [pc, #360]	; (800cb30 <__gethex+0x2d8>)
 800c9c6:	f8cd a004 	str.w	sl, [sp, #4]
 800c9ca:	469b      	mov	fp, r3
 800c9cc:	45a8      	cmp	r8, r5
 800c9ce:	d342      	bcc.n	800ca56 <__gethex+0x1fe>
 800c9d0:	9801      	ldr	r0, [sp, #4]
 800c9d2:	f840 bb04 	str.w	fp, [r0], #4
 800c9d6:	eba0 000a 	sub.w	r0, r0, sl
 800c9da:	1080      	asrs	r0, r0, #2
 800c9dc:	6120      	str	r0, [r4, #16]
 800c9de:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800c9e2:	4658      	mov	r0, fp
 800c9e4:	f7fe f9f0 	bl	800adc8 <__hi0bits>
 800c9e8:	683d      	ldr	r5, [r7, #0]
 800c9ea:	eba8 0000 	sub.w	r0, r8, r0
 800c9ee:	42a8      	cmp	r0, r5
 800c9f0:	dd59      	ble.n	800caa6 <__gethex+0x24e>
 800c9f2:	eba0 0805 	sub.w	r8, r0, r5
 800c9f6:	4641      	mov	r1, r8
 800c9f8:	4620      	mov	r0, r4
 800c9fa:	f7fe fd7f 	bl	800b4fc <__any_on>
 800c9fe:	4683      	mov	fp, r0
 800ca00:	b1b8      	cbz	r0, 800ca32 <__gethex+0x1da>
 800ca02:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca06:	1159      	asrs	r1, r3, #5
 800ca08:	f003 021f 	and.w	r2, r3, #31
 800ca0c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ca10:	f04f 0b01 	mov.w	fp, #1
 800ca14:	fa0b f202 	lsl.w	r2, fp, r2
 800ca18:	420a      	tst	r2, r1
 800ca1a:	d00a      	beq.n	800ca32 <__gethex+0x1da>
 800ca1c:	455b      	cmp	r3, fp
 800ca1e:	dd06      	ble.n	800ca2e <__gethex+0x1d6>
 800ca20:	f1a8 0102 	sub.w	r1, r8, #2
 800ca24:	4620      	mov	r0, r4
 800ca26:	f7fe fd69 	bl	800b4fc <__any_on>
 800ca2a:	2800      	cmp	r0, #0
 800ca2c:	d138      	bne.n	800caa0 <__gethex+0x248>
 800ca2e:	f04f 0b02 	mov.w	fp, #2
 800ca32:	4641      	mov	r1, r8
 800ca34:	4620      	mov	r0, r4
 800ca36:	f7ff fea7 	bl	800c788 <rshift>
 800ca3a:	4446      	add	r6, r8
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	42b3      	cmp	r3, r6
 800ca40:	da41      	bge.n	800cac6 <__gethex+0x26e>
 800ca42:	4621      	mov	r1, r4
 800ca44:	4648      	mov	r0, r9
 800ca46:	f7fe f90d 	bl	800ac64 <_Bfree>
 800ca4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	6013      	str	r3, [r2, #0]
 800ca50:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ca54:	e78a      	b.n	800c96c <__gethex+0x114>
 800ca56:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ca5a:	2a2e      	cmp	r2, #46	; 0x2e
 800ca5c:	d014      	beq.n	800ca88 <__gethex+0x230>
 800ca5e:	2b20      	cmp	r3, #32
 800ca60:	d106      	bne.n	800ca70 <__gethex+0x218>
 800ca62:	9b01      	ldr	r3, [sp, #4]
 800ca64:	f843 bb04 	str.w	fp, [r3], #4
 800ca68:	f04f 0b00 	mov.w	fp, #0
 800ca6c:	9301      	str	r3, [sp, #4]
 800ca6e:	465b      	mov	r3, fp
 800ca70:	7828      	ldrb	r0, [r5, #0]
 800ca72:	9303      	str	r3, [sp, #12]
 800ca74:	f7ff feda 	bl	800c82c <__hexdig_fun>
 800ca78:	9b03      	ldr	r3, [sp, #12]
 800ca7a:	f000 000f 	and.w	r0, r0, #15
 800ca7e:	4098      	lsls	r0, r3
 800ca80:	ea4b 0b00 	orr.w	fp, fp, r0
 800ca84:	3304      	adds	r3, #4
 800ca86:	e7a1      	b.n	800c9cc <__gethex+0x174>
 800ca88:	45a8      	cmp	r8, r5
 800ca8a:	d8e8      	bhi.n	800ca5e <__gethex+0x206>
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	4628      	mov	r0, r5
 800ca90:	9303      	str	r3, [sp, #12]
 800ca92:	f7ff fe0b 	bl	800c6ac <strncmp>
 800ca96:	4926      	ldr	r1, [pc, #152]	; (800cb30 <__gethex+0x2d8>)
 800ca98:	9b03      	ldr	r3, [sp, #12]
 800ca9a:	2800      	cmp	r0, #0
 800ca9c:	d1df      	bne.n	800ca5e <__gethex+0x206>
 800ca9e:	e795      	b.n	800c9cc <__gethex+0x174>
 800caa0:	f04f 0b03 	mov.w	fp, #3
 800caa4:	e7c5      	b.n	800ca32 <__gethex+0x1da>
 800caa6:	da0b      	bge.n	800cac0 <__gethex+0x268>
 800caa8:	eba5 0800 	sub.w	r8, r5, r0
 800caac:	4621      	mov	r1, r4
 800caae:	4642      	mov	r2, r8
 800cab0:	4648      	mov	r0, r9
 800cab2:	f7fe faf1 	bl	800b098 <__lshift>
 800cab6:	eba6 0608 	sub.w	r6, r6, r8
 800caba:	4604      	mov	r4, r0
 800cabc:	f100 0a14 	add.w	sl, r0, #20
 800cac0:	f04f 0b00 	mov.w	fp, #0
 800cac4:	e7ba      	b.n	800ca3c <__gethex+0x1e4>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	42b3      	cmp	r3, r6
 800caca:	dd73      	ble.n	800cbb4 <__gethex+0x35c>
 800cacc:	1b9e      	subs	r6, r3, r6
 800cace:	42b5      	cmp	r5, r6
 800cad0:	dc34      	bgt.n	800cb3c <__gethex+0x2e4>
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	2b02      	cmp	r3, #2
 800cad6:	d023      	beq.n	800cb20 <__gethex+0x2c8>
 800cad8:	2b03      	cmp	r3, #3
 800cada:	d025      	beq.n	800cb28 <__gethex+0x2d0>
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d115      	bne.n	800cb0c <__gethex+0x2b4>
 800cae0:	42b5      	cmp	r5, r6
 800cae2:	d113      	bne.n	800cb0c <__gethex+0x2b4>
 800cae4:	2d01      	cmp	r5, #1
 800cae6:	d10b      	bne.n	800cb00 <__gethex+0x2a8>
 800cae8:	9a02      	ldr	r2, [sp, #8]
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6013      	str	r3, [r2, #0]
 800caee:	2301      	movs	r3, #1
 800caf0:	6123      	str	r3, [r4, #16]
 800caf2:	f8ca 3000 	str.w	r3, [sl]
 800caf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800caf8:	f04f 0862 	mov.w	r8, #98	; 0x62
 800cafc:	601c      	str	r4, [r3, #0]
 800cafe:	e735      	b.n	800c96c <__gethex+0x114>
 800cb00:	1e69      	subs	r1, r5, #1
 800cb02:	4620      	mov	r0, r4
 800cb04:	f7fe fcfa 	bl	800b4fc <__any_on>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	d1ed      	bne.n	800cae8 <__gethex+0x290>
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	4648      	mov	r0, r9
 800cb10:	f7fe f8a8 	bl	800ac64 <_Bfree>
 800cb14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb16:	2300      	movs	r3, #0
 800cb18:	6013      	str	r3, [r2, #0]
 800cb1a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800cb1e:	e725      	b.n	800c96c <__gethex+0x114>
 800cb20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d1f2      	bne.n	800cb0c <__gethex+0x2b4>
 800cb26:	e7df      	b.n	800cae8 <__gethex+0x290>
 800cb28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1dc      	bne.n	800cae8 <__gethex+0x290>
 800cb2e:	e7ed      	b.n	800cb0c <__gethex+0x2b4>
 800cb30:	0800d924 	.word	0x0800d924
 800cb34:	0800d7b9 	.word	0x0800d7b9
 800cb38:	0800dace 	.word	0x0800dace
 800cb3c:	f106 38ff 	add.w	r8, r6, #4294967295
 800cb40:	f1bb 0f00 	cmp.w	fp, #0
 800cb44:	d133      	bne.n	800cbae <__gethex+0x356>
 800cb46:	f1b8 0f00 	cmp.w	r8, #0
 800cb4a:	d004      	beq.n	800cb56 <__gethex+0x2fe>
 800cb4c:	4641      	mov	r1, r8
 800cb4e:	4620      	mov	r0, r4
 800cb50:	f7fe fcd4 	bl	800b4fc <__any_on>
 800cb54:	4683      	mov	fp, r0
 800cb56:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cb60:	f008 081f 	and.w	r8, r8, #31
 800cb64:	fa03 f308 	lsl.w	r3, r3, r8
 800cb68:	4213      	tst	r3, r2
 800cb6a:	4631      	mov	r1, r6
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	bf18      	it	ne
 800cb70:	f04b 0b02 	orrne.w	fp, fp, #2
 800cb74:	1bad      	subs	r5, r5, r6
 800cb76:	f7ff fe07 	bl	800c788 <rshift>
 800cb7a:	687e      	ldr	r6, [r7, #4]
 800cb7c:	f04f 0802 	mov.w	r8, #2
 800cb80:	f1bb 0f00 	cmp.w	fp, #0
 800cb84:	d04a      	beq.n	800cc1c <__gethex+0x3c4>
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2b02      	cmp	r3, #2
 800cb8a:	d016      	beq.n	800cbba <__gethex+0x362>
 800cb8c:	2b03      	cmp	r3, #3
 800cb8e:	d018      	beq.n	800cbc2 <__gethex+0x36a>
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d109      	bne.n	800cba8 <__gethex+0x350>
 800cb94:	f01b 0f02 	tst.w	fp, #2
 800cb98:	d006      	beq.n	800cba8 <__gethex+0x350>
 800cb9a:	f8da 3000 	ldr.w	r3, [sl]
 800cb9e:	ea4b 0b03 	orr.w	fp, fp, r3
 800cba2:	f01b 0f01 	tst.w	fp, #1
 800cba6:	d10f      	bne.n	800cbc8 <__gethex+0x370>
 800cba8:	f048 0810 	orr.w	r8, r8, #16
 800cbac:	e036      	b.n	800cc1c <__gethex+0x3c4>
 800cbae:	f04f 0b01 	mov.w	fp, #1
 800cbb2:	e7d0      	b.n	800cb56 <__gethex+0x2fe>
 800cbb4:	f04f 0801 	mov.w	r8, #1
 800cbb8:	e7e2      	b.n	800cb80 <__gethex+0x328>
 800cbba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbbc:	f1c3 0301 	rsb	r3, r3, #1
 800cbc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d0ef      	beq.n	800cba8 <__gethex+0x350>
 800cbc8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cbcc:	f104 0214 	add.w	r2, r4, #20
 800cbd0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800cbd4:	9301      	str	r3, [sp, #4]
 800cbd6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800cbda:	2300      	movs	r3, #0
 800cbdc:	4694      	mov	ip, r2
 800cbde:	f852 1b04 	ldr.w	r1, [r2], #4
 800cbe2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800cbe6:	d01e      	beq.n	800cc26 <__gethex+0x3ce>
 800cbe8:	3101      	adds	r1, #1
 800cbea:	f8cc 1000 	str.w	r1, [ip]
 800cbee:	f1b8 0f02 	cmp.w	r8, #2
 800cbf2:	f104 0214 	add.w	r2, r4, #20
 800cbf6:	d13d      	bne.n	800cc74 <__gethex+0x41c>
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	3b01      	subs	r3, #1
 800cbfc:	42ab      	cmp	r3, r5
 800cbfe:	d10b      	bne.n	800cc18 <__gethex+0x3c0>
 800cc00:	1169      	asrs	r1, r5, #5
 800cc02:	2301      	movs	r3, #1
 800cc04:	f005 051f 	and.w	r5, r5, #31
 800cc08:	fa03 f505 	lsl.w	r5, r3, r5
 800cc0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc10:	421d      	tst	r5, r3
 800cc12:	bf18      	it	ne
 800cc14:	f04f 0801 	movne.w	r8, #1
 800cc18:	f048 0820 	orr.w	r8, r8, #32
 800cc1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc1e:	601c      	str	r4, [r3, #0]
 800cc20:	9b02      	ldr	r3, [sp, #8]
 800cc22:	601e      	str	r6, [r3, #0]
 800cc24:	e6a2      	b.n	800c96c <__gethex+0x114>
 800cc26:	4290      	cmp	r0, r2
 800cc28:	f842 3c04 	str.w	r3, [r2, #-4]
 800cc2c:	d8d6      	bhi.n	800cbdc <__gethex+0x384>
 800cc2e:	68a2      	ldr	r2, [r4, #8]
 800cc30:	4593      	cmp	fp, r2
 800cc32:	db17      	blt.n	800cc64 <__gethex+0x40c>
 800cc34:	6861      	ldr	r1, [r4, #4]
 800cc36:	4648      	mov	r0, r9
 800cc38:	3101      	adds	r1, #1
 800cc3a:	f7fd ffd3 	bl	800abe4 <_Balloc>
 800cc3e:	4682      	mov	sl, r0
 800cc40:	b918      	cbnz	r0, 800cc4a <__gethex+0x3f2>
 800cc42:	4b1b      	ldr	r3, [pc, #108]	; (800ccb0 <__gethex+0x458>)
 800cc44:	4602      	mov	r2, r0
 800cc46:	2184      	movs	r1, #132	; 0x84
 800cc48:	e6b3      	b.n	800c9b2 <__gethex+0x15a>
 800cc4a:	6922      	ldr	r2, [r4, #16]
 800cc4c:	3202      	adds	r2, #2
 800cc4e:	f104 010c 	add.w	r1, r4, #12
 800cc52:	0092      	lsls	r2, r2, #2
 800cc54:	300c      	adds	r0, #12
 800cc56:	f7ff fd4b 	bl	800c6f0 <memcpy>
 800cc5a:	4621      	mov	r1, r4
 800cc5c:	4648      	mov	r0, r9
 800cc5e:	f7fe f801 	bl	800ac64 <_Bfree>
 800cc62:	4654      	mov	r4, sl
 800cc64:	6922      	ldr	r2, [r4, #16]
 800cc66:	1c51      	adds	r1, r2, #1
 800cc68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800cc6c:	6121      	str	r1, [r4, #16]
 800cc6e:	2101      	movs	r1, #1
 800cc70:	6151      	str	r1, [r2, #20]
 800cc72:	e7bc      	b.n	800cbee <__gethex+0x396>
 800cc74:	6921      	ldr	r1, [r4, #16]
 800cc76:	4559      	cmp	r1, fp
 800cc78:	dd0b      	ble.n	800cc92 <__gethex+0x43a>
 800cc7a:	2101      	movs	r1, #1
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	f7ff fd83 	bl	800c788 <rshift>
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	3601      	adds	r6, #1
 800cc86:	42b3      	cmp	r3, r6
 800cc88:	f6ff aedb 	blt.w	800ca42 <__gethex+0x1ea>
 800cc8c:	f04f 0801 	mov.w	r8, #1
 800cc90:	e7c2      	b.n	800cc18 <__gethex+0x3c0>
 800cc92:	f015 051f 	ands.w	r5, r5, #31
 800cc96:	d0f9      	beq.n	800cc8c <__gethex+0x434>
 800cc98:	9b01      	ldr	r3, [sp, #4]
 800cc9a:	441a      	add	r2, r3
 800cc9c:	f1c5 0520 	rsb	r5, r5, #32
 800cca0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800cca4:	f7fe f890 	bl	800adc8 <__hi0bits>
 800cca8:	42a8      	cmp	r0, r5
 800ccaa:	dbe6      	blt.n	800cc7a <__gethex+0x422>
 800ccac:	e7ee      	b.n	800cc8c <__gethex+0x434>
 800ccae:	bf00      	nop
 800ccb0:	0800d7b9 	.word	0x0800d7b9

0800ccb4 <L_shift>:
 800ccb4:	f1c2 0208 	rsb	r2, r2, #8
 800ccb8:	0092      	lsls	r2, r2, #2
 800ccba:	b570      	push	{r4, r5, r6, lr}
 800ccbc:	f1c2 0620 	rsb	r6, r2, #32
 800ccc0:	6843      	ldr	r3, [r0, #4]
 800ccc2:	6804      	ldr	r4, [r0, #0]
 800ccc4:	fa03 f506 	lsl.w	r5, r3, r6
 800ccc8:	432c      	orrs	r4, r5
 800ccca:	40d3      	lsrs	r3, r2
 800cccc:	6004      	str	r4, [r0, #0]
 800ccce:	f840 3f04 	str.w	r3, [r0, #4]!
 800ccd2:	4288      	cmp	r0, r1
 800ccd4:	d3f4      	bcc.n	800ccc0 <L_shift+0xc>
 800ccd6:	bd70      	pop	{r4, r5, r6, pc}

0800ccd8 <__match>:
 800ccd8:	b530      	push	{r4, r5, lr}
 800ccda:	6803      	ldr	r3, [r0, #0]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cce2:	b914      	cbnz	r4, 800ccea <__match+0x12>
 800cce4:	6003      	str	r3, [r0, #0]
 800cce6:	2001      	movs	r0, #1
 800cce8:	bd30      	pop	{r4, r5, pc}
 800ccea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ccf2:	2d19      	cmp	r5, #25
 800ccf4:	bf98      	it	ls
 800ccf6:	3220      	addls	r2, #32
 800ccf8:	42a2      	cmp	r2, r4
 800ccfa:	d0f0      	beq.n	800ccde <__match+0x6>
 800ccfc:	2000      	movs	r0, #0
 800ccfe:	e7f3      	b.n	800cce8 <__match+0x10>

0800cd00 <__hexnan>:
 800cd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	680b      	ldr	r3, [r1, #0]
 800cd06:	6801      	ldr	r1, [r0, #0]
 800cd08:	115e      	asrs	r6, r3, #5
 800cd0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cd0e:	f013 031f 	ands.w	r3, r3, #31
 800cd12:	b087      	sub	sp, #28
 800cd14:	bf18      	it	ne
 800cd16:	3604      	addne	r6, #4
 800cd18:	2500      	movs	r5, #0
 800cd1a:	1f37      	subs	r7, r6, #4
 800cd1c:	4682      	mov	sl, r0
 800cd1e:	4690      	mov	r8, r2
 800cd20:	9301      	str	r3, [sp, #4]
 800cd22:	f846 5c04 	str.w	r5, [r6, #-4]
 800cd26:	46b9      	mov	r9, r7
 800cd28:	463c      	mov	r4, r7
 800cd2a:	9502      	str	r5, [sp, #8]
 800cd2c:	46ab      	mov	fp, r5
 800cd2e:	784a      	ldrb	r2, [r1, #1]
 800cd30:	1c4b      	adds	r3, r1, #1
 800cd32:	9303      	str	r3, [sp, #12]
 800cd34:	b342      	cbz	r2, 800cd88 <__hexnan+0x88>
 800cd36:	4610      	mov	r0, r2
 800cd38:	9105      	str	r1, [sp, #20]
 800cd3a:	9204      	str	r2, [sp, #16]
 800cd3c:	f7ff fd76 	bl	800c82c <__hexdig_fun>
 800cd40:	2800      	cmp	r0, #0
 800cd42:	d14f      	bne.n	800cde4 <__hexnan+0xe4>
 800cd44:	9a04      	ldr	r2, [sp, #16]
 800cd46:	9905      	ldr	r1, [sp, #20]
 800cd48:	2a20      	cmp	r2, #32
 800cd4a:	d818      	bhi.n	800cd7e <__hexnan+0x7e>
 800cd4c:	9b02      	ldr	r3, [sp, #8]
 800cd4e:	459b      	cmp	fp, r3
 800cd50:	dd13      	ble.n	800cd7a <__hexnan+0x7a>
 800cd52:	454c      	cmp	r4, r9
 800cd54:	d206      	bcs.n	800cd64 <__hexnan+0x64>
 800cd56:	2d07      	cmp	r5, #7
 800cd58:	dc04      	bgt.n	800cd64 <__hexnan+0x64>
 800cd5a:	462a      	mov	r2, r5
 800cd5c:	4649      	mov	r1, r9
 800cd5e:	4620      	mov	r0, r4
 800cd60:	f7ff ffa8 	bl	800ccb4 <L_shift>
 800cd64:	4544      	cmp	r4, r8
 800cd66:	d950      	bls.n	800ce0a <__hexnan+0x10a>
 800cd68:	2300      	movs	r3, #0
 800cd6a:	f1a4 0904 	sub.w	r9, r4, #4
 800cd6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800cd72:	f8cd b008 	str.w	fp, [sp, #8]
 800cd76:	464c      	mov	r4, r9
 800cd78:	461d      	mov	r5, r3
 800cd7a:	9903      	ldr	r1, [sp, #12]
 800cd7c:	e7d7      	b.n	800cd2e <__hexnan+0x2e>
 800cd7e:	2a29      	cmp	r2, #41	; 0x29
 800cd80:	d155      	bne.n	800ce2e <__hexnan+0x12e>
 800cd82:	3102      	adds	r1, #2
 800cd84:	f8ca 1000 	str.w	r1, [sl]
 800cd88:	f1bb 0f00 	cmp.w	fp, #0
 800cd8c:	d04f      	beq.n	800ce2e <__hexnan+0x12e>
 800cd8e:	454c      	cmp	r4, r9
 800cd90:	d206      	bcs.n	800cda0 <__hexnan+0xa0>
 800cd92:	2d07      	cmp	r5, #7
 800cd94:	dc04      	bgt.n	800cda0 <__hexnan+0xa0>
 800cd96:	462a      	mov	r2, r5
 800cd98:	4649      	mov	r1, r9
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f7ff ff8a 	bl	800ccb4 <L_shift>
 800cda0:	4544      	cmp	r4, r8
 800cda2:	d934      	bls.n	800ce0e <__hexnan+0x10e>
 800cda4:	f1a8 0204 	sub.w	r2, r8, #4
 800cda8:	4623      	mov	r3, r4
 800cdaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800cdae:	f842 1f04 	str.w	r1, [r2, #4]!
 800cdb2:	429f      	cmp	r7, r3
 800cdb4:	d2f9      	bcs.n	800cdaa <__hexnan+0xaa>
 800cdb6:	1b3b      	subs	r3, r7, r4
 800cdb8:	f023 0303 	bic.w	r3, r3, #3
 800cdbc:	3304      	adds	r3, #4
 800cdbe:	3e03      	subs	r6, #3
 800cdc0:	3401      	adds	r4, #1
 800cdc2:	42a6      	cmp	r6, r4
 800cdc4:	bf38      	it	cc
 800cdc6:	2304      	movcc	r3, #4
 800cdc8:	4443      	add	r3, r8
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f843 2b04 	str.w	r2, [r3], #4
 800cdd0:	429f      	cmp	r7, r3
 800cdd2:	d2fb      	bcs.n	800cdcc <__hexnan+0xcc>
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	b91b      	cbnz	r3, 800cde0 <__hexnan+0xe0>
 800cdd8:	4547      	cmp	r7, r8
 800cdda:	d126      	bne.n	800ce2a <__hexnan+0x12a>
 800cddc:	2301      	movs	r3, #1
 800cdde:	603b      	str	r3, [r7, #0]
 800cde0:	2005      	movs	r0, #5
 800cde2:	e025      	b.n	800ce30 <__hexnan+0x130>
 800cde4:	3501      	adds	r5, #1
 800cde6:	2d08      	cmp	r5, #8
 800cde8:	f10b 0b01 	add.w	fp, fp, #1
 800cdec:	dd06      	ble.n	800cdfc <__hexnan+0xfc>
 800cdee:	4544      	cmp	r4, r8
 800cdf0:	d9c3      	bls.n	800cd7a <__hexnan+0x7a>
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	f844 3c04 	str.w	r3, [r4, #-4]
 800cdf8:	2501      	movs	r5, #1
 800cdfa:	3c04      	subs	r4, #4
 800cdfc:	6822      	ldr	r2, [r4, #0]
 800cdfe:	f000 000f 	and.w	r0, r0, #15
 800ce02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ce06:	6020      	str	r0, [r4, #0]
 800ce08:	e7b7      	b.n	800cd7a <__hexnan+0x7a>
 800ce0a:	2508      	movs	r5, #8
 800ce0c:	e7b5      	b.n	800cd7a <__hexnan+0x7a>
 800ce0e:	9b01      	ldr	r3, [sp, #4]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d0df      	beq.n	800cdd4 <__hexnan+0xd4>
 800ce14:	f1c3 0320 	rsb	r3, r3, #32
 800ce18:	f04f 32ff 	mov.w	r2, #4294967295
 800ce1c:	40da      	lsrs	r2, r3
 800ce1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ce22:	4013      	ands	r3, r2
 800ce24:	f846 3c04 	str.w	r3, [r6, #-4]
 800ce28:	e7d4      	b.n	800cdd4 <__hexnan+0xd4>
 800ce2a:	3f04      	subs	r7, #4
 800ce2c:	e7d2      	b.n	800cdd4 <__hexnan+0xd4>
 800ce2e:	2004      	movs	r0, #4
 800ce30:	b007      	add	sp, #28
 800ce32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce36 <__ascii_mbtowc>:
 800ce36:	b082      	sub	sp, #8
 800ce38:	b901      	cbnz	r1, 800ce3c <__ascii_mbtowc+0x6>
 800ce3a:	a901      	add	r1, sp, #4
 800ce3c:	b142      	cbz	r2, 800ce50 <__ascii_mbtowc+0x1a>
 800ce3e:	b14b      	cbz	r3, 800ce54 <__ascii_mbtowc+0x1e>
 800ce40:	7813      	ldrb	r3, [r2, #0]
 800ce42:	600b      	str	r3, [r1, #0]
 800ce44:	7812      	ldrb	r2, [r2, #0]
 800ce46:	1e10      	subs	r0, r2, #0
 800ce48:	bf18      	it	ne
 800ce4a:	2001      	movne	r0, #1
 800ce4c:	b002      	add	sp, #8
 800ce4e:	4770      	bx	lr
 800ce50:	4610      	mov	r0, r2
 800ce52:	e7fb      	b.n	800ce4c <__ascii_mbtowc+0x16>
 800ce54:	f06f 0001 	mvn.w	r0, #1
 800ce58:	e7f8      	b.n	800ce4c <__ascii_mbtowc+0x16>

0800ce5a <_realloc_r>:
 800ce5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce5e:	4680      	mov	r8, r0
 800ce60:	4614      	mov	r4, r2
 800ce62:	460e      	mov	r6, r1
 800ce64:	b921      	cbnz	r1, 800ce70 <_realloc_r+0x16>
 800ce66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce6a:	4611      	mov	r1, r2
 800ce6c:	f7fd be2e 	b.w	800aacc <_malloc_r>
 800ce70:	b92a      	cbnz	r2, 800ce7e <_realloc_r+0x24>
 800ce72:	f7fd fdb7 	bl	800a9e4 <_free_r>
 800ce76:	4625      	mov	r5, r4
 800ce78:	4628      	mov	r0, r5
 800ce7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce7e:	f000 f842 	bl	800cf06 <_malloc_usable_size_r>
 800ce82:	4284      	cmp	r4, r0
 800ce84:	4607      	mov	r7, r0
 800ce86:	d802      	bhi.n	800ce8e <_realloc_r+0x34>
 800ce88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce8c:	d812      	bhi.n	800ceb4 <_realloc_r+0x5a>
 800ce8e:	4621      	mov	r1, r4
 800ce90:	4640      	mov	r0, r8
 800ce92:	f7fd fe1b 	bl	800aacc <_malloc_r>
 800ce96:	4605      	mov	r5, r0
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d0ed      	beq.n	800ce78 <_realloc_r+0x1e>
 800ce9c:	42bc      	cmp	r4, r7
 800ce9e:	4622      	mov	r2, r4
 800cea0:	4631      	mov	r1, r6
 800cea2:	bf28      	it	cs
 800cea4:	463a      	movcs	r2, r7
 800cea6:	f7ff fc23 	bl	800c6f0 <memcpy>
 800ceaa:	4631      	mov	r1, r6
 800ceac:	4640      	mov	r0, r8
 800ceae:	f7fd fd99 	bl	800a9e4 <_free_r>
 800ceb2:	e7e1      	b.n	800ce78 <_realloc_r+0x1e>
 800ceb4:	4635      	mov	r5, r6
 800ceb6:	e7df      	b.n	800ce78 <_realloc_r+0x1e>

0800ceb8 <__ascii_wctomb>:
 800ceb8:	b149      	cbz	r1, 800cece <__ascii_wctomb+0x16>
 800ceba:	2aff      	cmp	r2, #255	; 0xff
 800cebc:	bf85      	ittet	hi
 800cebe:	238a      	movhi	r3, #138	; 0x8a
 800cec0:	6003      	strhi	r3, [r0, #0]
 800cec2:	700a      	strbls	r2, [r1, #0]
 800cec4:	f04f 30ff 	movhi.w	r0, #4294967295
 800cec8:	bf98      	it	ls
 800ceca:	2001      	movls	r0, #1
 800cecc:	4770      	bx	lr
 800cece:	4608      	mov	r0, r1
 800ced0:	4770      	bx	lr
	...

0800ced4 <fiprintf>:
 800ced4:	b40e      	push	{r1, r2, r3}
 800ced6:	b503      	push	{r0, r1, lr}
 800ced8:	4601      	mov	r1, r0
 800ceda:	ab03      	add	r3, sp, #12
 800cedc:	4805      	ldr	r0, [pc, #20]	; (800cef4 <fiprintf+0x20>)
 800cede:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee2:	6800      	ldr	r0, [r0, #0]
 800cee4:	9301      	str	r3, [sp, #4]
 800cee6:	f000 f83f 	bl	800cf68 <_vfiprintf_r>
 800ceea:	b002      	add	sp, #8
 800ceec:	f85d eb04 	ldr.w	lr, [sp], #4
 800cef0:	b003      	add	sp, #12
 800cef2:	4770      	bx	lr
 800cef4:	20000078 	.word	0x20000078

0800cef8 <abort>:
 800cef8:	b508      	push	{r3, lr}
 800cefa:	2006      	movs	r0, #6
 800cefc:	f000 fa0c 	bl	800d318 <raise>
 800cf00:	2001      	movs	r0, #1
 800cf02:	f7f4 fe71 	bl	8001be8 <_exit>

0800cf06 <_malloc_usable_size_r>:
 800cf06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf0a:	1f18      	subs	r0, r3, #4
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	bfbc      	itt	lt
 800cf10:	580b      	ldrlt	r3, [r1, r0]
 800cf12:	18c0      	addlt	r0, r0, r3
 800cf14:	4770      	bx	lr

0800cf16 <__sfputc_r>:
 800cf16:	6893      	ldr	r3, [r2, #8]
 800cf18:	3b01      	subs	r3, #1
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	b410      	push	{r4}
 800cf1e:	6093      	str	r3, [r2, #8]
 800cf20:	da08      	bge.n	800cf34 <__sfputc_r+0x1e>
 800cf22:	6994      	ldr	r4, [r2, #24]
 800cf24:	42a3      	cmp	r3, r4
 800cf26:	db01      	blt.n	800cf2c <__sfputc_r+0x16>
 800cf28:	290a      	cmp	r1, #10
 800cf2a:	d103      	bne.n	800cf34 <__sfputc_r+0x1e>
 800cf2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf30:	f000 b934 	b.w	800d19c <__swbuf_r>
 800cf34:	6813      	ldr	r3, [r2, #0]
 800cf36:	1c58      	adds	r0, r3, #1
 800cf38:	6010      	str	r0, [r2, #0]
 800cf3a:	7019      	strb	r1, [r3, #0]
 800cf3c:	4608      	mov	r0, r1
 800cf3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <__sfputs_r>:
 800cf44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf46:	4606      	mov	r6, r0
 800cf48:	460f      	mov	r7, r1
 800cf4a:	4614      	mov	r4, r2
 800cf4c:	18d5      	adds	r5, r2, r3
 800cf4e:	42ac      	cmp	r4, r5
 800cf50:	d101      	bne.n	800cf56 <__sfputs_r+0x12>
 800cf52:	2000      	movs	r0, #0
 800cf54:	e007      	b.n	800cf66 <__sfputs_r+0x22>
 800cf56:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf5a:	463a      	mov	r2, r7
 800cf5c:	4630      	mov	r0, r6
 800cf5e:	f7ff ffda 	bl	800cf16 <__sfputc_r>
 800cf62:	1c43      	adds	r3, r0, #1
 800cf64:	d1f3      	bne.n	800cf4e <__sfputs_r+0xa>
 800cf66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cf68 <_vfiprintf_r>:
 800cf68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf6c:	460d      	mov	r5, r1
 800cf6e:	b09d      	sub	sp, #116	; 0x74
 800cf70:	4614      	mov	r4, r2
 800cf72:	4698      	mov	r8, r3
 800cf74:	4606      	mov	r6, r0
 800cf76:	b118      	cbz	r0, 800cf80 <_vfiprintf_r+0x18>
 800cf78:	6a03      	ldr	r3, [r0, #32]
 800cf7a:	b90b      	cbnz	r3, 800cf80 <_vfiprintf_r+0x18>
 800cf7c:	f7fc fd62 	bl	8009a44 <__sinit>
 800cf80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf82:	07d9      	lsls	r1, r3, #31
 800cf84:	d405      	bmi.n	800cf92 <_vfiprintf_r+0x2a>
 800cf86:	89ab      	ldrh	r3, [r5, #12]
 800cf88:	059a      	lsls	r2, r3, #22
 800cf8a:	d402      	bmi.n	800cf92 <_vfiprintf_r+0x2a>
 800cf8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf8e:	f7fc fea4 	bl	8009cda <__retarget_lock_acquire_recursive>
 800cf92:	89ab      	ldrh	r3, [r5, #12]
 800cf94:	071b      	lsls	r3, r3, #28
 800cf96:	d501      	bpl.n	800cf9c <_vfiprintf_r+0x34>
 800cf98:	692b      	ldr	r3, [r5, #16]
 800cf9a:	b99b      	cbnz	r3, 800cfc4 <_vfiprintf_r+0x5c>
 800cf9c:	4629      	mov	r1, r5
 800cf9e:	4630      	mov	r0, r6
 800cfa0:	f000 f93a 	bl	800d218 <__swsetup_r>
 800cfa4:	b170      	cbz	r0, 800cfc4 <_vfiprintf_r+0x5c>
 800cfa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cfa8:	07dc      	lsls	r4, r3, #31
 800cfaa:	d504      	bpl.n	800cfb6 <_vfiprintf_r+0x4e>
 800cfac:	f04f 30ff 	mov.w	r0, #4294967295
 800cfb0:	b01d      	add	sp, #116	; 0x74
 800cfb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfb6:	89ab      	ldrh	r3, [r5, #12]
 800cfb8:	0598      	lsls	r0, r3, #22
 800cfba:	d4f7      	bmi.n	800cfac <_vfiprintf_r+0x44>
 800cfbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cfbe:	f7fc fe8d 	bl	8009cdc <__retarget_lock_release_recursive>
 800cfc2:	e7f3      	b.n	800cfac <_vfiprintf_r+0x44>
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	9309      	str	r3, [sp, #36]	; 0x24
 800cfc8:	2320      	movs	r3, #32
 800cfca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cfce:	f8cd 800c 	str.w	r8, [sp, #12]
 800cfd2:	2330      	movs	r3, #48	; 0x30
 800cfd4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d188 <_vfiprintf_r+0x220>
 800cfd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cfdc:	f04f 0901 	mov.w	r9, #1
 800cfe0:	4623      	mov	r3, r4
 800cfe2:	469a      	mov	sl, r3
 800cfe4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfe8:	b10a      	cbz	r2, 800cfee <_vfiprintf_r+0x86>
 800cfea:	2a25      	cmp	r2, #37	; 0x25
 800cfec:	d1f9      	bne.n	800cfe2 <_vfiprintf_r+0x7a>
 800cfee:	ebba 0b04 	subs.w	fp, sl, r4
 800cff2:	d00b      	beq.n	800d00c <_vfiprintf_r+0xa4>
 800cff4:	465b      	mov	r3, fp
 800cff6:	4622      	mov	r2, r4
 800cff8:	4629      	mov	r1, r5
 800cffa:	4630      	mov	r0, r6
 800cffc:	f7ff ffa2 	bl	800cf44 <__sfputs_r>
 800d000:	3001      	adds	r0, #1
 800d002:	f000 80a9 	beq.w	800d158 <_vfiprintf_r+0x1f0>
 800d006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d008:	445a      	add	r2, fp
 800d00a:	9209      	str	r2, [sp, #36]	; 0x24
 800d00c:	f89a 3000 	ldrb.w	r3, [sl]
 800d010:	2b00      	cmp	r3, #0
 800d012:	f000 80a1 	beq.w	800d158 <_vfiprintf_r+0x1f0>
 800d016:	2300      	movs	r3, #0
 800d018:	f04f 32ff 	mov.w	r2, #4294967295
 800d01c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d020:	f10a 0a01 	add.w	sl, sl, #1
 800d024:	9304      	str	r3, [sp, #16]
 800d026:	9307      	str	r3, [sp, #28]
 800d028:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d02c:	931a      	str	r3, [sp, #104]	; 0x68
 800d02e:	4654      	mov	r4, sl
 800d030:	2205      	movs	r2, #5
 800d032:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d036:	4854      	ldr	r0, [pc, #336]	; (800d188 <_vfiprintf_r+0x220>)
 800d038:	f7f3 f8ea 	bl	8000210 <memchr>
 800d03c:	9a04      	ldr	r2, [sp, #16]
 800d03e:	b9d8      	cbnz	r0, 800d078 <_vfiprintf_r+0x110>
 800d040:	06d1      	lsls	r1, r2, #27
 800d042:	bf44      	itt	mi
 800d044:	2320      	movmi	r3, #32
 800d046:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d04a:	0713      	lsls	r3, r2, #28
 800d04c:	bf44      	itt	mi
 800d04e:	232b      	movmi	r3, #43	; 0x2b
 800d050:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d054:	f89a 3000 	ldrb.w	r3, [sl]
 800d058:	2b2a      	cmp	r3, #42	; 0x2a
 800d05a:	d015      	beq.n	800d088 <_vfiprintf_r+0x120>
 800d05c:	9a07      	ldr	r2, [sp, #28]
 800d05e:	4654      	mov	r4, sl
 800d060:	2000      	movs	r0, #0
 800d062:	f04f 0c0a 	mov.w	ip, #10
 800d066:	4621      	mov	r1, r4
 800d068:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d06c:	3b30      	subs	r3, #48	; 0x30
 800d06e:	2b09      	cmp	r3, #9
 800d070:	d94d      	bls.n	800d10e <_vfiprintf_r+0x1a6>
 800d072:	b1b0      	cbz	r0, 800d0a2 <_vfiprintf_r+0x13a>
 800d074:	9207      	str	r2, [sp, #28]
 800d076:	e014      	b.n	800d0a2 <_vfiprintf_r+0x13a>
 800d078:	eba0 0308 	sub.w	r3, r0, r8
 800d07c:	fa09 f303 	lsl.w	r3, r9, r3
 800d080:	4313      	orrs	r3, r2
 800d082:	9304      	str	r3, [sp, #16]
 800d084:	46a2      	mov	sl, r4
 800d086:	e7d2      	b.n	800d02e <_vfiprintf_r+0xc6>
 800d088:	9b03      	ldr	r3, [sp, #12]
 800d08a:	1d19      	adds	r1, r3, #4
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	9103      	str	r1, [sp, #12]
 800d090:	2b00      	cmp	r3, #0
 800d092:	bfbb      	ittet	lt
 800d094:	425b      	neglt	r3, r3
 800d096:	f042 0202 	orrlt.w	r2, r2, #2
 800d09a:	9307      	strge	r3, [sp, #28]
 800d09c:	9307      	strlt	r3, [sp, #28]
 800d09e:	bfb8      	it	lt
 800d0a0:	9204      	strlt	r2, [sp, #16]
 800d0a2:	7823      	ldrb	r3, [r4, #0]
 800d0a4:	2b2e      	cmp	r3, #46	; 0x2e
 800d0a6:	d10c      	bne.n	800d0c2 <_vfiprintf_r+0x15a>
 800d0a8:	7863      	ldrb	r3, [r4, #1]
 800d0aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d0ac:	d134      	bne.n	800d118 <_vfiprintf_r+0x1b0>
 800d0ae:	9b03      	ldr	r3, [sp, #12]
 800d0b0:	1d1a      	adds	r2, r3, #4
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	9203      	str	r2, [sp, #12]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	bfb8      	it	lt
 800d0ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800d0be:	3402      	adds	r4, #2
 800d0c0:	9305      	str	r3, [sp, #20]
 800d0c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d198 <_vfiprintf_r+0x230>
 800d0c6:	7821      	ldrb	r1, [r4, #0]
 800d0c8:	2203      	movs	r2, #3
 800d0ca:	4650      	mov	r0, sl
 800d0cc:	f7f3 f8a0 	bl	8000210 <memchr>
 800d0d0:	b138      	cbz	r0, 800d0e2 <_vfiprintf_r+0x17a>
 800d0d2:	9b04      	ldr	r3, [sp, #16]
 800d0d4:	eba0 000a 	sub.w	r0, r0, sl
 800d0d8:	2240      	movs	r2, #64	; 0x40
 800d0da:	4082      	lsls	r2, r0
 800d0dc:	4313      	orrs	r3, r2
 800d0de:	3401      	adds	r4, #1
 800d0e0:	9304      	str	r3, [sp, #16]
 800d0e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0e6:	4829      	ldr	r0, [pc, #164]	; (800d18c <_vfiprintf_r+0x224>)
 800d0e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0ec:	2206      	movs	r2, #6
 800d0ee:	f7f3 f88f 	bl	8000210 <memchr>
 800d0f2:	2800      	cmp	r0, #0
 800d0f4:	d03f      	beq.n	800d176 <_vfiprintf_r+0x20e>
 800d0f6:	4b26      	ldr	r3, [pc, #152]	; (800d190 <_vfiprintf_r+0x228>)
 800d0f8:	bb1b      	cbnz	r3, 800d142 <_vfiprintf_r+0x1da>
 800d0fa:	9b03      	ldr	r3, [sp, #12]
 800d0fc:	3307      	adds	r3, #7
 800d0fe:	f023 0307 	bic.w	r3, r3, #7
 800d102:	3308      	adds	r3, #8
 800d104:	9303      	str	r3, [sp, #12]
 800d106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d108:	443b      	add	r3, r7
 800d10a:	9309      	str	r3, [sp, #36]	; 0x24
 800d10c:	e768      	b.n	800cfe0 <_vfiprintf_r+0x78>
 800d10e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d112:	460c      	mov	r4, r1
 800d114:	2001      	movs	r0, #1
 800d116:	e7a6      	b.n	800d066 <_vfiprintf_r+0xfe>
 800d118:	2300      	movs	r3, #0
 800d11a:	3401      	adds	r4, #1
 800d11c:	9305      	str	r3, [sp, #20]
 800d11e:	4619      	mov	r1, r3
 800d120:	f04f 0c0a 	mov.w	ip, #10
 800d124:	4620      	mov	r0, r4
 800d126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d12a:	3a30      	subs	r2, #48	; 0x30
 800d12c:	2a09      	cmp	r2, #9
 800d12e:	d903      	bls.n	800d138 <_vfiprintf_r+0x1d0>
 800d130:	2b00      	cmp	r3, #0
 800d132:	d0c6      	beq.n	800d0c2 <_vfiprintf_r+0x15a>
 800d134:	9105      	str	r1, [sp, #20]
 800d136:	e7c4      	b.n	800d0c2 <_vfiprintf_r+0x15a>
 800d138:	fb0c 2101 	mla	r1, ip, r1, r2
 800d13c:	4604      	mov	r4, r0
 800d13e:	2301      	movs	r3, #1
 800d140:	e7f0      	b.n	800d124 <_vfiprintf_r+0x1bc>
 800d142:	ab03      	add	r3, sp, #12
 800d144:	9300      	str	r3, [sp, #0]
 800d146:	462a      	mov	r2, r5
 800d148:	4b12      	ldr	r3, [pc, #72]	; (800d194 <_vfiprintf_r+0x22c>)
 800d14a:	a904      	add	r1, sp, #16
 800d14c:	4630      	mov	r0, r6
 800d14e:	f7fb fe17 	bl	8008d80 <_printf_float>
 800d152:	4607      	mov	r7, r0
 800d154:	1c78      	adds	r0, r7, #1
 800d156:	d1d6      	bne.n	800d106 <_vfiprintf_r+0x19e>
 800d158:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d15a:	07d9      	lsls	r1, r3, #31
 800d15c:	d405      	bmi.n	800d16a <_vfiprintf_r+0x202>
 800d15e:	89ab      	ldrh	r3, [r5, #12]
 800d160:	059a      	lsls	r2, r3, #22
 800d162:	d402      	bmi.n	800d16a <_vfiprintf_r+0x202>
 800d164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d166:	f7fc fdb9 	bl	8009cdc <__retarget_lock_release_recursive>
 800d16a:	89ab      	ldrh	r3, [r5, #12]
 800d16c:	065b      	lsls	r3, r3, #25
 800d16e:	f53f af1d 	bmi.w	800cfac <_vfiprintf_r+0x44>
 800d172:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d174:	e71c      	b.n	800cfb0 <_vfiprintf_r+0x48>
 800d176:	ab03      	add	r3, sp, #12
 800d178:	9300      	str	r3, [sp, #0]
 800d17a:	462a      	mov	r2, r5
 800d17c:	4b05      	ldr	r3, [pc, #20]	; (800d194 <_vfiprintf_r+0x22c>)
 800d17e:	a904      	add	r1, sp, #16
 800d180:	4630      	mov	r0, r6
 800d182:	f7fc f8a1 	bl	80092c8 <_printf_i>
 800d186:	e7e4      	b.n	800d152 <_vfiprintf_r+0x1ea>
 800d188:	0800da79 	.word	0x0800da79
 800d18c:	0800da83 	.word	0x0800da83
 800d190:	08008d81 	.word	0x08008d81
 800d194:	0800cf45 	.word	0x0800cf45
 800d198:	0800da7f 	.word	0x0800da7f

0800d19c <__swbuf_r>:
 800d19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d19e:	460e      	mov	r6, r1
 800d1a0:	4614      	mov	r4, r2
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	b118      	cbz	r0, 800d1ae <__swbuf_r+0x12>
 800d1a6:	6a03      	ldr	r3, [r0, #32]
 800d1a8:	b90b      	cbnz	r3, 800d1ae <__swbuf_r+0x12>
 800d1aa:	f7fc fc4b 	bl	8009a44 <__sinit>
 800d1ae:	69a3      	ldr	r3, [r4, #24]
 800d1b0:	60a3      	str	r3, [r4, #8]
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	071a      	lsls	r2, r3, #28
 800d1b6:	d525      	bpl.n	800d204 <__swbuf_r+0x68>
 800d1b8:	6923      	ldr	r3, [r4, #16]
 800d1ba:	b31b      	cbz	r3, 800d204 <__swbuf_r+0x68>
 800d1bc:	6823      	ldr	r3, [r4, #0]
 800d1be:	6922      	ldr	r2, [r4, #16]
 800d1c0:	1a98      	subs	r0, r3, r2
 800d1c2:	6963      	ldr	r3, [r4, #20]
 800d1c4:	b2f6      	uxtb	r6, r6
 800d1c6:	4283      	cmp	r3, r0
 800d1c8:	4637      	mov	r7, r6
 800d1ca:	dc04      	bgt.n	800d1d6 <__swbuf_r+0x3a>
 800d1cc:	4621      	mov	r1, r4
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f7ff fa2a 	bl	800c628 <_fflush_r>
 800d1d4:	b9e0      	cbnz	r0, 800d210 <__swbuf_r+0x74>
 800d1d6:	68a3      	ldr	r3, [r4, #8]
 800d1d8:	3b01      	subs	r3, #1
 800d1da:	60a3      	str	r3, [r4, #8]
 800d1dc:	6823      	ldr	r3, [r4, #0]
 800d1de:	1c5a      	adds	r2, r3, #1
 800d1e0:	6022      	str	r2, [r4, #0]
 800d1e2:	701e      	strb	r6, [r3, #0]
 800d1e4:	6962      	ldr	r2, [r4, #20]
 800d1e6:	1c43      	adds	r3, r0, #1
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	d004      	beq.n	800d1f6 <__swbuf_r+0x5a>
 800d1ec:	89a3      	ldrh	r3, [r4, #12]
 800d1ee:	07db      	lsls	r3, r3, #31
 800d1f0:	d506      	bpl.n	800d200 <__swbuf_r+0x64>
 800d1f2:	2e0a      	cmp	r6, #10
 800d1f4:	d104      	bne.n	800d200 <__swbuf_r+0x64>
 800d1f6:	4621      	mov	r1, r4
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	f7ff fa15 	bl	800c628 <_fflush_r>
 800d1fe:	b938      	cbnz	r0, 800d210 <__swbuf_r+0x74>
 800d200:	4638      	mov	r0, r7
 800d202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d204:	4621      	mov	r1, r4
 800d206:	4628      	mov	r0, r5
 800d208:	f000 f806 	bl	800d218 <__swsetup_r>
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d0d5      	beq.n	800d1bc <__swbuf_r+0x20>
 800d210:	f04f 37ff 	mov.w	r7, #4294967295
 800d214:	e7f4      	b.n	800d200 <__swbuf_r+0x64>
	...

0800d218 <__swsetup_r>:
 800d218:	b538      	push	{r3, r4, r5, lr}
 800d21a:	4b2a      	ldr	r3, [pc, #168]	; (800d2c4 <__swsetup_r+0xac>)
 800d21c:	4605      	mov	r5, r0
 800d21e:	6818      	ldr	r0, [r3, #0]
 800d220:	460c      	mov	r4, r1
 800d222:	b118      	cbz	r0, 800d22c <__swsetup_r+0x14>
 800d224:	6a03      	ldr	r3, [r0, #32]
 800d226:	b90b      	cbnz	r3, 800d22c <__swsetup_r+0x14>
 800d228:	f7fc fc0c 	bl	8009a44 <__sinit>
 800d22c:	89a3      	ldrh	r3, [r4, #12]
 800d22e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d232:	0718      	lsls	r0, r3, #28
 800d234:	d422      	bmi.n	800d27c <__swsetup_r+0x64>
 800d236:	06d9      	lsls	r1, r3, #27
 800d238:	d407      	bmi.n	800d24a <__swsetup_r+0x32>
 800d23a:	2309      	movs	r3, #9
 800d23c:	602b      	str	r3, [r5, #0]
 800d23e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d242:	81a3      	strh	r3, [r4, #12]
 800d244:	f04f 30ff 	mov.w	r0, #4294967295
 800d248:	e034      	b.n	800d2b4 <__swsetup_r+0x9c>
 800d24a:	0758      	lsls	r0, r3, #29
 800d24c:	d512      	bpl.n	800d274 <__swsetup_r+0x5c>
 800d24e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d250:	b141      	cbz	r1, 800d264 <__swsetup_r+0x4c>
 800d252:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d256:	4299      	cmp	r1, r3
 800d258:	d002      	beq.n	800d260 <__swsetup_r+0x48>
 800d25a:	4628      	mov	r0, r5
 800d25c:	f7fd fbc2 	bl	800a9e4 <_free_r>
 800d260:	2300      	movs	r3, #0
 800d262:	6363      	str	r3, [r4, #52]	; 0x34
 800d264:	89a3      	ldrh	r3, [r4, #12]
 800d266:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d26a:	81a3      	strh	r3, [r4, #12]
 800d26c:	2300      	movs	r3, #0
 800d26e:	6063      	str	r3, [r4, #4]
 800d270:	6923      	ldr	r3, [r4, #16]
 800d272:	6023      	str	r3, [r4, #0]
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	f043 0308 	orr.w	r3, r3, #8
 800d27a:	81a3      	strh	r3, [r4, #12]
 800d27c:	6923      	ldr	r3, [r4, #16]
 800d27e:	b94b      	cbnz	r3, 800d294 <__swsetup_r+0x7c>
 800d280:	89a3      	ldrh	r3, [r4, #12]
 800d282:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d28a:	d003      	beq.n	800d294 <__swsetup_r+0x7c>
 800d28c:	4621      	mov	r1, r4
 800d28e:	4628      	mov	r0, r5
 800d290:	f000 f884 	bl	800d39c <__smakebuf_r>
 800d294:	89a0      	ldrh	r0, [r4, #12]
 800d296:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d29a:	f010 0301 	ands.w	r3, r0, #1
 800d29e:	d00a      	beq.n	800d2b6 <__swsetup_r+0x9e>
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	60a3      	str	r3, [r4, #8]
 800d2a4:	6963      	ldr	r3, [r4, #20]
 800d2a6:	425b      	negs	r3, r3
 800d2a8:	61a3      	str	r3, [r4, #24]
 800d2aa:	6923      	ldr	r3, [r4, #16]
 800d2ac:	b943      	cbnz	r3, 800d2c0 <__swsetup_r+0xa8>
 800d2ae:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d2b2:	d1c4      	bne.n	800d23e <__swsetup_r+0x26>
 800d2b4:	bd38      	pop	{r3, r4, r5, pc}
 800d2b6:	0781      	lsls	r1, r0, #30
 800d2b8:	bf58      	it	pl
 800d2ba:	6963      	ldrpl	r3, [r4, #20]
 800d2bc:	60a3      	str	r3, [r4, #8]
 800d2be:	e7f4      	b.n	800d2aa <__swsetup_r+0x92>
 800d2c0:	2000      	movs	r0, #0
 800d2c2:	e7f7      	b.n	800d2b4 <__swsetup_r+0x9c>
 800d2c4:	20000078 	.word	0x20000078

0800d2c8 <_raise_r>:
 800d2c8:	291f      	cmp	r1, #31
 800d2ca:	b538      	push	{r3, r4, r5, lr}
 800d2cc:	4604      	mov	r4, r0
 800d2ce:	460d      	mov	r5, r1
 800d2d0:	d904      	bls.n	800d2dc <_raise_r+0x14>
 800d2d2:	2316      	movs	r3, #22
 800d2d4:	6003      	str	r3, [r0, #0]
 800d2d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d2da:	bd38      	pop	{r3, r4, r5, pc}
 800d2dc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d2de:	b112      	cbz	r2, 800d2e6 <_raise_r+0x1e>
 800d2e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2e4:	b94b      	cbnz	r3, 800d2fa <_raise_r+0x32>
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f000 f830 	bl	800d34c <_getpid_r>
 800d2ec:	462a      	mov	r2, r5
 800d2ee:	4601      	mov	r1, r0
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2f6:	f000 b817 	b.w	800d328 <_kill_r>
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d00a      	beq.n	800d314 <_raise_r+0x4c>
 800d2fe:	1c59      	adds	r1, r3, #1
 800d300:	d103      	bne.n	800d30a <_raise_r+0x42>
 800d302:	2316      	movs	r3, #22
 800d304:	6003      	str	r3, [r0, #0]
 800d306:	2001      	movs	r0, #1
 800d308:	e7e7      	b.n	800d2da <_raise_r+0x12>
 800d30a:	2400      	movs	r4, #0
 800d30c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d310:	4628      	mov	r0, r5
 800d312:	4798      	blx	r3
 800d314:	2000      	movs	r0, #0
 800d316:	e7e0      	b.n	800d2da <_raise_r+0x12>

0800d318 <raise>:
 800d318:	4b02      	ldr	r3, [pc, #8]	; (800d324 <raise+0xc>)
 800d31a:	4601      	mov	r1, r0
 800d31c:	6818      	ldr	r0, [r3, #0]
 800d31e:	f7ff bfd3 	b.w	800d2c8 <_raise_r>
 800d322:	bf00      	nop
 800d324:	20000078 	.word	0x20000078

0800d328 <_kill_r>:
 800d328:	b538      	push	{r3, r4, r5, lr}
 800d32a:	4d07      	ldr	r5, [pc, #28]	; (800d348 <_kill_r+0x20>)
 800d32c:	2300      	movs	r3, #0
 800d32e:	4604      	mov	r4, r0
 800d330:	4608      	mov	r0, r1
 800d332:	4611      	mov	r1, r2
 800d334:	602b      	str	r3, [r5, #0]
 800d336:	f7f4 fc47 	bl	8001bc8 <_kill>
 800d33a:	1c43      	adds	r3, r0, #1
 800d33c:	d102      	bne.n	800d344 <_kill_r+0x1c>
 800d33e:	682b      	ldr	r3, [r5, #0]
 800d340:	b103      	cbz	r3, 800d344 <_kill_r+0x1c>
 800d342:	6023      	str	r3, [r4, #0]
 800d344:	bd38      	pop	{r3, r4, r5, pc}
 800d346:	bf00      	nop
 800d348:	20000d1c 	.word	0x20000d1c

0800d34c <_getpid_r>:
 800d34c:	f7f4 bc34 	b.w	8001bb8 <_getpid>

0800d350 <__swhatbuf_r>:
 800d350:	b570      	push	{r4, r5, r6, lr}
 800d352:	460c      	mov	r4, r1
 800d354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d358:	2900      	cmp	r1, #0
 800d35a:	b096      	sub	sp, #88	; 0x58
 800d35c:	4615      	mov	r5, r2
 800d35e:	461e      	mov	r6, r3
 800d360:	da0d      	bge.n	800d37e <__swhatbuf_r+0x2e>
 800d362:	89a3      	ldrh	r3, [r4, #12]
 800d364:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d368:	f04f 0100 	mov.w	r1, #0
 800d36c:	bf0c      	ite	eq
 800d36e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d372:	2340      	movne	r3, #64	; 0x40
 800d374:	2000      	movs	r0, #0
 800d376:	6031      	str	r1, [r6, #0]
 800d378:	602b      	str	r3, [r5, #0]
 800d37a:	b016      	add	sp, #88	; 0x58
 800d37c:	bd70      	pop	{r4, r5, r6, pc}
 800d37e:	466a      	mov	r2, sp
 800d380:	f000 f848 	bl	800d414 <_fstat_r>
 800d384:	2800      	cmp	r0, #0
 800d386:	dbec      	blt.n	800d362 <__swhatbuf_r+0x12>
 800d388:	9901      	ldr	r1, [sp, #4]
 800d38a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d38e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d392:	4259      	negs	r1, r3
 800d394:	4159      	adcs	r1, r3
 800d396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d39a:	e7eb      	b.n	800d374 <__swhatbuf_r+0x24>

0800d39c <__smakebuf_r>:
 800d39c:	898b      	ldrh	r3, [r1, #12]
 800d39e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d3a0:	079d      	lsls	r5, r3, #30
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	460c      	mov	r4, r1
 800d3a6:	d507      	bpl.n	800d3b8 <__smakebuf_r+0x1c>
 800d3a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d3ac:	6023      	str	r3, [r4, #0]
 800d3ae:	6123      	str	r3, [r4, #16]
 800d3b0:	2301      	movs	r3, #1
 800d3b2:	6163      	str	r3, [r4, #20]
 800d3b4:	b002      	add	sp, #8
 800d3b6:	bd70      	pop	{r4, r5, r6, pc}
 800d3b8:	ab01      	add	r3, sp, #4
 800d3ba:	466a      	mov	r2, sp
 800d3bc:	f7ff ffc8 	bl	800d350 <__swhatbuf_r>
 800d3c0:	9900      	ldr	r1, [sp, #0]
 800d3c2:	4605      	mov	r5, r0
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	f7fd fb81 	bl	800aacc <_malloc_r>
 800d3ca:	b948      	cbnz	r0, 800d3e0 <__smakebuf_r+0x44>
 800d3cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3d0:	059a      	lsls	r2, r3, #22
 800d3d2:	d4ef      	bmi.n	800d3b4 <__smakebuf_r+0x18>
 800d3d4:	f023 0303 	bic.w	r3, r3, #3
 800d3d8:	f043 0302 	orr.w	r3, r3, #2
 800d3dc:	81a3      	strh	r3, [r4, #12]
 800d3de:	e7e3      	b.n	800d3a8 <__smakebuf_r+0xc>
 800d3e0:	89a3      	ldrh	r3, [r4, #12]
 800d3e2:	6020      	str	r0, [r4, #0]
 800d3e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3e8:	81a3      	strh	r3, [r4, #12]
 800d3ea:	9b00      	ldr	r3, [sp, #0]
 800d3ec:	6163      	str	r3, [r4, #20]
 800d3ee:	9b01      	ldr	r3, [sp, #4]
 800d3f0:	6120      	str	r0, [r4, #16]
 800d3f2:	b15b      	cbz	r3, 800d40c <__smakebuf_r+0x70>
 800d3f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3f8:	4630      	mov	r0, r6
 800d3fa:	f000 f81d 	bl	800d438 <_isatty_r>
 800d3fe:	b128      	cbz	r0, 800d40c <__smakebuf_r+0x70>
 800d400:	89a3      	ldrh	r3, [r4, #12]
 800d402:	f023 0303 	bic.w	r3, r3, #3
 800d406:	f043 0301 	orr.w	r3, r3, #1
 800d40a:	81a3      	strh	r3, [r4, #12]
 800d40c:	89a3      	ldrh	r3, [r4, #12]
 800d40e:	431d      	orrs	r5, r3
 800d410:	81a5      	strh	r5, [r4, #12]
 800d412:	e7cf      	b.n	800d3b4 <__smakebuf_r+0x18>

0800d414 <_fstat_r>:
 800d414:	b538      	push	{r3, r4, r5, lr}
 800d416:	4d07      	ldr	r5, [pc, #28]	; (800d434 <_fstat_r+0x20>)
 800d418:	2300      	movs	r3, #0
 800d41a:	4604      	mov	r4, r0
 800d41c:	4608      	mov	r0, r1
 800d41e:	4611      	mov	r1, r2
 800d420:	602b      	str	r3, [r5, #0]
 800d422:	f7f4 fc30 	bl	8001c86 <_fstat>
 800d426:	1c43      	adds	r3, r0, #1
 800d428:	d102      	bne.n	800d430 <_fstat_r+0x1c>
 800d42a:	682b      	ldr	r3, [r5, #0]
 800d42c:	b103      	cbz	r3, 800d430 <_fstat_r+0x1c>
 800d42e:	6023      	str	r3, [r4, #0]
 800d430:	bd38      	pop	{r3, r4, r5, pc}
 800d432:	bf00      	nop
 800d434:	20000d1c 	.word	0x20000d1c

0800d438 <_isatty_r>:
 800d438:	b538      	push	{r3, r4, r5, lr}
 800d43a:	4d06      	ldr	r5, [pc, #24]	; (800d454 <_isatty_r+0x1c>)
 800d43c:	2300      	movs	r3, #0
 800d43e:	4604      	mov	r4, r0
 800d440:	4608      	mov	r0, r1
 800d442:	602b      	str	r3, [r5, #0]
 800d444:	f7f4 fc2f 	bl	8001ca6 <_isatty>
 800d448:	1c43      	adds	r3, r0, #1
 800d44a:	d102      	bne.n	800d452 <_isatty_r+0x1a>
 800d44c:	682b      	ldr	r3, [r5, #0]
 800d44e:	b103      	cbz	r3, 800d452 <_isatty_r+0x1a>
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	bd38      	pop	{r3, r4, r5, pc}
 800d454:	20000d1c 	.word	0x20000d1c

0800d458 <fmod>:
 800d458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45a:	ed2d 8b02 	vpush	{d8}
 800d45e:	ec57 6b10 	vmov	r6, r7, d0
 800d462:	ec55 4b11 	vmov	r4, r5, d1
 800d466:	f000 f825 	bl	800d4b4 <__ieee754_fmod>
 800d46a:	4622      	mov	r2, r4
 800d46c:	462b      	mov	r3, r5
 800d46e:	4630      	mov	r0, r6
 800d470:	4639      	mov	r1, r7
 800d472:	eeb0 8a40 	vmov.f32	s16, s0
 800d476:	eef0 8a60 	vmov.f32	s17, s1
 800d47a:	f7f3 fb77 	bl	8000b6c <__aeabi_dcmpun>
 800d47e:	b990      	cbnz	r0, 800d4a6 <fmod+0x4e>
 800d480:	2200      	movs	r2, #0
 800d482:	2300      	movs	r3, #0
 800d484:	4620      	mov	r0, r4
 800d486:	4629      	mov	r1, r5
 800d488:	f7f3 fb3e 	bl	8000b08 <__aeabi_dcmpeq>
 800d48c:	b158      	cbz	r0, 800d4a6 <fmod+0x4e>
 800d48e:	f7fc fbf9 	bl	8009c84 <__errno>
 800d492:	2321      	movs	r3, #33	; 0x21
 800d494:	6003      	str	r3, [r0, #0]
 800d496:	2200      	movs	r2, #0
 800d498:	2300      	movs	r3, #0
 800d49a:	4610      	mov	r0, r2
 800d49c:	4619      	mov	r1, r3
 800d49e:	f7f3 f9f5 	bl	800088c <__aeabi_ddiv>
 800d4a2:	ec41 0b18 	vmov	d8, r0, r1
 800d4a6:	eeb0 0a48 	vmov.f32	s0, s16
 800d4aa:	eef0 0a68 	vmov.f32	s1, s17
 800d4ae:	ecbd 8b02 	vpop	{d8}
 800d4b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d4b4 <__ieee754_fmod>:
 800d4b4:	ec53 2b11 	vmov	r2, r3, d1
 800d4b8:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800d4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4c0:	ea5c 0402 	orrs.w	r4, ip, r2
 800d4c4:	ec51 0b10 	vmov	r0, r1, d0
 800d4c8:	ee11 7a10 	vmov	r7, s2
 800d4cc:	ee11 ea10 	vmov	lr, s2
 800d4d0:	461e      	mov	r6, r3
 800d4d2:	d00c      	beq.n	800d4ee <__ieee754_fmod+0x3a>
 800d4d4:	4c78      	ldr	r4, [pc, #480]	; (800d6b8 <__ieee754_fmod+0x204>)
 800d4d6:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d4da:	45a0      	cmp	r8, r4
 800d4dc:	4689      	mov	r9, r1
 800d4de:	dc06      	bgt.n	800d4ee <__ieee754_fmod+0x3a>
 800d4e0:	4254      	negs	r4, r2
 800d4e2:	4d76      	ldr	r5, [pc, #472]	; (800d6bc <__ieee754_fmod+0x208>)
 800d4e4:	4314      	orrs	r4, r2
 800d4e6:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800d4ea:	42ac      	cmp	r4, r5
 800d4ec:	d909      	bls.n	800d502 <__ieee754_fmod+0x4e>
 800d4ee:	f7f3 f8a3 	bl	8000638 <__aeabi_dmul>
 800d4f2:	4602      	mov	r2, r0
 800d4f4:	460b      	mov	r3, r1
 800d4f6:	f7f3 f9c9 	bl	800088c <__aeabi_ddiv>
 800d4fa:	ec41 0b10 	vmov	d0, r0, r1
 800d4fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d502:	45e0      	cmp	r8, ip
 800d504:	ee10 aa10 	vmov	sl, s0
 800d508:	ee10 4a10 	vmov	r4, s0
 800d50c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d510:	dc09      	bgt.n	800d526 <__ieee754_fmod+0x72>
 800d512:	dbf2      	blt.n	800d4fa <__ieee754_fmod+0x46>
 800d514:	4290      	cmp	r0, r2
 800d516:	d3f0      	bcc.n	800d4fa <__ieee754_fmod+0x46>
 800d518:	d105      	bne.n	800d526 <__ieee754_fmod+0x72>
 800d51a:	4b69      	ldr	r3, [pc, #420]	; (800d6c0 <__ieee754_fmod+0x20c>)
 800d51c:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800d520:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d524:	e7e9      	b.n	800d4fa <__ieee754_fmod+0x46>
 800d526:	4a65      	ldr	r2, [pc, #404]	; (800d6bc <__ieee754_fmod+0x208>)
 800d528:	ea19 0f02 	tst.w	r9, r2
 800d52c:	d148      	bne.n	800d5c0 <__ieee754_fmod+0x10c>
 800d52e:	f1b8 0f00 	cmp.w	r8, #0
 800d532:	d13d      	bne.n	800d5b0 <__ieee754_fmod+0xfc>
 800d534:	4963      	ldr	r1, [pc, #396]	; (800d6c4 <__ieee754_fmod+0x210>)
 800d536:	4653      	mov	r3, sl
 800d538:	2b00      	cmp	r3, #0
 800d53a:	dc36      	bgt.n	800d5aa <__ieee754_fmod+0xf6>
 800d53c:	4216      	tst	r6, r2
 800d53e:	d14f      	bne.n	800d5e0 <__ieee754_fmod+0x12c>
 800d540:	f1bc 0f00 	cmp.w	ip, #0
 800d544:	d144      	bne.n	800d5d0 <__ieee754_fmod+0x11c>
 800d546:	4a5f      	ldr	r2, [pc, #380]	; (800d6c4 <__ieee754_fmod+0x210>)
 800d548:	463b      	mov	r3, r7
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	dc3d      	bgt.n	800d5ca <__ieee754_fmod+0x116>
 800d54e:	485e      	ldr	r0, [pc, #376]	; (800d6c8 <__ieee754_fmod+0x214>)
 800d550:	4281      	cmp	r1, r0
 800d552:	db4a      	blt.n	800d5ea <__ieee754_fmod+0x136>
 800d554:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d55c:	485a      	ldr	r0, [pc, #360]	; (800d6c8 <__ieee754_fmod+0x214>)
 800d55e:	4282      	cmp	r2, r0
 800d560:	db57      	blt.n	800d612 <__ieee754_fmod+0x15e>
 800d562:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800d566:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800d56a:	1a89      	subs	r1, r1, r2
 800d56c:	1b98      	subs	r0, r3, r6
 800d56e:	eba4 070e 	sub.w	r7, r4, lr
 800d572:	2900      	cmp	r1, #0
 800d574:	d162      	bne.n	800d63c <__ieee754_fmod+0x188>
 800d576:	4574      	cmp	r4, lr
 800d578:	bf38      	it	cc
 800d57a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d57e:	2800      	cmp	r0, #0
 800d580:	bfa4      	itt	ge
 800d582:	463c      	movge	r4, r7
 800d584:	4603      	movge	r3, r0
 800d586:	ea53 0104 	orrs.w	r1, r3, r4
 800d58a:	d0c6      	beq.n	800d51a <__ieee754_fmod+0x66>
 800d58c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d590:	db69      	blt.n	800d666 <__ieee754_fmod+0x1b2>
 800d592:	494d      	ldr	r1, [pc, #308]	; (800d6c8 <__ieee754_fmod+0x214>)
 800d594:	428a      	cmp	r2, r1
 800d596:	db6c      	blt.n	800d672 <__ieee754_fmod+0x1be>
 800d598:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d59c:	432b      	orrs	r3, r5
 800d59e:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800d5a2:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	e7a7      	b.n	800d4fa <__ieee754_fmod+0x46>
 800d5aa:	3901      	subs	r1, #1
 800d5ac:	005b      	lsls	r3, r3, #1
 800d5ae:	e7c3      	b.n	800d538 <__ieee754_fmod+0x84>
 800d5b0:	4945      	ldr	r1, [pc, #276]	; (800d6c8 <__ieee754_fmod+0x214>)
 800d5b2:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	ddc0      	ble.n	800d53c <__ieee754_fmod+0x88>
 800d5ba:	3901      	subs	r1, #1
 800d5bc:	005b      	lsls	r3, r3, #1
 800d5be:	e7fa      	b.n	800d5b6 <__ieee754_fmod+0x102>
 800d5c0:	ea4f 5128 	mov.w	r1, r8, asr #20
 800d5c4:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d5c8:	e7b8      	b.n	800d53c <__ieee754_fmod+0x88>
 800d5ca:	3a01      	subs	r2, #1
 800d5cc:	005b      	lsls	r3, r3, #1
 800d5ce:	e7bc      	b.n	800d54a <__ieee754_fmod+0x96>
 800d5d0:	4a3d      	ldr	r2, [pc, #244]	; (800d6c8 <__ieee754_fmod+0x214>)
 800d5d2:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	ddb9      	ble.n	800d54e <__ieee754_fmod+0x9a>
 800d5da:	3a01      	subs	r2, #1
 800d5dc:	005b      	lsls	r3, r3, #1
 800d5de:	e7fa      	b.n	800d5d6 <__ieee754_fmod+0x122>
 800d5e0:	ea4f 522c 	mov.w	r2, ip, asr #20
 800d5e4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d5e8:	e7b1      	b.n	800d54e <__ieee754_fmod+0x9a>
 800d5ea:	1a40      	subs	r0, r0, r1
 800d5ec:	281f      	cmp	r0, #31
 800d5ee:	dc0a      	bgt.n	800d606 <__ieee754_fmod+0x152>
 800d5f0:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800d5f4:	fa08 f800 	lsl.w	r8, r8, r0
 800d5f8:	fa2a f303 	lsr.w	r3, sl, r3
 800d5fc:	ea43 0308 	orr.w	r3, r3, r8
 800d600:	fa0a f400 	lsl.w	r4, sl, r0
 800d604:	e7aa      	b.n	800d55c <__ieee754_fmod+0xa8>
 800d606:	4b31      	ldr	r3, [pc, #196]	; (800d6cc <__ieee754_fmod+0x218>)
 800d608:	1a5b      	subs	r3, r3, r1
 800d60a:	fa0a f303 	lsl.w	r3, sl, r3
 800d60e:	2400      	movs	r4, #0
 800d610:	e7a4      	b.n	800d55c <__ieee754_fmod+0xa8>
 800d612:	1a80      	subs	r0, r0, r2
 800d614:	281f      	cmp	r0, #31
 800d616:	dc0a      	bgt.n	800d62e <__ieee754_fmod+0x17a>
 800d618:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800d61c:	fa0c fc00 	lsl.w	ip, ip, r0
 800d620:	fa27 f606 	lsr.w	r6, r7, r6
 800d624:	ea46 060c 	orr.w	r6, r6, ip
 800d628:	fa07 fe00 	lsl.w	lr, r7, r0
 800d62c:	e79d      	b.n	800d56a <__ieee754_fmod+0xb6>
 800d62e:	4e27      	ldr	r6, [pc, #156]	; (800d6cc <__ieee754_fmod+0x218>)
 800d630:	1ab6      	subs	r6, r6, r2
 800d632:	fa07 f606 	lsl.w	r6, r7, r6
 800d636:	f04f 0e00 	mov.w	lr, #0
 800d63a:	e796      	b.n	800d56a <__ieee754_fmod+0xb6>
 800d63c:	4574      	cmp	r4, lr
 800d63e:	bf38      	it	cc
 800d640:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d644:	2800      	cmp	r0, #0
 800d646:	da05      	bge.n	800d654 <__ieee754_fmod+0x1a0>
 800d648:	0fe0      	lsrs	r0, r4, #31
 800d64a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800d64e:	0064      	lsls	r4, r4, #1
 800d650:	3901      	subs	r1, #1
 800d652:	e78b      	b.n	800d56c <__ieee754_fmod+0xb8>
 800d654:	ea50 0307 	orrs.w	r3, r0, r7
 800d658:	f43f af5f 	beq.w	800d51a <__ieee754_fmod+0x66>
 800d65c:	0ffb      	lsrs	r3, r7, #31
 800d65e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800d662:	007c      	lsls	r4, r7, #1
 800d664:	e7f4      	b.n	800d650 <__ieee754_fmod+0x19c>
 800d666:	0fe1      	lsrs	r1, r4, #31
 800d668:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800d66c:	0064      	lsls	r4, r4, #1
 800d66e:	3a01      	subs	r2, #1
 800d670:	e78c      	b.n	800d58c <__ieee754_fmod+0xd8>
 800d672:	1a89      	subs	r1, r1, r2
 800d674:	2914      	cmp	r1, #20
 800d676:	dc0a      	bgt.n	800d68e <__ieee754_fmod+0x1da>
 800d678:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d67c:	fa03 f202 	lsl.w	r2, r3, r2
 800d680:	40cc      	lsrs	r4, r1
 800d682:	4322      	orrs	r2, r4
 800d684:	410b      	asrs	r3, r1
 800d686:	ea43 0105 	orr.w	r1, r3, r5
 800d68a:	4610      	mov	r0, r2
 800d68c:	e735      	b.n	800d4fa <__ieee754_fmod+0x46>
 800d68e:	291f      	cmp	r1, #31
 800d690:	dc07      	bgt.n	800d6a2 <__ieee754_fmod+0x1ee>
 800d692:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d696:	40cc      	lsrs	r4, r1
 800d698:	fa03 f202 	lsl.w	r2, r3, r2
 800d69c:	4322      	orrs	r2, r4
 800d69e:	462b      	mov	r3, r5
 800d6a0:	e7f1      	b.n	800d686 <__ieee754_fmod+0x1d2>
 800d6a2:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800d6a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d6aa:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800d6ae:	32e2      	adds	r2, #226	; 0xe2
 800d6b0:	fa43 f202 	asr.w	r2, r3, r2
 800d6b4:	e7f3      	b.n	800d69e <__ieee754_fmod+0x1ea>
 800d6b6:	bf00      	nop
 800d6b8:	7fefffff 	.word	0x7fefffff
 800d6bc:	7ff00000 	.word	0x7ff00000
 800d6c0:	0800db30 	.word	0x0800db30
 800d6c4:	fffffbed 	.word	0xfffffbed
 800d6c8:	fffffc02 	.word	0xfffffc02
 800d6cc:	fffffbe2 	.word	0xfffffbe2

0800d6d0 <_init>:
 800d6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6d2:	bf00      	nop
 800d6d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6d6:	bc08      	pop	{r3}
 800d6d8:	469e      	mov	lr, r3
 800d6da:	4770      	bx	lr

0800d6dc <_fini>:
 800d6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6de:	bf00      	nop
 800d6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6e2:	bc08      	pop	{r3}
 800d6e4:	469e      	mov	lr, r3
 800d6e6:	4770      	bx	lr
