module top
#(parameter param150 = {(((((8'hae) - (8'hba)) ? ((8'hb4) == (8'hb5)) : ((7'h42) ? (8'ha6) : (8'hbf))) ? (((7'h42) ^~ (8'hb8)) >= (~&(8'h9e))) : {(8'ha1), {(8'hb2), (8'hb4)}}) ? {(7'h43)} : ({(&(7'h43))} ? ({(8'hb1), (8'hb2)} >> ((8'hbe) ? (8'hb1) : (8'ha7))) : ({(8'haa)} ? ((8'ha0) ? (8'h9d) : (8'hb1)) : (|(7'h43))))), (&((8'ha6) ? (((8'hae) >= (8'h9f)) - {(8'ha4)}) : (((7'h42) ? (8'hb9) : (8'hbb)) >>> ((7'h43) || (8'hb2)))))}, 
parameter param151 = ((8'hbc) ^~ (-((param150 ? {param150} : (param150 ? param150 : param150)) ? ((param150 * param150) >>> param150) : param150))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h372):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire112;
  wire signed [(4'hf):(1'h0)] wire58;
  wire [(2'h2):(1'h0)] wire49;
  wire signed [(5'h13):(1'h0)] wire42;
  wire signed [(2'h3):(1'h0)] wire41;
  wire signed [(4'h8):(1'h0)] wire19;
  wire signed [(4'hc):(1'h0)] wire9;
  wire [(5'h12):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire signed [(5'h15):(1'h0)] wire6;
  wire signed [(4'he):(1'h0)] wire5;
  wire [(5'h11):(1'h0)] wire127;
  reg signed [(4'ha):(1'h0)] reg149 = (1'h0);
  reg [(4'hd):(1'h0)] reg148 = (1'h0);
  reg [(5'h11):(1'h0)] reg147 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg146 = (1'h0);
  reg [(5'h12):(1'h0)] reg145 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg144 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg143 = (1'h0);
  reg [(5'h11):(1'h0)] reg142 = (1'h0);
  reg [(4'ha):(1'h0)] reg141 = (1'h0);
  reg signed [(4'he):(1'h0)] reg140 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg139 = (1'h0);
  reg [(5'h10):(1'h0)] reg138 = (1'h0);
  reg [(2'h3):(1'h0)] reg137 = (1'h0);
  reg [(3'h6):(1'h0)] reg136 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg135 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg134 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg133 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg132 = (1'h0);
  reg [(4'hb):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg130 = (1'h0);
  reg [(3'h4):(1'h0)] reg129 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg57 = (1'h0);
  reg [(3'h6):(1'h0)] reg56 = (1'h0);
  reg [(3'h5):(1'h0)] reg55 = (1'h0);
  reg [(3'h5):(1'h0)] reg54 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg53 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg52 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg51 = (1'h0);
  reg [(5'h12):(1'h0)] reg50 = (1'h0);
  reg [(5'h14):(1'h0)] reg48 = (1'h0);
  reg signed [(4'he):(1'h0)] reg47 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg46 = (1'h0);
  reg [(4'hf):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg40 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg39 = (1'h0);
  reg [(3'h5):(1'h0)] reg38 = (1'h0);
  reg [(5'h12):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg36 = (1'h0);
  reg [(4'h8):(1'h0)] reg35 = (1'h0);
  reg [(2'h2):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg33 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg32 = (1'h0);
  reg [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg30 = (1'h0);
  reg [(2'h2):(1'h0)] reg29 = (1'h0);
  reg [(5'h12):(1'h0)] reg28 = (1'h0);
  reg [(2'h2):(1'h0)] reg27 = (1'h0);
  reg [(5'h15):(1'h0)] reg26 = (1'h0);
  reg [(4'hd):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg [(3'h4):(1'h0)] reg17 = (1'h0);
  reg signed [(4'he):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg15 = (1'h0);
  reg [(5'h11):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg13 = (1'h0);
  reg [(5'h14):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg [(4'hf):(1'h0)] reg10 = (1'h0);
  assign y = {wire112,
                 wire58,
                 wire49,
                 wire42,
                 wire41,
                 wire19,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire127,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 (1'h0)};
  assign wire5 = ({(wire1 ?
                             (^$signed(wire2)) : (wire1[(3'h4):(3'h4)] && wire0)),
                         (+wire4[(4'h9):(3'h6)])} ?
                     (+(~^wire4)) : wire4);
  assign wire6 = (!($signed(((wire5 >= wire0) ?
                         (wire1 - wire0) : wire4[(4'hc):(3'h6)])) ?
                     (wire3[(5'h12):(1'h0)] ?
                         (-(~&wire2)) : wire4[(1'h0):(1'h0)]) : (wire3 ?
                         ($signed(wire5) ?
                             (8'hb4) : {wire5,
                                 wire3}) : $signed(((8'h9c) > wire5)))));
  assign wire7 = ($unsigned({wire5[(3'h5):(2'h2)]}) ?
                     (!($unsigned({wire2, wire4}) ?
                         wire5[(4'he):(4'h9)] : ($unsigned((8'hb0)) ?
                             $signed(wire5) : wire2[(3'h4):(2'h3)]))) : $unsigned($unsigned($unsigned(((8'had) & (8'hbe))))));
  assign wire8 = ((wire3 * wire6) > ($signed((wire7[(1'h0):(1'h0)] ?
                         $unsigned(wire6) : (!(7'h43)))) ?
                     $unsigned((-(wire1 ?
                         (8'hb2) : (8'hb4)))) : $unsigned(($signed(wire0) ?
                         wire5 : ((8'hae) ? wire3 : wire3)))));
  assign wire9 = ($unsigned({{(&(8'ha5))}}) + wire4);
  always
    @(posedge clk) begin
      reg10 <= wire4[(4'ha):(3'h5)];
      if (wire5)
        begin
          reg11 <= ($signed(wire7) == wire9);
          reg12 <= $signed((({(8'hb7)} <<< (!(|wire6))) ?
              $signed(wire0[(4'hf):(3'h7)]) : {wire0,
                  $unsigned((wire2 && wire1))}));
        end
      else
        begin
          reg11 <= (8'ha5);
          if ((wire7[(1'h0):(1'h0)] ?
              (-$unsigned((+{wire0}))) : $unsigned((8'ha9))))
            begin
              reg12 <= {(-($signed(wire0[(4'h8):(1'h1)]) ^~ ($signed(wire4) ^~ (8'ha4)))),
                  ((((wire9 <<< wire2) || (!reg10)) ?
                      $unsigned(wire3[(3'h5):(3'h5)]) : (^$signed((8'hb3)))) && {($unsigned(wire9) ?
                          (wire9 - wire4) : (reg12 < reg12))})};
              reg13 <= (wire8 - (($signed($unsigned(wire7)) > (|(wire0 | wire4))) ?
                  (-(~&(reg10 || wire7))) : (wire0[(2'h2):(2'h2)] + $unsigned((~&wire3)))));
              reg14 <= (((wire7 ?
                  $signed((wire0 ~^ reg12)) : $unsigned({wire3})) == ((wire0 != $signed(reg11)) ?
                  wire4[(2'h3):(2'h2)] : wire1[(3'h6):(2'h2)])) || reg10);
              reg15 <= $signed($signed($signed({wire7, (reg13 ~^ (8'ha5))})));
              reg16 <= $unsigned(wire4[(3'h5):(2'h3)]);
            end
          else
            begin
              reg12 <= wire9;
              reg13 <= reg10[(4'hb):(1'h0)];
              reg14 <= reg14[(3'h5):(2'h3)];
            end
        end
      reg17 <= $signed($signed(wire5[(3'h6):(1'h1)]));
      reg18 <= ($unsigned($unsigned((wire2 << ((8'hbc) != reg16)))) < $signed((-(((8'h9d) ^~ reg15) ?
          (reg10 ^ wire8) : (wire6 || reg14)))));
    end
  assign wire19 = ((^$unsigned({wire6[(5'h12):(1'h0)],
                      (wire5 <<< (8'hb1))})) != reg11);
  always
    @(posedge clk) begin
      reg20 <= $unsigned($unsigned($signed((^~(reg14 ? reg18 : (8'h9c))))));
      reg21 <= ($signed(reg12) != (^~(reg13 - (&$unsigned(reg12)))));
      reg22 <= ($unsigned($signed((8'hb7))) + reg21);
      reg23 <= reg13[(4'h9):(3'h6)];
      reg24 <= ((~(~|((~&wire5) | (~|reg21)))) ?
          ((wire9 ?
              $unsigned(wire6) : $unsigned($signed((8'hb6)))) == wire5) : $signed($signed((reg18 ?
              $unsigned(wire5) : ((8'ha3) != reg23)))));
    end
  always
    @(posedge clk) begin
      reg25 <= {reg11,
          (({$unsigned((8'hb0)), $signed((8'haa))} - ((wire9 ? reg16 : wire7) ?
              (wire5 >>> wire19) : reg17[(2'h2):(1'h0)])) || reg21)};
      reg26 <= $signed($unsigned((((reg22 < (8'hb8)) & reg11[(1'h0):(1'h0)]) ?
          (reg12 ? (8'h9f) : ((8'hbb) ? reg24 : reg14)) : $unsigned({reg13,
              wire3}))));
      if (reg14[(4'ha):(1'h0)])
        begin
          reg27 <= (8'hba);
        end
      else
        begin
          reg27 <= (wire1[(3'h5):(1'h0)] && (wire0[(4'he):(4'hb)] ?
              ($signed(reg11) || reg10[(3'h5):(3'h4)]) : (+wire4)));
          reg28 <= (^$unsigned(reg13));
        end
      if ($signed((+$signed($signed((reg23 | reg21))))))
        begin
          reg29 <= reg15;
        end
      else
        begin
          if ((~$signed($signed($signed($unsigned(reg18))))))
            begin
              reg29 <= (reg18[(3'h6):(1'h0)] || ((wire6 ?
                  $signed({wire3}) : ((~|reg24) ?
                      (+wire2) : ((8'haf) ?
                          reg22 : wire0))) <<< reg25[(4'hd):(2'h3)]));
              reg30 <= $unsigned($unsigned((!{(+reg25)})));
              reg31 <= reg16;
            end
          else
            begin
              reg29 <= $unsigned(((((reg29 >= reg26) ?
                  $signed(reg11) : (-wire1)) * ((wire4 ? reg23 : wire5) ?
                  $signed(wire1) : reg18)) != (wire6[(5'h11):(4'h8)] == $unsigned($unsigned(reg11)))));
            end
          if (reg12[(2'h3):(2'h3)])
            begin
              reg32 <= ((reg31[(4'h9):(3'h5)] ?
                      (7'h44) : (reg31[(3'h7):(2'h3)] ?
                          ($unsigned(reg31) ?
                              $unsigned(wire8) : reg22) : (~$unsigned(wire3)))) ?
                  (|($signed((reg10 == (8'ha6))) << reg26)) : wire3[(5'h15):(2'h2)]);
              reg33 <= reg11[(1'h0):(1'h0)];
              reg34 <= $unsigned(reg24);
              reg35 <= reg12[(2'h3):(1'h0)];
              reg36 <= $signed(reg22[(2'h2):(1'h0)]);
            end
          else
            begin
              reg32 <= reg22[(3'h5):(2'h2)];
            end
          reg37 <= wire7[(2'h2):(1'h1)];
          reg38 <= ({$unsigned(reg24),
              (!(wire2 == wire2[(4'h9):(3'h6)]))} & {(~|{wire6,
                  $unsigned(reg30)})});
          reg39 <= ({({((7'h40) ? reg24 : reg38)} ?
                      reg15 : $signed($unsigned((7'h40)))),
                  (reg30 ^ (&wire5))} ?
              ($signed(reg10[(3'h6):(3'h6)]) ?
                  $unsigned(((~^reg38) == (8'ha6))) : reg24[(3'h7):(3'h5)]) : ({$signed((reg30 * reg28)),
                      wire4[(4'h8):(2'h3)]} ?
                  (reg11 ?
                      (8'ha7) : $signed((reg20 ?
                          reg37 : reg37))) : reg23[(3'h6):(3'h6)]));
        end
      reg40 <= reg38;
    end
  assign wire41 = reg34[(1'h1):(1'h0)];
  assign wire42 = $signed(((-{wire9,
                      {(8'hb2), (8'hab)}}) < $unsigned((~^(+reg30)))));
  always
    @(posedge clk) begin
      reg43 <= wire7;
      reg44 <= (wire6[(3'h7):(3'h7)] + (|$unsigned(wire41)));
      reg45 <= (wire2[(2'h3):(2'h2)] ?
          wire6[(1'h1):(1'h1)] : $unsigned((reg12[(1'h0):(1'h0)] ?
              reg25 : $signed((~reg36)))));
      if ((^(+$signed(reg21[(3'h5):(2'h3)]))))
        begin
          reg46 <= wire42;
          reg47 <= $unsigned(reg43[(5'h11):(3'h6)]);
        end
      else
        begin
          reg46 <= ((~|$unsigned((reg34 > (reg21 ? reg33 : reg33)))) ?
              ((^~($signed(reg47) ?
                  reg47 : (reg31 ?
                      reg29 : wire2))) * reg29[(1'h0):(1'h0)]) : ({{$unsigned(reg28)},
                  ((8'hb8) < (reg44 ?
                      reg16 : (8'hbf)))} >> (^~($unsigned((8'hb0)) >> $unsigned(reg33)))));
        end
      reg48 <= (~(reg15 + (8'hb7)));
    end
  assign wire49 = ({(-$signed(reg13))} ^ {$unsigned($signed((reg12 ?
                          reg10 : reg34))),
                      wire7});
  always
    @(posedge clk) begin
      reg50 <= (reg17 ?
          reg15 : ($signed(wire8[(3'h5):(1'h0)]) >= $unsigned((reg16 ?
              (wire9 < (8'hb8)) : (^reg28)))));
      reg51 <= ($unsigned(($signed((reg23 <<< reg50)) ?
              reg38[(3'h4):(2'h3)] : (|wire41[(1'h0):(1'h0)]))) ?
          (+{$signed($signed(reg24)),
              {{reg43}}}) : $unsigned((|$signed(wire9[(4'hb):(3'h6)]))));
      if (reg14)
        begin
          reg52 <= (reg17[(3'h4):(2'h3)] ^~ (($signed($unsigned(wire2)) ?
              reg33 : $signed($signed(reg23))) <= (({reg21} >= $signed(reg39)) & $signed((reg48 - reg28)))));
          reg53 <= wire2;
          reg54 <= (reg23 | (-reg27[(2'h2):(1'h0)]));
          reg55 <= (^((^~(reg12[(3'h4):(1'h1)] ?
                  ((8'hb0) >>> reg34) : (reg31 ? reg50 : reg24))) ?
              reg31[(3'h5):(1'h1)] : $signed($signed($unsigned(reg25)))));
        end
      else
        begin
          if ($unsigned($unsigned($signed($unsigned((~^reg33))))))
            begin
              reg52 <= $signed($unsigned($signed($unsigned($signed(wire5)))));
              reg53 <= (|$unsigned($signed($signed((!reg50)))));
            end
          else
            begin
              reg52 <= ((^~reg50[(4'hd):(1'h1)]) & $unsigned((|((wire2 ?
                  wire2 : reg15) != (reg48 ? reg39 : reg31)))));
            end
        end
      reg56 <= $unsigned((reg46 == $signed(wire3)));
      reg57 <= (($unsigned(reg29[(1'h1):(1'h1)]) ~^ (($signed(reg55) <= reg18) ?
          $signed((reg47 ~^ reg15)) : $unsigned((reg52 ?
              reg29 : reg52)))) >= reg55[(1'h0):(1'h0)]);
    end
  assign wire58 = {(!reg27), $unsigned(reg39[(4'h8):(4'h8)])};
  module59 #() modinst113 (.y(wire112), .wire60(wire4), .wire63(reg15), .wire62(reg31), .wire61(reg16), .clk(clk));
  module114 #() modinst128 (.clk(clk), .wire117(reg40), .wire116(reg50), .y(wire127), .wire118(reg13), .wire115(wire1));
  always
    @(posedge clk) begin
      if (((7'h43) ?
          (|(reg30 >> $signed((reg15 << wire7)))) : ($signed({(reg33 ?
                      reg54 : wire6),
                  reg15[(3'h4):(2'h3)]}) ?
              (((~reg25) ?
                  wire2[(2'h3):(1'h0)] : $signed(reg35)) + $unsigned((wire4 ?
                  reg14 : (8'hb2)))) : $unsigned((~^(reg11 && reg50))))))
        begin
          if ((~|wire4[(4'h9):(3'h5)]))
            begin
              reg129 <= reg18;
              reg130 <= $unsigned($unsigned(wire6[(5'h12):(5'h10)]));
            end
          else
            begin
              reg129 <= $signed({($unsigned($unsigned(wire3)) ?
                      $unsigned($unsigned(reg52)) : $signed(reg54))});
            end
          if (reg30)
            begin
              reg131 <= (wire6[(2'h3):(2'h2)] ?
                  reg23[(1'h0):(1'h0)] : $signed(($unsigned(reg40) ?
                      (~|$signed((8'hbd))) : $signed(wire41[(2'h2):(1'h1)]))));
              reg132 <= reg48[(5'h14):(3'h4)];
              reg133 <= (~&wire9);
              reg134 <= wire6;
            end
          else
            begin
              reg131 <= (((+{reg47[(3'h6):(1'h0)], $signed(wire19)}) ?
                      (|reg11) : $signed(reg29)) ?
                  $unsigned(reg27[(1'h1):(1'h1)]) : wire58[(4'hc):(4'hb)]);
              reg132 <= $signed($unsigned((^wire8)));
              reg133 <= $signed($signed(reg26[(1'h1):(1'h0)]));
            end
          reg135 <= $signed((8'hb6));
          reg136 <= $signed($signed((+{reg23, $unsigned(reg131)})));
        end
      else
        begin
          if ((&$unsigned((reg28[(3'h6):(3'h5)] == (reg26 || (wire5 ?
              wire2 : reg14))))))
            begin
              reg129 <= reg15[(5'h12):(5'h11)];
            end
          else
            begin
              reg129 <= $signed({(wire112[(2'h2):(1'h0)] ?
                      {(8'hb9), $signed(reg14)} : reg40)});
              reg130 <= ((($signed((+reg51)) ? (-$signed(wire4)) : reg24) ?
                      (&(((8'hbe) * (8'h9d)) ~^ $unsigned((8'hbe)))) : (~&$unsigned(reg52[(2'h2):(2'h2)]))) ?
                  $unsigned((wire58 ?
                      $signed({reg136, reg30}) : $signed((wire58 ?
                          reg39 : wire58)))) : (reg50 >>> ($signed(reg11[(1'h0):(1'h0)]) + $signed(reg50[(5'h10):(2'h2)]))));
              reg131 <= (|reg55);
            end
        end
      reg137 <= wire42[(4'hd):(3'h6)];
    end
  always
    @(posedge clk) begin
      if (reg27[(2'h2):(1'h0)])
        begin
          reg138 <= $signed($unsigned($signed(reg130[(4'h8):(2'h2)])));
          reg139 <= (~{$signed(reg53[(1'h1):(1'h0)]),
              (($signed((8'ha3)) | reg55) ?
                  (7'h42) : ($signed((7'h41)) > wire42[(4'h8):(3'h6)]))});
          reg140 <= (-($signed((((7'h44) ?
                  wire3 : reg28) >>> ((8'hb3) >= reg29))) ?
              (!((reg137 & (8'hb3)) | $signed((8'ha1)))) : (reg136 >> $signed(wire1[(3'h7):(3'h7)]))));
          if (reg55)
            begin
              reg141 <= $unsigned($signed((wire19[(1'h0):(1'h0)] < (-((8'hb4) ?
                  reg25 : reg137)))));
            end
          else
            begin
              reg141 <= reg34;
              reg142 <= $signed(($unsigned(($unsigned(wire49) ?
                  (reg29 >> wire4) : $unsigned(reg47))) != ($unsigned((&reg28)) * (~$unsigned((8'hac))))));
            end
          reg143 <= wire9[(3'h7):(3'h4)];
        end
      else
        begin
          if ($signed(wire127[(1'h1):(1'h1)]))
            begin
              reg138 <= $unsigned($unsigned(reg37[(4'hc):(1'h1)]));
              reg139 <= (+wire58[(3'h7):(3'h6)]);
            end
          else
            begin
              reg138 <= reg34[(2'h2):(1'h1)];
              reg139 <= $unsigned($unsigned($unsigned(((reg137 ?
                      reg10 : reg26) ?
                  {reg23} : reg32[(1'h1):(1'h0)]))));
              reg140 <= $unsigned((~($unsigned((reg31 ? reg137 : reg142)) ?
                  $signed((wire42 ? (8'hb6) : wire58)) : $unsigned((reg48 ?
                      reg13 : reg141)))));
              reg141 <= (wire0[(4'hc):(3'h7)] ?
                  reg52 : ((reg52 ?
                          $unsigned(wire1) : ((wire19 ?
                              reg33 : (8'hbd)) > $signed((8'hb8)))) ?
                      $signed($signed(reg17[(2'h2):(2'h2)])) : {{{wire2}}}));
            end
          if (reg30[(3'h7):(2'h2)])
            begin
              reg142 <= {(&(reg31[(2'h2):(2'h2)] ?
                      ((~reg57) >>> {reg10}) : ($unsigned(reg21) != ((8'hb0) ?
                          reg24 : wire0))))};
              reg143 <= $unsigned($unsigned($unsigned($signed((-(8'hab))))));
              reg144 <= reg33;
              reg145 <= $unsigned($unsigned(reg10));
            end
          else
            begin
              reg142 <= $signed(($unsigned((^~reg139[(4'h8):(1'h1)])) <= reg138));
              reg143 <= (($unsigned((~&{reg33, reg25})) & (((reg17 ?
                      wire4 : (7'h42)) ?
                  reg137[(2'h2):(1'h1)] : (reg51 ?
                      reg130 : wire127)) ~^ $signed(reg36[(5'h13):(5'h12)]))) + (~&{reg140,
                  reg26}));
              reg144 <= wire5;
              reg145 <= ($signed(((|reg144) << ($unsigned((8'ha5)) ?
                  wire58 : (wire0 && reg16)))) - {(^~$signed((~&reg141))),
                  reg141[(1'h0):(1'h0)]});
              reg146 <= (8'hb5);
            end
        end
      reg147 <= $unsigned($unsigned((($signed(wire0) ? {reg20} : (-(8'ha3))) ?
          (^wire3[(4'hc):(3'h7)]) : (^reg32))));
      reg148 <= {(reg39[(2'h3):(2'h3)] ?
              $unsigned((+reg26[(4'h9):(3'h5)])) : reg46[(1'h1):(1'h0)])};
      reg149 <= $signed(($signed($signed({(8'ha9)})) >>> reg38));
    end
endmodule

module module114
#(parameter param125 = ({({((8'ha4) ? (8'h9d) : (8'ha8))} ? {{(8'h9f), (8'hac)}, {(8'hb2)}} : {((8'hbc) ? (8'ha6) : (7'h44))})} & ((~(~(~|(8'ha4)))) ? (({(8'ha1), (8'hb4)} <= ((8'hbb) < (8'hb1))) && ((^~(8'ha6)) << ((8'hb5) ? (7'h43) : (8'hbf)))) : (!(((8'hbc) ? (8'hb7) : (8'h9c)) ? ((8'hb9) ? (8'ha6) : (8'h9e)) : (~(8'hb1)))))), 
parameter param126 = (!param125))
(y, clk, wire118, wire117, wire116, wire115);
  output wire [(32'h3d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h10):(1'h0)] wire118;
  input wire [(5'h10):(1'h0)] wire117;
  input wire signed [(4'hd):(1'h0)] wire116;
  input wire signed [(3'h5):(1'h0)] wire115;
  wire signed [(4'h8):(1'h0)] wire124;
  wire [(5'h13):(1'h0)] wire123;
  wire signed [(2'h2):(1'h0)] wire122;
  wire [(2'h3):(1'h0)] wire121;
  wire signed [(4'hc):(1'h0)] wire120;
  wire [(5'h10):(1'h0)] wire119;
  assign y = {wire124, wire123, wire122, wire121, wire120, wire119, (1'h0)};
  assign wire119 = ($signed($unsigned($unsigned($unsigned(wire115)))) ?
                       $unsigned(wire116[(3'h6):(2'h2)]) : ($signed((~wire117[(4'h9):(4'h8)])) && wire118));
  assign wire120 = (7'h42);
  assign wire121 = $unsigned((({(-wire119), wire115[(1'h1):(1'h0)]} ?
                       {((8'h9d) >>> wire120)} : ((wire116 <<< (8'ha4)) ?
                           wire118 : (wire119 & wire120))) & (|wire115[(3'h5):(1'h1)])));
  assign wire122 = wire116;
  assign wire123 = (~&$signed((+((8'ha7) ?
                       (wire121 ? wire115 : wire115) : (wire117 >> wire120)))));
  assign wire124 = {(wire116 * $signed(((^~wire122) ?
                           $signed(wire115) : wire123[(4'hc):(4'h8)])))};
endmodule

module module59
#(parameter param110 = {(({(&(7'h44))} > ((!(8'hb6)) >>> {(8'ha0)})) == ((8'hb9) ? (~|((8'h9c) ? (8'hb4) : (8'hb8))) : (((8'hbe) >> (8'hb7)) & ((8'haa) ? (8'hbf) : (8'ha9)))))}, 
parameter param111 = (param110 <<< (7'h42)))
(y, clk, wire60, wire61, wire62, wire63);
  output wire [(32'hf7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire60;
  input wire signed [(2'h3):(1'h0)] wire61;
  input wire signed [(3'h4):(1'h0)] wire62;
  input wire signed [(5'h14):(1'h0)] wire63;
  wire signed [(3'h5):(1'h0)] wire109;
  wire signed [(4'hd):(1'h0)] wire108;
  wire signed [(5'h15):(1'h0)] wire107;
  wire [(5'h10):(1'h0)] wire106;
  wire signed [(5'h14):(1'h0)] wire105;
  wire signed [(5'h14):(1'h0)] wire64;
  wire [(5'h15):(1'h0)] wire74;
  wire [(4'hf):(1'h0)] wire75;
  wire signed [(5'h12):(1'h0)] wire103;
  reg [(4'h8):(1'h0)] reg65 = (1'h0);
  reg [(4'hb):(1'h0)] reg66 = (1'h0);
  reg [(2'h3):(1'h0)] reg67 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg68 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg69 = (1'h0);
  reg [(3'h4):(1'h0)] reg70 = (1'h0);
  reg [(5'h14):(1'h0)] reg71 = (1'h0);
  reg [(5'h12):(1'h0)] reg72 = (1'h0);
  reg [(3'h5):(1'h0)] reg73 = (1'h0);
  assign y = {wire109,
                 wire108,
                 wire107,
                 wire106,
                 wire105,
                 wire64,
                 wire74,
                 wire75,
                 wire103,
                 reg65,
                 reg66,
                 reg67,
                 reg68,
                 reg69,
                 reg70,
                 reg71,
                 reg72,
                 reg73,
                 (1'h0)};
  assign wire64 = wire63;
  always
    @(posedge clk) begin
      reg65 <= {{(((^~wire62) >= (wire62 ^~ wire61)) ?
                  (7'h44) : $unsigned({wire64})),
              (~&wire62[(2'h2):(1'h0)])},
          (wire62[(1'h0):(1'h0)] > (wire60 != $signed((-wire64))))};
      if (reg65[(4'h8):(4'h8)])
        begin
          if ((wire63[(4'hd):(3'h5)] ?
              $signed(wire63) : $signed({(((8'hb8) ?
                      wire64 : wire61) + wire63)})))
            begin
              reg66 <= (+wire61);
              reg67 <= (wire62[(3'h4):(3'h4)] + $unsigned(wire63[(4'hb):(3'h6)]));
              reg68 <= $signed($unsigned(((~^(wire61 ?
                  (8'ha6) : reg65)) >> (~$unsigned(wire63)))));
              reg69 <= reg68[(4'he):(3'h7)];
              reg70 <= reg68[(1'h0):(1'h0)];
            end
          else
            begin
              reg66 <= (~|$unsigned((~|($signed((8'hbe)) || $signed(reg67)))));
              reg67 <= reg67;
              reg68 <= reg65[(3'h5):(3'h5)];
              reg69 <= $signed(reg69);
            end
        end
      else
        begin
          reg66 <= $signed((wire61 ? (8'ha2) : (reg66 + {{reg67}})));
          reg67 <= reg67[(2'h3):(2'h2)];
          reg68 <= wire62[(1'h0):(1'h0)];
          reg69 <= $signed($signed((($signed(reg68) ?
                  (wire64 ? (8'ha8) : reg70) : $signed(reg65)) ?
              reg70[(1'h0):(1'h0)] : $unsigned($unsigned(reg66)))));
          if (($signed((+(reg65[(3'h6):(1'h1)] > (-wire63)))) ?
              ($signed(wire64[(2'h2):(2'h2)]) ?
                  (wire61 <<< ($signed(reg65) ?
                      (^~(8'h9e)) : $signed(wire61))) : ((+{reg68, reg68}) ?
                      $signed($signed(reg68)) : ((wire61 == (8'haa)) ?
                          reg69 : $unsigned(wire60)))) : ($signed($unsigned((-reg70))) ?
                  ((~wire62[(1'h0):(1'h0)]) ?
                      ((8'hb3) ~^ (~&wire60)) : ((&reg69) | {wire62})) : (^~$signed({wire63})))))
            begin
              reg70 <= (^~($signed(wire64[(4'hd):(3'h7)]) <<< ((wire61 ~^ $signed(wire62)) ^ reg70)));
              reg71 <= $unsigned((8'hbe));
              reg72 <= wire61;
              reg73 <= reg70[(1'h0):(1'h0)];
            end
          else
            begin
              reg70 <= (7'h40);
              reg71 <= wire63;
            end
        end
    end
  assign wire74 = $unsigned(((8'ha1) ?
                      $signed((!$signed(reg71))) : (-((wire61 ?
                          reg71 : reg71) <<< $unsigned(wire61)))));
  assign wire75 = reg66;
  module76 #() modinst104 (.wire80(reg65), .clk(clk), .wire77(wire62), .y(wire103), .wire78(reg71), .wire79(reg69));
  assign wire105 = $unsigned(reg70);
  assign wire106 = reg70;
  assign wire107 = (^($signed($signed(reg73)) ?
                       $signed((wire106[(4'h9):(1'h1)] ?
                           (wire61 & reg66) : $signed(reg68))) : ((8'ha6) || reg70)));
  assign wire108 = ({(8'hb4),
                       (((wire64 << wire61) ?
                               (^~(8'hac)) : reg66[(3'h5):(2'h2)]) ?
                           (+wire75[(4'he):(4'h8)]) : wire62[(1'h1):(1'h0)])} ^~ $signed((((reg71 ?
                           reg71 : wire64) <<< (wire74 >> reg73)) ?
                       $signed((wire75 ?
                           wire64 : wire62)) : (~|$unsigned(reg71)))));
  assign wire109 = wire103;
endmodule

module module76  (y, clk, wire80, wire79, wire78, wire77);
  output wire [(32'h10d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire80;
  input wire [(4'hd):(1'h0)] wire79;
  input wire [(4'he):(1'h0)] wire78;
  input wire [(2'h3):(1'h0)] wire77;
  wire signed [(3'h6):(1'h0)] wire102;
  wire [(4'hc):(1'h0)] wire101;
  wire [(5'h14):(1'h0)] wire100;
  wire [(4'hb):(1'h0)] wire99;
  wire signed [(4'he):(1'h0)] wire98;
  wire [(4'hd):(1'h0)] wire97;
  wire [(4'hb):(1'h0)] wire86;
  wire signed [(4'ha):(1'h0)] wire85;
  wire [(4'he):(1'h0)] wire84;
  wire signed [(5'h10):(1'h0)] wire83;
  wire [(4'ha):(1'h0)] wire82;
  wire signed [(5'h10):(1'h0)] wire81;
  reg [(4'hd):(1'h0)] reg96 = (1'h0);
  reg [(2'h2):(1'h0)] reg95 = (1'h0);
  reg [(5'h13):(1'h0)] reg94 = (1'h0);
  reg [(5'h10):(1'h0)] reg93 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg92 = (1'h0);
  reg [(3'h4):(1'h0)] reg91 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg90 = (1'h0);
  reg [(5'h11):(1'h0)] reg89 = (1'h0);
  reg signed [(4'he):(1'h0)] reg88 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg87 = (1'h0);
  assign y = {wire102,
                 wire101,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 wire86,
                 wire85,
                 wire84,
                 wire83,
                 wire82,
                 wire81,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 (1'h0)};
  assign wire81 = (+($signed((((8'ha8) ? wire77 : wire80) ?
                      (wire78 == wire77) : {wire78})) | $signed((wire77[(1'h0):(1'h0)] ?
                      $unsigned(wire78) : {wire78}))));
  assign wire82 = (^$unsigned(wire81[(2'h2):(1'h0)]));
  assign wire83 = wire80[(2'h3):(2'h3)];
  assign wire84 = ($signed(wire80) ?
                      (+((~&$unsigned(wire81)) + ((^wire83) ?
                          (wire78 ?
                              wire79 : wire83) : wire78))) : $signed($unsigned((!wire78[(4'h8):(1'h0)]))));
  assign wire85 = wire77[(1'h1):(1'h1)];
  assign wire86 = wire78[(4'h8):(3'h6)];
  always
    @(posedge clk) begin
      if ($unsigned((((((8'hac) ?
          wire83 : wire77) != ((8'haf) | wire79)) <= $signed($unsigned((8'ha1)))) <<< {wire83})))
        begin
          reg87 <= ((~$signed({$unsigned(wire84)})) - ((~|wire85) - wire82));
          reg88 <= (wire82[(1'h1):(1'h0)] ?
              $signed($signed($signed(wire85))) : $unsigned(((^(wire86 ?
                  wire78 : wire79)) || $signed(wire83))));
          reg89 <= (|wire82);
          reg90 <= wire80;
        end
      else
        begin
          reg87 <= ($unsigned($unsigned((((8'hb3) ? wire86 : (8'hb0)) ?
                  (reg88 ? (8'hab) : (8'ha1)) : $unsigned((8'h9f))))) ?
              wire79 : (~$unsigned($signed((wire79 ? reg90 : wire86)))));
          reg88 <= $unsigned($signed(wire85[(2'h2):(1'h1)]));
          reg89 <= (wire82 < reg90[(5'h10):(2'h2)]);
          reg90 <= (8'ha4);
          if (($signed(((((8'h9e) ?
              wire85 : wire85) >> (wire79 <= (8'haa))) <= reg88[(3'h7):(2'h3)])) >= ($signed({wire82[(3'h4):(2'h3)]}) ?
              (!(^~$unsigned(wire83))) : $signed((8'ha5)))))
            begin
              reg91 <= $signed((8'ha1));
              reg92 <= (!wire84[(1'h1):(1'h0)]);
              reg93 <= $signed((+wire81));
              reg94 <= ((8'h9d) ?
                  wire82 : (~$signed(((reg88 ? wire79 : (8'ha3)) ?
                      (reg93 ? wire83 : reg89) : {(7'h43)}))));
              reg95 <= reg90;
            end
          else
            begin
              reg91 <= wire85[(1'h0):(1'h0)];
              reg92 <= wire77[(1'h0):(1'h0)];
              reg93 <= ($unsigned((^~$unsigned($signed(reg89)))) == (({$unsigned((8'ha4))} ?
                  $unsigned(reg90) : (|reg90)) >> {$signed((reg90 ?
                      (8'ha5) : (8'h9d)))}));
              reg94 <= (((wire79[(4'h9):(1'h1)] ?
                      ($unsigned(wire85) ?
                          (~^(7'h41)) : ((8'hb1) * wire80)) : reg92[(4'h9):(2'h2)]) ?
                  reg87 : (wire83[(1'h1):(1'h0)] && $signed({reg94}))) - {(+$signed({(8'ha4)})),
                  $signed((wire79 ? reg89 : (wire86 || wire84)))});
            end
        end
      reg96 <= ($unsigned($signed($signed(reg87[(1'h1):(1'h0)]))) && (+$unsigned($signed(reg93[(1'h0):(1'h0)]))));
    end
  assign wire97 = (^~(~^reg95[(2'h2):(1'h0)]));
  assign wire98 = (~({(8'ha2)} ?
                      $signed({((8'hb1) ?
                              wire77 : reg91)}) : (~&wire82[(3'h5):(1'h0)])));
  assign wire99 = (^~wire78);
  assign wire100 = (8'h9e);
  assign wire101 = $unsigned($unsigned({wire86}));
  assign wire102 = {(($signed((~reg91)) ?
                           $unsigned($signed(reg90)) : ($signed((7'h40)) ^ {(7'h42),
                               wire101})) >> (wire82 ?
                           (-wire100[(2'h3):(2'h2)]) : $unsigned(wire84[(4'he):(4'ha)])))};
endmodule
