/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:38 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MDI_FCB_0_H__
#define BCHP_MDI_FCB_0_H__

/***************************************************************************
 *MDI_FCB_0 - MCDI Field Control Block Registers
 ***************************************************************************/
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0 0x0068a400 /* [RO] Field State FIFO Status 0 */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1 0x0068a404 /* [RO] Field State FIFO Status 1 */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2 0x0068a408 /* [RO] Field State FIFO Status 2 */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3 0x0068a40c /* [RO] Field State FIFO Status 3 */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS 0x0068a410 /* [RO] Inverse Telecine Statistics Store Status */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER 0x0068a414 /* [RO] Inverse Telecine Phase 0 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER 0x0068a418 /* [RO] Inverse Telecine Phase 1 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER 0x0068a41c /* [RO] Inverse Telecine Phase 2 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER 0x0068a420 /* [RO] Inverse Telecine Phase 3 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER 0x0068a424 /* [RO] Inverse Telecine Phase 4 Correlation Counter */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0        0x0068a428 /* [RO] Inverse Telecine Histogram Bin 0 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1        0x0068a42c /* [RO] Inverse Telecine Histogram Bin 1 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2        0x0068a430 /* [RO] Inverse Telecine Histogram Bin 2 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3        0x0068a434 /* [RO] Inverse Telecine Histogram Bin 3 */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4        0x0068a438 /* [RO] Inverse Telecine Histogram Bin 4 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0 0x0068a43c /* [RO] Inverse Telecine Frame Unexpected Motion 0 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1 0x0068a440 /* [RO] Inverse Telecine Frame Unexpected Motion 1 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2 0x0068a444 /* [RO] Inverse Telecine Frame Unexpected Motion 2 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3 0x0068a448 /* [RO] Inverse Telecine Frame Unexpected Motion 3 */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4 0x0068a44c /* [RO] Inverse Telecine Frame Unexpected Motion 4 */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER 0x0068a450 /* [RO] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER 0x0068a454 /* [RO] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0              0x0068a468 /* [RO] Repeate Field Polarity-Change Count 0 */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1              0x0068a46c /* [RO] Repeate Field Polarity-Change Count 1 */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT    0x0068a470 /* [RO] Inverse Telecine 2:2 Phase Detection Counter */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR         0x0068a474 /* [RO] REV32 Current FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR         0x0068a478 /* [RO] REV32 Current BWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE         0x0068a47c /* [RO] REV32 Previous FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR         0x0068a480 /* [RO] REV32 Current AVG Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR   0x0068a484 /* [RO] REV22 Current FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR   0x0068a488 /* [RO] REV22 Current BWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE   0x0068a48c /* [RO] REV22 Previous FWD Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR   0x0068a490 /* [RO] REV22 Current AVG Accumulated Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT     0x0068a494 /* [RO] Latched Numberof LG 3:2 Weaves Count */
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT     0x0068a498 /* [RO] Latched Numberof LG 2:2 Weaves Count */
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT       0x0068a49c /* [RO] Latched Numberof 3:2 Weaves Pattern Count */
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT       0x0068a4a0 /* [RO] Latched Numberof 2:2 Weaves Pattern Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD            0x0068a4a4 /* [RO] fFWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD             0x0068a4a8 /* [RO] FWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD             0x0068a4ac /* [RO] BWD Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG             0x0068a4b0 /* [RO] AVG Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG            0x0068a4b4 /* [RO] fAVG Range Polarity-Change Count */
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT      0x0068a4b8 /* [RO] REV32 Bad Weave Feathering Count */
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT      0x0068a4bc /* [RO] REV22 Bad Weave Feathering Count */
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT         0x0068a4c0 /* [RO] REV22 Stair Count */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0     0x0068a4c4 /* [RW] MC Path Decision Control Set 0 */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1     0x0068a4c8 /* [RW] MC Path Decision Control Set 1 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0 0x0068a4cc /* [RW] Current Field Control Set 0 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1 0x0068a4d0 /* [RW] Current Field Control Set 1 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2 0x0068a4d4 /* [RW] Current Field Control Set 2 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3 0x0068a4d8 /* [RW] Current Field Control Set 3 */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4 0x0068a4dc /* [RW] Current Field Control Set 4 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0 0x0068a4e0 /* [RW] Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1 0x0068a4e4 /* [RW] Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2 0x0068a4e8 /* [RW] Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3 0x0068a4ec /* [RW] Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4 0x0068a4f0 /* [RW] Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5 0x0068a4f4 /* [RW] Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6 0x0068a4f8 /* [RW] Inverse Telecine Field Phase Calculation Control Set 6 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7 0x0068a4fc /* [RW] Inverse Telecine Field Phase Calculation Control Set 7 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8 0x0068a500 /* [RW] Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9 0x0068a504 /* [RW] Inverse Telecine Field Phase Calculation Control Set 9 */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10 0x0068a508 /* [RW] Inverse Telecine Field Phase Calculation Control Set 10 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0 0x0068a50c /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1 0x0068a510 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2 0x0068a514 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3 0x0068a518 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4 0x0068a51c /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5 0x0068a520 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6 0x0068a524 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 6 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7 0x0068a528 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 7 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8 0x0068a52c /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9 0x0068a530 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 9 */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10 0x0068a534 /* [RW] REV32 Inverse Telecine Field Phase Calculation Control Set 10 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0 0x0068a538 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1 0x0068a53c /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2 0x0068a540 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3 0x0068a544 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4 0x0068a548 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5 0x0068a54c /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6 0x0068a550 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 6 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7 0x0068a554 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 7 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8 0x0068a558 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9 0x0068a55c /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 9 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10 0x0068a560 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 10 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11 0x0068a564 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 11 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12 0x0068a568 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 12 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13 0x0068a56c /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 13 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14 0x0068a570 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 14 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15 0x0068a574 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 15 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16 0x0068a578 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 16 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17 0x0068a57c /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 17 */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18 0x0068a580 /* [RW] REV22 Inverse Telecine Field Phase Calculation Control Set 18 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0             0x0068a584 /* [RW] Bad Weave Control Set 0 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1             0x0068a588 /* [RW] Bad Weave Control Set 1 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2             0x0068a58c /* [RW] Bad Weave Control Set 2 */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3             0x0068a590 /* [RW] Bad Weave Control Set 3 */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL         0x0068a594 /* [RW] Inverse Telecine Output Control */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0            0x0068a5a0 /* [RW] Operation Mode Set 0 */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1            0x0068a5a4 /* [RW] Operation Mode Set 1 */
#define BCHP_MDI_FCB_0_APS_CONTROL_0             0x0068a5b0 /* [RW] APS Control Register 0 */
#define BCHP_MDI_FCB_0_APS_CONTROL_1             0x0068a5b4 /* [RW] APS Control Register 1 */
#define BCHP_MDI_FCB_0_APS_CONTROL_2             0x0068a5b8 /* [RW] APS Control Register 2 */
#define BCHP_MDI_FCB_0_APS_CONTROL_3             0x0068a5bc /* [RW] APS Control Register 3 */
#define BCHP_MDI_FCB_0_APS_CONTROL_4             0x0068a5c0 /* [RW] APS Control Register 4 */
#define BCHP_MDI_FCB_0_APS_CONTROL_5             0x0068a5c4 /* [RW] APS Control Register 5 */
#define BCHP_MDI_FCB_0_APS_CONTROL_6             0x0068a5c8 /* [RW] APS Control Register 6 */
#define BCHP_MDI_FCB_0_APS_CONTROL_7             0x0068a5cc /* [RW] APS Control Register 7 */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY             0x0068a5d0 /* [RO] sadByBusy status register */
#define BCHP_MDI_FCB_0_APS_NBLKAVE               0x0068a5d4 /* [RO] nBlkAve status register */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR         0x0068a5d8 /* [RO] sadByBusyThr status register */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL         0x0068a7c4 /* [RW] Scene Change Detection Control */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER      0x0068a7c8 /* [RO] Scene Change Counter */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE   0x0068a7cc /* [RO] Scene Change Difference */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_CE 0x0068a7d0 /* [RO] Scene Change Difference for pixel CE */
#define BCHP_MDI_FCB_0_SCRATCH_0                 0x0068a7fc /* [RW] Scratch register 0 */

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_0 - Field State FIFO Status 0
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved0_MASK    0xf0000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved0_SHIFT   28

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: H0 [27:27] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H0_MASK           0x08000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H0_SHIFT          27
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H0_DEFAULT        0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS0 [26:26] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS0_MASK          0x04000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS0_SHIFT         26
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS0_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FL0 [25:25] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FL0_MASK          0x02000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FL0_SHIFT         25
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FL0_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT0 [24:24] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT0_MASK          0x01000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT0_SHIFT         24
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT0_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved1_MASK    0x00800000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved1_SHIFT   23

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FCT0 [22:20] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT0_MASK         0x00700000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT0_SHIFT        20
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT0_DEFAULT      0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved2 [19:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved2_MASK    0x000c0000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved2_SHIFT   18

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE0 [17:16] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_MASK 0x00030000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_SHIFT 16
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE0_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved3 [15:12] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved3_MASK    0x0000f000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved3_SHIFT   12

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: H1 [11:11] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H1_MASK           0x00000800
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H1_SHIFT          11
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_H1_DEFAULT        0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FS1 [10:10] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS1_MASK          0x00000400
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS1_SHIFT         10
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FS1_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved4 [09:09] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved4_MASK    0x00000200
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved4_SHIFT   9

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FT1 [08:08] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT1_MASK          0x00000100
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT1_SHIFT         8
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FT1_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved5 [07:07] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved5_MASK    0x00000080
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved5_SHIFT   7

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FCT1 [06:04] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT1_MASK         0x00000070
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT1_SHIFT        4
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FCT1_DEFAULT      0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: reserved6 [03:02] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved6_MASK    0x0000000c
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_reserved6_SHIFT   2

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_0 :: FIELD_STORE1 [01:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_MASK 0x00000003
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_SHIFT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_0_FIELD_STORE1_DEFAULT 0x00000000

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_1 - Field State FIFO Status 1
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved0 [31:27] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved0_MASK    0xf8000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved0_SHIFT   27

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FS2 [26:26] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS2_MASK          0x04000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS2_SHIFT         26
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS2_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved1 [25:25] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved1_MASK    0x02000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved1_SHIFT   25

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FT2 [24:24] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FT2_MASK          0x01000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FT2_SHIFT         24
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FT2_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved2 [23:23] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved2_MASK    0x00800000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved2_SHIFT   23

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FCT2 [22:20] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FCT2_MASK         0x00700000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FCT2_SHIFT        20
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FCT2_DEFAULT      0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved3 [19:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved3_MASK    0x000c0000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved3_SHIFT   18

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FIELD_STORE2 [17:16] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE2_MASK 0x00030000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE2_SHIFT 16
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE2_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved4 [15:11] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved4_MASK    0x0000f800
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved4_SHIFT   11

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FS3 [10:10] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS3_MASK          0x00000400
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS3_SHIFT         10
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FS3_DEFAULT       0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: reserved5 [09:02] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved5_MASK    0x000003fc
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_reserved5_SHIFT   2

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_1 :: FIELD_STORE3 [01:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE3_MASK 0x00000003
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE3_SHIFT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_1_FIELD_STORE3_DEFAULT 0x00000000

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_2 - Field State FIFO Status 2
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_reserved0_MASK    0xffc00000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_reserved0_SHIFT   22

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: DC_TRANSITION [21:20] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_MASK 0x00300000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_SHIFT 20
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_ALL_NON_DC 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_ALL_DC 1
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_MIXED 2
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_TRANSITION_RESERVED_TYPE 3

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: DC_CAPTURE [19:19] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_CAPTURE_MASK   0x00080000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_CAPTURE_SHIFT  19
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_CAPTURE_OFF    0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_CAPTURE_ON     1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: DC_FEED_B [18:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_B_MASK    0x00040000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_B_SHIFT   18
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_B_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_B_OFF     0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_B_ON      1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: DC_FEED_J [17:17] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_J_MASK    0x00020000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_J_SHIFT   17
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_J_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_J_OFF     0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_J_ON      1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: DC_FEED_G [16:16] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_G_MASK    0x00010000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_G_SHIFT   16
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_G_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_G_OFF     0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_DC_FEED_G_ON      1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: reserved1 [15:06] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_reserved1_MASK    0x0000ffc0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_reserved1_SHIFT   6

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: ST_TRANSITION [05:04] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_MASK 0x00000030
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_SHIFT 4
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_ALL_8_BIT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_ALL_10_BIT 1
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_MIXED 2
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_TRANSITION_RESERVED_TYPE 3

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: ST_CAPTURE [03:03] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_CAPTURE_MASK   0x00000008
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_CAPTURE_SHIFT  3
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_CAPTURE_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_CAPTURE_MODE_10_BIT 1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: ST_FEED_B [02:02] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_B_MASK    0x00000004
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_B_SHIFT   2
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_B_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_B_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_B_MODE_10_BIT 1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: ST_FEED_J [01:01] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_J_MASK    0x00000002
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_J_SHIFT   1
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_J_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_J_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_J_MODE_10_BIT 1

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_2 :: ST_FEED_G [00:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_G_MASK    0x00000001
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_G_SHIFT   0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_G_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_G_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_2_ST_FEED_G_MODE_10_BIT 1

/***************************************************************************
 *FIELD_STATE_FIFO_STATUS_3 - Field State FIFO Status 3
 ***************************************************************************/
/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_reserved0_MASK    0xff000000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_reserved0_SHIFT   24

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE7 [23:21] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE7_MASK    0x00e00000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE7_SHIFT   21
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE7_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE6 [20:18] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE6_MASK    0x001c0000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE6_SHIFT   18
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE6_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE5 [17:15] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE5_MASK    0x00038000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE5_SHIFT   15
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE5_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE4 [14:12] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE4_MASK    0x00007000
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE4_SHIFT   12
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE4_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE3 [11:09] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE3_MASK    0x00000e00
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE3_SHIFT   9
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE3_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE2 [08:06] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE2_MASK    0x000001c0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE2_SHIFT   6
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE2_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE1 [05:03] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE1_MASK    0x00000038
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE1_SHIFT   3
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE1_DEFAULT 0x00000000

/* MDI_FCB_0 :: FIELD_STATE_FIFO_STATUS_3 :: QM_STORE0 [02:00] */
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE0_MASK    0x00000007
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE0_SHIFT   0
#define BCHP_MDI_FCB_0_FIELD_STATE_FIFO_STATUS_3_QM_STORE0_DEFAULT 0x00000000

/***************************************************************************
 *IT_STATISTICS_STORE_STATUS - Inverse Telecine Statistics Store Status
 ***************************************************************************/
/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: EARLY_UNLOCK [31:31] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_MASK 0x80000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_SHIFT 31
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_OFF 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_EARLY_UNLOCK_ON  1

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved0 [30:16] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved0_MASK   0x7fff0000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved0_SHIFT  16

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV22_LOCKED [15:15] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_MASK 0x00008000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_SHIFT 15
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_LOCKED_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved1 [14:13] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved1_MASK   0x00006000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved1_SHIFT  13

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV22_FIELD_PHASE [12:12] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_MASK 0x00001000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_SHIFT 12
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV22_FIELD_PHASE_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: reserved2 [11:09] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved2_MASK   0x00000e00
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_reserved2_SHIFT  9

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_AUTOPP [08:08] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_AUTOPP_MASK 0x00000100
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_AUTOPP_SHIFT 8
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_AUTOPP_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_LOCKED [07:07] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_MASK 0x00000080
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_SHIFT 7
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_LOCKED_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: REV32_FIELD_PHASE [06:04] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_MASK 0x00000070
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_SHIFT 4
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: SELECTED_LOCK [03:02] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_MASK 0x0000000c
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_SHIFT 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_NO_LOCK 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV32_LOCK 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_REV22_LOCK 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_SELECTED_LOCK_WWC_LOCK 3

/* MDI_FCB_0 :: IT_STATISTICS_STORE_STATUS :: LOOPS_RESET [01:00] */
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_MASK 0x00000003
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_SHIFT 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_NEITHER 0
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV32 1
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_REV22 2
#define BCHP_MDI_FCB_0_IT_STATISTICS_STORE_STATUS_LOOPS_RESET_BOTH 3

/***************************************************************************
 *DEBUG_IT_PHASE_0_CORRELATION_COUNTER - Inverse Telecine Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_0_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_1_CORRELATION_COUNTER - Inverse Telecine Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_1_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_2_CORRELATION_COUNTER - Inverse Telecine Phase 2 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_2_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_3_CORRELATION_COUNTER - Inverse Telecine Phase 3 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_3_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_PHASE_4_CORRELATION_COUNTER - Inverse Telecine Phase 4 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_PHASE_4_CORRELATION_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_MASK 0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_0 - Inverse Telecine Histogram Bin 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_0 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_reserved0_MASK           0xffe00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_reserved0_SHIFT          21

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_0 :: BIN [20:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_BIN_MASK                 0x001fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_BIN_SHIFT                0
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_0_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_1 - Inverse Telecine Histogram Bin 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_1 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_reserved0_MASK           0xffe00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_reserved0_SHIFT          21

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_1 :: BIN [20:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_BIN_MASK                 0x001fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_BIN_SHIFT                0
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_1_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_2 - Inverse Telecine Histogram Bin 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_2 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_reserved0_MASK           0xffe00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_reserved0_SHIFT          21

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_2 :: BIN [20:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_BIN_MASK                 0x001fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_BIN_SHIFT                0
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_2_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_3 - Inverse Telecine Histogram Bin 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_3 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_reserved0_MASK           0xffe00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_reserved0_SHIFT          21

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_3 :: BIN [20:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_BIN_MASK                 0x001fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_BIN_SHIFT                0
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_3_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_HISTOGRAM_BIN_4 - Inverse Telecine Histogram Bin 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_4 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_reserved0_MASK           0xffe00000
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_reserved0_SHIFT          21

/* MDI_FCB_0 :: IT_HISTOGRAM_BIN_4 :: BIN [20:00] */
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_BIN_MASK                 0x001fffff
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_BIN_SHIFT                0
#define BCHP_MDI_FCB_0_IT_HISTOGRAM_BIN_4_BIN_DEFAULT              0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_0 - Inverse Telecine Frame Unexpected Motion 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_0 :: VALUE [23:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_MASK     0x00ffffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_SHIFT    0
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_0_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_1 - Inverse Telecine Frame Unexpected Motion 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_1 :: VALUE [23:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_MASK     0x00ffffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_SHIFT    0
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_1_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_2 - Inverse Telecine Frame Unexpected Motion 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_2 :: VALUE [23:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_MASK     0x00ffffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_SHIFT    0
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_2_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_3 - Inverse Telecine Frame Unexpected Motion 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_3 :: VALUE [23:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_MASK     0x00ffffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_SHIFT    0
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_3_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *IT_FRAME_UNEXPECTED_MOTION_4 - Inverse Telecine Frame Unexpected Motion 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FRAME_UNEXPECTED_MOTION_4 :: VALUE [23:00] */
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_MASK     0x00ffffff
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_SHIFT    0
#define BCHP_MDI_FCB_0_IT_FRAME_UNEXPECTED_MOTION_4_VALUE_DEFAULT  0x00000000

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_0_COUNTER - Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_0_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_SHIFT  0
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_0_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_IT_REV22_PHASE_1_COUNTER - Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_reserved0_SHIFT 11

/* MDI_FCB_0 :: DEBUG_IT_REV22_PHASE_1_COUNTER :: VALUE [10:00] */
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_MASK   0x000007ff
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_SHIFT  0
#define BCHP_MDI_FCB_0_DEBUG_IT_REV22_PHASE_1_COUNTER_VALUE_DEFAULT 0x00000000

/***************************************************************************
 *RF_PCC_CNT_0 - Repeate Field Polarity-Change Count 0
 ***************************************************************************/
/* MDI_FCB_0 :: RF_PCC_CNT_0 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_reserved0_MASK                 0xffe00000
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_reserved0_SHIFT                21

/* MDI_FCB_0 :: RF_PCC_CNT_0 :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_VALUE_MASK                     0x001fffff
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_VALUE_SHIFT                    0
#define BCHP_MDI_FCB_0_RF_PCC_CNT_0_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *RF_PCC_CNT_1 - Repeate Field Polarity-Change Count 1
 ***************************************************************************/
/* MDI_FCB_0 :: RF_PCC_CNT_1 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_reserved0_MASK                 0xffe00000
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_reserved0_SHIFT                21

/* MDI_FCB_0 :: RF_PCC_CNT_1 :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_VALUE_MASK                     0x001fffff
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_VALUE_SHIFT                    0
#define BCHP_MDI_FCB_0_RF_PCC_CNT_1_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *IT_BAD_22_PHASE_DETECT - Inverse Telecine 2:2 Phase Detection Counter
 ***************************************************************************/
/* MDI_FCB_0 :: IT_BAD_22_PHASE_DETECT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_reserved0_MASK       0xffe00000
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_reserved0_SHIFT      21

/* MDI_FCB_0 :: IT_BAD_22_PHASE_DETECT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_VALUE_MASK           0x001fffff
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_VALUE_SHIFT          0
#define BCHP_MDI_FCB_0_IT_BAD_22_PHASE_DETECT_VALUE_DEFAULT        0x00000000

/***************************************************************************
 *ACCUM_PCC_FWD_CUR - REV32 Current FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_FWD_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_reserved0_MASK            0xffe00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_reserved0_SHIFT           21

/* MDI_FCB_0 :: ACCUM_PCC_FWD_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_VALUE_MASK                0x001fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_CUR_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *ACCUM_PCC_BWD_CUR - REV32 Current BWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_BWD_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_reserved0_MASK            0xffe00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_reserved0_SHIFT           21

/* MDI_FCB_0 :: ACCUM_PCC_BWD_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_VALUE_MASK                0x001fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_ACCUM_PCC_BWD_CUR_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *ACCUM_PCC_FWD_PRE - REV32 Previous FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_FWD_PRE :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_reserved0_MASK            0xffe00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_reserved0_SHIFT           21

/* MDI_FCB_0 :: ACCUM_PCC_FWD_PRE :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_VALUE_MASK                0x001fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_ACCUM_PCC_FWD_PRE_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *ACCUM_PCC_AVG_CUR - REV32 Current AVG Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: ACCUM_PCC_AVG_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR_reserved0_MASK            0xffe00000
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR_reserved0_SHIFT           21

/* MDI_FCB_0 :: ACCUM_PCC_AVG_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR_VALUE_MASK                0x001fffff
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_ACCUM_PCC_AVG_CUR_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *REV22_ACCUM_PCC_FWD_CUR - REV22 Current FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_ACCUM_PCC_FWD_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR_reserved0_MASK      0xffe00000
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR_reserved0_SHIFT     21

/* MDI_FCB_0 :: REV22_ACCUM_PCC_FWD_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR_VALUE_MASK          0x001fffff
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR_VALUE_SHIFT         0
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_CUR_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *REV22_ACCUM_PCC_BWD_CUR - REV22 Current BWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_ACCUM_PCC_BWD_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR_reserved0_MASK      0xffe00000
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR_reserved0_SHIFT     21

/* MDI_FCB_0 :: REV22_ACCUM_PCC_BWD_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR_VALUE_MASK          0x001fffff
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR_VALUE_SHIFT         0
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_BWD_CUR_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *REV22_ACCUM_PCC_FWD_PRE - REV22 Previous FWD Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_ACCUM_PCC_FWD_PRE :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE_reserved0_MASK      0xffe00000
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE_reserved0_SHIFT     21

/* MDI_FCB_0 :: REV22_ACCUM_PCC_FWD_PRE :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE_VALUE_MASK          0x001fffff
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE_VALUE_SHIFT         0
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_FWD_PRE_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *REV22_ACCUM_PCC_AVG_CUR - REV22 Current AVG Accumulated Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_ACCUM_PCC_AVG_CUR :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR_reserved0_MASK      0xffe00000
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR_reserved0_SHIFT     21

/* MDI_FCB_0 :: REV22_ACCUM_PCC_AVG_CUR :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR_VALUE_MASK          0x001fffff
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR_VALUE_SHIFT         0
#define BCHP_MDI_FCB_0_REV22_ACCUM_PCC_AVG_CUR_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *REV32_BW_LG_PCC_COUNT - Latched Numberof LG 3:2 Weaves Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_BW_LG_PCC_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT_reserved0_SHIFT       21

/* MDI_FCB_0 :: REV32_BW_LG_PCC_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT_VALUE_MASK            0x001fffff
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT_VALUE_SHIFT           0
#define BCHP_MDI_FCB_0_REV32_BW_LG_PCC_COUNT_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *REV22_BW_LG_PCC_COUNT - Latched Numberof LG 2:2 Weaves Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_BW_LG_PCC_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT_reserved0_SHIFT       21

/* MDI_FCB_0 :: REV22_BW_LG_PCC_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT_VALUE_MASK            0x001fffff
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT_VALUE_SHIFT           0
#define BCHP_MDI_FCB_0_REV22_BW_LG_PCC_COUNT_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *REV32_BW_WPAT_COUNT - Latched Numberof 3:2 Weaves Pattern Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_BW_WPAT_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT_reserved0_MASK          0xffe00000
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT_reserved0_SHIFT         21

/* MDI_FCB_0 :: REV32_BW_WPAT_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT_VALUE_MASK              0x001fffff
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT_VALUE_SHIFT             0
#define BCHP_MDI_FCB_0_REV32_BW_WPAT_COUNT_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *REV22_BW_WPAT_COUNT - Latched Numberof 2:2 Weaves Pattern Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_BW_WPAT_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT_reserved0_MASK          0xffe00000
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT_reserved0_SHIFT         21

/* MDI_FCB_0 :: REV22_BW_WPAT_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT_VALUE_MASK              0x001fffff
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT_VALUE_SHIFT             0
#define BCHP_MDI_FCB_0_REV22_BW_WPAT_COUNT_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *RANGE_PCC_FFWD - fFWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FFWD :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_reserved0_MASK               0xff800000
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_reserved0_SHIFT              23

/* MDI_FCB_0 :: RANGE_PCC_FFWD :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_VALUE_MASK                   0x007fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_VALUE_SHIFT                  0
#define BCHP_MDI_FCB_0_RANGE_PCC_FFWD_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *RANGE_PCC_FWD - FWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FWD :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_reserved0_MASK                0xff800000
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_reserved0_SHIFT               23

/* MDI_FCB_0 :: RANGE_PCC_FWD :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_VALUE_MASK                    0x007fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_VALUE_SHIFT                   0
#define BCHP_MDI_FCB_0_RANGE_PCC_FWD_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *RANGE_PCC_BWD - BWD Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_BWD :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_reserved0_MASK                0xff800000
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_reserved0_SHIFT               23

/* MDI_FCB_0 :: RANGE_PCC_BWD :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_VALUE_MASK                    0x007fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_VALUE_SHIFT                   0
#define BCHP_MDI_FCB_0_RANGE_PCC_BWD_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *RANGE_PCC_AVG - AVG Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_AVG :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_reserved0_MASK                0xff800000
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_reserved0_SHIFT               23

/* MDI_FCB_0 :: RANGE_PCC_AVG :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_VALUE_MASK                    0x007fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_VALUE_SHIFT                   0
#define BCHP_MDI_FCB_0_RANGE_PCC_AVG_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *RANGE_PCC_FAVG - fAVG Range Polarity-Change Count
 ***************************************************************************/
/* MDI_FCB_0 :: RANGE_PCC_FAVG :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_reserved0_MASK               0xff800000
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_reserved0_SHIFT              23

/* MDI_FCB_0 :: RANGE_PCC_FAVG :: VALUE [22:00] */
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_VALUE_MASK                   0x007fffff
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_VALUE_SHIFT                  0
#define BCHP_MDI_FCB_0_RANGE_PCC_FAVG_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *REV32_BW_FEATH_COUNT - REV32 Bad Weave Feathering Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_BW_FEATH_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT_reserved0_MASK         0xffe00000
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT_reserved0_SHIFT        21

/* MDI_FCB_0 :: REV32_BW_FEATH_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT_VALUE_MASK             0x001fffff
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT_VALUE_SHIFT            0
#define BCHP_MDI_FCB_0_REV32_BW_FEATH_COUNT_VALUE_DEFAULT          0x00000000

/***************************************************************************
 *REV22_BW_FEATH_COUNT - REV22 Bad Weave Feathering Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_BW_FEATH_COUNT :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT_reserved0_MASK         0xffe00000
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT_reserved0_SHIFT        21

/* MDI_FCB_0 :: REV22_BW_FEATH_COUNT :: VALUE [20:00] */
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT_VALUE_MASK             0x001fffff
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT_VALUE_SHIFT            0
#define BCHP_MDI_FCB_0_REV22_BW_FEATH_COUNT_VALUE_DEFAULT          0x00000000

/***************************************************************************
 *REV22_STAIR_COUNT - REV22 Stair Count
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_STAIR_COUNT :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT_reserved0_MASK            0xffc00000
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT_reserved0_SHIFT           22

/* MDI_FCB_0 :: REV22_STAIR_COUNT :: VALUE [21:00] */
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT_VALUE_MASK                0x003fffff
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_REV22_STAIR_COUNT_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *MC_DECISION_CONTROL_0 - MC Path Decision Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: MC_DECISION_CONTROL_0 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_reserved0_SHIFT       21

/* MDI_FCB_0 :: MC_DECISION_CONTROL_0 :: PCC_TOTAL_THRESH [20:00] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_PCC_TOTAL_THRESH_MASK 0x001fffff
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_PCC_TOTAL_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_0_PCC_TOTAL_THRESH_DEFAULT 0x00000180

/***************************************************************************
 *MC_DECISION_CONTROL_1 - MC Path Decision Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: MC_DECISION_CONTROL_1 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_reserved0_MASK        0xffe00000
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_reserved0_SHIFT       21

/* MDI_FCB_0 :: MC_DECISION_CONTROL_1 :: TB_MATCH_CNT_THRESH [20:00] */
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_TB_MATCH_CNT_THRESH_MASK 0x001fffff
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_TB_MATCH_CNT_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_MC_DECISION_CONTROL_1_TB_MATCH_CNT_THRESH_DEFAULT 0x00029040

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_0 - Current Field Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved0_SHIFT 24

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_J_CHROMA_TYPE [23:21] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_MASK 0x00e00000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_SHIFT 21
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_422 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_FIELD_420 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_FRAME_420 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_3 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_4 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_5 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_RESERVED_MODE_6 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_CHROMA_TYPE_CHROMA_AUTO 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: PDB_HARDSTART [20:20] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_MASK 0x00100000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_SHIFT 20
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_PDB_HARDSTART_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_SPATIAL [19:19] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_MASK 0x00080000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_SHIFT 19
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_SPATIAL_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_FLUSH [18:18] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_MASK 0x00040000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_SHIFT 18
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_FLUSH_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_J_TYPE [17:17] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_MASK 0x00020000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_SHIFT 17
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_TOP 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_J_TYPE_BOTTOM 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FORCE_CONST_COLOR [16:16] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_MASK 0x00010000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_SHIFT 16
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FORCE_CONST_COLOR_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved1 [15:14] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_MASK 0x0000c000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved1_SHIFT 14

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_CAPTURE [13:12] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_MASK 0x00003000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_SHIFT 12
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_CAPTURE_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved2 [11:10] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_MASK 0x00000c00
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved2_SHIFT 10

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_B [09:08] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_MASK 0x00000300
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_SHIFT 8
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_B_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved3 [07:06] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved3_MASK 0x000000c0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved3_SHIFT 6

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_J [05:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_MASK 0x00000030
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_SHIFT 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_DEFAULT 0x00000002
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_J_FIELD_3_ADDR 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: reserved4 [03:02] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved4_MASK 0x0000000c
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_reserved4_SHIFT 2

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_0 :: FIELD_FEED_G [01:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_MASK 0x00000003
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_DEFAULT 0x00000003
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_0_FIELD_FEED_G_FIELD_3_ADDR 3

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_1 - Current Field Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: reserved0 [31:09] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_MASK 0xfffffe00
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_reserved0_SHIFT 9

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_DEBUG_MODE_FORCE [08:08] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_MASK 0x00000100
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_SHIFT 8
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_DEBUG_MODE_FORCE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_MODE_SEL [07:06] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_MASK 0x000000c0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_SHIFT 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_FWD 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_BWD 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_MODE_SEL_AVG 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_RF_SEL [05:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_MASK 0x00000030
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_SHIFT 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_AB 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_CE_DF 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_RF_SEL_RF_BG 3

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_HL_PAT_SEL [03:01] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_MASK 0x0000000e
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_SHIFT 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_0 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_1 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_2 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_3 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_PHASE_4 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_5 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_6 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_HL_PAT_SEL_RESERVED_7 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_1 :: IT_PPUFM_ENABLE [00:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_MASK 0x00000001
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_1_IT_PPUFM_ENABLE_ON 1

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_2 - Current Field Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved0_MASK 0xfff00000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved0_SHIFT 20

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: DC_CAPTURE [19:19] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_CAPTURE_MASK 0x00080000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_CAPTURE_SHIFT 19
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_CAPTURE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_CAPTURE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: DC_FEED_B [18:18] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_B_MASK 0x00040000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_B_SHIFT 18
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_B_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_B_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_B_ON  1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: DC_FEED_J [17:17] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_J_MASK 0x00020000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_J_SHIFT 17
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_J_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_J_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_J_ON  1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: DC_FEED_G [16:16] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_G_MASK 0x00010000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_G_SHIFT 16
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_G_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_G_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_DC_FEED_G_ON  1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: reserved1 [15:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved1_MASK 0x0000fff0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_reserved1_SHIFT 4

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: ST_CAPTURE [03:03] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_CAPTURE_MASK 0x00000008
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_CAPTURE_SHIFT 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_CAPTURE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_CAPTURE_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_CAPTURE_MODE_10_BIT 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: ST_FEED_B [02:02] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_B_MASK 0x00000004
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_B_SHIFT 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_B_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_B_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_B_MODE_10_BIT 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: ST_FEED_J [01:01] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_J_MASK 0x00000002
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_J_SHIFT 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_J_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_J_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_J_MODE_10_BIT 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_2 :: ST_FEED_G [00:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_G_MASK 0x00000001
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_G_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_G_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_G_MODE_8_BIT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_2_ST_FEED_G_MODE_10_BIT 1

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_3 - Current Field Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: SCENE_CHG_FLAG [31:31] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_MASK 0x80000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_SHIFT 31
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_DEFAULT 0x00000000

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: SCENE_CHG_FLAG_UPDATE_SEL [30:30] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_UPDATE_SEL_MASK 0x40000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_UPDATE_SEL_SHIFT 30
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_UPDATE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_UPDATE_SEL_INT_SCENE_CHG_FLAG 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SCENE_CHG_FLAG_UPDATE_SEL_CPU_OR_RDMA 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: reserved_for_padding0 [29:29] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved_for_padding0_MASK 0x20000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved_for_padding0_SHIFT 29

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: reserved1 [28:28] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved1_MASK 0x10000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved1_SHIFT 28

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: GMVFREQ [27:24] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVFREQ_MASK  0x0f000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVFREQ_SHIFT 24
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVFREQ_DEFAULT 0x00000000

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: reserved2 [23:23] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved2_MASK 0x00800000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved2_SHIFT 23

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: GMVY [22:18] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVY_MASK     0x007c0000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVY_SHIFT    18
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVY_DEFAULT  0x00000000

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: GMVX [17:12] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVX_MASK     0x0003f000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVX_SHIFT    12
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_GMVX_DEFAULT  0x00000000

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: IT_GMV_UPDATE_SEL [11:11] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_GMV_UPDATE_SEL_MASK 0x00000800
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_GMV_UPDATE_SEL_SHIFT 11
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_GMV_UPDATE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_GMV_UPDATE_SEL_IT_GMV 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_GMV_UPDATE_SEL_CPU_OR_RDMA 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: reserved3 [10:08] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved3_MASK 0x00000700
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_reserved3_SHIFT 8

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: IT_APS_UPDATE_SEL [07:07] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_APS_UPDATE_SEL_MASK 0x00000080
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_APS_UPDATE_SEL_SHIFT 7
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_APS_UPDATE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_APS_UPDATE_SEL_IT_APS 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_IT_APS_UPDATE_SEL_CPU_OR_RDMA 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_3 :: SADBYBUSY_THR [06:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SADBYBUSY_THR_MASK 0x0000007f
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SADBYBUSY_THR_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_3_SADBYBUSY_THR_DEFAULT 0x00000060

/***************************************************************************
 *DEBUG_CURRENT_FIELD_CONTROL_4 - Current Field Control Set 4
 ***************************************************************************/
/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: reserved0 [31:16] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_reserved0_MASK 0xffff0000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_reserved0_SHIFT 16

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_CAPTURE [15:13] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_MASK 0x0000e000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_SHIFT 13
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_DEFAULT 0x00000005
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_3_ADDR 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_4_ADDR 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_5_ADDR 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_6_ADDR 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_CAPTURE_FIELD_7_ADDR 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_K [12:10] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_MASK 0x00001c00
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_SHIFT 10
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_DEFAULT 0x00000005
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_3_ADDR 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_4_ADDR 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_5_ADDR 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_6_ADDR 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_FIELD_7_ADDR 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_L [09:07] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_MASK 0x00000380
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_SHIFT 7
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_DEFAULT 0x00000006
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_3_ADDR 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_4_ADDR 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_5_ADDR 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_6_ADDR 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_FIELD_7_ADDR 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_M [06:04] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_MASK 0x00000070
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_SHIFT 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_DEFAULT 0x00000007
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_0_ADDR 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_1_ADDR 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_2_ADDR 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_3_ADDR 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_4_ADDR 4
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_5_ADDR 5
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_6_ADDR 6
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_FIELD_7_ADDR 7

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_WRITE_ENABLE [03:03] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_WRITE_ENABLE_MASK 0x00000008
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_WRITE_ENABLE_SHIFT 3
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_WRITE_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_WRITE_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_WRITE_ENABLE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_K_ENABLE [02:02] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_ENABLE_MASK 0x00000004
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_ENABLE_SHIFT 2
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_K_ENABLE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_L_ENABLE [01:01] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_ENABLE_MASK 0x00000002
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_ENABLE_SHIFT 1
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_L_ENABLE_ON 1

/* MDI_FCB_0 :: DEBUG_CURRENT_FIELD_CONTROL_4 :: QM_FEED_M_ENABLE [00:00] */
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_ENABLE_MASK 0x00000001
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_ENABLE_SHIFT 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_DEBUG_CURRENT_FIELD_CONTROL_4_QM_FEED_M_ENABLE_ON 1

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_0 - Inverse Telecine Field Phase Calculation Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved0 [31:18] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_MASK 0xfffc0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_SHIFT 18

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_STAIR_ENABLE [17:17] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_STAIR_ENABLE_MASK 0x00020000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_STAIR_ENABLE_SHIFT 17
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_STAIR_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_STAIR_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_STAIR_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_FEATH_ENABLE [16:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_FEATH_ENABLE_MASK 0x00010000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_FEATH_ENABLE_SHIFT 16
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_FEATH_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_FEATH_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_FEATH_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_BW_FEATH_ENABLE [15:15] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_FEATH_ENABLE_MASK 0x00008000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_FEATH_ENABLE_SHIFT 15
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_FEATH_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_FEATH_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_FEATH_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_PCC_INC_ENABLE [14:14] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_PCC_INC_ENABLE_MASK 0x00004000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_PCC_INC_ENABLE_SHIFT 14
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_PCC_INC_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_PCC_INC_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_PCC_INC_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_SAME_FRAME_ENABLE [13:13] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_SAME_FRAME_ENABLE_MASK 0x00002000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_SAME_FRAME_ENABLE_SHIFT 13
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_SAME_FRAME_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_SAME_FRAME_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_SAME_FRAME_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_LG_MAX_ENABLE [12:12] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_MAX_ENABLE_MASK 0x00001000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_MAX_ENABLE_SHIFT 12
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_MAX_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_MAX_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_MAX_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_LG_FF_ENABLE [11:11] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_FF_ENABLE_MASK 0x00000800
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_FF_ENABLE_SHIFT 11
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_FF_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_FF_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_FF_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_BW_LG_ENABLE [10:10] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_ENABLE_MASK 0x00000400
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_ENABLE_SHIFT 10
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_BW_LG_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_BW_LG_FF_ENABLE [09:09] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_FF_ENABLE_MASK 0x00000200
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_FF_ENABLE_SHIFT 9
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_FF_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_FF_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_FF_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_BW_LG_ENABLE [08:08] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_ENABLE_MASK 0x00000100
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_ENABLE_SHIFT 8
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BW_LG_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_NOINC_ENABLE [07:07] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_NOINC_ENABLE_MASK 0x00000080
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_NOINC_ENABLE_SHIFT 7
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_NOINC_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_NOINC_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_NOINC_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REPF_FL_ENABLE [06:06] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REPF_FL_ENABLE_MASK 0x00000040
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REPF_FL_ENABLE_SHIFT 6
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REPF_FL_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REPF_FL_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REPF_FL_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: USE_RANGE_PCC [05:05] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_USE_RANGE_PCC_MASK 0x00000020
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_USE_RANGE_PCC_SHIFT 5
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_USE_RANGE_PCC_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: ALT_ENTER_LOCK_ENABLE [04:04] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_ENTER_LOCK_ENABLE_MASK 0x00000010
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_ENTER_LOCK_ENABLE_SHIFT 4
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_ENTER_LOCK_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_ENTER_LOCK_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_ENTER_LOCK_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: ALT_REPF_VETO_LEVEL_ENABLE [03:03] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_REPF_VETO_LEVEL_ENABLE_MASK 0x00000008
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_REPF_VETO_LEVEL_ENABLE_SHIFT 3
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_REPF_VETO_LEVEL_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_REPF_VETO_LEVEL_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_ALT_REPF_VETO_LEVEL_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_BAD_EDIT_PHASE_VETO [02:02] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_MASK 0x00000004
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_SHIFT 2
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_BAD_EDIT_PHASE_VETO_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: BAD_EDIT_DETECT_ENABLE [01:01] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_EDIT_DETECT_ENABLE_MASK 0x00000002
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_EDIT_DETECT_ENABLE_SHIFT 1
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_EDIT_DETECT_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_EDIT_DETECT_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_EDIT_DETECT_ENABLE_ON 1

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_0 :: BAD_WEAVE_DETECT_ENABLE [00:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_WEAVE_DETECT_ENABLE_MASK 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_WEAVE_DETECT_ENABLE_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_WEAVE_DETECT_ENABLE_DEFAULT 0x00000001
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_WEAVE_DETECT_ENABLE_OFF 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_0_BAD_WEAVE_DETECT_ENABLE_ON 1

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_1 - Inverse Telecine Field Phase Calculation Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_REPF_VETO_LEVEL [31:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_MASK 0xffff0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_SHIFT 16
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_VETO_LEVEL_DEFAULT 0x00000240

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_REPF_PIX_CORRECT_LEVEL [15:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_PIX_CORRECT_LEVEL_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_PIX_CORRECT_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_REPF_PIX_CORRECT_LEVEL_DEFAULT 0x00000240

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_2 - Inverse Telecine Field Phase Calculation Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: reserved0 [31:18] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_MASK 0xfffc0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_SHIFT 18

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_BAD_EDIT_LEVEL [17:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_MASK 0x0003ffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_BAD_EDIT_LEVEL_DEFAULT 0x00002000

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_3 - Inverse Telecine Field Phase Calculation Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_3 :: STILL_SIGMA_THRESH [22:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_STILL_SIGMA_THRESH_MASK 0x007fffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_STILL_SIGMA_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_3_STILL_SIGMA_THRESH_DEFAULT 0x00001000

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_4 - Inverse Telecine Field Phase Calculation Control Set 4
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_SHIFT 23

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_4 :: STILL_REPF_THRESH [22:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_STILL_REPF_THRESH_MASK 0x007fffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_STILL_REPF_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_4_STILL_REPF_THRESH_DEFAULT 0x00000100

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_5 - Inverse Telecine Field Phase Calculation Control Set 5
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved0 [31:17] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_MASK 0xfffe0000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_SHIFT 17

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: STILL_UNDO_LOCK [16:16] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_UNDO_LOCK_MASK 0x00010000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_UNDO_LOCK_SHIFT 16
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_UNDO_LOCK_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved1 [15:10] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_MASK 0x0000fc00
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_reserved1_SHIFT 10

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_5 :: STILL_COUNT [09:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_COUNT_MASK 0x000003ff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_COUNT_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_5_STILL_COUNT_DEFAULT 0x00000014

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_6 - Inverse Telecine Field Phase Calculation Control Set 6
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_6 :: REV22_SAME_FRAME_DTHRESH [23:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_SAME_FRAME_DTHRESH_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_SAME_FRAME_DTHRESH_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_6_REV22_SAME_FRAME_DTHRESH_DEFAULT 0x00000a00

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_7 - Inverse Telecine Field Phase Calculation Control Set 7
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: reserved0 [31:29] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_MASK 0xe0000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_SHIFT 29

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: REV22_SAME_FRAME_WAIT [28:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_WAIT_MASK 0x1f000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_WAIT_SHIFT 24
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_WAIT_DEFAULT 0x00000018

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_7 :: REV22_SAME_FRAME_THRESH [23:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_THRESH_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_SAME_FRAME_THRESH_DEFAULT 0x00001000

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_8 - Inverse Telecine Field Phase Calculation Control Set 8
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_8 :: PP_SCENE_CHANGE_THRESH [23:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_PP_SCENE_CHANGE_THRESH_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_PP_SCENE_CHANGE_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_8_PP_SCENE_CHANGE_THRESH_DEFAULT 0x0001e000

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_9 - Inverse Telecine Field Phase Calculation Control Set 9
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_9 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_9 :: REV22_UNDO_SWAP_LEVEL [23:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_UNDO_SWAP_LEVEL_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_UNDO_SWAP_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_UNDO_SWAP_LEVEL_DEFAULT 0x00000200

/***************************************************************************
 *IT_FIELD_PHASE_CALC_CONTROL_10 - Inverse Telecine Field Phase Calculation Control Set 10
 ***************************************************************************/
/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_10 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_SHIFT 24

/* MDI_FCB_0 :: IT_FIELD_PHASE_CALC_CONTROL_10 :: REV22_SAME_FRAME_PCC_VETO [23:00] */
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_SAME_FRAME_PCC_VETO_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_SAME_FRAME_PCC_VETO_SHIFT 0
#define BCHP_MDI_FCB_0_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_SAME_FRAME_PCC_VETO_DEFAULT 0x000000c8

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_0 - REV32 Inverse Telecine Field Phase Calculation Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_PHASE_MATCH_THRESH [27:24] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_MASK 0x0f000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_SHIFT 24
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_PHASE_MATCH_THRESH_DEFAULT 0x00000004

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_MASK 0x00800000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_SHIFT 23

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_SHIFT 12
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_ENTER_LOCK_LEVEL_DEFAULT 0x00000006

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved2 [11:11] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_MASK 0x00000800
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_SHIFT 11

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV32_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_0_REV32_EXIT_LOCK_LEVEL_DEFAULT 0x00000005

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_1 - REV32 Inverse Telecine Field Phase Calculation Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_1 :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_SHIFT 11

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_1 :: REV32_LOCK_SAT_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_LOCK_SAT_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_LOCK_SAT_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_1_REV32_LOCK_SAT_LEVEL_DEFAULT 0x000000dc

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_2 - REV32 Inverse Telecine Field Phase Calculation Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_MIN_SIGMA_RANGE [31:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_MIN_SIGMA_RANGE_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_MIN_SIGMA_RANGE_SHIFT 16
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_MIN_SIGMA_RANGE_DEFAULT 0x00000000

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_2 :: reserved0 [15:08] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_MASK 0x0000ff00
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_reserved0_SHIFT 8

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_2 :: REV32_LOCK_SAT_THRESH [07:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_THRESH_MASK 0x000000ff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_2_REV32_LOCK_SAT_THRESH_DEFAULT 0x00000008

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_3 - REV32 Inverse Telecine Field Phase Calculation Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_3 :: REPF_FL_LOOKBACK [27:24] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_LOOKBACK_MASK 0x0f000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_LOOKBACK_SHIFT 24
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_LOOKBACK_DEFAULT 0x00000001

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_3 :: REPF_FL_THRESH [23:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_THRESH_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_3_REPF_FL_THRESH_DEFAULT 0x00002800

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_4 - REV32 Inverse Telecine Field Phase Calculation Control Set 4
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_4 :: REPF_FL_RATIO [27:24] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_RATIO_MASK 0x0f000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_RATIO_SHIFT 24
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_RATIO_DEFAULT 0x00000006

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_4 :: REPF_FL_MIN [23:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_MIN_MASK 0x00ffffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_4_REPF_FL_MIN_DEFAULT 0x00000400

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_5 - REV32 Inverse Telecine Field Phase Calculation Control Set 5
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_SHIFT 24

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_5 :: REV32_NOINC_RATIO [23:20] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_RATIO_MASK 0x00f00000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_RATIO_SHIFT 20
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_RATIO_DEFAULT 0x00000009

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_5 :: REV32_NOINC_MAX [19:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_MAX_MASK 0x000fffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_MAX_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_5_REV32_NOINC_MAX_DEFAULT 0x00002710

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_6 - REV32 Inverse Telecine Field Phase Calculation Control Set 6
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_6 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_6 :: REV32_BW_LG_PCC_RATIO [27:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_RATIO_MASK 0x0fff0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_RATIO_DEFAULT 0x00000032

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_6 :: REV32_BW_LG_PCC_MIN [15:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_MIN_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_6_REV32_BW_LG_PCC_MIN_DEFAULT 0x00000028

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_7 - REV32 Inverse Telecine Field Phase Calculation Control Set 7
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_7 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_SHIFT 22

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_7 :: REV32_BW_LG_FF_RATIO [21:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_RATIO_MASK 0x003f0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_RATIO_DEFAULT 0x00000008

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_7 :: REV32_BW_LG_FF_OFFSET [15:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_OFFSET_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_OFFSET_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_7_REV32_BW_LG_FF_OFFSET_DEFAULT 0x000005dc

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_8 - REV32 Inverse Telecine Field Phase Calculation Control Set 8
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_8 :: REV32_BW_FEATHERING_MAX [31:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_MAX_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_MAX_SHIFT 16
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_MAX_DEFAULT 0x0000004b

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_8 :: REV32_BW_FEATHERING_FF_DIFF [15:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_FF_DIFF_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_FF_DIFF_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_8_REV32_BW_FEATHERING_FF_DIFF_DEFAULT 0x00000032

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_9 - REV32 Inverse Telecine Field Phase Calculation Control Set 9
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_9 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_SHIFT 22

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_9 :: REV32_T_T1_FEATH_RATIO [21:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_RATIO_MASK 0x003f0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_RATIO_DEFAULT 0x0000000b

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_9 :: REV32_T_T1_FEATH_MIN [15:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_MIN_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_9_REV32_T_T1_FEATH_MIN_DEFAULT 0x00000014

/***************************************************************************
 *REV32_IT_FIELD_PHASE_CALC_CONTROL_10 - REV32 Inverse Telecine Field Phase Calculation Control Set 10
 ***************************************************************************/
/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_10 :: reserved0 [31:16] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_SHIFT 16

/* MDI_FCB_0 :: REV32_IT_FIELD_PHASE_CALC_CONTROL_10 :: REV32_FL_FEATH_THRESH [15:00] */
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10_REV32_FL_FEATH_THRESH_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10_REV32_FL_FEATH_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV32_IT_FIELD_PHASE_CALC_CONTROL_10_REV32_FL_FEATH_THRESH_DEFAULT 0x00000001

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_0 - REV22 Inverse Telecine Field Phase Calculation Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_NONMATCH_MATCH_RATIO [27:24] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_NONMATCH_MATCH_RATIO_MASK 0x0f000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_NONMATCH_MATCH_RATIO_SHIFT 24
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_NONMATCH_MATCH_RATIO_DEFAULT 0x00000008

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved1 [23:23] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_MASK 0x00800000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved1_SHIFT 23

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_ENTER_LOCK_LEVEL [22:12] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_ENTER_LOCK_LEVEL_MASK 0x007ff000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_ENTER_LOCK_LEVEL_SHIFT 12
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_ENTER_LOCK_LEVEL_DEFAULT 0x00000006

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: reserved2 [11:11] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_MASK 0x00000800
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_reserved2_SHIFT 11

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_0 :: REV22_EXIT_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_EXIT_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_EXIT_LOCK_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_0_REV22_EXIT_LOCK_LEVEL_DEFAULT 0x00000005

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_1 - REV22 Inverse Telecine Field Phase Calculation Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_1 :: reserved0 [31:27] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_MASK 0xf8000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_reserved0_SHIFT 27

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_1 :: REV22_LOCK_SAT_LEVEL [26:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_REV22_LOCK_SAT_LEVEL_MASK 0x07ff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_REV22_LOCK_SAT_LEVEL_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_REV22_LOCK_SAT_LEVEL_DEFAULT 0x00000020

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_1 :: reserved1 [15:04] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_reserved1_MASK 0x0000fff0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_reserved1_SHIFT 4

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_1 :: PCC_NONMATCH_MATCH_RATIO [03:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_PCC_NONMATCH_MATCH_RATIO_MASK 0x0000000f
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_PCC_NONMATCH_MATCH_RATIO_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_1_PCC_NONMATCH_MATCH_RATIO_DEFAULT 0x00000006

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_2 - REV22 Inverse Telecine Field Phase Calculation Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_2 :: REV22_UPPER_MATCH_THRESH [31:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_UPPER_MATCH_THRESH_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_UPPER_MATCH_THRESH_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_UPPER_MATCH_THRESH_DEFAULT 0x000001ff

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_2 :: REV22_LOWER_NONMATCH_THRESH [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_LOWER_NONMATCH_THRESH_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_LOWER_NONMATCH_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_2_REV22_LOWER_NONMATCH_THRESH_DEFAULT 0x000000ea

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_3 - REV22 Inverse Telecine Field Phase Calculation Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_3 :: MIN_USABLE_PCC [31:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_MIN_USABLE_PCC_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_MIN_USABLE_PCC_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_MIN_USABLE_PCC_DEFAULT 0x000000fa

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_3 :: reserved0 [15:12] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_MASK 0x0000f000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_reserved0_SHIFT 12

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_3 :: PW_MATCH_MULTIPLIER [11:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_PW_MATCH_MULTIPLIER_MASK 0x00000fff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_PW_MATCH_MULTIPLIER_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_3_PW_MATCH_MULTIPLIER_DEFAULT 0x000003e8

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_4 - REV22 Inverse Telecine Field Phase Calculation Control Set 4
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_4 :: HISTOGRAM4_RATIO [31:24] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_RATIO_MASK 0xff000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_RATIO_SHIFT 24
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_RATIO_DEFAULT 0x0000000a

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_4 :: reserved0 [23:20] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_MASK 0x00f00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_reserved0_SHIFT 20

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_4 :: HISTOGRAM4_OFFSET [19:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_OFFSET_MASK 0x000fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_OFFSET_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_4_HISTOGRAM4_OFFSET_DEFAULT 0x0000afc8

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_5 - REV22 Inverse Telecine Field Phase Calculation Control Set 5
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_5 :: reserved0 [31:08] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_MASK 0xffffff00
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5_reserved0_SHIFT 8

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_5 :: HISTOCHECK_DEC [07:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5_HISTOCHECK_DEC_MASK 0x000000ff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5_HISTOCHECK_DEC_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_5_HISTOCHECK_DEC_DEFAULT 0x0000000f

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_6 - REV22 Inverse Telecine Field Phase Calculation Control Set 6
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_6 :: reserved0 [31:24] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_MASK 0xff000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_reserved0_SHIFT 24

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_6 :: RM_CHECK_RATIO [23:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_RATIO_MASK 0x00ff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_RATIO_DEFAULT 0x0000001e

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_6 :: RM_CHECK_THRESH [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_THRESH_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_6_RM_CHECK_THRESH_DEFAULT 0x0000c350

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_7 - REV22 Inverse Telecine Field Phase Calculation Control Set 7
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_7 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_reserved0_SHIFT 22

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_7 :: REV22_BW_PCC_RATIO [21:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_RATIO_MASK 0x003f0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_RATIO_DEFAULT 0x00000028

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_7 :: REV22_BW_PCC_MIN [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_MIN_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_7_REV22_BW_PCC_MIN_DEFAULT 0x000002bc

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_8 - REV22 Inverse Telecine Field Phase Calculation Control Set 8
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_8 :: reserved0 [31:11] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_MASK 0xfffff800
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8_reserved0_SHIFT 11

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_8 :: REV22_ALMOST_LOCK_LEVEL [10:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8_REV22_ALMOST_LOCK_LEVEL_MASK 0x000007ff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8_REV22_ALMOST_LOCK_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_8_REV22_ALMOST_LOCK_LEVEL_DEFAULT 0x00000005

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_9 - REV22 Inverse Telecine Field Phase Calculation Control Set 9
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_9 :: reserved0 [31:28] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_MASK 0xf0000000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_reserved0_SHIFT 28

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_9 :: REV22_BW_LG_PCC_RATIO [27:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_RATIO_MASK 0x0fff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_RATIO_DEFAULT 0x00000038

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_9 :: REV22_BW_LG_PCC_MIN [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_MIN_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_9_REV22_BW_LG_PCC_MIN_DEFAULT 0x0000005a

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_10 - REV22 Inverse Telecine Field Phase Calculation Control Set 10
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_10 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_reserved0_SHIFT 22

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_10 :: REV22_BW_LG_FF_RATIO [21:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_RATIO_MASK 0x003f0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_RATIO_DEFAULT 0x0000002b

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_10 :: REV22_BW_LG_FF_OFFSET [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_OFFSET_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_OFFSET_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_10_REV22_BW_LG_FF_OFFSET_DEFAULT 0x0000005a

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_11 - REV22 Inverse Telecine Field Phase Calculation Control Set 11
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_11 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11_reserved0_MASK 0xfff00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11_reserved0_SHIFT 20

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_11 :: REV22_BW_LG_PCC_MAXIMUM [19:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11_REV22_BW_LG_PCC_MAXIMUM_MASK 0x000fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11_REV22_BW_LG_PCC_MAXIMUM_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_11_REV22_BW_LG_PCC_MAXIMUM_DEFAULT 0x00000bb8

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_12 - REV22 Inverse Telecine Field Phase Calculation Control Set 12
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_12 :: REV22_BW_FEATHERING_MAX [31:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_MAX_MASK 0xffff0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_MAX_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_MAX_DEFAULT 0x00000037

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_12 :: REV22_BW_FEATHERING_FF_DIFF [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_FF_DIFF_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_FF_DIFF_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_12_REV22_BW_FEATHERING_FF_DIFF_DEFAULT 0x00000024

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_13 - REV22 Inverse Telecine Field Phase Calculation Control Set 13
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_13 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13_reserved0_SHIFT 23

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_13 :: REV22_DREPF_VETO_LEVEL [22:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13_REV22_DREPF_VETO_LEVEL_MASK 0x007fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13_REV22_DREPF_VETO_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_13_REV22_DREPF_VETO_LEVEL_DEFAULT 0x00002af8

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_14 - REV22 Inverse Telecine Field Phase Calculation Control Set 14
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_14 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14_reserved0_MASK 0xffe00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14_reserved0_SHIFT 21

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_14 :: REV22_BW_PCC_MAXIMUM [20:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14_REV22_BW_PCC_MAXIMUM_MASK 0x001fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14_REV22_BW_PCC_MAXIMUM_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_14_REV22_BW_PCC_MAXIMUM_DEFAULT 0x00000bb8

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_15 - REV22 Inverse Telecine Field Phase Calculation Control Set 15
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_15 :: reserved0 [31:21] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15_reserved0_MASK 0xffe00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15_reserved0_SHIFT 21

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_15 :: REV22_BW_STAIR_THRESH [20:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15_REV22_BW_STAIR_THRESH_MASK 0x001fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15_REV22_BW_STAIR_THRESH_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_15_REV22_BW_STAIR_THRESH_DEFAULT 0x000005dc

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_16 - REV22 Inverse Telecine Field Phase Calculation Control Set 16
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_16 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16_reserved0_SHIFT 23

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_16 :: REV22_MATCH_NONMATCH_OFS [22:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16_REV22_MATCH_NONMATCH_OFS_MASK 0x007fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16_REV22_MATCH_NONMATCH_OFS_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_16_REV22_MATCH_NONMATCH_OFS_DEFAULT 0x00000190

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_17 - REV22 Inverse Telecine Field Phase Calculation Control Set 17
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_17 :: reserved0 [31:23] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17_reserved0_MASK 0xff800000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17_reserved0_SHIFT 23

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_17 :: REV22_MIN_REPF_MOTION [22:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17_REV22_MIN_REPF_MOTION_MASK 0x007fffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17_REV22_MIN_REPF_MOTION_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_17_REV22_MIN_REPF_MOTION_DEFAULT 0x00004800

/***************************************************************************
 *REV22_IT_FIELD_PHASE_CALC_CONTROL_18 - REV22 Inverse Telecine Field Phase Calculation Control Set 18
 ***************************************************************************/
/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_18 :: reserved0 [31:22] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_reserved0_MASK 0xffc00000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_reserved0_SHIFT 22

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_18 :: REV22_T_T1_FEATH_RATIO [21:16] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_RATIO_MASK 0x003f0000
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_RATIO_SHIFT 16
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_RATIO_DEFAULT 0x00000010

/* MDI_FCB_0 :: REV22_IT_FIELD_PHASE_CALC_CONTROL_18 :: REV22_T_T1_FEATH_MIN [15:00] */
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_MIN_MASK 0x0000ffff
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_MIN_SHIFT 0
#define BCHP_MDI_FCB_0_REV22_IT_FIELD_PHASE_CALC_CONTROL_18_REV22_T_T1_FEATH_MIN_DEFAULT 0x0000000f

/***************************************************************************
 *BWV_CONTROL_0 - Bad Weave Control Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_0 :: reserved0 [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_reserved0_MASK                0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_reserved0_SHIFT               16

/* MDI_FCB_0 :: BWV_CONTROL_0 :: LUMA_22_THRESH [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_LUMA_22_THRESH_MASK           0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_LUMA_22_THRESH_SHIFT          0
#define BCHP_MDI_FCB_0_BWV_CONTROL_0_LUMA_22_THRESH_DEFAULT        0x00000258

/***************************************************************************
 *BWV_CONTROL_1 - Bad Weave Control Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_1 :: LUMA_32_THRESH [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_THRESH_MASK           0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_THRESH_SHIFT          16
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_THRESH_DEFAULT        0x0000044c

/* MDI_FCB_0 :: BWV_CONTROL_1 :: LUMA_32_AVG_THRESH [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_AVG_THRESH_MASK       0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_AVG_THRESH_SHIFT      0
#define BCHP_MDI_FCB_0_BWV_CONTROL_1_LUMA_32_AVG_THRESH_DEFAULT    0x000007d0

/***************************************************************************
 *BWV_CONTROL_2 - Bad Weave Control Set 2
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_2 :: REV22_DONTCARE [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_REV22_DONTCARE_MASK           0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_REV22_DONTCARE_SHIFT          16
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_REV22_DONTCARE_DEFAULT        0x00000096

/* MDI_FCB_0 :: BWV_CONTROL_2 :: IT_MAX_PCC_CHANGE [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_IT_MAX_PCC_CHANGE_MASK        0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_IT_MAX_PCC_CHANGE_SHIFT       0
#define BCHP_MDI_FCB_0_BWV_CONTROL_2_IT_MAX_PCC_CHANGE_DEFAULT     0x00001ce8

/***************************************************************************
 *BWV_CONTROL_3 - Bad Weave Control Set 3
 ***************************************************************************/
/* MDI_FCB_0 :: BWV_CONTROL_3 :: TKR_PCC_MULT [31:16] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_PCC_MULT_MASK             0xffff0000
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_PCC_MULT_SHIFT            16
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_PCC_MULT_DEFAULT          0x00000000

/* MDI_FCB_0 :: BWV_CONTROL_3 :: TKR_MIN_REPF_VETO_LEVEL [15:00] */
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_MIN_REPF_VETO_LEVEL_MASK  0x0000ffff
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_MIN_REPF_VETO_LEVEL_SHIFT 0
#define BCHP_MDI_FCB_0_BWV_CONTROL_3_TKR_MIN_REPF_VETO_LEVEL_DEFAULT 0x00000080

/***************************************************************************
 *IT_OUTPUT_CONTROL - Inverse Telecine Output Control
 ***************************************************************************/
/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: reserved0 [31:15] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved0_MASK            0xffff8000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_reserved0_SHIFT           15

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: LOOPS_RESET [14:13] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_MASK          0x00006000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_SHIFT         13
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_DEFAULT       0x00000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_NEITHER       0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV32         1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_REV22         2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_LOOPS_RESET_BOTH          3

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: AUTOREV22_ENABLE [12:12] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_MASK     0x00001000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_SHIFT    12
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_DEFAULT  0x00000001
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_OFF      0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV22_ENABLE_ON       1

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: AUTOREV32_ENABLE [11:11] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_MASK     0x00000800
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_SHIFT    11
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_DEFAULT  0x00000001
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_OFF      0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_AUTOREV32_ENABLE_ON       1

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV22_LOCKED [10:10] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_LOCKED_MASK         0x00000400
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_LOCKED_SHIFT        10
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_LOCKED_DEFAULT      0x00000000

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV22_FIELD_PHASE [09:09] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_MASK    0x00000200
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_SHIFT   9
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV22_FIELD_PHASE_DEFAULT 0x00000000

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_AUTOPP [08:08] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_AUTOPP_MASK         0x00000100
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_AUTOPP_SHIFT        8
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_AUTOPP_DEFAULT      0x00000000

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_LOCKED [07:07] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_LOCKED_MASK         0x00000080
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_LOCKED_SHIFT        7
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_LOCKED_DEFAULT      0x00000000

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: REV32_FIELD_PHASE [06:04] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_MASK    0x00000070
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_SHIFT   4
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_0 0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_1 1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_2 2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_3 3
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_PHASE_4 4
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_5 5
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_6 6
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_REV32_FIELD_PHASE_RESERVED_7 7

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: PPUFM_MODE [03:02] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_MASK           0x0000000c
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_SHIFT          2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_DEFAULT        0x00000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_OFF            0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_ON             1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_AUTO           2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPUFM_MODE_AUTO_ALL       3

/* MDI_FCB_0 :: IT_OUTPUT_CONTROL :: PPRFM_MODE [01:00] */
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_MASK           0x00000003
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_SHIFT          0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_DEFAULT        0x00000000
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_OFF            0
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_ON             1
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_AUTO           2
#define BCHP_MDI_FCB_0_IT_OUTPUT_CONTROL_PPRFM_MODE_AUTO_ALL       3

/***************************************************************************
 *MODE_CONTROL_0 - Operation Mode Set 0
 ***************************************************************************/
/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved0 [31:18] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved0_MASK               0xfffc0000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved0_SHIFT              18

/* MDI_FCB_0 :: MODE_CONTROL_0 :: PIXEL_CAP_ENABLE [17:17] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_MASK        0x00020000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_SHIFT       17
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_DEFAULT     0x00000001
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_OFF         0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIXEL_CAP_ENABLE_ON          1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_K_ENABLE [16:16] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_MASK   0x00010000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_SHIFT  16
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_OFF    0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_K_ENABLE_ON     1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_L_ENABLE [15:15] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_L_ENABLE_MASK   0x00008000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_L_ENABLE_SHIFT  15
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_L_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_L_ENABLE_OFF    0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_L_ENABLE_ON     1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: GLOBAL_FIELD_M_ENABLE [14:14] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_M_ENABLE_MASK   0x00004000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_M_ENABLE_SHIFT  14
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_M_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_M_ENABLE_OFF    0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_GLOBAL_FIELD_M_ENABLE_ON     1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: PIC_ALWAYS_AVAIL [13:13] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_MASK        0x00002000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_SHIFT       13
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_DEFAULT     0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_OFF         0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_PIC_ALWAYS_AVAIL_ON          1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: TOP_FIELD_FIRST [12:12] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_MASK         0x00001000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_SHIFT        12
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_DEFAULT      0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_IS_TRUE      1
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_TOP_FIELD_FIRST_IS_FALSE     0

/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved1 [11:05] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved1_MASK               0x00000fe0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved1_SHIFT              5

/* MDI_FCB_0 :: MODE_CONTROL_0 :: HARD_START_SEL [04:04] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_MASK          0x00000010
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_SHIFT         4
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_DEFAULT       0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_FREEZE_FRAME  0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_HARD_START_SEL_CONSTANT_COLOR 1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: reserved2 [03:03] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved2_MASK               0x00000008
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_reserved2_SHIFT              3

/* MDI_FCB_0 :: MODE_CONTROL_0 :: STORAGE_TYPE_UPDATE_SEL [02:02] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_STORAGE_TYPE_UPDATE_SEL_MASK 0x00000004
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_STORAGE_TYPE_UPDATE_SEL_SHIFT 2
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_STORAGE_TYPE_UPDATE_SEL_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_STORAGE_TYPE_UPDATE_SEL_STORAGE_TYPE_FIFO 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_STORAGE_TYPE_UPDATE_SEL_CPU_OR_RDMA 1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_0 [01:01] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_MASK 0x00000002
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_SHIFT 1
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_FIELD_STATE_FIFO 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_0_CPU_OR_RDMA 1

/* MDI_FCB_0 :: MODE_CONTROL_0 :: FIELD_STATE_UPDATE_SEL_1 [00:00] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_MASK 0x00000001
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_SHIFT 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_IT_BLOCK 0
#define BCHP_MDI_FCB_0_MODE_CONTROL_0_FIELD_STATE_UPDATE_SEL_1_CPU_OR_RDMA 1

/***************************************************************************
 *MODE_CONTROL_1 - Operation Mode Set 1
 ***************************************************************************/
/* MDI_FCB_0 :: MODE_CONTROL_1 :: reserved0 [31:08] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_reserved0_MASK               0xffffff00
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_reserved0_SHIFT              8

/* MDI_FCB_0 :: MODE_CONTROL_1 :: CHROMA_MODE_SEL [07:05] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_MASK         0x000000e0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_SHIFT        5
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_DEFAULT      0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_422   0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_FIELD_420 1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_FRAME_420 2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_3 3
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_4 4
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_5 5
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_RESERVED_MODE_6 6
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_CHROMA_MODE_SEL_CHROMA_AUTO  7

/* MDI_FCB_0 :: MODE_CONTROL_1 :: TRICK_MODE_SEL [04:03] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_MASK          0x00000018
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_SHIFT         3
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_DEFAULT       0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_OFF           0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_FIELD_FREEZE  1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_FRAME_SKIP    2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_TRICK_MODE_SEL_RESERVED_3_SEL 3

/* MDI_FCB_0 :: MODE_CONTROL_1 :: MODE_SEL [02:01] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_MASK                0x00000006
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_SHIFT               1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_DEFAULT             0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_NORMAL              0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_FORCE_SPATIAL       1
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_HARD_START          2
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_MODE_SEL_FLUSH               3

/* MDI_FCB_0 :: MODE_CONTROL_1 :: FIELD_D_TYPE [00:00] */
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_MASK            0x00000001
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_SHIFT           0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_DEFAULT         0x00000000
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_TOP             0
#define BCHP_MDI_FCB_0_MODE_CONTROL_1_FIELD_D_TYPE_BOTTOM          1

/***************************************************************************
 *APS_CONTROL_0 - APS Control Register 0
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_0 :: reserved0 [31:31] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved0_MASK                0x80000000
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved0_SHIFT               31

/* MDI_FCB_0 :: APS_CONTROL_0 :: MAX_DIF_ITMSR [30:21] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_MAX_DIF_ITMSR_MASK            0x7fe00000
#define BCHP_MDI_FCB_0_APS_CONTROL_0_MAX_DIF_ITMSR_SHIFT           21
#define BCHP_MDI_FCB_0_APS_CONTROL_0_MAX_DIF_ITMSR_DEFAULT         0x000001cd

/* MDI_FCB_0 :: APS_CONTROL_0 :: CUR_DIF_VAL_THR [20:16] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_DIF_VAL_THR_MASK          0x001f0000
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_DIF_VAL_THR_SHIFT         16
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_DIF_VAL_THR_DEFAULT       0x00000008

/* MDI_FCB_0 :: APS_CONTROL_0 :: reserved1 [15:14] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved1_MASK                0x0000c000
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved1_SHIFT               14

/* MDI_FCB_0 :: APS_CONTROL_0 :: CUR_VAL_THR [13:08] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_VAL_THR_MASK              0x00003f00
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_VAL_THR_SHIFT             8
#define BCHP_MDI_FCB_0_APS_CONTROL_0_CUR_VAL_THR_DEFAULT           0x00000016

/* MDI_FCB_0 :: APS_CONTROL_0 :: reserved2 [07:05] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved2_MASK                0x000000e0
#define BCHP_MDI_FCB_0_APS_CONTROL_0_reserved2_SHIFT               5

/* MDI_FCB_0 :: APS_CONTROL_0 :: HIST_LEN [04:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_0_HIST_LEN_MASK                 0x0000001f
#define BCHP_MDI_FCB_0_APS_CONTROL_0_HIST_LEN_SHIFT                0
#define BCHP_MDI_FCB_0_APS_CONTROL_0_HIST_LEN_DEFAULT              0x00000014

/***************************************************************************
 *APS_CONTROL_1 - APS Control Register 1
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_1 :: N_BLKS_AVE_THR [31:24] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_N_BLKS_AVE_THR_MASK           0xff000000
#define BCHP_MDI_FCB_0_APS_CONTROL_1_N_BLKS_AVE_THR_SHIFT          24
#define BCHP_MDI_FCB_0_APS_CONTROL_1_N_BLKS_AVE_THR_DEFAULT        0x00000099

/* MDI_FCB_0 :: APS_CONTROL_1 :: reserved0 [23:23] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved0_MASK                0x00800000
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved0_SHIFT               23

/* MDI_FCB_0 :: APS_CONTROL_1 :: CUR_DIF_VAL_CONST2 [22:16] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST2_MASK       0x007f0000
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST2_SHIFT      16
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST2_DEFAULT    0x0000003a

/* MDI_FCB_0 :: APS_CONTROL_1 :: reserved1 [15:15] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved1_MASK                0x00008000
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved1_SHIFT               15

/* MDI_FCB_0 :: APS_CONTROL_1 :: CUR_DIF_VAL_CONST1 [14:08] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST1_MASK       0x00007f00
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST1_SHIFT      8
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST1_DEFAULT    0x00000035

/* MDI_FCB_0 :: APS_CONTROL_1 :: reserved2 [07:07] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved2_MASK                0x00000080
#define BCHP_MDI_FCB_0_APS_CONTROL_1_reserved2_SHIFT               7

/* MDI_FCB_0 :: APS_CONTROL_1 :: CUR_DIF_VAL_CONST0 [06:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST0_MASK       0x0000007f
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST0_SHIFT      0
#define BCHP_MDI_FCB_0_APS_CONTROL_1_CUR_DIF_VAL_CONST0_DEFAULT    0x0000002c

/***************************************************************************
 *APS_CONTROL_2 - APS Control Register 2
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_2 :: reserved0 [31:31] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_reserved0_MASK                0x80000000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_reserved0_SHIFT               31

/* MDI_FCB_0 :: APS_CONTROL_2 :: CUR_PREV_NBLKS_WT [30:28] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_WT_MASK        0x70000000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_WT_SHIFT       28
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_WT_DEFAULT     0x00000002

/* MDI_FCB_0 :: APS_CONTROL_2 :: CUR_PREV_NBLKS_CONST1 [27:24] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST1_MASK    0x0f000000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST1_SHIFT   24
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST1_DEFAULT 0x0000000a

/* MDI_FCB_0 :: APS_CONTROL_2 :: CUR_PREV_NBLKS_CONST0 [23:20] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST0_MASK    0x00f00000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST0_SHIFT   20
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_CONST0_DEFAULT 0x0000000c

/* MDI_FCB_0 :: APS_CONTROL_2 :: CUR_PREV_NBLKS_MULT [19:16] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_MULT_MASK      0x000f0000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_MULT_SHIFT     16
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_MULT_DEFAULT   0x0000000b

/* MDI_FCB_0 :: APS_CONTROL_2 :: reserved1 [15:14] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_reserved1_MASK                0x0000c000
#define BCHP_MDI_FCB_0_APS_CONTROL_2_reserved1_SHIFT               14

/* MDI_FCB_0 :: APS_CONTROL_2 :: CUR_PREV_NBLKS_STRENGTH_MAX [13:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_STRENGTH_MAX_MASK 0x00003fff
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_STRENGTH_MAX_SHIFT 0
#define BCHP_MDI_FCB_0_APS_CONTROL_2_CUR_PREV_NBLKS_STRENGTH_MAX_DEFAULT 0x00002000

/***************************************************************************
 *APS_CONTROL_3 - APS Control Register 3
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_3 :: reserved0 [31:19] */
#define BCHP_MDI_FCB_0_APS_CONTROL_3_reserved0_MASK                0xfff80000
#define BCHP_MDI_FCB_0_APS_CONTROL_3_reserved0_SHIFT               19

/* MDI_FCB_0 :: APS_CONTROL_3 :: MAX_NBLKS_CONTRIB [18:12] */
#define BCHP_MDI_FCB_0_APS_CONTROL_3_MAX_NBLKS_CONTRIB_MASK        0x0007f000
#define BCHP_MDI_FCB_0_APS_CONTROL_3_MAX_NBLKS_CONTRIB_SHIFT       12
#define BCHP_MDI_FCB_0_APS_CONTROL_3_MAX_NBLKS_CONTRIB_DEFAULT     0x00000033

/* MDI_FCB_0 :: APS_CONTROL_3 :: reserved1 [11:08] */
#define BCHP_MDI_FCB_0_APS_CONTROL_3_reserved1_MASK                0x00000f00
#define BCHP_MDI_FCB_0_APS_CONTROL_3_reserved1_SHIFT               8

/* MDI_FCB_0 :: APS_CONTROL_3 :: CUR_PREV_NBLKS_MAX [07:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_3_CUR_PREV_NBLKS_MAX_MASK       0x000000ff
#define BCHP_MDI_FCB_0_APS_CONTROL_3_CUR_PREV_NBLKS_MAX_SHIFT      0
#define BCHP_MDI_FCB_0_APS_CONTROL_3_CUR_PREV_NBLKS_MAX_DEFAULT    0x0000005b

/***************************************************************************
 *APS_CONTROL_4 - APS Control Register 4
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_4 :: reserved_for_padding0 [31:20] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_reserved_for_padding0_MASK    0xfff00000
#define BCHP_MDI_FCB_0_APS_CONTROL_4_reserved_for_padding0_SHIFT   20

/* MDI_FCB_0 :: APS_CONTROL_4 :: ITMSR_GMVFREQ_THR5 [19:16] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR5_MASK       0x000f0000
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR5_SHIFT      16
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR5_DEFAULT    0x0000000c

/* MDI_FCB_0 :: APS_CONTROL_4 :: ITMSR_GMVFREQ_THR4 [15:12] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR4_MASK       0x0000f000
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR4_SHIFT      12
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR4_DEFAULT    0x0000000a

/* MDI_FCB_0 :: APS_CONTROL_4 :: ITMSR_GMVFREQ_THR3 [11:08] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR3_MASK       0x00000f00
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR3_SHIFT      8
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR3_DEFAULT    0x00000006

/* MDI_FCB_0 :: APS_CONTROL_4 :: ITMSR_GMVFREQ_THR2 [07:04] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR2_MASK       0x000000f0
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR2_SHIFT      4
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR2_DEFAULT    0x00000004

/* MDI_FCB_0 :: APS_CONTROL_4 :: ITMSR_GMVFREQ_THR1 [03:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR1_MASK       0x0000000f
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR1_SHIFT      0
#define BCHP_MDI_FCB_0_APS_CONTROL_4_ITMSR_GMVFREQ_THR1_DEFAULT    0x00000003

/***************************************************************************
 *APS_CONTROL_5 - APS Control Register 5
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_5 :: ITMSR_THR4 [31:24] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR4_MASK               0xff000000
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR4_SHIFT              24
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR4_DEFAULT            0x000000c0

/* MDI_FCB_0 :: APS_CONTROL_5 :: reserved0 [23:23] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved0_MASK                0x00800000
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved0_SHIFT               23

/* MDI_FCB_0 :: APS_CONTROL_5 :: ITMSR_THR3 [22:16] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR3_MASK               0x007f0000
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR3_SHIFT              16
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR3_DEFAULT            0x0000005a

/* MDI_FCB_0 :: APS_CONTROL_5 :: reserved1 [15:15] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved1_MASK                0x00008000
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved1_SHIFT               15

/* MDI_FCB_0 :: APS_CONTROL_5 :: ITMSR_THR2 [14:08] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR2_MASK               0x00007f00
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR2_SHIFT              8
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR2_DEFAULT            0x00000025

/* MDI_FCB_0 :: APS_CONTROL_5 :: reserved2 [07:07] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved2_MASK                0x00000080
#define BCHP_MDI_FCB_0_APS_CONTROL_5_reserved2_SHIFT               7

/* MDI_FCB_0 :: APS_CONTROL_5 :: ITMSR_THR1 [06:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR1_MASK               0x0000007f
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR1_SHIFT              0
#define BCHP_MDI_FCB_0_APS_CONTROL_5_ITMSR_THR1_DEFAULT            0x0000003a

/***************************************************************************
 *APS_CONTROL_6 - APS Control Register 6
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_6 :: reserved0 [31:20] */
#define BCHP_MDI_FCB_0_APS_CONTROL_6_reserved0_MASK                0xfff00000
#define BCHP_MDI_FCB_0_APS_CONTROL_6_reserved0_SHIFT               20

/* MDI_FCB_0 :: APS_CONTROL_6 :: ITMSR_THR6 [19:12] */
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR6_MASK               0x000ff000
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR6_SHIFT              12
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR6_DEFAULT            0x00000073

/* MDI_FCB_0 :: APS_CONTROL_6 :: reserved1 [11:09] */
#define BCHP_MDI_FCB_0_APS_CONTROL_6_reserved1_MASK                0x00000e00
#define BCHP_MDI_FCB_0_APS_CONTROL_6_reserved1_SHIFT               9

/* MDI_FCB_0 :: APS_CONTROL_6 :: ITMSR_THR5 [08:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR5_MASK               0x000001ff
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR5_SHIFT              0
#define BCHP_MDI_FCB_0_APS_CONTROL_6_ITMSR_THR5_DEFAULT            0x00000157

/***************************************************************************
 *APS_CONTROL_7 - APS Control Register 7
 ***************************************************************************/
/* MDI_FCB_0 :: APS_CONTROL_7 :: DELTA_SADBYBUSY_CONST1 [31:22] */
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST1_MASK   0xffc00000
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST1_SHIFT  22
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST1_DEFAULT 0x00000185

/* MDI_FCB_0 :: APS_CONTROL_7 :: reserved0 [21:21] */
#define BCHP_MDI_FCB_0_APS_CONTROL_7_reserved0_MASK                0x00200000
#define BCHP_MDI_FCB_0_APS_CONTROL_7_reserved0_SHIFT               21

/* MDI_FCB_0 :: APS_CONTROL_7 :: DELTA_SADBYBUSY_CONST0 [20:12] */
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST0_MASK   0x001ff000
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST0_SHIFT  12
#define BCHP_MDI_FCB_0_APS_CONTROL_7_DELTA_SADBYBUSY_CONST0_DEFAULT 0x00000129

/* MDI_FCB_0 :: APS_CONTROL_7 :: ITMSR_CONST0 [11:00] */
#define BCHP_MDI_FCB_0_APS_CONTROL_7_ITMSR_CONST0_MASK             0x00000fff
#define BCHP_MDI_FCB_0_APS_CONTROL_7_ITMSR_CONST0_SHIFT            0
#define BCHP_MDI_FCB_0_APS_CONTROL_7_ITMSR_CONST0_DEFAULT          0x00000633

/***************************************************************************
 *APS_SADBYBUSY - sadByBusy status register
 ***************************************************************************/
/* MDI_FCB_0 :: APS_SADBYBUSY :: reserved0 [31:14] */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_reserved0_MASK                0xffffc000
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_reserved0_SHIFT               14

/* MDI_FCB_0 :: APS_SADBYBUSY :: VALUE [13:00] */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_VALUE_MASK                    0x00003fff
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_VALUE_SHIFT                   0
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_VALUE_DEFAULT                 0x00000000

/***************************************************************************
 *APS_NBLKAVE - nBlkAve status register
 ***************************************************************************/
/* MDI_FCB_0 :: APS_NBLKAVE :: reserved0 [31:19] */
#define BCHP_MDI_FCB_0_APS_NBLKAVE_reserved0_MASK                  0xfff80000
#define BCHP_MDI_FCB_0_APS_NBLKAVE_reserved0_SHIFT                 19

/* MDI_FCB_0 :: APS_NBLKAVE :: VALUE [18:00] */
#define BCHP_MDI_FCB_0_APS_NBLKAVE_VALUE_MASK                      0x0007ffff
#define BCHP_MDI_FCB_0_APS_NBLKAVE_VALUE_SHIFT                     0
#define BCHP_MDI_FCB_0_APS_NBLKAVE_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *APS_SADBYBUSY_THR - sadByBusyThr status register
 ***************************************************************************/
/* MDI_FCB_0 :: APS_SADBYBUSY_THR :: reserved0 [31:07] */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR_reserved0_MASK            0xffffff80
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR_reserved0_SHIFT           7

/* MDI_FCB_0 :: APS_SADBYBUSY_THR :: VALUE [06:00] */
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR_VALUE_MASK                0x0000007f
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR_VALUE_SHIFT               0
#define BCHP_MDI_FCB_0_APS_SADBYBUSY_THR_VALUE_DEFAULT             0x00000018

/***************************************************************************
 *SCENE_CHANGE_CTRL - Scene Change Detection Control
 ***************************************************************************/
/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: reserved0 [31:25] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_reserved0_MASK            0xfe000000
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_reserved0_SHIFT           25

/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: SCENE_CHANGE_ENABLE [24:24] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_ENABLE_MASK  0x01000000
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_ENABLE_SHIFT 24
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_ENABLE_DEFAULT 0x00000000
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_ENABLE_OFF   0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_ENABLE_ON    1

/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: SCENE_CHANGE_THRESHOLD [23:16] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_THRESHOLD_MASK 0x00ff0000
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_THRESHOLD_SHIFT 16
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_THRESHOLD_DEFAULT 0x00000020

/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: SCENE_CHANGE_COUNTER_PRE_THR [15:12] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_PRE_THR_MASK 0x0000f000
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_PRE_THR_SHIFT 12
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_PRE_THR_DEFAULT 0x00000001

/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: SCENE_CHANGE_COUNTER_POST_THR [11:08] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_POST_THR_MASK 0x00000f00
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_POST_THR_SHIFT 8
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_COUNTER_POST_THR_DEFAULT 0x00000008

/* MDI_FCB_0 :: SCENE_CHANGE_CTRL :: SCENE_CHANGE_POST_THR [07:00] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_POST_THR_MASK 0x000000ff
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_POST_THR_SHIFT 0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_CTRL_SCENE_CHANGE_POST_THR_DEFAULT 0x00000020

/***************************************************************************
 *SCENE_CHANGE_COUNTER - Scene Change Counter
 ***************************************************************************/
/* MDI_FCB_0 :: SCENE_CHANGE_COUNTER :: reserved0 [31:04] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER_reserved0_MASK         0xfffffff0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER_reserved0_SHIFT        4

/* MDI_FCB_0 :: SCENE_CHANGE_COUNTER :: VALUE [03:00] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER_VALUE_MASK             0x0000000f
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER_VALUE_SHIFT            0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_COUNTER_VALUE_DEFAULT          0x00000000

/***************************************************************************
 *SCENE_CHANGE_DIFFERENCE - Scene Change Difference
 ***************************************************************************/
/* MDI_FCB_0 :: SCENE_CHANGE_DIFFERENCE :: VALUE [31:00] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_VALUE_MASK          0xffffffff
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_VALUE_SHIFT         0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *SCENE_CHANGE_DIFFERENCE_CE - Scene Change Difference for pixel CE
 ***************************************************************************/
/* MDI_FCB_0 :: SCENE_CHANGE_DIFFERENCE_CE :: VALUE [31:00] */
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_CE_VALUE_MASK       0xffffffff
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_CE_VALUE_SHIFT      0
#define BCHP_MDI_FCB_0_SCENE_CHANGE_DIFFERENCE_CE_VALUE_DEFAULT    0x00000000

/***************************************************************************
 *SCRATCH_0 - Scratch register 0
 ***************************************************************************/
/* MDI_FCB_0 :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_MDI_FCB_0_SCRATCH_0_VALUE_MASK                        0xffffffff
#define BCHP_MDI_FCB_0_SCRATCH_0_VALUE_SHIFT                       0
#define BCHP_MDI_FCB_0_SCRATCH_0_VALUE_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_MDI_FCB_0_H__ */

/* End of File */
