vhdl xil_defaultlib "../../../../lab4_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" 
nosort
