m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rockr/Desktop/maven/verilog practice/50day/bcd-ex3
vclkdiv_tb
Z0 !s110 1695447881
!i10b 1
!s100 j80V>OoKQEH3@Rbg1fDn01
IY1zeO<P_YMhDYD8an]z2U1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/rtl/verilog practice/50day/clkdivider2-16
w1693061820
8C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv_tb.v
FC:/rtl/verilog practice/50day/clkdivider2-16/clkdiv_tb.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1695447881.000000
!s107 C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv_tb.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vclockdivider
R0
!i10b 1
!s100 G7IWmFF0GNnT6b?[oCWNI2
IZ8aVTCQbgRe?V>GQQ8[Q:2
R1
R2
w1693061806
8C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv.v
FC:/rtl/verilog practice/50day/clkdivider2-16/clkdiv.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/rtl/verilog practice/50day/clkdivider2-16/clkdiv.v|
!i113 1
R5
R6
