/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [16:0] _03_;
  wire [9:0] _04_;
  reg [8:0] _05_;
  wire [7:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ? celloutsig_0_2z[1] : celloutsig_0_3z;
  assign celloutsig_0_44z = ~((_00_ | celloutsig_0_27z) & celloutsig_0_39z[3]);
  assign celloutsig_0_33z = ~((celloutsig_0_11z | celloutsig_0_19z[3]) & (celloutsig_0_4z | celloutsig_0_2z[0]));
  assign celloutsig_0_34z = ~((celloutsig_0_25z | celloutsig_0_22z) & (celloutsig_0_23z[0] | celloutsig_0_7z[1]));
  assign celloutsig_0_8z = ~((in_data[65] | celloutsig_0_1z) & (celloutsig_0_7z[2] | celloutsig_0_7z[7]));
  assign celloutsig_0_1z = ~((in_data[8] | celloutsig_0_0z[1]) & (celloutsig_0_0z[3] | celloutsig_0_0z[0]));
  assign celloutsig_0_25z = celloutsig_0_19z[0] | ~(celloutsig_0_11z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z ^ celloutsig_0_7z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_2z[1] ^ celloutsig_0_9z[2]);
  reg [16:0] _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 17'h00000;
    else _16_ <= in_data[119:103];
  assign { _03_[16:5], _02_, _03_[3:0] } = _16_;
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 10'h000;
    else _17_ <= { in_data[16:11], celloutsig_0_0z };
  assign { _04_[9:1], _01_ } = _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _05_ <= 9'h000;
    else _05_ <= { in_data[43:42], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  reg [7:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 8'h00;
    else _19_ <= { celloutsig_0_15z[7:2], celloutsig_0_8z, celloutsig_0_11z };
  assign { _06_[7], _00_, _06_[5:0] } = _19_;
  assign celloutsig_0_31z = { in_data[79], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_0z } & { celloutsig_0_23z[2], celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_0_7z = { _04_[8:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } / { 1'h1, _04_[6:1], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[31:16], celloutsig_0_0z, celloutsig_0_1z } === { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[102:99] === in_data[123:120];
  assign celloutsig_1_19z = ! { _03_[16:5], _02_, _03_[3:0], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_2z = in_data[150:144] || celloutsig_1_1z[9:3];
  assign celloutsig_0_36z = { celloutsig_0_31z, celloutsig_0_5z } < { _00_, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_5z = { _03_[8:6], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } < { celloutsig_1_1z[3:2], _03_[16:5], _02_, _03_[3:0] };
  assign celloutsig_0_16z = in_data[87:83] < { _04_[4:1], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_2z } < { celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_9z = { celloutsig_0_7z[5:2], celloutsig_0_5z } * { in_data[9:7], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_10z = _04_[4:2] * in_data[69:67];
  assign celloutsig_0_14z = { _04_[5:2], celloutsig_0_2z } != { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_22z = { in_data[46:32], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_14z } != { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z, _05_, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_23z = - _05_[8:6];
  assign celloutsig_0_2z = - { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_19z = ~ celloutsig_0_7z[5:0];
  assign celloutsig_1_8z = { celloutsig_1_7z[4:2], celloutsig_1_4z } | { _03_[9:8], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_17z = & { _05_[8:2], celloutsig_0_10z };
  assign celloutsig_0_3z = | { in_data[76:70], celloutsig_0_1z };
  assign celloutsig_0_12z = | { in_data[21:17], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = | { celloutsig_0_11z, celloutsig_0_10z[2:1] };
  assign celloutsig_0_45z = ~^ { celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_39z = { celloutsig_0_22z, celloutsig_0_23z } >> { celloutsig_0_0z[3:1], celloutsig_0_36z };
  assign celloutsig_1_7z = { celloutsig_1_1z[8:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } >> { in_data[129:122], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_7z[4:0] >> celloutsig_1_7z[7:3];
  assign celloutsig_0_29z = { celloutsig_0_15z[7:6], celloutsig_0_20z } << { celloutsig_0_18z[2:1], celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[37:34] >> in_data[58:55];
  assign celloutsig_0_15z = { _04_[7:1], _01_ } >> in_data[54:47];
  assign celloutsig_1_1z = in_data[172:163] ~^ in_data[109:100];
  assign celloutsig_0_18z = celloutsig_0_15z[5:2] ~^ celloutsig_0_0z;
  assign _03_[4] = _02_;
  assign _04_[0] = _01_;
  assign _06_[6] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
