Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  4 15:20:17 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    142         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (142)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (416)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (142)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: U0/PIXEL_CLK_reg/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: U2/BALLE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (416)
--------------------------------------------------
 There are 416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.089        0.000                      0                    6        0.344        0.000                      0                    6        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.089        0.000                      0                    6        0.344        0.000                      0                    6        4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.454%)  route 1.325ns (69.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.615     5.136    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.325     6.917    U0/cnt_reg_n_0_[0]
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.124     7.041 r  U0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.041    U0/cnt[0]_i_1__0_n_0
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500    14.841    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.029    15.130    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.606ns (31.390%)  route 1.325ns (68.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.615     5.136    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.325     6.917    U0/cnt_reg_n_0_[0]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.150     7.067 r  U0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.067    U0/cnt[1]_i_1__0_n_0
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500    14.841    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.075    15.176    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 U0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.580ns (35.154%)  route 1.070ns (64.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.615     5.136    U0/CLK
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  U0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          1.070     6.662    U0/PIXEL_CLK
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.124     6.786 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.786    U0/PIXEL_CLK_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500    14.841    U0/CLK
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism              0.295    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.029    15.130    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.786    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.139%)  route 1.025ns (63.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  U2/cnt_reg[0]/Q
                         net (fo=2, routed)           1.025     6.567    U2/cnt_reg__0[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.691 r  U2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.691    U2/p_0_in__1[0]
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.606ns (37.157%)  route 1.025ns (62.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U2/cnt_reg[0]/Q
                         net (fo=2, routed)           1.025     6.567    U2/cnt_reg__0[0]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.717 r  U2/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.717    U2/p_0_in__1[1]
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 U2/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.580ns (37.315%)  route 0.974ns (62.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.565     5.086    U2/CLK
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  U2/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.974     6.517    U2/BALLE_CLK
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.641 r  U2/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.641    U2/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445    14.786    U2/CLK
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    U2/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  8.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.650%)  route 0.221ns (49.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.580     1.463    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.812    U0/p_1_in
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.099     1.911 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.911    U0/PIXEL_CLK_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.091     1.567    U0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.650%)  route 0.221ns (49.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.795    U2/cnt_reg[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.099     1.894 r  U2/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.894    U2/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    U2/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 U0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.580     1.463    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.128     1.591 r  U0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.294     1.885    U0/p_1_in
    SLICE_X5Y25          LUT2 (Prop_lut2_I0_O)        0.098     1.983 r  U0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.983    U0/cnt[1]_i_1__0_n_0
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.107     1.570    U0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 U2/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  U2/cnt_reg[1]/Q
                         net (fo=2, routed)           0.294     1.868    U2/cnt_reg[1]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.098     1.966 r  U2/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    U2/p_0_in__1[1]
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    U2/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 U2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.133%)  route 0.359ns (65.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.563     1.446    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U2/cnt_reg[0]/Q
                         net (fo=2, routed)           0.359     1.946    U2/cnt_reg__0[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.991 r  U2/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.991    U2/p_0_in__1[0]
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    U2/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.668%)  route 0.635ns (77.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.580     1.463    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.635     2.239    U0/cnt_reg_n_0_[0]
    SLICE_X5Y25          LUT1 (Prop_lut1_I0_O)        0.045     2.284 r  U0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.284    U0/cnt[0]_i_1__0_n_0
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.091     1.554    U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.730    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y25    U0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    U0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   U2/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   U2/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   U2/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    U0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    U0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U2/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U2/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   U2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   U2/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    U0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    U0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    U0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U2/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   U2/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   U2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   U2/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.739ns  (logic 6.531ns (47.539%)  route 7.208ns (52.461%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.703    10.209    BLUE_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.739 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.739    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 6.520ns (48.732%)  route 6.859ns (51.268%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.354     9.860    BLUE_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.380 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.380    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.243ns  (logic 6.525ns (49.269%)  route 6.718ns (50.731%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.213     9.719    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.243 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.243    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.064ns  (logic 6.506ns (49.804%)  route 6.558ns (50.196%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.053     9.559    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.064 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.064    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.937ns  (logic 6.530ns (50.477%)  route 6.407ns (49.523%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.902     9.408    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.937 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.937    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 6.525ns (51.054%)  route 6.255ns (48.946%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.750     9.256    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.780 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.780    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.626ns  (logic 6.522ns (51.653%)  route 6.104ns (48.347%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.599     9.105    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.626 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.626    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 6.526ns (52.293%)  route 5.954ns (47.707%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.448     8.955    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.479 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.479    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.307ns  (logic 6.504ns (52.851%)  route 5.803ns (47.149%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.298     8.804    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.307 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.307    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/yBalle_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.171ns  (logic 6.520ns (53.566%)  route 5.652ns (46.434%))
  Logic Levels:           10  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  U3/yBalle_reg[1]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U3/yBalle_reg[1]/Q
                         net (fo=7, routed)           1.103     1.621    U3/yBalle_reg_n_0_[1]
    SLICE_X8Y27          LUT1 (Prop_lut1_I0_O)        0.124     1.745 r  U3/__21_carry_i_14/O
                         net (fo=1, routed)           0.000     1.745    U3/__21_carry_i_14_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.278 r  U3/__21_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.278    U3/__21_carry_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.601 r  U3/__21_carry_i_2/O[1]
                         net (fo=2, routed)           0.860     3.461    U3/__21_carry_i_2_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.306     3.767 r  U3/__21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.767    U3/__21_carry__0_i_5_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.299 r  U3/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.299    U3/__21_carry__0_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.527 f  U3/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.879     5.407    U1/RED_OBUF[3]_inst_i_1_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.313     5.720 r  U1/RED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.662     6.382    U1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.506 r  U1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.147     8.653    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.171 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.171    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/countX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.587%)  route 0.099ns (30.413%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE                         0.000     0.000 r  U1/countX_reg[6]/C
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/countX_reg[6]/Q
                         net (fo=10, routed)          0.099     0.227    U1/Q[6]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.099     0.326 r  U1/countX[7]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U1/countX[7]_i_1_n_0
    SLICE_X3Y29          FDCE                                         r  U1/countX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/countY_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/countY_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE                         0.000     0.000 r  U1/countY_reg[3]/C
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/countY_reg[3]/Q
                         net (fo=9, routed)           0.104     0.252    U1/countY_reg[9]_0[3]
    SLICE_X6Y27          LUT6 (Prop_lut6_I3_O)        0.098     0.350 r  U1/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    U1/p_0_in__0[4]
    SLICE_X6Y27          FDCE                                         r  U1/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VxBalle_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VxBalle_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE                         0.000     0.000 r  U3/VxBalle_reg[11]/C
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VxBalle_reg[11]/Q
                         net (fo=2, routed)           0.167     0.308    U3/VxBalle[11]
    SLICE_X3Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  U3/VxBalle[11]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U3/VxBalle0[11]
    SLICE_X3Y32          FDCE                                         r  U3/VxBalle_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VxBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VxBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE                         0.000     0.000 r  U3/VxBalle_reg[2]/C
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VxBalle_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    U3/VxBalle[2]
    SLICE_X3Y30          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  U3/VxBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U3/VxBalle0[2]
    SLICE_X3Y30          FDCE                                         r  U3/VxBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VxBalle_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VxBalle_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE                         0.000     0.000 r  U3/VxBalle_reg[6]/C
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VxBalle_reg[6]/Q
                         net (fo=2, routed)           0.167     0.308    U3/VxBalle[6]
    SLICE_X3Y31          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  U3/VxBalle[6]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U3/VxBalle0[6]
    SLICE_X3Y31          FDCE                                         r  U3/VxBalle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VyBalle_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VyBalle_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE                         0.000     0.000 r  U3/VyBalle_reg[26]/C
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VyBalle_reg[26]/Q
                         net (fo=2, routed)           0.167     0.308    U3/VyBalle[26]
    SLICE_X9Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  U3/VyBalle[26]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U3/VyBalle0[26]
    SLICE_X9Y36          FDCE                                         r  U3/VyBalle_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VyBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VyBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE                         0.000     0.000 r  U3/VyBalle_reg[2]/C
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VyBalle_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    U3/VyBalle[2]
    SLICE_X9Y30          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  U3/VyBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U3/VyBalle0[2]
    SLICE_X9Y30          FDCE                                         r  U3/VyBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VxBalle_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VxBalle_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  U3/VxBalle_reg[28]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VxBalle_reg[28]/Q
                         net (fo=2, routed)           0.168     0.309    U3/VxBalle[28]
    SLICE_X3Y37          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  U3/VxBalle[28]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U3/VxBalle0[28]
    SLICE_X3Y37          FDCE                                         r  U3/VxBalle_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VyBalle_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VyBalle_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE                         0.000     0.000 r  U3/VyBalle_reg[15]/C
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VyBalle_reg[15]/Q
                         net (fo=2, routed)           0.168     0.309    U3/VyBalle[15]
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  U3/VyBalle[15]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U3/VyBalle0[15]
    SLICE_X9Y32          FDCE                                         r  U3/VyBalle_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/VyBalle_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U3/VyBalle_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE                         0.000     0.000 r  U3/VyBalle_reg[20]/C
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U3/VyBalle_reg[20]/Q
                         net (fo=2, routed)           0.168     0.309    U3/VyBalle[20]
    SLICE_X9Y35          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  U3/VyBalle[20]_i_1/O
                         net (fo=1, routed)           0.000     0.354    U3/VyBalle0[20]
    SLICE_X9Y35          FDCE                                         r  U3/VyBalle_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 1.565ns (21.957%)  route 5.564ns (78.043%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=149, routed)         5.564     7.005    U2/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.129 r  U2/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     7.129    U2/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.786    U2/CLK
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.736ns  (logic 1.441ns (21.396%)  route 5.295ns (78.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=149, routed)         5.295     6.736    U2/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.786    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.736ns  (logic 1.441ns (21.396%)  route 5.295ns (78.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=149, routed)         5.295     6.736    U2/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.445     4.786    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.253ns  (logic 1.565ns (48.126%)  route 1.687ns (51.874%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=149, routed)         1.687     3.129    U0/RST_IBUF
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.124     3.253 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.253    U0/PIXEL_CLK_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500     4.841    U0/CLK
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 1.441ns (45.150%)  route 1.751ns (54.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=149, routed)         1.751     3.192    U0/RST_IBUF
    SLICE_X5Y25          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500     4.841    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 1.441ns (45.150%)  route 1.751ns (54.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=149, routed)         1.751     3.192    U0/RST_IBUF
    SLICE_X5Y25          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.500     4.841    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.210ns (22.279%)  route 0.731ns (77.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=149, routed)         0.731     0.940    U0/RST_IBUF
    SLICE_X5Y25          FDCE                                         f  U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.210ns (22.279%)  route 0.731ns (77.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=149, routed)         0.731     0.940    U0/RST_IBUF
    SLICE_X5Y25          FDCE                                         f  U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X5Y25          FDCE                                         r  U0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.255ns (26.410%)  route 0.709ns (73.590%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=149, routed)         0.709     0.919    U0/RST_IBUF
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.045     0.964 r  U0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.964    U0/PIXEL_CLK_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.848     1.975    U0/CLK
    SLICE_X4Y25          FDRE                                         r  U0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.583ns  (logic 0.210ns (8.110%)  route 2.374ns (91.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=149, routed)         2.374     2.583    U2/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  U2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.583ns  (logic 0.210ns (8.110%)  route 2.374ns (91.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=149, routed)         2.374     2.583    U2/RST_IBUF
    SLICE_X37Y46         FDCE                                         f  U2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X37Y46         FDCE                                         r  U2/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U2/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.728ns  (logic 0.255ns (9.330%)  route 2.474ns (90.670%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=149, routed)         2.474     2.683    U2/RST_IBUF
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.728 r  U2/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.728    U2/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.832     1.959    U2/CLK
    SLICE_X36Y46         FDRE                                         r  U2/BALLE_CLK_reg/C





