

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Oct  6 20:18:41 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        fir
    * Solution:       fir_solution (Vivado IP Flow Target)
    * Product family: azynq
    * Target device:  xa7z010-clg225-1I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |       Modules       | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |          |          |     |
    |       & Loops       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |    FF    |    LUT   | URAM|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+
    |+ fir                |     -|  0.39|       16|  160.000|         -|       17|     -|        no|     -|  2 (2%)|  524 (1%)|  316 (1%)|    -|
    | o Shift_Accum_Loop  |     -|  7.30|       14|  140.000|         5|        1|    11|       yes|     -|       -|         -|         -|    -|
    +---------------------+------+------+---------+---------+----------+---------+------+----------+------+--------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+--------------+------------+---------------+
| Interface    | Data Width | Address Width |
+--------------+------------+---------------+
| s_axi_fir_io | 32         | 4             |
+--------------+------------+---------------+

* S_AXILITE Registers
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface    | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_fir_io | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_fir_io | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_fir_io | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_fir_io | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+--------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 32       |
| y    | ap_vld  | out       | 32       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------+-----+--------+----------+-----+--------+---------+
| Name                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------+-----+--------+----------+-----+--------+---------+
| + fir                  | 2   |        |          |     |        |         |
|   add_ln20_fu_164_p2   | -   |        | add_ln20 | add | fabric | 0       |
|   mul_7s_32s_32_2_1_U1 | 2   |        | mul_ln21 | mul | auto   | 1       |
|   acc_1_fu_193_p2      | -   |        | acc_1    | add | fabric | 0       |
|   add_ln15_fu_175_p2   | -   |        | add_ln15 | add | fabric | 0       |
+------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + fir         | 0    | 0    |        |           |         |      |         |
|   shift_reg_U | -    | -    |        | shift_reg | ram_t2p | auto | 1       |
|   c_U         | -    | -    |        | c         | rom_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+---------------------------------+
| Type      | Options                             | Location                        |
+-----------+-------------------------------------+---------------------------------+
| interface | s_axilite bundle=fir_io port=return | HLS_Code/fir.c:7 in fir, return |
+-----------+-------------------------------------+---------------------------------+


