Analysis & Synthesis report for 141L
Mon Mar 04 22:37:22 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Elapsed Time Per Partition
  9. Analysis & Synthesis Messages
 10. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 04 22:37:22 2013    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; 141L                                     ;
; Top-level Entity Name              ; processor                                ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 0                                        ;
;     Total combinational functions  ; 0                                        ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 4                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; processor          ; 141L               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------+---------+
; processor.v                      ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/processor.v     ;         ;
; data_ram.v                       ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/data_ram.v      ;         ;
; register_file.v                  ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/register_file.v ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/ALU.v           ;         ;
; adder.v                          ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/adder.v         ;         ;
; next_pc_logic.v                  ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/next_pc_logic.v ;         ;
; control.v                        ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/control.v       ;         ;
; sign_extender.v                  ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/sign_extender.v ;         ;
; instr_rom_1.v                    ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/instr_rom_1.v   ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/mux2.v          ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File        ; //psf/Home/Documents/cse141L/mux4.v          ;         ;
; initmem.list                     ; yes             ; Auto-Found Unspecified File  ; //psf/Home/Documents/cse141L/initmem.list    ;         ;
; cycle_counter.v                  ; yes             ; Auto-Found Verilog HDL File  ; //psf/Home/Documents/cse141L/cycle_counter.v ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 4     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |processor                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |processor          ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Mar 04 22:37:20 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 141L -c 141L
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor
Info (12021): Found 1 design units, including 1 entities, in source file data_ram.v
    Info (12023): Found entity 1: data_ram
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file testbench/alu_test_bench.v
    Info (12023): Found entity 1: ALU_TB
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file next_pc_logic.v
    Info (12023): Found entity 1: next_pc_logic
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.bdf
    Info (12023): Found entity 1: fetch_unit
Warning (10274): Verilog HDL macro warning at control.v(11): overriding existing definition for macro "op_add", which was defined in "ALU.v", line 4
Warning (10274): Verilog HDL macro warning at control.v(15): overriding existing definition for macro "op_branch", which was defined in "ALU.v", line 7
Warning (10274): Verilog HDL macro warning at control.v(16): overriding existing definition for macro "op_epar", which was defined in "ALU.v", line 6
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.v
    Info (12023): Found entity 1: sign_extender
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom_1.v
    Info (12023): Found entity 1: instr_rom_1
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom_2.v
    Info (12023): Found entity 1: instr_rom_2
Info (12021): Found 1 design units, including 1 entities, in source file instr_rom_3.v
    Info (12023): Found entity 1: instr_rom_3
Info (12021): Found 1 design units, including 1 entities, in source file testbench/program_runner_1.v
    Info (12023): Found entity 1: program_runner_1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4
Info (12127): Elaborating entity "processor" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:b2v_control"
Warning (10240): Verilog HDL Always Construct warning at control.v(46): inferring latch(es) for variable "halt", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "halt" at control.v(46)
Warning (12125): Using design file cycle_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycle_counter
Info (12128): Elaborating entity "cycle_counter" for hierarchy "cycle_counter:b2v_inst"
Warning (10230): Verilog HDL assignment warning at cycle_counter.v(12): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:b2v_inst1"
Info (12128): Elaborating entity "data_ram" for hierarchy "data_ram:b2v_inst12"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:b2v_inst2"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(33): variable "eq" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (16)
Warning (10235): Verilog HDL Always Construct warning at ALU.v(52): variable "eq" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ALU.v(53): variable "ltgt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at ALU.v(53): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at ALU.v(59): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at ALU.v(29): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(26): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at ALU.v(26)
Info (10041): Inferred latch for "out[1]" at ALU.v(26)
Info (10041): Inferred latch for "out[2]" at ALU.v(26)
Info (10041): Inferred latch for "out[3]" at ALU.v(26)
Info (10041): Inferred latch for "out[4]" at ALU.v(26)
Info (10041): Inferred latch for "out[5]" at ALU.v(26)
Info (10041): Inferred latch for "out[6]" at ALU.v(26)
Info (10041): Inferred latch for "out[7]" at ALU.v(26)
Info (10041): Inferred latch for "out[8]" at ALU.v(26)
Info (10041): Inferred latch for "out[9]" at ALU.v(26)
Info (10041): Inferred latch for "out[10]" at ALU.v(26)
Info (10041): Inferred latch for "out[11]" at ALU.v(26)
Info (10041): Inferred latch for "out[12]" at ALU.v(26)
Info (10041): Inferred latch for "out[13]" at ALU.v(26)
Info (10041): Inferred latch for "out[14]" at ALU.v(26)
Info (10041): Inferred latch for "out[15]" at ALU.v(26)
Info (12128): Elaborating entity "next_pc_logic" for hierarchy "next_pc_logic:b2v_inst3"
Info (12128): Elaborating entity "adder" for hierarchy "adder:b2v_inst4"
Warning (10230): Verilog HDL assignment warning at adder.v(11): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "instr_rom_1" for hierarchy "instr_rom_1:b2v_instr_rom"
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(19): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(20): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(21): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(23): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(24): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(25): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(26): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(27): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(28): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(29): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(30): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(32): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(33): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(34): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(35): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(36): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(37): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(38): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(39): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(40): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(41): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(42): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(43): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(45): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(46): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(47): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(48): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(49): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(50): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(51): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(52): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(53): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at instr_rom_1.v(54): truncated value with size 32 to match size of target (9)
Warning (10270): Verilog HDL Case Statement warning at instr_rom_1.v(17): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at instr_rom_1.v(15): inferring latch(es) for variable "instr_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "instr_out[0]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[1]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[2]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[3]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[4]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[5]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[6]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[7]" at instr_rom_1.v(15)
Info (10041): Inferred latch for "instr_out[8]" at instr_rom_1.v(15)
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:b2v_mux4"
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:b2v_register_file"
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:b2v_sign_extender"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "done" is stuck at VCC
Info (144001): Generated suppressed messages file /Documents/cse141L/output_files/141L.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "restart"
    Warning (15610): No output dependent on input pin "init"
    Warning (15610): No output dependent on input pin "clock"
Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 443 megabytes
    Info: Processing ended: Mon Mar 04 22:37:22 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Documents/cse141L/output_files/141L.map.smsg.


