<annotationInfo>
<annotationInfo>
<item  id="23" filename="./sliding_win.h" linenumber="79" name="trunc_ln203" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="trunc_ln203_fu_176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="24" filename="./sliding_win.h" linenumber="76" name="i" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="i_fu_180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="43" filename="./sliding_win.h" linenumber="76" name="icmp_ln76" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_del" rtlName="icmp_ln76_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="./sliding_win.h" linenumber="84" name="i2_0_i_01_cast" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="i2_0_i_01_cast_fu_221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="25" filename="./sliding_win.h" linenumber="88" name="tmp" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="tmp_reg_258" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="37" filename="./sliding_win.h" linenumber="88" name="tmp_2" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="tmp_2_reg_262" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="48" filename="./sliding_win.h" linenumber="84" name="add_ln84" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="add_ln84_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="49" filename="./sliding_win.h" linenumber="84" name="empty" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="empty_fu_247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="51" filename="./sliding_win.h" linenumber="84" name="icmp_ln84" contextFuncName="sliding_win_1in2out&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, 1024&gt;" moduleName="Loop_sliding_win_out" rtlName="icmp_ln84_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="./window_fn.h" linenumber="102" name="zext_ln102" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="zext_ln102_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="25" filename="./window_fn.h" linenumber="105" name="tmp_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="tmp_1_fu_203_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="./window_fn.h" linenumber="105" name="zext_ln1116" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="zext_ln1116_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="29" filename="./window_fn.h" linenumber="105" name="zext_ln1117" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="grp_fu_267_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="32" filename="./window_fn.h" linenumber="105" name="mul_ln1118" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="hls_real2xfft_muleOg_U14" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="33" filename="./window_fn.h" linenumber="105" name="trunc_ln" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="trunc_ln_reg_348" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="38" filename="./window_fn.h" linenumber="105" name="zext_ln1117_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="grp_fu_273_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="41" filename="./window_fn.h" linenumber="105" name="mul_ln1118_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="hls_real2xfft_muleOg_U15" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="42" filename="./window_fn.h" linenumber="105" name="trunc_ln708_1" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="outdata_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="44" filename="./window_fn.h" linenumber="102" name="add_ln102" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="add_ln102_fu_219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="45" filename="./window_fn.h" linenumber="102" name="empty_7" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="empty_7_fu_225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="47" filename="./window_fn.h" linenumber="102" name="icmp_ln102" contextFuncName="window_fn&lt;ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 3, 0&gt;, ap_fixed&lt;16, 1, 5, 0, 0&gt;, 1024, 2, 2&gt;" moduleName="window_fn" rtlName="icmp_ln102_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="16" filename="real2xfft.cpp" linenumber="77" name="i_01_cast" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="i_01_cast_fu_138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="22" filename="real2xfft.cpp" linenumber="82" name="tmp_last_V" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="dout_TLAST_int" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="23" filename="real2xfft.cpp" linenumber="83" name="tmp_data" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="dout_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="26" filename="real2xfft.cpp" linenumber="77" name="i" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="i_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="27" filename="real2xfft.cpp" linenumber="77" name="trunc_ln77" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="trunc_ln77_fu_164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
<item  id="28" filename="real2xfft.cpp" linenumber="77" name="tmp" contextFuncName="hls_real2xfft" moduleName="Loop_real2xfft_outpu" rtlName="tmp_reg_193" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="56" filename="real2xfft.cpp" linenumber="73" name="_ln73" contextFuncName="hls_real2xfft" moduleName="hls_real2xfft" rtlName="window_fn_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Courses\EEE5060\LabA\Using_IP_with_Zynq\lab2\hls_designs"><\/item>
<\/annotationInfo>
</annotationInfo>
