Flow report for BA1533_TX
Tue Jul 03 01:19:30 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Tue Jul 03 01:19:30 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; BA1533_TX                                   ;
; Top-level Entity Name              ; BA1533_TX                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 1,073 / 49,760 ( 2 % )                      ;
;     Total combinational functions  ; 639 / 49,760 ( 1 % )                        ;
;     Dedicated logic registers      ; 890 / 49,760 ( 2 % )                        ;
; Total registers                    ; 890                                         ;
; Total pins                         ; 8 / 360 ( 2 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,760 / 1,677,312 ( < 1 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/03/2018 01:16:45 ;
; Main task         ; Compilation         ;
; Revision Name     ; BA1533_TX           ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                      ; Value                                                                                                                                                   ; Default Value ; Entity Name ; Section Id       ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID                ; 154946513449771.153056980512352                                                                                                                         ; --            ; --          ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                      ; --            ; --          ; tb               ;
; EDA_ENABLE_GLITCH_FILTERING          ; On                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; On                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_MAP_ILLEGAL_CHARACTERS           ; On                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; tb                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                             ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                                                                                                                               ; <None>        ; --          ; --               ;
; EDA_TEST_BENCH_DESIGN_INSTANCE_NAME  ; DUT                                                                                                                                                     ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                         ; --            ; --          ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/tb/tb.v                                                                                                                             ; --            ; --          ; tb               ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb                                                                                                                                                      ; --            ; --          ; tb               ;
; EDA_TEST_BENCH_NAME                  ; tb                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                                    ; --            ; --          ; eda_simulation   ;
; EDA_WRITE_NODES_FOR_POWER_ESTIMATION ; ALL_NODES                                                                                                                                               ; --            ; --          ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                      ; --            ; --          ; --               ;
; FLOW_ENABLE_POWER_ANALYZER           ; On                                                                                                                                                      ; Off           ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                      ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                            ; rtl/pll/tx_pll_bb.v                                                                                                                                     ; --            ; --          ; --               ;
; MISC_FILE                            ; rtl/pll/tx_pll.ppf                                                                                                                                      ; --            ; --          ; --               ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                   ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                  ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                                     ; --            ; --          ; --               ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE   ; 12.5 %                                                                                                                                                  ; 12.5%         ; --          ; --               ;
; POWER_DEFAULT_TOGGLE_RATE            ; 12.5 %                                                                                                                                                  ; 12.5%         ; --          ; --               ;
; POWER_INPUT_FILE_NAME                ; simulation/modelsim/BA1533_TX.vcd                                                                                                                       ; --            ; --          ; ba1533_tx.vcd    ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                   ; --            ; --          ; --               ;
; POWER_USE_PVA                        ; Off                                                                                                                                                     ; On            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                            ; --            ; --          ; --               ;
; SLD_FILE                             ; db/stp1_auto_stripped.stp                                                                                                                               ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=37                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=37                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=37                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=132                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=128                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=128                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                   ; stp1.stp                                                                                                                                                ; --            ; --          ; --               ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:12     ; 1.0                     ; 5044 MB             ; 00:02:11                           ;
; Fitter                    ; 00:00:21     ; 1.1                     ; 5664 MB             ; 00:00:23                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 4890 MB             ; 00:00:06                           ;
; PowerPlay Power Analyzer  ; 00:00:04     ; 1.3                     ; 5054 MB             ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.3                     ; 5030 MB             ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4860 MB             ; 00:00:02                           ;
; Total                     ; 00:01:50     ; --                      ; --                  ; 00:02:51                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
; PowerPlay Power Analyzer  ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-B7RJQQK  ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off BA1533_TX -c BA1533_TX
quartus_fit --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX
quartus_asm --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX
quartus_pow --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX
quartus_sta BA1533_TX -c BA1533_TX
quartus_eda --read_settings_files=off --write_settings_files=off BA1533_TX -c BA1533_TX



