+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                              Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/utmp16_1_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                      Mayo_sign_with_zynq_i/mayo_sample_oil_0/U0/bram0b_reg[o][o_din][2]/D|
|               clk_fpga_0 |               clk_fpga_0 |             Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0b_reg[o][o_din][25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                    Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |             Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0b_reg[o][o_din][28]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][7]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                     Mayo_sign_with_zynq_i/MAYO_SIGNING_FSM_0/U0/bram2a_reg[o][o_din][8]/D|
|               clk_fpga_0 |               clk_fpga_0 |             Mayo_sign_with_zynq_i/LInear_Combination/mayo_linear_combinat_0/U0/bram0b_reg[o][o_din][26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                         Mayo_sign_with_zynq_i/mayo_reduce_extension_0/U0/input_coef_reg_0_3_25_25/SP/ADR0|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
