
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003a74  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000118  20003a74  20003a74  0000ba74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006c  20003b8c  20003b8c  0000bb8c  2**2
                  ALLOC
  3 .stack        00003000  20003bf8  20003bf8  0000bb8c  2**0
                  ALLOC
  4 .comment      000001ae  00000000  00000000  0000bb8c  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000140  00000000  00000000  0000bd3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000949  00000000  00000000  0000be7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00005d72  00000000  00000000  0000c7c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c20  00000000  00000000  00012535  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001b70  00000000  00000000  00013155  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000df8  00000000  00000000  00014cc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000024c8  00000000  00000000  00015ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001748  00000000  00000000  00017f88  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000314cf  00000000  00000000  000196d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0004ab9f  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	20002fb1 	.word	0x20002fb1
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002809 	.word	0x20002809
2000006c:	20002835 	.word	0x20002835
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>
2000031c:	e7fe      	b.n	2000031c <WdogWakeup_IRQHandler+0x2>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200032ed 	.word	0x200032ed
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20003a74 	.word	0x20003a74
20000450:	20003a74 	.word	0x20003a74
20000454:	20003a74 	.word	0x20003a74
20000458:	20003b8c 	.word	0x20003b8c
2000045c:	00000000 	.word	0x00000000
20000460:	20003b8c 	.word	0x20003b8c
20000464:	20003bf8 	.word	0x20003bf8
20000468:	200037fd 	.word	0x200037fd
2000046c:	20001bd9 	.word	0x20001bd9

20000470 <__do_global_dtors_aux>:
20000470:	f643 338c 	movw	r3, #15244	; 0x3b8c
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f643 2074 	movw	r0, #14964	; 0x3a74
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b088      	sub	sp, #32
200004a4:	af00      	add	r7, sp, #0
200004a6:	60f8      	str	r0, [r7, #12]
200004a8:	60b9      	str	r1, [r7, #8]
200004aa:	607a      	str	r2, [r7, #4]
200004ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
200004ae:	68fb      	ldr	r3, [r7, #12]
200004b0:	68ba      	ldr	r2, [r7, #8]
200004b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
200004b4:	68fb      	ldr	r3, [r7, #12]
200004b6:	681b      	ldr	r3, [r3, #0]
200004b8:	f103 0308 	add.w	r3, r3, #8
200004bc:	4618      	mov	r0, r3
200004be:	f04f 0100 	mov.w	r1, #0
200004c2:	f001 fc27 	bl	20001d14 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
200004c6:	68fb      	ldr	r3, [r7, #12]
200004c8:	681b      	ldr	r3, [r3, #0]
200004ca:	f103 030c 	add.w	r3, r3, #12
200004ce:	4618      	mov	r0, r3
200004d0:	f04f 0100 	mov.w	r1, #0
200004d4:	f001 fc1e 	bl	20001d14 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
200004d8:	68fb      	ldr	r3, [r7, #12]
200004da:	681b      	ldr	r3, [r3, #0]
200004dc:	4618      	mov	r0, r3
200004de:	6879      	ldr	r1, [r7, #4]
200004e0:	f001 fbe8 	bl	20001cb4 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
200004e4:	683b      	ldr	r3, [r7, #0]
200004e6:	2b00      	cmp	r3, #0
200004e8:	d111      	bne.n	2000050e <PWM_init+0x6e>
200004ea:	f643 1350 	movw	r3, #14672	; 0x3950
200004ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f2:	f107 0c10 	add.w	ip, r7, #16
200004f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200004f8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200004fc:	f8ac 3000 	strh.w	r3, [ip]
20000500:	f107 0310 	add.w	r3, r7, #16
20000504:	4618      	mov	r0, r3
20000506:	f04f 01ae 	mov.w	r1, #174	; 0xae
2000050a:	f001 fbbf 	bl	20001c8c <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
2000050e:	68fb      	ldr	r3, [r7, #12]
20000510:	681b      	ldr	r3, [r3, #0]
20000512:	f103 0304 	add.w	r3, r3, #4
20000516:	4618      	mov	r0, r3
20000518:	6839      	ldr	r1, [r7, #0]
2000051a:	f001 fbcb 	bl	20001cb4 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
2000051e:	68fb      	ldr	r3, [r7, #12]
20000520:	681b      	ldr	r3, [r3, #0]
20000522:	f103 0310 	add.w	r3, r3, #16
20000526:	4618      	mov	r0, r3
20000528:	f04f 0100 	mov.w	r1, #0
2000052c:	f001 fbc2 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
20000530:	68fb      	ldr	r3, [r7, #12]
20000532:	681b      	ldr	r3, [r3, #0]
20000534:	f103 0318 	add.w	r3, r3, #24
20000538:	4618      	mov	r0, r3
2000053a:	f04f 0100 	mov.w	r1, #0
2000053e:	f001 fbb9 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
20000542:	68fb      	ldr	r3, [r7, #12]
20000544:	681b      	ldr	r3, [r3, #0]
20000546:	f103 0320 	add.w	r3, r3, #32
2000054a:	4618      	mov	r0, r3
2000054c:	f04f 0100 	mov.w	r1, #0
20000550:	f001 fbb0 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
20000554:	68fb      	ldr	r3, [r7, #12]
20000556:	681b      	ldr	r3, [r3, #0]
20000558:	f103 0328 	add.w	r3, r3, #40	; 0x28
2000055c:	4618      	mov	r0, r3
2000055e:	f04f 0100 	mov.w	r1, #0
20000562:	f001 fba7 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
20000566:	68fb      	ldr	r3, [r7, #12]
20000568:	681b      	ldr	r3, [r3, #0]
2000056a:	f103 0330 	add.w	r3, r3, #48	; 0x30
2000056e:	4618      	mov	r0, r3
20000570:	f04f 0100 	mov.w	r1, #0
20000574:	f001 fb9e 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
20000578:	68fb      	ldr	r3, [r7, #12]
2000057a:	681b      	ldr	r3, [r3, #0]
2000057c:	f103 0338 	add.w	r3, r3, #56	; 0x38
20000580:	4618      	mov	r0, r3
20000582:	f04f 0100 	mov.w	r1, #0
20000586:	f001 fb95 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
2000058a:	68fb      	ldr	r3, [r7, #12]
2000058c:	681b      	ldr	r3, [r3, #0]
2000058e:	f103 0340 	add.w	r3, r3, #64	; 0x40
20000592:	4618      	mov	r0, r3
20000594:	f04f 0100 	mov.w	r1, #0
20000598:	f001 fb8c 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
2000059c:	68fb      	ldr	r3, [r7, #12]
2000059e:	681b      	ldr	r3, [r3, #0]
200005a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
200005a4:	4618      	mov	r0, r3
200005a6:	f04f 0100 	mov.w	r1, #0
200005aa:	f001 fb83 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
200005ae:	68fb      	ldr	r3, [r7, #12]
200005b0:	681b      	ldr	r3, [r3, #0]
200005b2:	f103 0350 	add.w	r3, r3, #80	; 0x50
200005b6:	4618      	mov	r0, r3
200005b8:	f04f 0100 	mov.w	r1, #0
200005bc:	f001 fb7a 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
200005c0:	68fb      	ldr	r3, [r7, #12]
200005c2:	681b      	ldr	r3, [r3, #0]
200005c4:	f103 0358 	add.w	r3, r3, #88	; 0x58
200005c8:	4618      	mov	r0, r3
200005ca:	f04f 0100 	mov.w	r1, #0
200005ce:	f001 fb71 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
200005d2:	68fb      	ldr	r3, [r7, #12]
200005d4:	681b      	ldr	r3, [r3, #0]
200005d6:	f103 0360 	add.w	r3, r3, #96	; 0x60
200005da:	4618      	mov	r0, r3
200005dc:	f04f 0100 	mov.w	r1, #0
200005e0:	f001 fb68 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
200005e4:	68fb      	ldr	r3, [r7, #12]
200005e6:	681b      	ldr	r3, [r3, #0]
200005e8:	f103 0368 	add.w	r3, r3, #104	; 0x68
200005ec:	4618      	mov	r0, r3
200005ee:	f04f 0100 	mov.w	r1, #0
200005f2:	f001 fb5f 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
200005f6:	68fb      	ldr	r3, [r7, #12]
200005f8:	681b      	ldr	r3, [r3, #0]
200005fa:	f103 0370 	add.w	r3, r3, #112	; 0x70
200005fe:	4618      	mov	r0, r3
20000600:	f04f 0100 	mov.w	r1, #0
20000604:	f001 fb56 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
20000608:	68fb      	ldr	r3, [r7, #12]
2000060a:	681b      	ldr	r3, [r3, #0]
2000060c:	f103 0378 	add.w	r3, r3, #120	; 0x78
20000610:	4618      	mov	r0, r3
20000612:	f04f 0100 	mov.w	r1, #0
20000616:	f001 fb4d 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
2000061a:	68fb      	ldr	r3, [r7, #12]
2000061c:	681b      	ldr	r3, [r3, #0]
2000061e:	f103 0380 	add.w	r3, r3, #128	; 0x80
20000622:	4618      	mov	r0, r3
20000624:	f04f 0100 	mov.w	r1, #0
20000628:	f001 fb44 	bl	20001cb4 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
2000062c:	68fb      	ldr	r3, [r7, #12]
2000062e:	681b      	ldr	r3, [r3, #0]
20000630:	f103 0388 	add.w	r3, r3, #136	; 0x88
20000634:	4618      	mov	r0, r3
20000636:	f04f 0100 	mov.w	r1, #0
2000063a:	f001 fb3b 	bl	20001cb4 <HW_set_32bit_reg>
}
2000063e:	f107 0720 	add.w	r7, r7, #32
20000642:	46bd      	mov	sp, r7
20000644:	bd80      	pop	{r7, pc}
20000646:	bf00      	nop

20000648 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
20000648:	b580      	push	{r7, lr}
2000064a:	b08a      	sub	sp, #40	; 0x28
2000064c:	af00      	add	r7, sp, #0
2000064e:	6078      	str	r0, [r7, #4]
20000650:	460b      	mov	r3, r1
20000652:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000654:	78fb      	ldrb	r3, [r7, #3]
20000656:	2b00      	cmp	r3, #0
20000658:	d111      	bne.n	2000067e <PWM_enable+0x36>
2000065a:	f643 1350 	movw	r3, #14672	; 0x3950
2000065e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000662:	f107 0c18 	add.w	ip, r7, #24
20000666:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000668:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000066c:	f8ac 3000 	strh.w	r3, [ip]
20000670:	f107 0318 	add.w	r3, r7, #24
20000674:	4618      	mov	r0, r3
20000676:	f04f 01d3 	mov.w	r1, #211	; 0xd3
2000067a:	f001 fb07 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
2000067e:	78fb      	ldrb	r3, [r7, #3]
20000680:	2b10      	cmp	r3, #16
20000682:	d911      	bls.n	200006a8 <PWM_enable+0x60>
20000684:	f643 1350 	movw	r3, #14672	; 0x3950
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	f107 0c08 	add.w	ip, r7, #8
20000690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000692:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000696:	f8ac 3000 	strh.w	r3, [ip]
2000069a:	f107 0308 	add.w	r3, r7, #8
2000069e:	4618      	mov	r0, r3
200006a0:	f04f 01d4 	mov.w	r1, #212	; 0xd4
200006a4:	f001 faf2 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
200006a8:	78fb      	ldrb	r3, [r7, #3]
200006aa:	2b00      	cmp	r3, #0
200006ac:	d046      	beq.n	2000073c <PWM_enable+0xf4>
200006ae:	78fb      	ldrb	r3, [r7, #3]
200006b0:	2b10      	cmp	r3, #16
200006b2:	d843      	bhi.n	2000073c <PWM_enable+0xf4>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
200006b4:	78fa      	ldrb	r2, [r7, #3]
200006b6:	f643 034c 	movw	r3, #14412	; 0x384c
200006ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006be:	5c9b      	ldrb	r3, [r3, r2]
200006c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
200006c4:	78fb      	ldrb	r3, [r7, #3]
200006c6:	2b08      	cmp	r3, #8
200006c8:	d81c      	bhi.n	20000704 <PWM_enable+0xbc>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
200006ca:	687b      	ldr	r3, [r7, #4]
200006cc:	681b      	ldr	r3, [r3, #0]
200006ce:	f103 0308 	add.w	r3, r3, #8
200006d2:	4618      	mov	r0, r3
200006d4:	f001 fb20 	bl	20001d18 <HW_get_8bit_reg>
200006d8:	4603      	mov	r3, r0
200006da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
200006de:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
200006e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200006e6:	ea42 0303 	orr.w	r3, r2, r3
200006ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
200006ee:	687b      	ldr	r3, [r7, #4]
200006f0:	681b      	ldr	r3, [r3, #0]
200006f2:	f103 0208 	add.w	r2, r3, #8
200006f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
200006fa:	4610      	mov	r0, r2
200006fc:	4619      	mov	r1, r3
200006fe:	f001 fb09 	bl	20001d14 <HW_set_8bit_reg>
20000702:	e01b      	b.n	2000073c <PWM_enable+0xf4>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
20000704:	687b      	ldr	r3, [r7, #4]
20000706:	681b      	ldr	r3, [r3, #0]
20000708:	f103 030c 	add.w	r3, r3, #12
2000070c:	4618      	mov	r0, r3
2000070e:	f001 fb03 	bl	20001d18 <HW_get_8bit_reg>
20000712:	4603      	mov	r3, r0
20000714:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables |= pwm_id_mask;
20000718:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
2000071c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
20000720:	ea42 0303 	orr.w	r3, r2, r3
20000724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
20000728:	687b      	ldr	r3, [r7, #4]
2000072a:	681b      	ldr	r3, [r3, #0]
2000072c:	f103 020c 	add.w	r2, r3, #12
20000730:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
20000734:	4610      	mov	r0, r2
20000736:	4619      	mov	r1, r3
20000738:	f001 faec 	bl	20001d14 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
2000073c:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000740:	46bd      	mov	sp, r7
20000742:	bd80      	pop	{r7, pc}

20000744 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
20000744:	b580      	push	{r7, lr}
20000746:	b08a      	sub	sp, #40	; 0x28
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
2000074c:	460b      	mov	r3, r1
2000074e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000750:	78fb      	ldrb	r3, [r7, #3]
20000752:	2b00      	cmp	r3, #0
20000754:	d111      	bne.n	2000077a <PWM_disable+0x36>
20000756:	f643 1350 	movw	r3, #14672	; 0x3950
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	f107 0c18 	add.w	ip, r7, #24
20000762:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000764:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000768:	f8ac 3000 	strh.w	r3, [ip]
2000076c:	f107 0318 	add.w	r3, r7, #24
20000770:	4618      	mov	r0, r3
20000772:	f240 1101 	movw	r1, #257	; 0x101
20000776:	f001 fa89 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
2000077a:	78fb      	ldrb	r3, [r7, #3]
2000077c:	2b10      	cmp	r3, #16
2000077e:	d911      	bls.n	200007a4 <PWM_disable+0x60>
20000780:	f643 1350 	movw	r3, #14672	; 0x3950
20000784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000788:	f107 0c08 	add.w	ip, r7, #8
2000078c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000078e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000792:	f8ac 3000 	strh.w	r3, [ip]
20000796:	f107 0308 	add.w	r3, r7, #8
2000079a:	4618      	mov	r0, r3
2000079c:	f44f 7181 	mov.w	r1, #258	; 0x102
200007a0:	f001 fa74 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
200007a4:	78fb      	ldrb	r3, [r7, #3]
200007a6:	2b00      	cmp	r3, #0
200007a8:	d04c      	beq.n	20000844 <PWM_disable+0x100>
200007aa:	78fb      	ldrb	r3, [r7, #3]
200007ac:	2b10      	cmp	r3, #16
200007ae:	d849      	bhi.n	20000844 <PWM_disable+0x100>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
200007b0:	78fa      	ldrb	r2, [r7, #3]
200007b2:	f643 034c 	movw	r3, #14412	; 0x384c
200007b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ba:	5c9b      	ldrb	r3, [r3, r2]
200007bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if ( pwm_id < PWM_9 )
200007c0:	78fb      	ldrb	r3, [r7, #3]
200007c2:	2b08      	cmp	r3, #8
200007c4:	d81f      	bhi.n	20000806 <PWM_disable+0xc2>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
200007c6:	687b      	ldr	r3, [r7, #4]
200007c8:	681b      	ldr	r3, [r3, #0]
200007ca:	f103 0308 	add.w	r3, r3, #8
200007ce:	4618      	mov	r0, r3
200007d0:	f001 faa2 	bl	20001d18 <HW_get_8bit_reg>
200007d4:	4603      	mov	r3, r0
200007d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
200007da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
200007de:	ea6f 0303 	mvn.w	r3, r3
200007e2:	b2da      	uxtb	r2, r3
200007e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
200007e8:	ea02 0303 	and.w	r3, r2, r3
200007ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
200007f0:	687b      	ldr	r3, [r7, #4]
200007f2:	681b      	ldr	r3, [r3, #0]
200007f4:	f103 0208 	add.w	r2, r3, #8
200007f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
200007fc:	4610      	mov	r0, r2
200007fe:	4619      	mov	r1, r3
20000800:	f001 fa88 	bl	20001d14 <HW_set_8bit_reg>
20000804:	e01e      	b.n	20000844 <PWM_disable+0x100>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
20000806:	687b      	ldr	r3, [r7, #4]
20000808:	681b      	ldr	r3, [r3, #0]
2000080a:	f103 030c 	add.w	r3, r3, #12
2000080e:	4618      	mov	r0, r3
20000810:	f001 fa82 	bl	20001d18 <HW_get_8bit_reg>
20000814:	4603      	mov	r3, r0
20000816:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            pwm_enables &= (uint8_t)~pwm_id_mask;
2000081a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
2000081e:	ea6f 0303 	mvn.w	r3, r3
20000822:	b2da      	uxtb	r2, r3
20000824:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
20000828:	ea02 0303 	and.w	r3, r2, r3
2000082c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            HAL_set_8bit_reg
20000830:	687b      	ldr	r3, [r7, #4]
20000832:	681b      	ldr	r3, [r3, #0]
20000834:	f103 020c 	add.w	r2, r3, #12
20000838:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
2000083c:	4610      	mov	r0, r2
2000083e:	4619      	mov	r1, r3
20000840:	f001 fa68 	bl	20001d14 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
20000844:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000848:	46bd      	mov	sp, r7
2000084a:	bd80      	pop	{r7, pc}

2000084c <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
2000084c:	b580      	push	{r7, lr}
2000084e:	b086      	sub	sp, #24
20000850:	af00      	add	r7, sp, #0
20000852:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
20000854:	687b      	ldr	r3, [r7, #4]
20000856:	681b      	ldr	r3, [r3, #0]
20000858:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
2000085c:	4618      	mov	r0, r3
2000085e:	f04f 0101 	mov.w	r1, #1
20000862:	f001 fa3f 	bl	20001ce4 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
20000866:	687b      	ldr	r3, [r7, #4]
20000868:	681b      	ldr	r3, [r3, #0]
2000086a:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
2000086e:	4618      	mov	r0, r3
20000870:	f001 fa3a 	bl	20001ce8 <HW_get_16bit_reg>
20000874:	4603      	mov	r3, r0
20000876:	2b01      	cmp	r3, #1
20000878:	d011      	beq.n	2000089e <PWM_enable_synch_update+0x52>
2000087a:	f643 1350 	movw	r3, #14672	; 0x3950
2000087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000882:	f107 0c08 	add.w	ip, r7, #8
20000886:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000888:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000088c:	f8ac 3000 	strh.w	r3, [ip]
20000890:	f107 0308 	add.w	r3, r7, #8
20000894:	4618      	mov	r0, r3
20000896:	f44f 7198 	mov.w	r1, #304	; 0x130
2000089a:	f001 f9f7 	bl	20001c8c <HAL_assert_fail>
}
2000089e:	f107 0718 	add.w	r7, r7, #24
200008a2:	46bd      	mov	sp, r7
200008a4:	bd80      	pop	{r7, pc}
200008a6:	bf00      	nop

200008a8 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
200008a8:	b580      	push	{r7, lr}
200008aa:	b086      	sub	sp, #24
200008ac:	af00      	add	r7, sp, #0
200008ae:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
200008b0:	687b      	ldr	r3, [r7, #4]
200008b2:	681b      	ldr	r3, [r3, #0]
200008b4:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
200008b8:	4618      	mov	r0, r3
200008ba:	f04f 0100 	mov.w	r1, #0
200008be:	f001 fa11 	bl	20001ce4 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
200008c2:	687b      	ldr	r3, [r7, #4]
200008c4:	681b      	ldr	r3, [r3, #0]
200008c6:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
200008ca:	4618      	mov	r0, r3
200008cc:	f001 fa0c 	bl	20001ce8 <HW_get_16bit_reg>
200008d0:	4603      	mov	r3, r0
200008d2:	2b00      	cmp	r3, #0
200008d4:	d011      	beq.n	200008fa <PWM_disable_synch_update+0x52>
200008d6:	f643 1350 	movw	r3, #14672	; 0x3950
200008da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008de:	f107 0c08 	add.w	ip, r7, #8
200008e2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200008e4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200008e8:	f8ac 3000 	strh.w	r3, [ip]
200008ec:	f107 0308 	add.w	r3, r7, #8
200008f0:	4618      	mov	r0, r3
200008f2:	f44f 71a1 	mov.w	r1, #322	; 0x142
200008f6:	f001 f9c9 	bl	20001c8c <HAL_assert_fail>
}
200008fa:	f107 0718 	add.w	r7, r7, #24
200008fe:	46bd      	mov	sp, r7
20000900:	bd80      	pop	{r7, pc}
20000902:	bf00      	nop

20000904 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
20000904:	b580      	push	{r7, lr}
20000906:	b098      	sub	sp, #96	; 0x60
20000908:	af00      	add	r7, sp, #0
2000090a:	60f8      	str	r0, [r7, #12]
2000090c:	460b      	mov	r3, r1
2000090e:	607a      	str	r2, [r7, #4]
20000910:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000912:	7afb      	ldrb	r3, [r7, #11]
20000914:	2b00      	cmp	r3, #0
20000916:	d111      	bne.n	2000093c <PWM_set_duty_cycle+0x38>
20000918:	f643 1350 	movw	r3, #14672	; 0x3950
2000091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000920:	f107 0c44 	add.w	ip, r7, #68	; 0x44
20000924:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000926:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000092a:	f8ac 3000 	strh.w	r3, [ip]
2000092e:	f107 0344 	add.w	r3, r7, #68	; 0x44
20000932:	4618      	mov	r0, r3
20000934:	f44f 71a9 	mov.w	r1, #338	; 0x152
20000938:	f001 f9a8 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
2000093c:	7afb      	ldrb	r3, [r7, #11]
2000093e:	2b10      	cmp	r3, #16
20000940:	d911      	bls.n	20000966 <PWM_set_duty_cycle+0x62>
20000942:	f643 1350 	movw	r3, #14672	; 0x3950
20000946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000094a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
2000094e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000954:	f8ac 3000 	strh.w	r3, [ip]
20000958:	f107 0334 	add.w	r3, r7, #52	; 0x34
2000095c:	4618      	mov	r0, r3
2000095e:	f240 1153 	movw	r1, #339	; 0x153
20000962:	f001 f993 	bl	20001c8c <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
20000966:	68fb      	ldr	r3, [r7, #12]
20000968:	681b      	ldr	r3, [r3, #0]
2000096a:	f103 0304 	add.w	r3, r3, #4
2000096e:	4618      	mov	r0, r3
20000970:	f001 f9a2 	bl	20001cb8 <HW_get_32bit_reg>
20000974:	4603      	mov	r3, r0
20000976:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_ASSERT( duty_cycle <= period );
20000978:	687a      	ldr	r2, [r7, #4]
2000097a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
2000097c:	429a      	cmp	r2, r3
2000097e:	d911      	bls.n	200009a4 <PWM_set_duty_cycle+0xa0>
20000980:	f643 1350 	movw	r3, #14672	; 0x3950
20000984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000988:	f107 0c24 	add.w	ip, r7, #36	; 0x24
2000098c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000098e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000992:	f8ac 3000 	strh.w	r3, [ip]
20000996:	f107 0324 	add.w	r3, r7, #36	; 0x24
2000099a:	4618      	mov	r0, r3
2000099c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
200009a0:	f001 f974 	bl	20001c8c <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
200009a4:	7afb      	ldrb	r3, [r7, #11]
200009a6:	2b00      	cmp	r3, #0
200009a8:	d057      	beq.n	20000a5a <PWM_set_duty_cycle+0x156>
200009aa:	7afb      	ldrb	r3, [r7, #11]
200009ac:	2b10      	cmp	r3, #16
200009ae:	d854      	bhi.n	20000a5a <PWM_set_duty_cycle+0x156>
    {
        if ( duty_cycle == 0u )
200009b0:	687b      	ldr	r3, [r7, #4]
200009b2:	2b00      	cmp	r3, #0
200009b4:	d105      	bne.n	200009c2 <PWM_set_duty_cycle+0xbe>
        {
            PWM_disable( pwm_inst, pwm_id );
200009b6:	7afb      	ldrb	r3, [r7, #11]
200009b8:	68f8      	ldr	r0, [r7, #12]
200009ba:	4619      	mov	r1, r3
200009bc:	f7ff fec2 	bl	20000744 <PWM_disable>
200009c0:	e04b      	b.n	20000a5a <PWM_set_duty_cycle+0x156>
        }
        else
        {
            HW_set_32bit_reg
200009c2:	68fb      	ldr	r3, [r7, #12]
200009c4:	681a      	ldr	r2, [r3, #0]
200009c6:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
200009c8:	f643 0384 	movw	r3, #14468	; 0x3884
200009cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
200009d4:	4413      	add	r3, r2
200009d6:	4618      	mov	r0, r3
200009d8:	f04f 0100 	mov.w	r1, #0
200009dc:	f001 f96a 	bl	20001cb4 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
200009e0:	68fb      	ldr	r3, [r7, #12]
200009e2:	681a      	ldr	r2, [r3, #0]
200009e4:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
200009e6:	f643 03c8 	movw	r3, #14536	; 0x38c8
200009ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
200009f2:	4413      	add	r3, r2
200009f4:	4618      	mov	r0, r3
200009f6:	6879      	ldr	r1, [r7, #4]
200009f8:	f001 f95c 	bl	20001cb4 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
200009fc:	7afa      	ldrb	r2, [r7, #11]
200009fe:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000a0a:	65fb      	str	r3, [r7, #92]	; 0x5c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
20000a0c:	68fb      	ldr	r3, [r7, #12]
20000a0e:	681a      	ldr	r2, [r3, #0]
20000a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
20000a12:	4413      	add	r3, r2
20000a14:	4618      	mov	r0, r3
20000a16:	f001 f97f 	bl	20001d18 <HW_get_8bit_reg>
20000a1a:	4603      	mov	r3, r0
20000a1c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
20000a20:	687b      	ldr	r3, [r7, #4]
20000a22:	b2db      	uxtb	r3, r3
20000a24:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
20000a28:	429a      	cmp	r2, r3
20000a2a:	d011      	beq.n	20000a50 <PWM_set_duty_cycle+0x14c>
20000a2c:	f643 1350 	movw	r3, #14672	; 0x3950
20000a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a34:	f107 0c14 	add.w	ip, r7, #20
20000a38:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000a3a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000a3e:	f8ac 3000 	strh.w	r3, [ip]
20000a42:	f107 0314 	add.w	r3, r7, #20
20000a46:	4618      	mov	r0, r3
20000a48:	f240 117d 	movw	r1, #381	; 0x17d
20000a4c:	f001 f91e 	bl	20001c8c <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
20000a50:	7afb      	ldrb	r3, [r7, #11]
20000a52:	68f8      	ldr	r0, [r7, #12]
20000a54:	4619      	mov	r1, r3
20000a56:	f7ff fdf7 	bl	20000648 <PWM_enable>
        }
    }
}
20000a5a:	f107 0760 	add.w	r7, r7, #96	; 0x60
20000a5e:	46bd      	mov	sp, r7
20000a60:	bd80      	pop	{r7, pc}
20000a62:	bf00      	nop

20000a64 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
20000a64:	b580      	push	{r7, lr}
20000a66:	b0a2      	sub	sp, #136	; 0x88
20000a68:	af00      	add	r7, sp, #0
20000a6a:	60f8      	str	r0, [r7, #12]
20000a6c:	607a      	str	r2, [r7, #4]
20000a6e:	603b      	str	r3, [r7, #0]
20000a70:	460b      	mov	r3, r1
20000a72:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000a74:	7afb      	ldrb	r3, [r7, #11]
20000a76:	2b00      	cmp	r3, #0
20000a78:	d111      	bne.n	20000a9e <PWM_set_edges+0x3a>
20000a7a:	f643 1350 	movw	r3, #14672	; 0x3950
20000a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a82:	f107 0c64 	add.w	ip, r7, #100	; 0x64
20000a86:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000a88:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000a8c:	f8ac 3000 	strh.w	r3, [ip]
20000a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
20000a94:	4618      	mov	r0, r3
20000a96:	f44f 71c9 	mov.w	r1, #402	; 0x192
20000a9a:	f001 f8f7 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
20000a9e:	7afb      	ldrb	r3, [r7, #11]
20000aa0:	2b10      	cmp	r3, #16
20000aa2:	d911      	bls.n	20000ac8 <PWM_set_edges+0x64>
20000aa4:	f643 1350 	movw	r3, #14672	; 0x3950
20000aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aac:	f107 0c54 	add.w	ip, r7, #84	; 0x54
20000ab0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000ab2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000ab6:	f8ac 3000 	strh.w	r3, [ip]
20000aba:	f107 0354 	add.w	r3, r7, #84	; 0x54
20000abe:	4618      	mov	r0, r3
20000ac0:	f240 1193 	movw	r1, #403	; 0x193
20000ac4:	f001 f8e2 	bl	20001c8c <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
20000ac8:	68fb      	ldr	r3, [r7, #12]
20000aca:	681b      	ldr	r3, [r3, #0]
20000acc:	f103 0304 	add.w	r3, r3, #4
20000ad0:	4618      	mov	r0, r3
20000ad2:	f001 f8f1 	bl	20001cb8 <HW_get_32bit_reg>
20000ad6:	4603      	mov	r3, r0
20000ad8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_ASSERT( pos_edge <= period );
20000ada:	687a      	ldr	r2, [r7, #4]
20000adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
20000ade:	429a      	cmp	r2, r3
20000ae0:	d911      	bls.n	20000b06 <PWM_set_edges+0xa2>
20000ae2:	f643 1350 	movw	r3, #14672	; 0x3950
20000ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aea:	f107 0c44 	add.w	ip, r7, #68	; 0x44
20000aee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000af0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000af4:	f8ac 3000 	strh.w	r3, [ip]
20000af8:	f107 0344 	add.w	r3, r7, #68	; 0x44
20000afc:	4618      	mov	r0, r3
20000afe:	f240 119d 	movw	r1, #413	; 0x19d
20000b02:	f001 f8c3 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
20000b06:	683a      	ldr	r2, [r7, #0]
20000b08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
20000b0a:	429a      	cmp	r2, r3
20000b0c:	d911      	bls.n	20000b32 <PWM_set_edges+0xce>
20000b0e:	f643 1350 	movw	r3, #14672	; 0x3950
20000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b16:	f107 0c34 	add.w	ip, r7, #52	; 0x34
20000b1a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000b1c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000b20:	f8ac 3000 	strh.w	r3, [ip]
20000b24:	f107 0334 	add.w	r3, r7, #52	; 0x34
20000b28:	4618      	mov	r0, r3
20000b2a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
20000b2e:	f001 f8ad 	bl	20001c8c <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
20000b32:	7afb      	ldrb	r3, [r7, #11]
20000b34:	2b00      	cmp	r3, #0
20000b36:	d074      	beq.n	20000c22 <PWM_set_edges+0x1be>
20000b38:	7afb      	ldrb	r3, [r7, #11]
20000b3a:	2b10      	cmp	r3, #16
20000b3c:	d871      	bhi.n	20000c22 <PWM_set_edges+0x1be>
    {
        HW_set_32bit_reg
20000b3e:	68fb      	ldr	r3, [r7, #12]
20000b40:	681a      	ldr	r2, [r3, #0]
20000b42:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
20000b44:	f643 0384 	movw	r3, #14468	; 0x3884
20000b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
20000b50:	4413      	add	r3, r2
20000b52:	4618      	mov	r0, r3
20000b54:	6879      	ldr	r1, [r7, #4]
20000b56:	f001 f8ad 	bl	20001cb4 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
20000b5a:	7afa      	ldrb	r2, [r7, #11]
20000b5c:	f643 0384 	movw	r3, #14468	; 0x3884
20000b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000b68:	67fb      	str	r3, [r7, #124]	; 0x7c
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
20000b6a:	68fb      	ldr	r3, [r7, #12]
20000b6c:	681a      	ldr	r2, [r3, #0]
20000b6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
20000b70:	4413      	add	r3, r2
20000b72:	4618      	mov	r0, r3
20000b74:	f001 f8d0 	bl	20001d18 <HW_get_8bit_reg>
20000b78:	4603      	mov	r3, r0
20000b7a:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
20000b7e:	687b      	ldr	r3, [r7, #4]
20000b80:	b2db      	uxtb	r3, r3
20000b82:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
20000b86:	429a      	cmp	r2, r3
20000b88:	d011      	beq.n	20000bae <PWM_set_edges+0x14a>
20000b8a:	f643 1350 	movw	r3, #14672	; 0x3950
20000b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b92:	f107 0c24 	add.w	ip, r7, #36	; 0x24
20000b96:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000b98:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000b9c:	f8ac 3000 	strh.w	r3, [ip]
20000ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000ba4:	4618      	mov	r0, r3
20000ba6:	f240 11b5 	movw	r1, #437	; 0x1b5
20000baa:	f001 f86f 	bl	20001c8c <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
20000bae:	68fb      	ldr	r3, [r7, #12]
20000bb0:	681a      	ldr	r2, [r3, #0]
20000bb2:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
20000bb4:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
20000bc0:	4413      	add	r3, r2
20000bc2:	4618      	mov	r0, r3
20000bc4:	6839      	ldr	r1, [r7, #0]
20000bc6:	f001 f875 	bl	20001cb4 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
20000bca:	7afa      	ldrb	r2, [r7, #11]
20000bcc:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000bd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
20000bdc:	68fb      	ldr	r3, [r7, #12]
20000bde:	681a      	ldr	r2, [r3, #0]
20000be0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
20000be4:	4413      	add	r3, r2
20000be6:	4618      	mov	r0, r3
20000be8:	f001 f896 	bl	20001d18 <HW_get_8bit_reg>
20000bec:	4603      	mov	r3, r0
20000bee:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
20000bf2:	683b      	ldr	r3, [r7, #0]
20000bf4:	b2db      	uxtb	r3, r3
20000bf6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
20000bfa:	429a      	cmp	r2, r3
20000bfc:	d011      	beq.n	20000c22 <PWM_set_edges+0x1be>
20000bfe:	f643 1350 	movw	r3, #14672	; 0x3950
20000c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c06:	f107 0c14 	add.w	ip, r7, #20
20000c0a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000c0c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000c10:	f8ac 3000 	strh.w	r3, [ip]
20000c14:	f107 0314 	add.w	r3, r7, #20
20000c18:	4618      	mov	r0, r3
20000c1a:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
20000c1e:	f001 f835 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
20000c22:	f107 0788 	add.w	r7, r7, #136	; 0x88
20000c26:	46bd      	mov	sp, r7
20000c28:	bd80      	pop	{r7, pc}
20000c2a:	bf00      	nop

20000c2c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
20000c2c:	b580      	push	{r7, lr}
20000c2e:	b090      	sub	sp, #64	; 0x40
20000c30:	af00      	add	r7, sp, #0
20000c32:	6078      	str	r0, [r7, #4]
20000c34:	460b      	mov	r3, r1
20000c36:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
20000c38:	f04f 0300 	mov.w	r3, #0
20000c3c:	637b      	str	r3, [r7, #52]	; 0x34
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000c3e:	78fb      	ldrb	r3, [r7, #3]
20000c40:	2b00      	cmp	r3, #0
20000c42:	d111      	bne.n	20000c68 <PWM_get_duty_cycle+0x3c>
20000c44:	f643 1350 	movw	r3, #14672	; 0x3950
20000c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c4c:	f107 0c1c 	add.w	ip, r7, #28
20000c50:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000c52:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000c56:	f8ac 3000 	strh.w	r3, [ip]
20000c5a:	f107 031c 	add.w	r3, r7, #28
20000c5e:	4618      	mov	r0, r3
20000c60:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
20000c64:	f001 f812 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
20000c68:	78fb      	ldrb	r3, [r7, #3]
20000c6a:	2b10      	cmp	r3, #16
20000c6c:	d911      	bls.n	20000c92 <PWM_get_duty_cycle+0x66>
20000c6e:	f643 1350 	movw	r3, #14672	; 0x3950
20000c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c76:	f107 0c0c 	add.w	ip, r7, #12
20000c7a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000c7c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000c80:	f8ac 3000 	strh.w	r3, [ip]
20000c84:	f107 030c 	add.w	r3, r7, #12
20000c88:	4618      	mov	r0, r3
20000c8a:	f240 11e3 	movw	r1, #483	; 0x1e3
20000c8e:	f000 fffd 	bl	20001c8c <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
20000c92:	78fb      	ldrb	r3, [r7, #3]
20000c94:	2b00      	cmp	r3, #0
20000c96:	d070      	beq.n	20000d7a <PWM_get_duty_cycle+0x14e>
20000c98:	78fb      	ldrb	r3, [r7, #3]
20000c9a:	2b10      	cmp	r3, #16
20000c9c:	d86d      	bhi.n	20000d7a <PWM_get_duty_cycle+0x14e>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
20000c9e:	78fa      	ldrb	r2, [r7, #3]
20000ca0:	f643 034c 	movw	r3, #14412	; 0x384c
20000ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca8:	5c9b      	ldrb	r3, [r3, r2]
20000caa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
20000cae:	78fb      	ldrb	r3, [r7, #3]
20000cb0:	2b08      	cmp	r3, #8
20000cb2:	d812      	bhi.n	20000cda <PWM_get_duty_cycle+0xae>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
20000cb4:	687b      	ldr	r3, [r7, #4]
20000cb6:	681b      	ldr	r3, [r3, #0]
20000cb8:	f103 0308 	add.w	r3, r3, #8
20000cbc:	4618      	mov	r0, r3
20000cbe:	f001 f82b 	bl	20001d18 <HW_get_8bit_reg>
20000cc2:	4603      	mov	r3, r0
20000cc4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
20000cc8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
20000ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20000cd0:	ea02 0303 	and.w	r3, r2, r3
20000cd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
20000cd8:	e011      	b.n	20000cfe <PWM_get_duty_cycle+0xd2>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
20000cda:	687b      	ldr	r3, [r7, #4]
20000cdc:	681b      	ldr	r3, [r3, #0]
20000cde:	f103 030c 	add.w	r3, r3, #12
20000ce2:	4618      	mov	r0, r3
20000ce4:	f001 f818 	bl	20001d18 <HW_get_8bit_reg>
20000ce8:	4603      	mov	r3, r0
20000cea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            pwm_enables &= pwm_id_mask;
20000cee:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
20000cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
20000cf6:	ea02 0303 	and.w	r3, r2, r3
20000cfa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
20000cfe:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
20000d02:	2b00      	cmp	r3, #0
20000d04:	d039      	beq.n	20000d7a <PWM_get_duty_cycle+0x14e>
        {
            pos_edge = HW_get_32bit_reg
20000d06:	687b      	ldr	r3, [r7, #4]
20000d08:	681a      	ldr	r2, [r3, #0]
20000d0a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
20000d0c:	f643 0384 	movw	r3, #14468	; 0x3884
20000d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
20000d18:	4413      	add	r3, r2
20000d1a:	4618      	mov	r0, r3
20000d1c:	f000 ffcc 	bl	20001cb8 <HW_get_32bit_reg>
20000d20:	4603      	mov	r3, r0
20000d22:	62fb      	str	r3, [r7, #44]	; 0x2c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
20000d24:	687b      	ldr	r3, [r7, #4]
20000d26:	681a      	ldr	r2, [r3, #0]
20000d28:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
20000d2a:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
20000d36:	4413      	add	r3, r2
20000d38:	4618      	mov	r0, r3
20000d3a:	f000 ffbd 	bl	20001cb8 <HW_get_32bit_reg>
20000d3e:	4603      	mov	r3, r0
20000d40:	633b      	str	r3, [r7, #48]	; 0x30
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
20000d42:	687b      	ldr	r3, [r7, #4]
20000d44:	681b      	ldr	r3, [r3, #0]
20000d46:	f103 0304 	add.w	r3, r3, #4
20000d4a:	4618      	mov	r0, r3
20000d4c:	f000 ffb4 	bl	20001cb8 <HW_get_32bit_reg>
20000d50:	4603      	mov	r3, r0
20000d52:	63bb      	str	r3, [r7, #56]	; 0x38
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
20000d54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000d58:	429a      	cmp	r2, r3
20000d5a:	d805      	bhi.n	20000d68 <PWM_get_duty_cycle+0x13c>
            {
                duty_cycle = neg_edge - pos_edge ;
20000d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
20000d5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000d60:	ebc3 0302 	rsb	r3, r3, r2
20000d64:	637b      	str	r3, [r7, #52]	; 0x34
20000d66:	e008      	b.n	20000d7a <PWM_get_duty_cycle+0x14e>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
20000d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
20000d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000d6c:	ebc3 0202 	rsb	r2, r3, r2
20000d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000d72:	4413      	add	r3, r2
20000d74:	f103 0301 	add.w	r3, r3, #1
20000d78:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    }

    return(duty_cycle);
20000d7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
20000d7c:	4618      	mov	r0, r3
20000d7e:	f107 0740 	add.w	r7, r7, #64	; 0x40
20000d82:	46bd      	mov	sp, r7
20000d84:	bd80      	pop	{r7, pc}
20000d86:	bf00      	nop

20000d88 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
20000d88:	b580      	push	{r7, lr}
20000d8a:	b09e      	sub	sp, #120	; 0x78
20000d8c:	af00      	add	r7, sp, #0
20000d8e:	60f8      	str	r0, [r7, #12]
20000d90:	607a      	str	r2, [r7, #4]
20000d92:	460a      	mov	r2, r1
20000d94:	72fa      	strb	r2, [r7, #11]
20000d96:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
20000d98:	f04f 0300 	mov.w	r3, #0
20000d9c:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t neg_edge = 0u;
20000d9e:	f04f 0300 	mov.w	r3, #0
20000da2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000da4:	7afb      	ldrb	r3, [r7, #11]
20000da6:	2b00      	cmp	r3, #0
20000da8:	d111      	bne.n	20000dce <PWM_generate_aligned_wave+0x46>
20000daa:	f643 1350 	movw	r3, #14672	; 0x3950
20000dae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db2:	f107 0c54 	add.w	ip, r7, #84	; 0x54
20000db6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000db8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000dbc:	f8ac 3000 	strh.w	r3, [ip]
20000dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
20000dc4:	4618      	mov	r0, r3
20000dc6:	f240 215e 	movw	r1, #606	; 0x25e
20000dca:	f000 ff5f 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
20000dce:	7afb      	ldrb	r3, [r7, #11]
20000dd0:	2b10      	cmp	r3, #16
20000dd2:	d911      	bls.n	20000df8 <PWM_generate_aligned_wave+0x70>
20000dd4:	f643 1350 	movw	r3, #14672	; 0x3950
20000dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ddc:	f107 0c44 	add.w	ip, r7, #68	; 0x44
20000de0:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000de2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000de6:	f8ac 3000 	strh.w	r3, [ip]
20000dea:	f107 0344 	add.w	r3, r7, #68	; 0x44
20000dee:	4618      	mov	r0, r3
20000df0:	f240 215f 	movw	r1, #607	; 0x25f
20000df4:	f000 ff4a 	bl	20001c8c <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
20000df8:	7afb      	ldrb	r3, [r7, #11]
20000dfa:	2b00      	cmp	r3, #0
20000dfc:	f000 80db 	beq.w	20000fb6 <PWM_generate_aligned_wave+0x22e>
20000e00:	7afb      	ldrb	r3, [r7, #11]
20000e02:	2b10      	cmp	r3, #16
20000e04:	f200 80d7 	bhi.w	20000fb6 <PWM_generate_aligned_wave+0x22e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
20000e08:	68fb      	ldr	r3, [r7, #12]
20000e0a:	681b      	ldr	r3, [r3, #0]
20000e0c:	f103 0304 	add.w	r3, r3, #4
20000e10:	4618      	mov	r0, r3
20000e12:	f000 ff51 	bl	20001cb8 <HW_get_32bit_reg>
20000e16:	4603      	mov	r3, r0
20000e18:	667b      	str	r3, [r7, #100]	; 0x64

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
20000e1a:	687a      	ldr	r2, [r7, #4]
20000e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
20000e1e:	429a      	cmp	r2, r3
20000e20:	d911      	bls.n	20000e46 <PWM_generate_aligned_wave+0xbe>
20000e22:	f643 1350 	movw	r3, #14672	; 0x3950
20000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
20000e2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000e30:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000e34:	f8ac 3000 	strh.w	r3, [ip]
20000e38:	f107 0334 	add.w	r3, r7, #52	; 0x34
20000e3c:	4618      	mov	r0, r3
20000e3e:	f240 2169 	movw	r1, #617	; 0x269
20000e42:	f000 ff23 	bl	20001c8c <HAL_assert_fail>

        if( 0u == duty_cycle)
20000e46:	687b      	ldr	r3, [r7, #4]
20000e48:	2b00      	cmp	r3, #0
20000e4a:	d105      	bne.n	20000e58 <PWM_generate_aligned_wave+0xd0>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
20000e4c:	7afb      	ldrb	r3, [r7, #11]
20000e4e:	68f8      	ldr	r0, [r7, #12]
20000e50:	4619      	mov	r1, r3
20000e52:	f7ff fc77 	bl	20000744 <PWM_disable>
20000e56:	e0ae      	b.n	20000fb6 <PWM_generate_aligned_wave+0x22e>
        }
        else
        {
            switch(alignment_type)
20000e58:	78fb      	ldrb	r3, [r7, #3]
20000e5a:	2b01      	cmp	r3, #1
20000e5c:	d009      	beq.n	20000e72 <PWM_generate_aligned_wave+0xea>
20000e5e:	2b02      	cmp	r3, #2
20000e60:	d02a      	beq.n	20000eb8 <PWM_generate_aligned_wave+0x130>
20000e62:	2b00      	cmp	r3, #0
20000e64:	d132      	bne.n	20000ecc <PWM_generate_aligned_wave+0x144>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
20000e66:	f04f 0300 	mov.w	r3, #0
20000e6a:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = duty_cycle;
20000e6c:	687b      	ldr	r3, [r7, #4]
20000e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
                    break;
20000e70:	e02c      	b.n	20000ecc <PWM_generate_aligned_wave+0x144>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
20000e72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000e74:	687b      	ldr	r3, [r7, #4]
20000e76:	ea82 0303 	eor.w	r3, r2, r3
20000e7a:	f003 0301 	and.w	r3, r3, #1
20000e7e:	b2db      	uxtb	r3, r3
20000e80:	2b00      	cmp	r3, #0
20000e82:	d00d      	beq.n	20000ea0 <PWM_generate_aligned_wave+0x118>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
20000e84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000e86:	687b      	ldr	r3, [r7, #4]
20000e88:	ebc3 0302 	rsb	r3, r3, r2
20000e8c:	f103 0301 	add.w	r3, r3, #1
20000e90:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000e94:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
20000e96:	6eba      	ldr	r2, [r7, #104]	; 0x68
20000e98:	687b      	ldr	r3, [r7, #4]
20000e9a:	4413      	add	r3, r2
20000e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
20000e9e:	e015      	b.n	20000ecc <PWM_generate_aligned_wave+0x144>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
20000ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000ea2:	687b      	ldr	r3, [r7, #4]
20000ea4:	ebc3 0302 	rsb	r3, r3, r2
20000ea8:	ea4f 0353 	mov.w	r3, r3, lsr #1
20000eac:	66bb      	str	r3, [r7, #104]	; 0x68
                        neg_edge = pos_edge + duty_cycle ;
20000eae:	6eba      	ldr	r2, [r7, #104]	; 0x68
20000eb0:	687b      	ldr	r3, [r7, #4]
20000eb2:	4413      	add	r3, r2
20000eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
#endif
                    }
                    break;
20000eb6:	e009      	b.n	20000ecc <PWM_generate_aligned_wave+0x144>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
20000eb8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
20000eba:	687b      	ldr	r3, [r7, #4]
20000ebc:	ebc3 0302 	rsb	r3, r3, r2
20000ec0:	f103 0301 	add.w	r3, r3, #1
20000ec4:	66bb      	str	r3, [r7, #104]	; 0x68
                    neg_edge = 0u ;
20000ec6:	f04f 0300 	mov.w	r3, #0
20000eca:	66fb      	str	r3, [r7, #108]	; 0x6c

                default :
                    break ;
            }

            HW_set_32bit_reg
20000ecc:	68fb      	ldr	r3, [r7, #12]
20000ece:	681a      	ldr	r2, [r3, #0]
20000ed0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
20000ed2:	f643 0384 	movw	r3, #14468	; 0x3884
20000ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
20000ede:	4413      	add	r3, r2
20000ee0:	4618      	mov	r0, r3
20000ee2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
20000ee4:	f000 fee6 	bl	20001cb4 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
20000ee8:	68fb      	ldr	r3, [r7, #12]
20000eea:	681a      	ldr	r2, [r3, #0]
20000eec:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
20000eee:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
20000efa:	4413      	add	r3, r2
20000efc:	4618      	mov	r0, r3
20000efe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
20000f00:	f000 fed8 	bl	20001cb4 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
20000f04:	7afa      	ldrb	r2, [r7, #11]
20000f06:	f643 0384 	movw	r3, #14468	; 0x3884
20000f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000f12:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
20000f14:	68fb      	ldr	r3, [r7, #12]
20000f16:	681a      	ldr	r2, [r3, #0]
20000f18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
20000f1a:	4413      	add	r3, r2
20000f1c:	4618      	mov	r0, r3
20000f1e:	f000 fefb 	bl	20001d18 <HW_get_8bit_reg>
20000f22:	4603      	mov	r3, r0
20000f24:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
20000f28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
20000f2a:	b2db      	uxtb	r3, r3
20000f2c:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
20000f30:	429a      	cmp	r2, r3
20000f32:	d011      	beq.n	20000f58 <PWM_generate_aligned_wave+0x1d0>
20000f34:	f643 1350 	movw	r3, #14672	; 0x3950
20000f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f3c:	f107 0c24 	add.w	ip, r7, #36	; 0x24
20000f40:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000f42:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000f46:	f8ac 3000 	strh.w	r3, [ip]
20000f4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000f4e:	4618      	mov	r0, r3
20000f50:	f240 21cb 	movw	r1, #715	; 0x2cb
20000f54:	f000 fe9a 	bl	20001c8c <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
20000f58:	7afa      	ldrb	r2, [r7, #11]
20000f5a:	f643 03c8 	movw	r3, #14536	; 0x38c8
20000f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000f66:	677b      	str	r3, [r7, #116]	; 0x74
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
20000f68:	68fb      	ldr	r3, [r7, #12]
20000f6a:	681a      	ldr	r2, [r3, #0]
20000f6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
20000f6e:	4413      	add	r3, r2
20000f70:	4618      	mov	r0, r3
20000f72:	f000 fed1 	bl	20001d18 <HW_get_8bit_reg>
20000f76:	4603      	mov	r3, r0
20000f78:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
20000f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
20000f7e:	b2db      	uxtb	r3, r3
20000f80:	f897 2073 	ldrb.w	r2, [r7, #115]	; 0x73
20000f84:	429a      	cmp	r2, r3
20000f86:	d011      	beq.n	20000fac <PWM_generate_aligned_wave+0x224>
20000f88:	f643 1350 	movw	r3, #14672	; 0x3950
20000f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f90:	f107 0c14 	add.w	ip, r7, #20
20000f94:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000f96:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000f9a:	f8ac 3000 	strh.w	r3, [ip]
20000f9e:	f107 0314 	add.w	r3, r7, #20
20000fa2:	4618      	mov	r0, r3
20000fa4:	f240 21cf 	movw	r1, #719	; 0x2cf
20000fa8:	f000 fe70 	bl	20001c8c <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
20000fac:	7afb      	ldrb	r3, [r7, #11]
20000fae:	68f8      	ldr	r0, [r7, #12]
20000fb0:	4619      	mov	r1, r3
20000fb2:	f7ff fb49 	bl	20000648 <PWM_enable>
        }
    }
}
20000fb6:	f107 0778 	add.w	r7, r7, #120	; 0x78
20000fba:	46bd      	mov	sp, r7
20000fbc:	bd80      	pop	{r7, pc}
20000fbe:	bf00      	nop

20000fc0 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
20000fc0:	b580      	push	{r7, lr}
20000fc2:	b090      	sub	sp, #64	; 0x40
20000fc4:	af00      	add	r7, sp, #0
20000fc6:	6078      	str	r0, [r7, #4]
20000fc8:	460b      	mov	r3, r1
20000fca:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
20000fcc:	78fb      	ldrb	r3, [r7, #3]
20000fce:	2b00      	cmp	r3, #0
20000fd0:	d111      	bne.n	20000ff6 <PWM_enable_stretch_pulse+0x36>
20000fd2:	f643 1350 	movw	r3, #14672	; 0x3950
20000fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fda:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
20000fde:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000fe0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000fe4:	f8ac 3000 	strh.w	r3, [ip]
20000fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000fec:	4618      	mov	r0, r3
20000fee:	f240 21e5 	movw	r1, #741	; 0x2e5
20000ff2:	f000 fe4b 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
20000ff6:	78fb      	ldrb	r3, [r7, #3]
20000ff8:	2b10      	cmp	r3, #16
20000ffa:	d911      	bls.n	20001020 <PWM_enable_stretch_pulse+0x60>
20000ffc:	f643 1350 	movw	r3, #14672	; 0x3950
20001000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001004:	f107 0c1c 	add.w	ip, r7, #28
20001008:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000100a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000100e:	f8ac 3000 	strh.w	r3, [ip]
20001012:	f107 031c 	add.w	r3, r7, #28
20001016:	4618      	mov	r0, r3
20001018:	f240 21e6 	movw	r1, #742	; 0x2e6
2000101c:	f000 fe36 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
20001020:	78fb      	ldrb	r3, [r7, #3]
20001022:	2b00      	cmp	r3, #0
20001024:	d040      	beq.n	200010a8 <PWM_enable_stretch_pulse+0xe8>
20001026:	78fb      	ldrb	r3, [r7, #3]
20001028:	2b10      	cmp	r3, #16
2000102a:	d83d      	bhi.n	200010a8 <PWM_enable_stretch_pulse+0xe8>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
2000102c:	78fa      	ldrb	r2, [r7, #3]
2000102e:	f643 0360 	movw	r3, #14432	; 0x3860
20001032:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001036:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
2000103a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
2000103c:	687b      	ldr	r3, [r7, #4]
2000103e:	681b      	ldr	r3, [r3, #0]
20001040:	f103 0390 	add.w	r3, r3, #144	; 0x90
20001044:	4618      	mov	r0, r3
20001046:	f000 fe4f 	bl	20001ce8 <HW_get_16bit_reg>
2000104a:	4603      	mov	r3, r0
2000104c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value |= pwm_id_mask;
2000104e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
20001050:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
20001052:	ea42 0303 	orr.w	r3, r2, r3
20001056:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
20001058:	687b      	ldr	r3, [r7, #4]
2000105a:	681b      	ldr	r3, [r3, #0]
2000105c:	f103 0290 	add.w	r2, r3, #144	; 0x90
20001060:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001062:	4610      	mov	r0, r2
20001064:	4619      	mov	r1, r3
20001066:	f000 fe3d 	bl	20001ce4 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
2000106a:	687b      	ldr	r3, [r7, #4]
2000106c:	681b      	ldr	r3, [r3, #0]
2000106e:	f103 0390 	add.w	r3, r3, #144	; 0x90
20001072:	4618      	mov	r0, r3
20001074:	f000 fe38 	bl	20001ce8 <HW_get_16bit_reg>
20001078:	4603      	mov	r3, r0
2000107a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
2000107c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
2000107e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001080:	429a      	cmp	r2, r3
20001082:	d011      	beq.n	200010a8 <PWM_enable_stretch_pulse+0xe8>
20001084:	f643 1350 	movw	r3, #14672	; 0x3950
20001088:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108c:	f107 0c0c 	add.w	ip, r7, #12
20001090:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001092:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001096:	f8ac 3000 	strh.w	r3, [ip]
2000109a:	f107 030c 	add.w	r3, r7, #12
2000109e:	4618      	mov	r0, r3
200010a0:	f240 21fe 	movw	r1, #766	; 0x2fe
200010a4:	f000 fdf2 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
200010a8:	f107 0740 	add.w	r7, r7, #64	; 0x40
200010ac:	46bd      	mov	sp, r7
200010ae:	bd80      	pop	{r7, pc}

200010b0 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
200010b0:	b580      	push	{r7, lr}
200010b2:	b090      	sub	sp, #64	; 0x40
200010b4:	af00      	add	r7, sp, #0
200010b6:	6078      	str	r0, [r7, #4]
200010b8:	460b      	mov	r3, r1
200010ba:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
200010bc:	78fb      	ldrb	r3, [r7, #3]
200010be:	2b00      	cmp	r3, #0
200010c0:	d111      	bne.n	200010e6 <PWM_disable_stretch_pulse+0x36>
200010c2:	f643 1350 	movw	r3, #14672	; 0x3950
200010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ca:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
200010ce:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200010d0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200010d4:	f8ac 3000 	strh.w	r3, [ip]
200010d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
200010dc:	4618      	mov	r0, r3
200010de:	f240 3112 	movw	r1, #786	; 0x312
200010e2:	f000 fdd3 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
200010e6:	78fb      	ldrb	r3, [r7, #3]
200010e8:	2b10      	cmp	r3, #16
200010ea:	d911      	bls.n	20001110 <PWM_disable_stretch_pulse+0x60>
200010ec:	f643 1350 	movw	r3, #14672	; 0x3950
200010f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f4:	f107 0c1c 	add.w	ip, r7, #28
200010f8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200010fa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200010fe:	f8ac 3000 	strh.w	r3, [ip]
20001102:	f107 031c 	add.w	r3, r7, #28
20001106:	4618      	mov	r0, r3
20001108:	f240 3113 	movw	r1, #787	; 0x313
2000110c:	f000 fdbe 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
20001110:	78fb      	ldrb	r3, [r7, #3]
20001112:	2b00      	cmp	r3, #0
20001114:	d043      	beq.n	2000119e <PWM_disable_stretch_pulse+0xee>
20001116:	78fb      	ldrb	r3, [r7, #3]
20001118:	2b10      	cmp	r3, #16
2000111a:	d840      	bhi.n	2000119e <PWM_disable_stretch_pulse+0xee>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
2000111c:	78fa      	ldrb	r2, [r7, #3]
2000111e:	f643 0360 	movw	r3, #14432	; 0x3860
20001122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
2000112a:	87bb      	strh	r3, [r7, #60]	; 0x3c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
2000112c:	687b      	ldr	r3, [r7, #4]
2000112e:	681b      	ldr	r3, [r3, #0]
20001130:	f103 0390 	add.w	r3, r3, #144	; 0x90
20001134:	4618      	mov	r0, r3
20001136:	f000 fdd7 	bl	20001ce8 <HW_get_16bit_reg>
2000113a:	4603      	mov	r3, r0
2000113c:	877b      	strh	r3, [r7, #58]	; 0x3a
        stretch_value &= (uint16_t)~pwm_id_mask;
2000113e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
20001140:	ea6f 0303 	mvn.w	r3, r3
20001144:	b29a      	uxth	r2, r3
20001146:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001148:	ea02 0303 	and.w	r3, r2, r3
2000114c:	877b      	strh	r3, [r7, #58]	; 0x3a

        HAL_set_16bit_reg
2000114e:	687b      	ldr	r3, [r7, #4]
20001150:	681b      	ldr	r3, [r3, #0]
20001152:	f103 0290 	add.w	r2, r3, #144	; 0x90
20001156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001158:	4610      	mov	r0, r2
2000115a:	4619      	mov	r1, r3
2000115c:	f000 fdc2 	bl	20001ce4 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
20001160:	687b      	ldr	r3, [r7, #4]
20001162:	681b      	ldr	r3, [r3, #0]
20001164:	f103 0390 	add.w	r3, r3, #144	; 0x90
20001168:	4618      	mov	r0, r3
2000116a:	f000 fdbd 	bl	20001ce8 <HW_get_16bit_reg>
2000116e:	4603      	mov	r3, r0
20001170:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( pwm_stretch == stretch_value )
20001172:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
20001174:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001176:	429a      	cmp	r2, r3
20001178:	d011      	beq.n	2000119e <PWM_disable_stretch_pulse+0xee>
2000117a:	f643 1350 	movw	r3, #14672	; 0x3950
2000117e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001182:	f107 0c0c 	add.w	ip, r7, #12
20001186:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001188:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000118c:	f8ac 3000 	strh.w	r3, [ip]
20001190:	f107 030c 	add.w	r3, r7, #12
20001194:	4618      	mov	r0, r3
20001196:	f240 312b 	movw	r1, #811	; 0x32b
2000119a:	f000 fd77 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
2000119e:	f107 0740 	add.w	r7, r7, #64	; 0x40
200011a2:	46bd      	mov	sp, r7
200011a4:	bd80      	pop	{r7, pc}
200011a6:	bf00      	nop

200011a8 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
200011a8:	b580      	push	{r7, lr}
200011aa:	b086      	sub	sp, #24
200011ac:	af00      	add	r7, sp, #0
200011ae:	6078      	str	r0, [r7, #4]
200011b0:	460b      	mov	r3, r1
200011b2:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
200011b4:	687b      	ldr	r3, [r7, #4]
200011b6:	681b      	ldr	r3, [r3, #0]
200011b8:	f103 0294 	add.w	r2, r3, #148	; 0x94
200011bc:	78fb      	ldrb	r3, [r7, #3]
200011be:	4610      	mov	r0, r2
200011c0:	4619      	mov	r1, r3
200011c2:	f000 fd8f 	bl	20001ce4 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
200011c6:	687b      	ldr	r3, [r7, #4]
200011c8:	681b      	ldr	r3, [r3, #0]
200011ca:	f103 0394 	add.w	r3, r3, #148	; 0x94
200011ce:	4618      	mov	r0, r3
200011d0:	f000 fd8a 	bl	20001ce8 <HW_get_16bit_reg>
200011d4:	4603      	mov	r3, r0
200011d6:	82fb      	strh	r3, [r7, #22]
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
200011d8:	8afb      	ldrh	r3, [r7, #22]
200011da:	b2db      	uxtb	r3, r3
200011dc:	78fa      	ldrb	r2, [r7, #3]
200011de:	429a      	cmp	r2, r3
200011e0:	d011      	beq.n	20001206 <PWM_tach_init+0x5e>
200011e2:	f643 1350 	movw	r3, #14672	; 0x3950
200011e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ea:	f107 0c08 	add.w	ip, r7, #8
200011ee:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200011f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200011f4:	f8ac 3000 	strh.w	r3, [ip]
200011f8:	f107 0308 	add.w	r3, r7, #8
200011fc:	4618      	mov	r0, r3
200011fe:	f240 314a 	movw	r1, #842	; 0x34a
20001202:	f000 fd43 	bl	20001c8c <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
20001206:	687b      	ldr	r3, [r7, #4]
20001208:	681b      	ldr	r3, [r3, #0]
2000120a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
2000120e:	4618      	mov	r0, r3
20001210:	f04f 0100 	mov.w	r1, #0
20001214:	f000 fd66 	bl	20001ce4 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
20001218:	687b      	ldr	r3, [r7, #4]
2000121a:	681b      	ldr	r3, [r3, #0]
2000121c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
20001220:	4618      	mov	r0, r3
20001222:	f04f 0100 	mov.w	r1, #0
20001226:	f000 fd5d 	bl	20001ce4 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
2000122a:	687b      	ldr	r3, [r7, #4]
2000122c:	681b      	ldr	r3, [r3, #0]
2000122e:	f103 0398 	add.w	r3, r3, #152	; 0x98
20001232:	4618      	mov	r0, r3
20001234:	f64f 71ff 	movw	r1, #65535	; 0xffff
20001238:	f000 fd54 	bl	20001ce4 <HW_set_16bit_reg>

}
2000123c:	f107 0718 	add.w	r7, r7, #24
20001240:	46bd      	mov	sp, r7
20001242:	bd80      	pop	{r7, pc}

20001244 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
20001244:	b580      	push	{r7, lr}
20001246:	b090      	sub	sp, #64	; 0x40
20001248:	af00      	add	r7, sp, #0
2000124a:	6078      	str	r0, [r7, #4]
2000124c:	4613      	mov	r3, r2
2000124e:	460a      	mov	r2, r1
20001250:	70fa      	strb	r2, [r7, #3]
20001252:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
20001254:	78fb      	ldrb	r3, [r7, #3]
20001256:	2b00      	cmp	r3, #0
20001258:	d111      	bne.n	2000127e <PWM_tach_set_mode+0x3a>
2000125a:	f643 1350 	movw	r3, #14672	; 0x3950
2000125e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001262:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
20001266:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001268:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000126c:	f8ac 3000 	strh.w	r3, [ip]
20001270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20001274:	4618      	mov	r0, r3
20001276:	f240 3169 	movw	r1, #873	; 0x369
2000127a:	f000 fd07 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
2000127e:	78fb      	ldrb	r3, [r7, #3]
20001280:	2b10      	cmp	r3, #16
20001282:	d911      	bls.n	200012a8 <PWM_tach_set_mode+0x64>
20001284:	f643 1350 	movw	r3, #14672	; 0x3950
20001288:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128c:	f107 0c1c 	add.w	ip, r7, #28
20001290:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001292:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001296:	f8ac 3000 	strh.w	r3, [ip]
2000129a:	f107 031c 	add.w	r3, r7, #28
2000129e:	4618      	mov	r0, r3
200012a0:	f240 316a 	movw	r1, #874	; 0x36a
200012a4:	f000 fcf2 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
200012a8:	78fb      	ldrb	r3, [r7, #3]
200012aa:	2b00      	cmp	r3, #0
200012ac:	d04c      	beq.n	20001348 <PWM_tach_set_mode+0x104>
200012ae:	78fb      	ldrb	r3, [r7, #3]
200012b0:	2b10      	cmp	r3, #16
200012b2:	d849      	bhi.n	20001348 <PWM_tach_set_mode+0x104>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
200012b4:	78fa      	ldrb	r2, [r7, #3]
200012b6:	f643 0360 	movw	r3, #14432	; 0x3860
200012ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200012c2:	87bb      	strh	r3, [r7, #60]	; 0x3c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
200012c4:	687b      	ldr	r3, [r7, #4]
200012c6:	681b      	ldr	r3, [r3, #0]
200012c8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
200012cc:	4618      	mov	r0, r3
200012ce:	f000 fd0b 	bl	20001ce8 <HW_get_16bit_reg>
200012d2:	4603      	mov	r3, r0
200012d4:	877b      	strh	r3, [r7, #58]	; 0x3a
        if (pwm_tachmode)
200012d6:	883b      	ldrh	r3, [r7, #0]
200012d8:	2b00      	cmp	r3, #0
200012da:	d005      	beq.n	200012e8 <PWM_tach_set_mode+0xa4>
        {
            pwm_tach_config |= pwm_tach_id_mask;
200012dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
200012de:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
200012e0:	ea42 0303 	orr.w	r3, r2, r3
200012e4:	877b      	strh	r3, [r7, #58]	; 0x3a
200012e6:	e007      	b.n	200012f8 <PWM_tach_set_mode+0xb4>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
200012e8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
200012ea:	ea6f 0303 	mvn.w	r3, r3
200012ee:	b29a      	uxth	r2, r3
200012f0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
200012f2:	ea02 0303 	and.w	r3, r2, r3
200012f6:	877b      	strh	r3, [r7, #58]	; 0x3a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
200012f8:	687b      	ldr	r3, [r7, #4]
200012fa:	681b      	ldr	r3, [r3, #0]
200012fc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
20001300:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001302:	4610      	mov	r0, r2
20001304:	4619      	mov	r1, r3
20001306:	f000 fced 	bl	20001ce4 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
2000130a:	687b      	ldr	r3, [r7, #4]
2000130c:	681b      	ldr	r3, [r3, #0]
2000130e:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
20001312:	4618      	mov	r0, r3
20001314:	f000 fce8 	bl	20001ce8 <HW_get_16bit_reg>
20001318:	4603      	mov	r3, r0
2000131a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_mode == pwm_tach_config )
2000131c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
2000131e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001320:	429a      	cmp	r2, r3
20001322:	d011      	beq.n	20001348 <PWM_tach_set_mode+0x104>
20001324:	f643 1350 	movw	r3, #14672	; 0x3950
20001328:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132c:	f107 0c0c 	add.w	ip, r7, #12
20001330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001332:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001336:	f8ac 3000 	strh.w	r3, [ip]
2000133a:	f107 030c 	add.w	r3, r7, #12
2000133e:	4618      	mov	r0, r3
20001340:	f44f 7161 	mov.w	r1, #900	; 0x384
20001344:	f000 fca2 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
20001348:	f107 0740 	add.w	r7, r7, #64	; 0x40
2000134c:	46bd      	mov	sp, r7
2000134e:	bd80      	pop	{r7, pc}

20001350 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
20001350:	b580      	push	{r7, lr}
20001352:	b08a      	sub	sp, #40	; 0x28
20001354:	af00      	add	r7, sp, #0
20001356:	6078      	str	r0, [r7, #4]
20001358:	460b      	mov	r3, r1
2000135a:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
2000135c:	f04f 0300 	mov.w	r3, #0
20001360:	84fb      	strh	r3, [r7, #38]	; 0x26

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
20001362:	78fb      	ldrb	r3, [r7, #3]
20001364:	2b00      	cmp	r3, #0
20001366:	d111      	bne.n	2000138c <PWM_tach_read_value+0x3c>
20001368:	f643 1350 	movw	r3, #14672	; 0x3950
2000136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001370:	f107 0c18 	add.w	ip, r7, #24
20001374:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001376:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000137a:	f8ac 3000 	strh.w	r3, [ip]
2000137e:	f107 0318 	add.w	r3, r7, #24
20001382:	4618      	mov	r0, r3
20001384:	f44f 7166 	mov.w	r1, #920	; 0x398
20001388:	f000 fc80 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
2000138c:	78fb      	ldrb	r3, [r7, #3]
2000138e:	2b10      	cmp	r3, #16
20001390:	d911      	bls.n	200013b6 <PWM_tach_read_value+0x66>
20001392:	f643 1350 	movw	r3, #14672	; 0x3950
20001396:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139a:	f107 0c08 	add.w	ip, r7, #8
2000139e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200013a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200013a4:	f8ac 3000 	strh.w	r3, [ip]
200013a8:	f107 0308 	add.w	r3, r7, #8
200013ac:	4618      	mov	r0, r3
200013ae:	f240 3199 	movw	r1, #921	; 0x399
200013b2:	f000 fc6b 	bl	20001c8c <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
200013b6:	78fb      	ldrb	r3, [r7, #3]
200013b8:	2b00      	cmp	r3, #0
200013ba:	d011      	beq.n	200013e0 <PWM_tach_read_value+0x90>
200013bc:	78fb      	ldrb	r3, [r7, #3]
200013be:	2b10      	cmp	r3, #16
200013c0:	d80e      	bhi.n	200013e0 <PWM_tach_read_value+0x90>
    {
        tach_value = HW_get_16bit_reg
200013c2:	687b      	ldr	r3, [r7, #4]
200013c4:	681a      	ldr	r2, [r3, #0]
200013c6:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
200013c8:	f643 130c 	movw	r3, #14604	; 0x390c
200013cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
200013d4:	4413      	add	r3, r2
200013d6:	4618      	mov	r0, r3
200013d8:	f000 fc86 	bl	20001ce8 <HW_get_16bit_reg>
200013dc:	4603      	mov	r3, r0
200013de:	84fb      	strh	r3, [r7, #38]	; 0x26
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
200013e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
200013e2:	4618      	mov	r0, r3
200013e4:	f107 0728 	add.w	r7, r7, #40	; 0x28
200013e8:	46bd      	mov	sp, r7
200013ea:	bd80      	pop	{r7, pc}

200013ec <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
200013ec:	b580      	push	{r7, lr}
200013ee:	b08a      	sub	sp, #40	; 0x28
200013f0:	af00      	add	r7, sp, #0
200013f2:	6078      	str	r0, [r7, #4]
200013f4:	460b      	mov	r3, r1
200013f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
200013f8:	78fb      	ldrb	r3, [r7, #3]
200013fa:	2b00      	cmp	r3, #0
200013fc:	d111      	bne.n	20001422 <PWM_tach_clear_status+0x36>
200013fe:	f643 1350 	movw	r3, #14672	; 0x3950
20001402:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001406:	f107 0c18 	add.w	ip, r7, #24
2000140a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000140c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001410:	f8ac 3000 	strh.w	r3, [ip]
20001414:	f107 0318 	add.w	r3, r7, #24
20001418:	4618      	mov	r0, r3
2000141a:	f240 31b3 	movw	r1, #947	; 0x3b3
2000141e:	f000 fc35 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
20001422:	78fb      	ldrb	r3, [r7, #3]
20001424:	2b10      	cmp	r3, #16
20001426:	d911      	bls.n	2000144c <PWM_tach_clear_status+0x60>
20001428:	f643 1350 	movw	r3, #14672	; 0x3950
2000142c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001430:	f107 0c08 	add.w	ip, r7, #8
20001434:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001436:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000143a:	f8ac 3000 	strh.w	r3, [ip]
2000143e:	f107 0308 	add.w	r3, r7, #8
20001442:	4618      	mov	r0, r3
20001444:	f44f 716d 	mov.w	r1, #948	; 0x3b4
20001448:	f000 fc20 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
2000144c:	78fb      	ldrb	r3, [r7, #3]
2000144e:	2b00      	cmp	r3, #0
20001450:	d013      	beq.n	2000147a <PWM_tach_clear_status+0x8e>
20001452:	78fb      	ldrb	r3, [r7, #3]
20001454:	2b10      	cmp	r3, #16
20001456:	d810      	bhi.n	2000147a <PWM_tach_clear_status+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
20001458:	78fa      	ldrb	r2, [r7, #3]
2000145a:	f643 0360 	movw	r3, #14432	; 0x3860
2000145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001466:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
20001468:	687b      	ldr	r3, [r7, #4]
2000146a:	681b      	ldr	r3, [r3, #0]
2000146c:	f103 0298 	add.w	r2, r3, #152	; 0x98
20001470:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20001472:	4610      	mov	r0, r2
20001474:	4619      	mov	r1, r3
20001476:	f000 fc35 	bl	20001ce4 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
2000147a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000147e:	46bd      	mov	sp, r7
20001480:	bd80      	pop	{r7, pc}
20001482:	bf00      	nop

20001484 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
20001484:	b580      	push	{r7, lr}
20001486:	b08c      	sub	sp, #48	; 0x30
20001488:	af00      	add	r7, sp, #0
2000148a:	6078      	str	r0, [r7, #4]
2000148c:	460b      	mov	r3, r1
2000148e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
20001490:	f04f 0300 	mov.w	r3, #0
20001494:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
20001496:	78fb      	ldrb	r3, [r7, #3]
20001498:	2b00      	cmp	r3, #0
2000149a:	d111      	bne.n	200014c0 <PWM_tach_read_status+0x3c>
2000149c:	f643 1350 	movw	r3, #14672	; 0x3950
200014a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a4:	f107 0c1c 	add.w	ip, r7, #28
200014a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200014aa:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200014ae:	f8ac 3000 	strh.w	r3, [ip]
200014b2:	f107 031c 	add.w	r3, r7, #28
200014b6:	4618      	mov	r0, r3
200014b8:	f240 31d3 	movw	r1, #979	; 0x3d3
200014bc:	f000 fbe6 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
200014c0:	78fb      	ldrb	r3, [r7, #3]
200014c2:	2b10      	cmp	r3, #16
200014c4:	d911      	bls.n	200014ea <PWM_tach_read_status+0x66>
200014c6:	f643 1350 	movw	r3, #14672	; 0x3950
200014ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ce:	f107 0c0c 	add.w	ip, r7, #12
200014d2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200014d4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200014d8:	f8ac 3000 	strh.w	r3, [ip]
200014dc:	f107 030c 	add.w	r3, r7, #12
200014e0:	4618      	mov	r0, r3
200014e2:	f44f 7175 	mov.w	r1, #980	; 0x3d4
200014e6:	f000 fbd1 	bl	20001c8c <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
200014ea:	78fb      	ldrb	r3, [r7, #3]
200014ec:	2b00      	cmp	r3, #0
200014ee:	d018      	beq.n	20001522 <PWM_tach_read_status+0x9e>
200014f0:	78fb      	ldrb	r3, [r7, #3]
200014f2:	2b10      	cmp	r3, #16
200014f4:	d815      	bhi.n	20001522 <PWM_tach_read_status+0x9e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
200014f6:	78fa      	ldrb	r2, [r7, #3]
200014f8:	f643 0360 	movw	r3, #14432	; 0x3860
200014fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001500:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001504:	85bb      	strh	r3, [r7, #44]	; 0x2c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
20001506:	687b      	ldr	r3, [r7, #4]
20001508:	681b      	ldr	r3, [r3, #0]
2000150a:	f103 0398 	add.w	r3, r3, #152	; 0x98
2000150e:	4618      	mov	r0, r3
20001510:	f000 fbea 	bl	20001ce8 <HW_get_16bit_reg>
20001514:	4603      	mov	r3, r0
20001516:	85fb      	strh	r3, [r7, #46]	; 0x2e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
20001518:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
2000151a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
2000151c:	ea02 0303 	and.w	r3, r2, r3
20001520:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    return ( pwm_tach_status );
20001522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
}
20001524:	4618      	mov	r0, r3
20001526:	f107 0730 	add.w	r7, r7, #48	; 0x30
2000152a:	46bd      	mov	sp, r7
2000152c:	bd80      	pop	{r7, pc}
2000152e:	bf00      	nop

20001530 <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
20001530:	b580      	push	{r7, lr}
20001532:	b084      	sub	sp, #16
20001534:	af00      	add	r7, sp, #0
20001536:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
20001538:	687b      	ldr	r3, [r7, #4]
2000153a:	681b      	ldr	r3, [r3, #0]
2000153c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
20001540:	4618      	mov	r0, r3
20001542:	f000 fbd1 	bl	20001ce8 <HW_get_16bit_reg>
20001546:	4603      	mov	r3, r0
20001548:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
2000154a:	687b      	ldr	r3, [r7, #4]
2000154c:	681b      	ldr	r3, [r3, #0]
2000154e:	f103 0398 	add.w	r3, r3, #152	; 0x98
20001552:	4618      	mov	r0, r3
20001554:	f000 fbc8 	bl	20001ce8 <HW_get_16bit_reg>
20001558:	4603      	mov	r3, r0
2000155a:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
2000155c:	893a      	ldrh	r2, [r7, #8]
2000155e:	897b      	ldrh	r3, [r7, #10]
20001560:	ea02 0303 	and.w	r3, r2, r3
20001564:	813b      	strh	r3, [r7, #8]

    if(0u == status)
20001566:	893b      	ldrh	r3, [r7, #8]
20001568:	2b00      	cmp	r3, #0
2000156a:	d103      	bne.n	20001574 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
2000156c:	f04f 0300 	mov.w	r3, #0
20001570:	737b      	strb	r3, [r7, #13]
20001572:	e034      	b.n	200015de <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
20001574:	f04f 0301 	mov.w	r3, #1
20001578:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
2000157a:	893b      	ldrh	r3, [r7, #8]
2000157c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20001580:	2b00      	cmp	r3, #0
20001582:	d107      	bne.n	20001594 <PWM_tach_get_irq_source+0x64>
20001584:	89fb      	ldrh	r3, [r7, #14]
20001586:	f103 0308 	add.w	r3, r3, #8
2000158a:	81fb      	strh	r3, [r7, #14]
2000158c:	893b      	ldrh	r3, [r7, #8]
2000158e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001592:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
20001594:	893b      	ldrh	r3, [r7, #8]
20001596:	f003 030f 	and.w	r3, r3, #15
2000159a:	2b00      	cmp	r3, #0
2000159c:	d107      	bne.n	200015ae <PWM_tach_get_irq_source+0x7e>
2000159e:	89fb      	ldrh	r3, [r7, #14]
200015a0:	f103 0304 	add.w	r3, r3, #4
200015a4:	81fb      	strh	r3, [r7, #14]
200015a6:	893b      	ldrh	r3, [r7, #8]
200015a8:	ea4f 1313 	mov.w	r3, r3, lsr #4
200015ac:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
200015ae:	893b      	ldrh	r3, [r7, #8]
200015b0:	f003 0303 	and.w	r3, r3, #3
200015b4:	2b00      	cmp	r3, #0
200015b6:	d107      	bne.n	200015c8 <PWM_tach_get_irq_source+0x98>
200015b8:	89fb      	ldrh	r3, [r7, #14]
200015ba:	f103 0302 	add.w	r3, r3, #2
200015be:	81fb      	strh	r3, [r7, #14]
200015c0:	893b      	ldrh	r3, [r7, #8]
200015c2:	ea4f 0393 	mov.w	r3, r3, lsr #2
200015c6:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
200015c8:	893b      	ldrh	r3, [r7, #8]
200015ca:	f003 0301 	and.w	r3, r3, #1
200015ce:	2b00      	cmp	r3, #0
200015d0:	d103      	bne.n	200015da <PWM_tach_get_irq_source+0xaa>
200015d2:	89fb      	ldrh	r3, [r7, #14]
200015d4:	f103 0301 	add.w	r3, r3, #1
200015d8:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
200015da:	89fb      	ldrh	r3, [r7, #14]
200015dc:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
200015de:	7b7b      	ldrb	r3, [r7, #13]
}
200015e0:	4618      	mov	r0, r3
200015e2:	f107 0710 	add.w	r7, r7, #16
200015e6:	46bd      	mov	sp, r7
200015e8:	bd80      	pop	{r7, pc}
200015ea:	bf00      	nop

200015ec <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
200015ec:	b580      	push	{r7, lr}
200015ee:	b090      	sub	sp, #64	; 0x40
200015f0:	af00      	add	r7, sp, #0
200015f2:	6078      	str	r0, [r7, #4]
200015f4:	460b      	mov	r3, r1
200015f6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
200015f8:	78fb      	ldrb	r3, [r7, #3]
200015fa:	2b00      	cmp	r3, #0
200015fc:	d111      	bne.n	20001622 <PWM_tach_enable_irq+0x36>
200015fe:	f643 1350 	movw	r3, #14672	; 0x3950
20001602:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001606:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
2000160a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000160c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001610:	f8ac 3000 	strh.w	r3, [ip]
20001614:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20001618:	4618      	mov	r0, r3
2000161a:	f44f 6182 	mov.w	r1, #1040	; 0x410
2000161e:	f000 fb35 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
20001622:	78fb      	ldrb	r3, [r7, #3]
20001624:	2b10      	cmp	r3, #16
20001626:	d911      	bls.n	2000164c <PWM_tach_enable_irq+0x60>
20001628:	f643 1350 	movw	r3, #14672	; 0x3950
2000162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001630:	f107 0c1c 	add.w	ip, r7, #28
20001634:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001636:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000163a:	f8ac 3000 	strh.w	r3, [ip]
2000163e:	f107 031c 	add.w	r3, r7, #28
20001642:	4618      	mov	r0, r3
20001644:	f240 4111 	movw	r1, #1041	; 0x411
20001648:	f000 fb20 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
2000164c:	78fb      	ldrb	r3, [r7, #3]
2000164e:	2b00      	cmp	r3, #0
20001650:	d040      	beq.n	200016d4 <PWM_tach_enable_irq+0xe8>
20001652:	78fb      	ldrb	r3, [r7, #3]
20001654:	2b10      	cmp	r3, #16
20001656:	d83d      	bhi.n	200016d4 <PWM_tach_enable_irq+0xe8>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
20001658:	78fa      	ldrb	r2, [r7, #3]
2000165a:	f643 0360 	movw	r3, #14432	; 0x3860
2000165e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001662:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001666:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
20001668:	687b      	ldr	r3, [r7, #4]
2000166a:	681b      	ldr	r3, [r3, #0]
2000166c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
20001670:	4618      	mov	r0, r3
20001672:	f000 fb39 	bl	20001ce8 <HW_get_16bit_reg>
20001676:	4603      	mov	r3, r0
20001678:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq |= pwm_tach_id_mask;
2000167a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
2000167c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
2000167e:	ea42 0303 	orr.w	r3, r2, r3
20001682:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
20001684:	687b      	ldr	r3, [r7, #4]
20001686:	681b      	ldr	r3, [r3, #0]
20001688:	f103 029c 	add.w	r2, r3, #156	; 0x9c
2000168c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
2000168e:	4610      	mov	r0, r2
20001690:	4619      	mov	r1, r3
20001692:	f000 fb27 	bl	20001ce4 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
20001696:	687b      	ldr	r3, [r7, #4]
20001698:	681b      	ldr	r3, [r3, #0]
2000169a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
2000169e:	4618      	mov	r0, r3
200016a0:	f000 fb22 	bl	20001ce8 <HW_get_16bit_reg>
200016a4:	4603      	mov	r3, r0
200016a6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
200016a8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
200016aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
200016ac:	429a      	cmp	r2, r3
200016ae:	d011      	beq.n	200016d4 <PWM_tach_enable_irq+0xe8>
200016b0:	f643 1350 	movw	r3, #14672	; 0x3950
200016b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b8:	f107 0c0c 	add.w	ip, r7, #12
200016bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200016be:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200016c2:	f8ac 3000 	strh.w	r3, [ip]
200016c6:	f107 030c 	add.w	r3, r7, #12
200016ca:	4618      	mov	r0, r3
200016cc:	f240 4127 	movw	r1, #1063	; 0x427
200016d0:	f000 fadc 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
200016d4:	f107 0740 	add.w	r7, r7, #64	; 0x40
200016d8:	46bd      	mov	sp, r7
200016da:	bd80      	pop	{r7, pc}

200016dc <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
200016dc:	b580      	push	{r7, lr}
200016de:	b090      	sub	sp, #64	; 0x40
200016e0:	af00      	add	r7, sp, #0
200016e2:	6078      	str	r0, [r7, #4]
200016e4:	460b      	mov	r3, r1
200016e6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
200016e8:	78fb      	ldrb	r3, [r7, #3]
200016ea:	2b00      	cmp	r3, #0
200016ec:	d111      	bne.n	20001712 <PWM_tach_disable_irq+0x36>
200016ee:	f643 1350 	movw	r3, #14672	; 0x3950
200016f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f6:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
200016fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200016fc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001700:	f8ac 3000 	strh.w	r3, [ip]
20001704:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20001708:	4618      	mov	r0, r3
2000170a:	f240 413b 	movw	r1, #1083	; 0x43b
2000170e:	f000 fabd 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
20001712:	78fb      	ldrb	r3, [r7, #3]
20001714:	2b10      	cmp	r3, #16
20001716:	d911      	bls.n	2000173c <PWM_tach_disable_irq+0x60>
20001718:	f643 1350 	movw	r3, #14672	; 0x3950
2000171c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001720:	f107 0c1c 	add.w	ip, r7, #28
20001724:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001726:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000172a:	f8ac 3000 	strh.w	r3, [ip]
2000172e:	f107 031c 	add.w	r3, r7, #28
20001732:	4618      	mov	r0, r3
20001734:	f240 413c 	movw	r1, #1084	; 0x43c
20001738:	f000 faa8 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
2000173c:	78fb      	ldrb	r3, [r7, #3]
2000173e:	2b00      	cmp	r3, #0
20001740:	d043      	beq.n	200017ca <PWM_tach_disable_irq+0xee>
20001742:	78fb      	ldrb	r3, [r7, #3]
20001744:	2b10      	cmp	r3, #16
20001746:	d840      	bhi.n	200017ca <PWM_tach_disable_irq+0xee>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
20001748:	78fa      	ldrb	r2, [r7, #3]
2000174a:	f643 0360 	movw	r3, #14432	; 0x3860
2000174e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001752:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20001756:	87bb      	strh	r3, [r7, #60]	; 0x3c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
20001758:	687b      	ldr	r3, [r7, #4]
2000175a:	681b      	ldr	r3, [r3, #0]
2000175c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
20001760:	4618      	mov	r0, r3
20001762:	f000 fac1 	bl	20001ce8 <HW_get_16bit_reg>
20001766:	4603      	mov	r3, r0
20001768:	877b      	strh	r3, [r7, #58]	; 0x3a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
2000176a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
2000176c:	ea6f 0303 	mvn.w	r3, r3
20001770:	b29a      	uxth	r2, r3
20001772:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001774:	ea02 0303 	and.w	r3, r2, r3
20001778:	877b      	strh	r3, [r7, #58]	; 0x3a
        HAL_set_16bit_reg
2000177a:	687b      	ldr	r3, [r7, #4]
2000177c:	681b      	ldr	r3, [r3, #0]
2000177e:	f103 029c 	add.w	r2, r3, #156	; 0x9c
20001782:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
20001784:	4610      	mov	r0, r2
20001786:	4619      	mov	r1, r3
20001788:	f000 faac 	bl	20001ce4 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
2000178c:	687b      	ldr	r3, [r7, #4]
2000178e:	681b      	ldr	r3, [r3, #0]
20001790:	f103 039c 	add.w	r3, r3, #156	; 0x9c
20001794:	4618      	mov	r0, r3
20001796:	f000 faa7 	bl	20001ce8 <HW_get_16bit_reg>
2000179a:	4603      	mov	r3, r0
2000179c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
2000179e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
200017a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
200017a2:	429a      	cmp	r2, r3
200017a4:	d011      	beq.n	200017ca <PWM_tach_disable_irq+0xee>
200017a6:	f643 1350 	movw	r3, #14672	; 0x3950
200017aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ae:	f107 0c0c 	add.w	ip, r7, #12
200017b2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200017b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200017b8:	f8ac 3000 	strh.w	r3, [ip]
200017bc:	f107 030c 	add.w	r3, r7, #12
200017c0:	4618      	mov	r0, r3
200017c2:	f240 4152 	movw	r1, #1106	; 0x452
200017c6:	f000 fa61 	bl	20001c8c <HAL_assert_fail>
    }
#endif
    }
}
200017ca:	f107 0740 	add.w	r7, r7, #64	; 0x40
200017ce:	46bd      	mov	sp, r7
200017d0:	bd80      	pop	{r7, pc}
200017d2:	bf00      	nop

200017d4 <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
200017d4:	b580      	push	{r7, lr}
200017d6:	b08a      	sub	sp, #40	; 0x28
200017d8:	af00      	add	r7, sp, #0
200017da:	6078      	str	r0, [r7, #4]
200017dc:	460b      	mov	r3, r1
200017de:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
200017e0:	78fb      	ldrb	r3, [r7, #3]
200017e2:	2b00      	cmp	r3, #0
200017e4:	d111      	bne.n	2000180a <PWM_tach_clear_irq+0x36>
200017e6:	f643 1350 	movw	r3, #14672	; 0x3950
200017ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ee:	f107 0c18 	add.w	ip, r7, #24
200017f2:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200017f4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200017f8:	f8ac 3000 	strh.w	r3, [ip]
200017fc:	f107 0318 	add.w	r3, r7, #24
20001800:	4618      	mov	r0, r3
20001802:	f240 4166 	movw	r1, #1126	; 0x466
20001806:	f000 fa41 	bl	20001c8c <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
2000180a:	78fb      	ldrb	r3, [r7, #3]
2000180c:	2b10      	cmp	r3, #16
2000180e:	d911      	bls.n	20001834 <PWM_tach_clear_irq+0x60>
20001810:	f643 1350 	movw	r3, #14672	; 0x3950
20001814:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001818:	f107 0c08 	add.w	ip, r7, #8
2000181c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000181e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20001822:	f8ac 3000 	strh.w	r3, [ip]
20001826:	f107 0308 	add.w	r3, r7, #8
2000182a:	4618      	mov	r0, r3
2000182c:	f240 4167 	movw	r1, #1127	; 0x467
20001830:	f000 fa2c 	bl	20001c8c <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
20001834:	78fb      	ldrb	r3, [r7, #3]
20001836:	2b00      	cmp	r3, #0
20001838:	d013      	beq.n	20001862 <PWM_tach_clear_irq+0x8e>
2000183a:	78fb      	ldrb	r3, [r7, #3]
2000183c:	2b10      	cmp	r3, #16
2000183e:	d810      	bhi.n	20001862 <PWM_tach_clear_irq+0x8e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
20001840:	78fa      	ldrb	r2, [r7, #3]
20001842:	f643 0360 	movw	r3, #14432	; 0x3860
20001846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
2000184e:	84fb      	strh	r3, [r7, #38]	; 0x26

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
20001850:	687b      	ldr	r3, [r7, #4]
20001852:	681b      	ldr	r3, [r3, #0]
20001854:	f103 0298 	add.w	r2, r3, #152	; 0x98
20001858:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000185a:	4610      	mov	r0, r2
2000185c:	4619      	mov	r1, r3
2000185e:	f000 fa41 	bl	20001ce4 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
20001862:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001866:	46bd      	mov	sp, r7
20001868:	bd80      	pop	{r7, pc}
2000186a:	bf00      	nop

2000186c <start_gun>:
#define MOTOR_PERIOD 256

#define MOTOR_PWM_ADDRESS 0x40050000
#define SERVO_PWM_ADDRESS 0x40050100

void start_gun(){
2000186c:	b580      	push	{r7, lr}
2000186e:	af00      	add	r7, sp, #0
	MSS_GPIO_set_output(MSS_GPIO_31, 1);
20001870:	f04f 001f 	mov.w	r0, #31
20001874:	f04f 0101 	mov.w	r1, #1
20001878:	f001 fa64 	bl	20002d44 <MSS_GPIO_set_output>
	return;
}
2000187c:	bd80      	pop	{r7, pc}
2000187e:	bf00      	nop

20001880 <stop_gun>:

void stop_gun(){
20001880:	b580      	push	{r7, lr}
20001882:	af00      	add	r7, sp, #0
	MSS_GPIO_set_output(MSS_GPIO_31, 0);
20001884:	f04f 001f 	mov.w	r0, #31
20001888:	f04f 0100 	mov.w	r1, #0
2000188c:	f001 fa5a 	bl	20002d44 <MSS_GPIO_set_output>
	return;
}
20001890:	bd80      	pop	{r7, pc}
20001892:	bf00      	nop

20001894 <pwm_init>:

void pwm_init(){
20001894:	b580      	push	{r7, lr}
20001896:	af00      	add	r7, sp, #0
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
20001898:	f643 309c 	movw	r0, #15260	; 0x3b9c
2000189c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018a0:	f240 0100 	movw	r1, #0
200018a4:	f2c4 0105 	movt	r1, #16389	; 0x4005
200018a8:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
200018ac:	f2c0 0205 	movt	r2, #5
200018b0:	f44f 7380 	mov.w	r3, #256	; 0x100
200018b4:	f7fe fdf4 	bl	200004a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
200018b8:	f643 30a0 	movw	r0, #15264	; 0x3ba0
200018bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018c0:	f240 1100 	movw	r1, #256	; 0x100
200018c4:	f2c4 0105 	movt	r1, #16389	; 0x4005
200018c8:	f240 32e7 	movw	r2, #999	; 0x3e7
200018cc:	f240 73cf 	movw	r3, #1999	; 0x7cf
200018d0:	f7fe fde6 	bl	200004a0 <PWM_init>
}
200018d4:	bd80      	pop	{r7, pc}
200018d6:	bf00      	nop

200018d8 <gun_angle_servo_pwm>:

void gun_angle_servo_pwm(unsigned char pwm_val){
200018d8:	b480      	push	{r7}
200018da:	b083      	sub	sp, #12
200018dc:	af00      	add	r7, sp, #0
200018de:	4603      	mov	r3, r0
200018e0:	71fb      	strb	r3, [r7, #7]

	return;
}
200018e2:	f107 070c 	add.w	r7, r7, #12
200018e6:	46bd      	mov	sp, r7
200018e8:	bc80      	pop	{r7}
200018ea:	4770      	bx	lr

200018ec <wheel1>:

void wheel1(int pwm){
200018ec:	b580      	push	{r7, lr}
200018ee:	b082      	sub	sp, #8
200018f0:	af00      	add	r7, sp, #0
200018f2:	6078      	str	r0, [r7, #4]
	if (pwm == 0){
200018f4:	687b      	ldr	r3, [r7, #4]
200018f6:	2b00      	cmp	r3, #0
200018f8:	d110      	bne.n	2000191c <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
200018fa:	f643 309c 	movw	r0, #15260	; 0x3b9c
200018fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001902:	f04f 0101 	mov.w	r1, #1
20001906:	f7fe ff1d 	bl	20000744 <PWM_disable>
		PWM_disable(&motors, PWM_2);
2000190a:	f643 309c 	movw	r0, #15260	; 0x3b9c
2000190e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001912:	f04f 0102 	mov.w	r1, #2
20001916:	f7fe ff15 	bl	20000744 <PWM_disable>
2000191a:	e03b      	b.n	20001994 <wheel1+0xa8>
	}
	else if (pwm > 0){
2000191c:	687b      	ldr	r3, [r7, #4]
2000191e:	2b00      	cmp	r3, #0
20001920:	dd1a      	ble.n	20001958 <wheel1+0x6c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);;
20001922:	687b      	ldr	r3, [r7, #4]
20001924:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001928:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000192c:	f04f 0101 	mov.w	r1, #1
20001930:	461a      	mov	r2, r3
20001932:	f7fe ffe7 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
20001936:	f643 309c 	movw	r0, #15260	; 0x3b9c
2000193a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000193e:	f04f 0101 	mov.w	r1, #1
20001942:	f7fe fe81 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_2);
20001946:	f643 309c 	movw	r0, #15260	; 0x3b9c
2000194a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000194e:	f04f 0102 	mov.w	r1, #2
20001952:	f7fe fef7 	bl	20000744 <PWM_disable>
20001956:	e01d      	b.n	20001994 <wheel1+0xa8>
	}
	else {
		pwm *= -1;
20001958:	687b      	ldr	r3, [r7, #4]
2000195a:	f1c3 0300 	rsb	r3, r3, #0
2000195e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);;
20001960:	687b      	ldr	r3, [r7, #4]
20001962:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001966:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000196a:	f04f 0102 	mov.w	r1, #2
2000196e:	461a      	mov	r2, r3
20001970:	f7fe ffc8 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
20001974:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001978:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000197c:	f04f 0102 	mov.w	r1, #2
20001980:	f7fe fe62 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_1);
20001984:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001988:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000198c:	f04f 0101 	mov.w	r1, #1
20001990:	f7fe fed8 	bl	20000744 <PWM_disable>
	}
	return;
}
20001994:	f107 0708 	add.w	r7, r7, #8
20001998:	46bd      	mov	sp, r7
2000199a:	bd80      	pop	{r7, pc}

2000199c <wheel2>:

void wheel2(int pwm){
2000199c:	b580      	push	{r7, lr}
2000199e:	b082      	sub	sp, #8
200019a0:	af00      	add	r7, sp, #0
200019a2:	6078      	str	r0, [r7, #4]
	if (pwm == 0){
200019a4:	687b      	ldr	r3, [r7, #4]
200019a6:	2b00      	cmp	r3, #0
200019a8:	d110      	bne.n	200019cc <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
200019aa:	f643 309c 	movw	r0, #15260	; 0x3b9c
200019ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019b2:	f04f 0103 	mov.w	r1, #3
200019b6:	f7fe fec5 	bl	20000744 <PWM_disable>
		PWM_disable(&motors, PWM_4);
200019ba:	f643 309c 	movw	r0, #15260	; 0x3b9c
200019be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019c2:	f04f 0104 	mov.w	r1, #4
200019c6:	f7fe febd 	bl	20000744 <PWM_disable>
200019ca:	e03b      	b.n	20001a44 <wheel2+0xa8>
	}
	else if (pwm > 0){
200019cc:	687b      	ldr	r3, [r7, #4]
200019ce:	2b00      	cmp	r3, #0
200019d0:	dd1a      	ble.n	20001a08 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);;
200019d2:	687b      	ldr	r3, [r7, #4]
200019d4:	f643 309c 	movw	r0, #15260	; 0x3b9c
200019d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019dc:	f04f 0103 	mov.w	r1, #3
200019e0:	461a      	mov	r2, r3
200019e2:	f7fe ff8f 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
200019e6:	f643 309c 	movw	r0, #15260	; 0x3b9c
200019ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019ee:	f04f 0103 	mov.w	r1, #3
200019f2:	f7fe fe29 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_4);
200019f6:	f643 309c 	movw	r0, #15260	; 0x3b9c
200019fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019fe:	f04f 0104 	mov.w	r1, #4
20001a02:	f7fe fe9f 	bl	20000744 <PWM_disable>
20001a06:	e01d      	b.n	20001a44 <wheel2+0xa8>
	}
	else {
		pwm *= -1;
20001a08:	687b      	ldr	r3, [r7, #4]
20001a0a:	f1c3 0300 	rsb	r3, r3, #0
20001a0e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);;
20001a10:	687b      	ldr	r3, [r7, #4]
20001a12:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a1a:	f04f 0104 	mov.w	r1, #4
20001a1e:	461a      	mov	r2, r3
20001a20:	f7fe ff70 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
20001a24:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a2c:	f04f 0104 	mov.w	r1, #4
20001a30:	f7fe fe0a 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_3);
20001a34:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a3c:	f04f 0103 	mov.w	r1, #3
20001a40:	f7fe fe80 	bl	20000744 <PWM_disable>
	}
	return;
}
20001a44:	f107 0708 	add.w	r7, r7, #8
20001a48:	46bd      	mov	sp, r7
20001a4a:	bd80      	pop	{r7, pc}

20001a4c <wheel3>:

void wheel3(int pwm){
20001a4c:	b580      	push	{r7, lr}
20001a4e:	b082      	sub	sp, #8
20001a50:	af00      	add	r7, sp, #0
20001a52:	6078      	str	r0, [r7, #4]
	if (pwm == 0){
20001a54:	687b      	ldr	r3, [r7, #4]
20001a56:	2b00      	cmp	r3, #0
20001a58:	d110      	bne.n	20001a7c <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
20001a5a:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a62:	f04f 0105 	mov.w	r1, #5
20001a66:	f7fe fe6d 	bl	20000744 <PWM_disable>
		PWM_disable(&motors, PWM_6);
20001a6a:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a72:	f04f 0106 	mov.w	r1, #6
20001a76:	f7fe fe65 	bl	20000744 <PWM_disable>
20001a7a:	e03b      	b.n	20001af4 <wheel3+0xa8>
	}
	else if (pwm > 0){
20001a7c:	687b      	ldr	r3, [r7, #4]
20001a7e:	2b00      	cmp	r3, #0
20001a80:	dd1a      	ble.n	20001ab8 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);;
20001a82:	687b      	ldr	r3, [r7, #4]
20001a84:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a8c:	f04f 0105 	mov.w	r1, #5
20001a90:	461a      	mov	r2, r3
20001a92:	f7fe ff37 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
20001a96:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a9e:	f04f 0105 	mov.w	r1, #5
20001aa2:	f7fe fdd1 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_6);
20001aa6:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001aaa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aae:	f04f 0106 	mov.w	r1, #6
20001ab2:	f7fe fe47 	bl	20000744 <PWM_disable>
20001ab6:	e01d      	b.n	20001af4 <wheel3+0xa8>
	}
	else {
		pwm *= -1;
20001ab8:	687b      	ldr	r3, [r7, #4]
20001aba:	f1c3 0300 	rsb	r3, r3, #0
20001abe:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);;
20001ac0:	687b      	ldr	r3, [r7, #4]
20001ac2:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001ac6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aca:	f04f 0106 	mov.w	r1, #6
20001ace:	461a      	mov	r2, r3
20001ad0:	f7fe ff18 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
20001ad4:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001ad8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001adc:	f04f 0106 	mov.w	r1, #6
20001ae0:	f7fe fdb2 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_5);
20001ae4:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001ae8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aec:	f04f 0105 	mov.w	r1, #5
20001af0:	f7fe fe28 	bl	20000744 <PWM_disable>
	}
	return;
}
20001af4:	f107 0708 	add.w	r7, r7, #8
20001af8:	46bd      	mov	sp, r7
20001afa:	bd80      	pop	{r7, pc}

20001afc <wheel4>:

void wheel4(int pwm){
20001afc:	b580      	push	{r7, lr}
20001afe:	b082      	sub	sp, #8
20001b00:	af00      	add	r7, sp, #0
20001b02:	6078      	str	r0, [r7, #4]
	if (pwm == 0){
20001b04:	687b      	ldr	r3, [r7, #4]
20001b06:	2b00      	cmp	r3, #0
20001b08:	d110      	bne.n	20001b2c <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
20001b0a:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b12:	f04f 0107 	mov.w	r1, #7
20001b16:	f7fe fe15 	bl	20000744 <PWM_disable>
		PWM_disable(&motors, PWM_8);
20001b1a:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b22:	f04f 0108 	mov.w	r1, #8
20001b26:	f7fe fe0d 	bl	20000744 <PWM_disable>
20001b2a:	e03b      	b.n	20001ba4 <wheel4+0xa8>
	}
	else if (pwm > 0){
20001b2c:	687b      	ldr	r3, [r7, #4]
20001b2e:	2b00      	cmp	r3, #0
20001b30:	dd1a      	ble.n	20001b68 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);;
20001b32:	687b      	ldr	r3, [r7, #4]
20001b34:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b3c:	f04f 0107 	mov.w	r1, #7
20001b40:	461a      	mov	r2, r3
20001b42:	f7fe fedf 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
20001b46:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b4e:	f04f 0107 	mov.w	r1, #7
20001b52:	f7fe fd79 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_8);
20001b56:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b5e:	f04f 0108 	mov.w	r1, #8
20001b62:	f7fe fdef 	bl	20000744 <PWM_disable>
20001b66:	e01d      	b.n	20001ba4 <wheel4+0xa8>
	}
	else {
		pwm *= -1;
20001b68:	687b      	ldr	r3, [r7, #4]
20001b6a:	f1c3 0300 	rsb	r3, r3, #0
20001b6e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);;
20001b70:	687b      	ldr	r3, [r7, #4]
20001b72:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b7a:	f04f 0108 	mov.w	r1, #8
20001b7e:	461a      	mov	r2, r3
20001b80:	f7fe fec0 	bl	20000904 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
20001b84:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b8c:	f04f 0108 	mov.w	r1, #8
20001b90:	f7fe fd5a 	bl	20000648 <PWM_enable>
		PWM_disable(&motors, PWM_7);
20001b94:	f643 309c 	movw	r0, #15260	; 0x3b9c
20001b98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b9c:	f04f 0107 	mov.w	r1, #7
20001ba0:	f7fe fdd0 	bl	20000744 <PWM_disable>
	}
	return;
}
20001ba4:	f107 0708 	add.w	r7, r7, #8
20001ba8:	46bd      	mov	sp, r7
20001baa:	bd80      	pop	{r7, pc}

20001bac <set_gun_angle>:

void set_gun_angle(int angle){
20001bac:	b580      	push	{r7, lr}
20001bae:	b082      	sub	sp, #8
20001bb0:	af00      	add	r7, sp, #0
20001bb2:	6078      	str	r0, [r7, #4]
//angle is a number between 0 and 204
	angle += 46;
20001bb4:	687b      	ldr	r3, [r7, #4]
20001bb6:	f103 032e 	add.w	r3, r3, #46	; 0x2e
20001bba:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
20001bbc:	687b      	ldr	r3, [r7, #4]
20001bbe:	f643 30a0 	movw	r0, #15264	; 0x3ba0
20001bc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bc6:	f04f 0101 	mov.w	r1, #1
20001bca:	461a      	mov	r2, r3
20001bcc:	f7fe fe9a 	bl	20000904 <PWM_set_duty_cycle>
	return;
}
20001bd0:	f107 0708 	add.w	r7, r7, #8
20001bd4:	46bd      	mov	sp, r7
20001bd6:	bd80      	pop	{r7, pc}

20001bd8 <main>:

int main(){
20001bd8:	b580      	push	{r7, lr}
20001bda:	b082      	sub	sp, #8
20001bdc:	af00      	add	r7, sp, #0
	pwm_init();
20001bde:	f7ff fe59 	bl	20001894 <pwm_init>
	MSS_GPIO_init();
20001be2:	f001 f85b 	bl	20002c9c <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_31, MSS_GPIO_OUTPUT_MODE);
20001be6:	f04f 001f 	mov.w	r0, #31
20001bea:	f04f 0105 	mov.w	r1, #5
20001bee:	f001 f88b 	bl	20002d08 <MSS_GPIO_config>

	while(1){
		//PWM_set_duty_cycle(&s94156_pwm, PWM_1, 50);
		//int duty_cycle = PWM_get_duty_cycle( &s94156_pwm, PWM_1 );
		//PWM_enable(&s94156_pwm, PWM_1);
		set_gun_angle(0);
20001bf2:	f04f 0000 	mov.w	r0, #0
20001bf6:	f7ff ffd9 	bl	20001bac <set_gun_angle>
		wheel1(-255);
20001bfa:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
20001bfe:	f7ff fe75 	bl	200018ec <wheel1>
    }
20001c02:	e7f6      	b.n	20001bf2 <main+0x1a>

20001c04 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
20001c04:	b480      	push	{r7}
20001c06:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
20001c08:	be00      	bkpt	0x0000
}
20001c0a:	46bd      	mov	sp, r7
20001c0c:	bc80      	pop	{r7}
20001c0e:	4770      	bx	lr

20001c10 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
20001c10:	b480      	push	{r7}
20001c12:	b083      	sub	sp, #12
20001c14:	af00      	add	r7, sp, #0
20001c16:	6078      	str	r0, [r7, #4]
20001c18:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
20001c1a:	be00      	bkpt	0x0000
}
20001c1c:	f107 070c 	add.w	r7, r7, #12
20001c20:	46bd      	mov	sp, r7
20001c22:	bc80      	pop	{r7}
20001c24:	4770      	bx	lr
20001c26:	bf00      	nop

20001c28 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
20001c28:	b480      	push	{r7}
20001c2a:	b083      	sub	sp, #12
20001c2c:	af00      	add	r7, sp, #0
20001c2e:	6078      	str	r0, [r7, #4]
20001c30:	460b      	mov	r3, r1
20001c32:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20001c34:	be00      	bkpt	0x0000
}
20001c36:	f107 070c 	add.w	r7, r7, #12
20001c3a:	46bd      	mov	sp, r7
20001c3c:	bc80      	pop	{r7}
20001c3e:	4770      	bx	lr

20001c40 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
20001c40:	b480      	push	{r7}
20001c42:	b083      	sub	sp, #12
20001c44:	af00      	add	r7, sp, #0
20001c46:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20001c48:	be00      	bkpt	0x0000
}
20001c4a:	f107 070c 	add.w	r7, r7, #12
20001c4e:	46bd      	mov	sp, r7
20001c50:	bc80      	pop	{r7}
20001c52:	4770      	bx	lr

20001c54 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
20001c54:	b480      	push	{r7}
20001c56:	b083      	sub	sp, #12
20001c58:	af00      	add	r7, sp, #0
20001c5a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20001c5c:	be00      	bkpt	0x0000
}
20001c5e:	f107 070c 	add.w	r7, r7, #12
20001c62:	46bd      	mov	sp, r7
20001c64:	bc80      	pop	{r7}
20001c66:	4770      	bx	lr

20001c68 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
20001c68:	b480      	push	{r7}
20001c6a:	b083      	sub	sp, #12
20001c6c:	af00      	add	r7, sp, #0
20001c6e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20001c70:	be00      	bkpt	0x0000
}
20001c72:	f107 070c 	add.w	r7, r7, #12
20001c76:	46bd      	mov	sp, r7
20001c78:	bc80      	pop	{r7}
20001c7a:	4770      	bx	lr

20001c7c <HAL_disable_interrupts>:
20001c7c:	f3ef 8010 	mrs	r0, PRIMASK
20001c80:	b672      	cpsid	i
20001c82:	4770      	bx	lr

20001c84 <HAL_restore_interrupts>:
20001c84:	f380 8810 	msr	PRIMASK, r0
20001c88:	4770      	bx	lr
	...

20001c8c <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
20001c8c:	b480      	push	{r7}
20001c8e:	b087      	sub	sp, #28
20001c90:	af00      	add	r7, sp, #0
20001c92:	6078      	str	r0, [r7, #4]
20001c94:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
20001c96:	687b      	ldr	r3, [r7, #4]
20001c98:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
20001c9a:	683b      	ldr	r3, [r7, #0]
20001c9c:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
20001c9e:	697b      	ldr	r3, [r7, #20]
20001ca0:	781b      	ldrb	r3, [r3, #0]
20001ca2:	b2db      	uxtb	r3, r3
20001ca4:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
20001ca6:	693b      	ldr	r3, [r7, #16]
20001ca8:	60bb      	str	r3, [r7, #8]
		i_dummy++;
20001caa:	68bb      	ldr	r3, [r7, #8]
20001cac:	f103 0301 	add.w	r3, r3, #1
20001cb0:	60bb      	str	r3, [r7, #8]
    }
20001cb2:	e7f0      	b.n	20001c96 <HAL_assert_fail+0xa>

20001cb4 <HW_set_32bit_reg>:
20001cb4:	6001      	str	r1, [r0, #0]
20001cb6:	4770      	bx	lr

20001cb8 <HW_get_32bit_reg>:
20001cb8:	6800      	ldr	r0, [r0, #0]
20001cba:	4770      	bx	lr

20001cbc <HW_set_32bit_reg_field>:
20001cbc:	b50e      	push	{r1, r2, r3, lr}
20001cbe:	fa03 f301 	lsl.w	r3, r3, r1
20001cc2:	ea03 0302 	and.w	r3, r3, r2
20001cc6:	6801      	ldr	r1, [r0, #0]
20001cc8:	ea6f 0202 	mvn.w	r2, r2
20001ccc:	ea01 0102 	and.w	r1, r1, r2
20001cd0:	ea41 0103 	orr.w	r1, r1, r3
20001cd4:	6001      	str	r1, [r0, #0]
20001cd6:	bd0e      	pop	{r1, r2, r3, pc}

20001cd8 <HW_get_32bit_reg_field>:
20001cd8:	6800      	ldr	r0, [r0, #0]
20001cda:	ea00 0002 	and.w	r0, r0, r2
20001cde:	fa20 f001 	lsr.w	r0, r0, r1
20001ce2:	4770      	bx	lr

20001ce4 <HW_set_16bit_reg>:
20001ce4:	8001      	strh	r1, [r0, #0]
20001ce6:	4770      	bx	lr

20001ce8 <HW_get_16bit_reg>:
20001ce8:	8800      	ldrh	r0, [r0, #0]
20001cea:	4770      	bx	lr

20001cec <HW_set_16bit_reg_field>:
20001cec:	b50e      	push	{r1, r2, r3, lr}
20001cee:	fa03 f301 	lsl.w	r3, r3, r1
20001cf2:	ea03 0302 	and.w	r3, r3, r2
20001cf6:	8801      	ldrh	r1, [r0, #0]
20001cf8:	ea6f 0202 	mvn.w	r2, r2
20001cfc:	ea01 0102 	and.w	r1, r1, r2
20001d00:	ea41 0103 	orr.w	r1, r1, r3
20001d04:	8001      	strh	r1, [r0, #0]
20001d06:	bd0e      	pop	{r1, r2, r3, pc}

20001d08 <HW_get_16bit_reg_field>:
20001d08:	8800      	ldrh	r0, [r0, #0]
20001d0a:	ea00 0002 	and.w	r0, r0, r2
20001d0e:	fa20 f001 	lsr.w	r0, r0, r1
20001d12:	4770      	bx	lr

20001d14 <HW_set_8bit_reg>:
20001d14:	7001      	strb	r1, [r0, #0]
20001d16:	4770      	bx	lr

20001d18 <HW_get_8bit_reg>:
20001d18:	7800      	ldrb	r0, [r0, #0]
20001d1a:	4770      	bx	lr

20001d1c <HW_set_8bit_reg_field>:
20001d1c:	b50e      	push	{r1, r2, r3, lr}
20001d1e:	fa03 f301 	lsl.w	r3, r3, r1
20001d22:	ea03 0302 	and.w	r3, r3, r2
20001d26:	7801      	ldrb	r1, [r0, #0]
20001d28:	ea6f 0202 	mvn.w	r2, r2
20001d2c:	ea01 0102 	and.w	r1, r1, r2
20001d30:	ea41 0103 	orr.w	r1, r1, r3
20001d34:	7001      	strb	r1, [r0, #0]
20001d36:	bd0e      	pop	{r1, r2, r3, pc}

20001d38 <HW_get_8bit_reg_field>:
20001d38:	7800      	ldrb	r0, [r0, #0]
20001d3a:	ea00 0002 	and.w	r0, r0, r2
20001d3e:	fa20 f001 	lsr.w	r0, r0, r1
20001d42:	4770      	bx	lr

20001d44 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001d44:	b480      	push	{r7}
20001d46:	b083      	sub	sp, #12
20001d48:	af00      	add	r7, sp, #0
20001d4a:	4603      	mov	r3, r0
20001d4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d5e:	88f9      	ldrh	r1, [r7, #6]
20001d60:	f001 011f 	and.w	r1, r1, #31
20001d64:	f04f 0001 	mov.w	r0, #1
20001d68:	fa00 f101 	lsl.w	r1, r0, r1
20001d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001d70:	f107 070c 	add.w	r7, r7, #12
20001d74:	46bd      	mov	sp, r7
20001d76:	bc80      	pop	{r7}
20001d78:	4770      	bx	lr
20001d7a:	bf00      	nop

20001d7c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001d7c:	b480      	push	{r7}
20001d7e:	b083      	sub	sp, #12
20001d80:	af00      	add	r7, sp, #0
20001d82:	4603      	mov	r3, r0
20001d84:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001d86:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d92:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d96:	88f9      	ldrh	r1, [r7, #6]
20001d98:	f001 011f 	and.w	r1, r1, #31
20001d9c:	f04f 0001 	mov.w	r0, #1
20001da0:	fa00 f101 	lsl.w	r1, r0, r1
20001da4:	f102 0220 	add.w	r2, r2, #32
20001da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001dac:	f107 070c 	add.w	r7, r7, #12
20001db0:	46bd      	mov	sp, r7
20001db2:	bc80      	pop	{r7}
20001db4:	4770      	bx	lr
20001db6:	bf00      	nop

20001db8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001db8:	b480      	push	{r7}
20001dba:	b083      	sub	sp, #12
20001dbc:	af00      	add	r7, sp, #0
20001dbe:	4603      	mov	r3, r0
20001dc0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001dc2:	f24e 1300 	movw	r3, #57600	; 0xe100
20001dc6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001dca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001dce:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001dd2:	88f9      	ldrh	r1, [r7, #6]
20001dd4:	f001 011f 	and.w	r1, r1, #31
20001dd8:	f04f 0001 	mov.w	r0, #1
20001ddc:	fa00 f101 	lsl.w	r1, r0, r1
20001de0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001de4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001de8:	f107 070c 	add.w	r7, r7, #12
20001dec:	46bd      	mov	sp, r7
20001dee:	bc80      	pop	{r7}
20001df0:	4770      	bx	lr
20001df2:	bf00      	nop

20001df4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001df4:	b580      	push	{r7, lr}
20001df6:	b088      	sub	sp, #32
20001df8:	af00      	add	r7, sp, #0
20001dfa:	60f8      	str	r0, [r7, #12]
20001dfc:	60b9      	str	r1, [r7, #8]
20001dfe:	4613      	mov	r3, r2
20001e00:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001e02:	f04f 0301 	mov.w	r3, #1
20001e06:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001e08:	f04f 0300 	mov.w	r3, #0
20001e0c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e0e:	68fa      	ldr	r2, [r7, #12]
20001e10:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20001e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e18:	429a      	cmp	r2, r3
20001e1a:	d007      	beq.n	20001e2c <MSS_UART_init+0x38>
20001e1c:	68fa      	ldr	r2, [r7, #12]
20001e1e:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20001e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e26:	429a      	cmp	r2, r3
20001e28:	d000      	beq.n	20001e2c <MSS_UART_init+0x38>
20001e2a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001e2c:	68bb      	ldr	r3, [r7, #8]
20001e2e:	2b00      	cmp	r3, #0
20001e30:	d100      	bne.n	20001e34 <MSS_UART_init+0x40>
20001e32:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001e34:	f001 fa60 	bl	200032f8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001e38:	68fa      	ldr	r2, [r7, #12]
20001e3a:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20001e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e42:	429a      	cmp	r2, r3
20001e44:	d12e      	bne.n	20001ea4 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001e46:	68fb      	ldr	r3, [r7, #12]
20001e48:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001e4c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001e4e:	68fb      	ldr	r3, [r7, #12]
20001e50:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001e54:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001e56:	68fb      	ldr	r3, [r7, #12]
20001e58:	f04f 020a 	mov.w	r2, #10
20001e5c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001e5e:	f643 2384 	movw	r3, #14980	; 0x3a84
20001e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e66:	681b      	ldr	r3, [r3, #0]
20001e68:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001e6a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e6e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e72:	f242 0200 	movw	r2, #8192	; 0x2000
20001e76:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001e80:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001e82:	f04f 000a 	mov.w	r0, #10
20001e86:	f7ff ff97 	bl	20001db8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001e8a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e92:	f242 0200 	movw	r2, #8192	; 0x2000
20001e96:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001ea0:	631a      	str	r2, [r3, #48]	; 0x30
20001ea2:	e031      	b.n	20001f08 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001ea4:	68fa      	ldr	r2, [r7, #12]
20001ea6:	f240 0300 	movw	r3, #0
20001eaa:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001eae:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001eb0:	68fa      	ldr	r2, [r7, #12]
20001eb2:	f240 0300 	movw	r3, #0
20001eb6:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001eba:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001ebc:	68fb      	ldr	r3, [r7, #12]
20001ebe:	f04f 020b 	mov.w	r2, #11
20001ec2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001ec4:	f643 2388 	movw	r3, #14984	; 0x3a88
20001ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ecc:	681b      	ldr	r3, [r3, #0]
20001ece:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001ed0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ed4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ed8:	f242 0200 	movw	r2, #8192	; 0x2000
20001edc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ee0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001ee6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001ee8:	f04f 000b 	mov.w	r0, #11
20001eec:	f7ff ff64 	bl	20001db8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001ef0:	f242 0300 	movw	r3, #8192	; 0x2000
20001ef4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001ef8:	f242 0200 	movw	r2, #8192	; 0x2000
20001efc:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001f00:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001f02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001f06:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001f08:	68fb      	ldr	r3, [r7, #12]
20001f0a:	681b      	ldr	r3, [r3, #0]
20001f0c:	f04f 0200 	mov.w	r2, #0
20001f10:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001f12:	68bb      	ldr	r3, [r7, #8]
20001f14:	2b00      	cmp	r3, #0
20001f16:	d021      	beq.n	20001f5c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001f18:	69ba      	ldr	r2, [r7, #24]
20001f1a:	68bb      	ldr	r3, [r7, #8]
20001f1c:	fbb2 f3f3 	udiv	r3, r2, r3
20001f20:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001f22:	69fb      	ldr	r3, [r7, #28]
20001f24:	f003 0308 	and.w	r3, r3, #8
20001f28:	2b00      	cmp	r3, #0
20001f2a:	d006      	beq.n	20001f3a <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001f2c:	69fb      	ldr	r3, [r7, #28]
20001f2e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001f32:	f103 0301 	add.w	r3, r3, #1
20001f36:	61fb      	str	r3, [r7, #28]
20001f38:	e003      	b.n	20001f42 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001f3a:	69fb      	ldr	r3, [r7, #28]
20001f3c:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001f40:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001f42:	69fa      	ldr	r2, [r7, #28]
20001f44:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001f48:	429a      	cmp	r2, r3
20001f4a:	d900      	bls.n	20001f4e <MSS_UART_init+0x15a>
20001f4c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001f4e:	69fa      	ldr	r2, [r7, #28]
20001f50:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001f54:	429a      	cmp	r2, r3
20001f56:	d801      	bhi.n	20001f5c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001f58:	69fb      	ldr	r3, [r7, #28]
20001f5a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001f5c:	68fb      	ldr	r3, [r7, #12]
20001f5e:	685b      	ldr	r3, [r3, #4]
20001f60:	f04f 0201 	mov.w	r2, #1
20001f64:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001f68:	68fb      	ldr	r3, [r7, #12]
20001f6a:	681b      	ldr	r3, [r3, #0]
20001f6c:	8afa      	ldrh	r2, [r7, #22]
20001f6e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001f72:	b292      	uxth	r2, r2
20001f74:	b2d2      	uxtb	r2, r2
20001f76:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001f78:	68fb      	ldr	r3, [r7, #12]
20001f7a:	681b      	ldr	r3, [r3, #0]
20001f7c:	8afa      	ldrh	r2, [r7, #22]
20001f7e:	b2d2      	uxtb	r2, r2
20001f80:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001f82:	68fb      	ldr	r3, [r7, #12]
20001f84:	685b      	ldr	r3, [r3, #4]
20001f86:	f04f 0200 	mov.w	r2, #0
20001f8a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001f8e:	68fb      	ldr	r3, [r7, #12]
20001f90:	681b      	ldr	r3, [r3, #0]
20001f92:	79fa      	ldrb	r2, [r7, #7]
20001f94:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001f96:	68fb      	ldr	r3, [r7, #12]
20001f98:	681b      	ldr	r3, [r3, #0]
20001f9a:	f04f 020e 	mov.w	r2, #14
20001f9e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001fa0:	68fb      	ldr	r3, [r7, #12]
20001fa2:	685b      	ldr	r3, [r3, #4]
20001fa4:	f04f 0200 	mov.w	r2, #0
20001fa8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001fac:	68fb      	ldr	r3, [r7, #12]
20001fae:	f04f 0200 	mov.w	r2, #0
20001fb2:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001fb4:	68fb      	ldr	r3, [r7, #12]
20001fb6:	f04f 0200 	mov.w	r2, #0
20001fba:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001fbc:	68fb      	ldr	r3, [r7, #12]
20001fbe:	f04f 0200 	mov.w	r2, #0
20001fc2:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001fc4:	68fb      	ldr	r3, [r7, #12]
20001fc6:	f04f 0200 	mov.w	r2, #0
20001fca:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001fcc:	68fa      	ldr	r2, [r7, #12]
20001fce:	f242 53e9 	movw	r3, #9705	; 0x25e9
20001fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fd6:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001fd8:	68fb      	ldr	r3, [r7, #12]
20001fda:	f04f 0200 	mov.w	r2, #0
20001fde:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001fe0:	68fb      	ldr	r3, [r7, #12]
20001fe2:	f04f 0200 	mov.w	r2, #0
20001fe6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001fe8:	68fb      	ldr	r3, [r7, #12]
20001fea:	f04f 0200 	mov.w	r2, #0
20001fee:	729a      	strb	r2, [r3, #10]
}
20001ff0:	f107 0720 	add.w	r7, r7, #32
20001ff4:	46bd      	mov	sp, r7
20001ff6:	bd80      	pop	{r7, pc}

20001ff8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001ff8:	b480      	push	{r7}
20001ffa:	b089      	sub	sp, #36	; 0x24
20001ffc:	af00      	add	r7, sp, #0
20001ffe:	60f8      	str	r0, [r7, #12]
20002000:	60b9      	str	r1, [r7, #8]
20002002:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20002004:	f04f 0300 	mov.w	r3, #0
20002008:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000200a:	68fa      	ldr	r2, [r7, #12]
2000200c:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002014:	429a      	cmp	r2, r3
20002016:	d007      	beq.n	20002028 <MSS_UART_polled_tx+0x30>
20002018:	68fa      	ldr	r2, [r7, #12]
2000201a:	f643 33a4 	movw	r3, #15268	; 0x3ba4
2000201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002022:	429a      	cmp	r2, r3
20002024:	d000      	beq.n	20002028 <MSS_UART_polled_tx+0x30>
20002026:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20002028:	68bb      	ldr	r3, [r7, #8]
2000202a:	2b00      	cmp	r3, #0
2000202c:	d100      	bne.n	20002030 <MSS_UART_polled_tx+0x38>
2000202e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20002030:	687b      	ldr	r3, [r7, #4]
20002032:	2b00      	cmp	r3, #0
20002034:	d100      	bne.n	20002038 <MSS_UART_polled_tx+0x40>
20002036:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002038:	68fa      	ldr	r2, [r7, #12]
2000203a:	f643 33cc 	movw	r3, #15308	; 0x3bcc
2000203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002042:	429a      	cmp	r2, r3
20002044:	d006      	beq.n	20002054 <MSS_UART_polled_tx+0x5c>
20002046:	68fa      	ldr	r2, [r7, #12]
20002048:	f643 33a4 	movw	r3, #15268	; 0x3ba4
2000204c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002050:	429a      	cmp	r2, r3
20002052:	d13d      	bne.n	200020d0 <MSS_UART_polled_tx+0xd8>
20002054:	68bb      	ldr	r3, [r7, #8]
20002056:	2b00      	cmp	r3, #0
20002058:	d03a      	beq.n	200020d0 <MSS_UART_polled_tx+0xd8>
2000205a:	687b      	ldr	r3, [r7, #4]
2000205c:	2b00      	cmp	r3, #0
2000205e:	d037      	beq.n	200020d0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002060:	68fb      	ldr	r3, [r7, #12]
20002062:	681b      	ldr	r3, [r3, #0]
20002064:	7d1b      	ldrb	r3, [r3, #20]
20002066:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002068:	68fb      	ldr	r3, [r7, #12]
2000206a:	7a9a      	ldrb	r2, [r3, #10]
2000206c:	7efb      	ldrb	r3, [r7, #27]
2000206e:	ea42 0303 	orr.w	r3, r2, r3
20002072:	b2da      	uxtb	r2, r3
20002074:	68fb      	ldr	r3, [r7, #12]
20002076:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002078:	7efb      	ldrb	r3, [r7, #27]
2000207a:	f003 0320 	and.w	r3, r3, #32
2000207e:	2b00      	cmp	r3, #0
20002080:	d023      	beq.n	200020ca <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002082:	f04f 0310 	mov.w	r3, #16
20002086:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002088:	687b      	ldr	r3, [r7, #4]
2000208a:	2b0f      	cmp	r3, #15
2000208c:	d801      	bhi.n	20002092 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000208e:	687b      	ldr	r3, [r7, #4]
20002090:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002092:	f04f 0300 	mov.w	r3, #0
20002096:	617b      	str	r3, [r7, #20]
20002098:	e00e      	b.n	200020b8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000209a:	68fb      	ldr	r3, [r7, #12]
2000209c:	681b      	ldr	r3, [r3, #0]
2000209e:	68b9      	ldr	r1, [r7, #8]
200020a0:	693a      	ldr	r2, [r7, #16]
200020a2:	440a      	add	r2, r1
200020a4:	7812      	ldrb	r2, [r2, #0]
200020a6:	701a      	strb	r2, [r3, #0]
200020a8:	693b      	ldr	r3, [r7, #16]
200020aa:	f103 0301 	add.w	r3, r3, #1
200020ae:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200020b0:	697b      	ldr	r3, [r7, #20]
200020b2:	f103 0301 	add.w	r3, r3, #1
200020b6:	617b      	str	r3, [r7, #20]
200020b8:	697a      	ldr	r2, [r7, #20]
200020ba:	69fb      	ldr	r3, [r7, #28]
200020bc:	429a      	cmp	r2, r3
200020be:	d3ec      	bcc.n	2000209a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200020c0:	687a      	ldr	r2, [r7, #4]
200020c2:	697b      	ldr	r3, [r7, #20]
200020c4:	ebc3 0302 	rsb	r3, r3, r2
200020c8:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
200020ca:	687b      	ldr	r3, [r7, #4]
200020cc:	2b00      	cmp	r3, #0
200020ce:	d1c7      	bne.n	20002060 <MSS_UART_polled_tx+0x68>
    }
}
200020d0:	f107 0724 	add.w	r7, r7, #36	; 0x24
200020d4:	46bd      	mov	sp, r7
200020d6:	bc80      	pop	{r7}
200020d8:	4770      	bx	lr
200020da:	bf00      	nop

200020dc <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
200020dc:	b480      	push	{r7}
200020de:	b087      	sub	sp, #28
200020e0:	af00      	add	r7, sp, #0
200020e2:	6078      	str	r0, [r7, #4]
200020e4:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
200020e6:	f04f 0300 	mov.w	r3, #0
200020ea:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200020ec:	687a      	ldr	r2, [r7, #4]
200020ee:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f6:	429a      	cmp	r2, r3
200020f8:	d007      	beq.n	2000210a <MSS_UART_polled_tx_string+0x2e>
200020fa:	687a      	ldr	r2, [r7, #4]
200020fc:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002104:	429a      	cmp	r2, r3
20002106:	d000      	beq.n	2000210a <MSS_UART_polled_tx_string+0x2e>
20002108:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
2000210a:	683b      	ldr	r3, [r7, #0]
2000210c:	2b00      	cmp	r3, #0
2000210e:	d100      	bne.n	20002112 <MSS_UART_polled_tx_string+0x36>
20002110:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002112:	687a      	ldr	r2, [r7, #4]
20002114:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000211c:	429a      	cmp	r2, r3
2000211e:	d006      	beq.n	2000212e <MSS_UART_polled_tx_string+0x52>
20002120:	687a      	ldr	r2, [r7, #4]
20002122:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000212a:	429a      	cmp	r2, r3
2000212c:	d138      	bne.n	200021a0 <MSS_UART_polled_tx_string+0xc4>
2000212e:	683b      	ldr	r3, [r7, #0]
20002130:	2b00      	cmp	r3, #0
20002132:	d035      	beq.n	200021a0 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002134:	683a      	ldr	r2, [r7, #0]
20002136:	68bb      	ldr	r3, [r7, #8]
20002138:	4413      	add	r3, r2
2000213a:	781b      	ldrb	r3, [r3, #0]
2000213c:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000213e:	e02c      	b.n	2000219a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20002140:	687b      	ldr	r3, [r7, #4]
20002142:	681b      	ldr	r3, [r3, #0]
20002144:	7d1b      	ldrb	r3, [r3, #20]
20002146:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20002148:	687b      	ldr	r3, [r7, #4]
2000214a:	7a9a      	ldrb	r2, [r3, #10]
2000214c:	7dfb      	ldrb	r3, [r7, #23]
2000214e:	ea42 0303 	orr.w	r3, r2, r3
20002152:	b2da      	uxtb	r2, r3
20002154:	687b      	ldr	r3, [r7, #4]
20002156:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20002158:	7dfb      	ldrb	r3, [r7, #23]
2000215a:	f003 0320 	and.w	r3, r3, #32
2000215e:	2b00      	cmp	r3, #0
20002160:	d0ee      	beq.n	20002140 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002162:	f04f 0300 	mov.w	r3, #0
20002166:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002168:	e011      	b.n	2000218e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000216a:	687b      	ldr	r3, [r7, #4]
2000216c:	681b      	ldr	r3, [r3, #0]
2000216e:	693a      	ldr	r2, [r7, #16]
20002170:	b2d2      	uxtb	r2, r2
20002172:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002174:	68fb      	ldr	r3, [r7, #12]
20002176:	f103 0301 	add.w	r3, r3, #1
2000217a:	60fb      	str	r3, [r7, #12]
                char_idx++;
2000217c:	68bb      	ldr	r3, [r7, #8]
2000217e:	f103 0301 	add.w	r3, r3, #1
20002182:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002184:	683a      	ldr	r2, [r7, #0]
20002186:	68bb      	ldr	r3, [r7, #8]
20002188:	4413      	add	r3, r2
2000218a:	781b      	ldrb	r3, [r3, #0]
2000218c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000218e:	693b      	ldr	r3, [r7, #16]
20002190:	2b00      	cmp	r3, #0
20002192:	d002      	beq.n	2000219a <MSS_UART_polled_tx_string+0xbe>
20002194:	68fb      	ldr	r3, [r7, #12]
20002196:	2b0f      	cmp	r3, #15
20002198:	d9e7      	bls.n	2000216a <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000219a:	693b      	ldr	r3, [r7, #16]
2000219c:	2b00      	cmp	r3, #0
2000219e:	d1cf      	bne.n	20002140 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
200021a0:	f107 071c 	add.w	r7, r7, #28
200021a4:	46bd      	mov	sp, r7
200021a6:	bc80      	pop	{r7}
200021a8:	4770      	bx	lr
200021aa:	bf00      	nop

200021ac <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200021ac:	b580      	push	{r7, lr}
200021ae:	b084      	sub	sp, #16
200021b0:	af00      	add	r7, sp, #0
200021b2:	60f8      	str	r0, [r7, #12]
200021b4:	60b9      	str	r1, [r7, #8]
200021b6:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200021b8:	68fa      	ldr	r2, [r7, #12]
200021ba:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200021be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021c2:	429a      	cmp	r2, r3
200021c4:	d007      	beq.n	200021d6 <MSS_UART_irq_tx+0x2a>
200021c6:	68fa      	ldr	r2, [r7, #12]
200021c8:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200021cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d0:	429a      	cmp	r2, r3
200021d2:	d000      	beq.n	200021d6 <MSS_UART_irq_tx+0x2a>
200021d4:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
200021d6:	68bb      	ldr	r3, [r7, #8]
200021d8:	2b00      	cmp	r3, #0
200021da:	d100      	bne.n	200021de <MSS_UART_irq_tx+0x32>
200021dc:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200021de:	687b      	ldr	r3, [r7, #4]
200021e0:	2b00      	cmp	r3, #0
200021e2:	d100      	bne.n	200021e6 <MSS_UART_irq_tx+0x3a>
200021e4:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
200021e6:	687b      	ldr	r3, [r7, #4]
200021e8:	2b00      	cmp	r3, #0
200021ea:	d032      	beq.n	20002252 <MSS_UART_irq_tx+0xa6>
200021ec:	68bb      	ldr	r3, [r7, #8]
200021ee:	2b00      	cmp	r3, #0
200021f0:	d02f      	beq.n	20002252 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
200021f2:	68fa      	ldr	r2, [r7, #12]
200021f4:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200021f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021fc:	429a      	cmp	r2, r3
200021fe:	d006      	beq.n	2000220e <MSS_UART_irq_tx+0x62>
20002200:	68fa      	ldr	r2, [r7, #12]
20002202:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002206:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000220a:	429a      	cmp	r2, r3
2000220c:	d121      	bne.n	20002252 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
2000220e:	68fb      	ldr	r3, [r7, #12]
20002210:	68ba      	ldr	r2, [r7, #8]
20002212:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
20002214:	68fb      	ldr	r3, [r7, #12]
20002216:	687a      	ldr	r2, [r7, #4]
20002218:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
2000221a:	68fb      	ldr	r3, [r7, #12]
2000221c:	f04f 0200 	mov.w	r2, #0
20002220:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20002222:	68fb      	ldr	r3, [r7, #12]
20002224:	891b      	ldrh	r3, [r3, #8]
20002226:	b21b      	sxth	r3, r3
20002228:	4618      	mov	r0, r3
2000222a:	f7ff fdc5 	bl	20001db8 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000222e:	68fa      	ldr	r2, [r7, #12]
20002230:	f242 53e9 	movw	r3, #9705	; 0x25e9
20002234:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002238:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
2000223a:	68fb      	ldr	r3, [r7, #12]
2000223c:	685b      	ldr	r3, [r3, #4]
2000223e:	f04f 0201 	mov.w	r2, #1
20002242:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20002246:	68fb      	ldr	r3, [r7, #12]
20002248:	891b      	ldrh	r3, [r3, #8]
2000224a:	b21b      	sxth	r3, r3
2000224c:	4618      	mov	r0, r3
2000224e:	f7ff fd79 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
20002252:	f107 0710 	add.w	r7, r7, #16
20002256:	46bd      	mov	sp, r7
20002258:	bd80      	pop	{r7, pc}
2000225a:	bf00      	nop

2000225c <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
2000225c:	b480      	push	{r7}
2000225e:	b085      	sub	sp, #20
20002260:	af00      	add	r7, sp, #0
20002262:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
20002264:	f04f 0300 	mov.w	r3, #0
20002268:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
2000226a:	f04f 0300 	mov.w	r3, #0
2000226e:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002270:	687a      	ldr	r2, [r7, #4]
20002272:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227a:	429a      	cmp	r2, r3
2000227c:	d007      	beq.n	2000228e <MSS_UART_tx_complete+0x32>
2000227e:	687a      	ldr	r2, [r7, #4]
20002280:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002288:	429a      	cmp	r2, r3
2000228a:	d000      	beq.n	2000228e <MSS_UART_tx_complete+0x32>
2000228c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000228e:	687a      	ldr	r2, [r7, #4]
20002290:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002294:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002298:	429a      	cmp	r2, r3
2000229a:	d006      	beq.n	200022aa <MSS_UART_tx_complete+0x4e>
2000229c:	687a      	ldr	r2, [r7, #4]
2000229e:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200022a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022a6:	429a      	cmp	r2, r3
200022a8:	d117      	bne.n	200022da <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200022aa:	687b      	ldr	r3, [r7, #4]
200022ac:	681b      	ldr	r3, [r3, #0]
200022ae:	7d1b      	ldrb	r3, [r3, #20]
200022b0:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
200022b2:	687b      	ldr	r3, [r7, #4]
200022b4:	7a9a      	ldrb	r2, [r3, #10]
200022b6:	7bfb      	ldrb	r3, [r7, #15]
200022b8:	ea42 0303 	orr.w	r3, r2, r3
200022bc:	b2da      	uxtb	r2, r3
200022be:	687b      	ldr	r3, [r7, #4]
200022c0:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200022c2:	687b      	ldr	r3, [r7, #4]
200022c4:	691b      	ldr	r3, [r3, #16]
200022c6:	2b00      	cmp	r3, #0
200022c8:	d107      	bne.n	200022da <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
200022ca:	7bfb      	ldrb	r3, [r7, #15]
200022cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
200022d0:	2b00      	cmp	r3, #0
200022d2:	d002      	beq.n	200022da <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
200022d4:	f04f 0301 	mov.w	r3, #1
200022d8:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
200022da:	7bbb      	ldrb	r3, [r7, #14]
200022dc:	b25b      	sxtb	r3, r3
}
200022de:	4618      	mov	r0, r3
200022e0:	f107 0714 	add.w	r7, r7, #20
200022e4:	46bd      	mov	sp, r7
200022e6:	bc80      	pop	{r7}
200022e8:	4770      	bx	lr
200022ea:	bf00      	nop

200022ec <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200022ec:	b480      	push	{r7}
200022ee:	b087      	sub	sp, #28
200022f0:	af00      	add	r7, sp, #0
200022f2:	60f8      	str	r0, [r7, #12]
200022f4:	60b9      	str	r1, [r7, #8]
200022f6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
200022f8:	f04f 0300 	mov.w	r3, #0
200022fc:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
200022fe:	f04f 0300 	mov.w	r3, #0
20002302:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002304:	68fa      	ldr	r2, [r7, #12]
20002306:	f643 33cc 	movw	r3, #15308	; 0x3bcc
2000230a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000230e:	429a      	cmp	r2, r3
20002310:	d007      	beq.n	20002322 <MSS_UART_get_rx+0x36>
20002312:	68fa      	ldr	r2, [r7, #12]
20002314:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000231c:	429a      	cmp	r2, r3
2000231e:	d000      	beq.n	20002322 <MSS_UART_get_rx+0x36>
20002320:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20002322:	68bb      	ldr	r3, [r7, #8]
20002324:	2b00      	cmp	r3, #0
20002326:	d100      	bne.n	2000232a <MSS_UART_get_rx+0x3e>
20002328:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
2000232a:	687b      	ldr	r3, [r7, #4]
2000232c:	2b00      	cmp	r3, #0
2000232e:	d100      	bne.n	20002332 <MSS_UART_get_rx+0x46>
20002330:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002332:	68fa      	ldr	r2, [r7, #12]
20002334:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000233c:	429a      	cmp	r2, r3
2000233e:	d006      	beq.n	2000234e <MSS_UART_get_rx+0x62>
20002340:	68fa      	ldr	r2, [r7, #12]
20002342:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002346:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000234a:	429a      	cmp	r2, r3
2000234c:	d134      	bne.n	200023b8 <MSS_UART_get_rx+0xcc>
2000234e:	68bb      	ldr	r3, [r7, #8]
20002350:	2b00      	cmp	r3, #0
20002352:	d031      	beq.n	200023b8 <MSS_UART_get_rx+0xcc>
20002354:	687b      	ldr	r3, [r7, #4]
20002356:	2b00      	cmp	r3, #0
20002358:	d02e      	beq.n	200023b8 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
2000235a:	68fb      	ldr	r3, [r7, #12]
2000235c:	681b      	ldr	r3, [r3, #0]
2000235e:	7d1b      	ldrb	r3, [r3, #20]
20002360:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20002362:	68fb      	ldr	r3, [r7, #12]
20002364:	7a9a      	ldrb	r2, [r3, #10]
20002366:	7dfb      	ldrb	r3, [r7, #23]
20002368:	ea42 0303 	orr.w	r3, r2, r3
2000236c:	b2da      	uxtb	r2, r3
2000236e:	68fb      	ldr	r3, [r7, #12]
20002370:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20002372:	e017      	b.n	200023a4 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20002374:	68ba      	ldr	r2, [r7, #8]
20002376:	693b      	ldr	r3, [r7, #16]
20002378:	4413      	add	r3, r2
2000237a:	68fa      	ldr	r2, [r7, #12]
2000237c:	6812      	ldr	r2, [r2, #0]
2000237e:	7812      	ldrb	r2, [r2, #0]
20002380:	b2d2      	uxtb	r2, r2
20002382:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20002384:	693b      	ldr	r3, [r7, #16]
20002386:	f103 0301 	add.w	r3, r3, #1
2000238a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
2000238c:	68fb      	ldr	r3, [r7, #12]
2000238e:	681b      	ldr	r3, [r3, #0]
20002390:	7d1b      	ldrb	r3, [r3, #20]
20002392:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20002394:	68fb      	ldr	r3, [r7, #12]
20002396:	7a9a      	ldrb	r2, [r3, #10]
20002398:	7dfb      	ldrb	r3, [r7, #23]
2000239a:	ea42 0303 	orr.w	r3, r2, r3
2000239e:	b2da      	uxtb	r2, r3
200023a0:	68fb      	ldr	r3, [r7, #12]
200023a2:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
200023a4:	7dfb      	ldrb	r3, [r7, #23]
200023a6:	f003 0301 	and.w	r3, r3, #1
200023aa:	b2db      	uxtb	r3, r3
200023ac:	2b00      	cmp	r3, #0
200023ae:	d003      	beq.n	200023b8 <MSS_UART_get_rx+0xcc>
200023b0:	693a      	ldr	r2, [r7, #16]
200023b2:	687b      	ldr	r3, [r7, #4]
200023b4:	429a      	cmp	r2, r3
200023b6:	d3dd      	bcc.n	20002374 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
200023b8:	693b      	ldr	r3, [r7, #16]
}
200023ba:	4618      	mov	r0, r3
200023bc:	f107 071c 	add.w	r7, r7, #28
200023c0:	46bd      	mov	sp, r7
200023c2:	bc80      	pop	{r7}
200023c4:	4770      	bx	lr
200023c6:	bf00      	nop

200023c8 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
200023c8:	b580      	push	{r7, lr}
200023ca:	b082      	sub	sp, #8
200023cc:	af00      	add	r7, sp, #0
200023ce:	6078      	str	r0, [r7, #4]
200023d0:	460b      	mov	r3, r1
200023d2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200023d4:	687a      	ldr	r2, [r7, #4]
200023d6:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200023da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023de:	429a      	cmp	r2, r3
200023e0:	d007      	beq.n	200023f2 <MSS_UART_enable_irq+0x2a>
200023e2:	687a      	ldr	r2, [r7, #4]
200023e4:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200023e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ec:	429a      	cmp	r2, r3
200023ee:	d000      	beq.n	200023f2 <MSS_UART_enable_irq+0x2a>
200023f0:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200023f2:	687a      	ldr	r2, [r7, #4]
200023f4:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200023f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023fc:	429a      	cmp	r2, r3
200023fe:	d006      	beq.n	2000240e <MSS_UART_enable_irq+0x46>
20002400:	687a      	ldr	r2, [r7, #4]
20002402:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002406:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000240a:	429a      	cmp	r2, r3
2000240c:	d116      	bne.n	2000243c <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000240e:	687b      	ldr	r3, [r7, #4]
20002410:	891b      	ldrh	r3, [r3, #8]
20002412:	b21b      	sxth	r3, r3
20002414:	4618      	mov	r0, r3
20002416:	f7ff fccf 	bl	20001db8 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
2000241a:	687b      	ldr	r3, [r7, #4]
2000241c:	681b      	ldr	r3, [r3, #0]
2000241e:	687a      	ldr	r2, [r7, #4]
20002420:	6812      	ldr	r2, [r2, #0]
20002422:	7912      	ldrb	r2, [r2, #4]
20002424:	b2d1      	uxtb	r1, r2
20002426:	78fa      	ldrb	r2, [r7, #3]
20002428:	ea41 0202 	orr.w	r2, r1, r2
2000242c:	b2d2      	uxtb	r2, r2
2000242e:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20002430:	687b      	ldr	r3, [r7, #4]
20002432:	891b      	ldrh	r3, [r3, #8]
20002434:	b21b      	sxth	r3, r3
20002436:	4618      	mov	r0, r3
20002438:	f7ff fc84 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
2000243c:	f107 0708 	add.w	r7, r7, #8
20002440:	46bd      	mov	sp, r7
20002442:	bd80      	pop	{r7, pc}

20002444 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20002444:	b580      	push	{r7, lr}
20002446:	b082      	sub	sp, #8
20002448:	af00      	add	r7, sp, #0
2000244a:	6078      	str	r0, [r7, #4]
2000244c:	460b      	mov	r3, r1
2000244e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002450:	687a      	ldr	r2, [r7, #4]
20002452:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000245a:	429a      	cmp	r2, r3
2000245c:	d007      	beq.n	2000246e <MSS_UART_disable_irq+0x2a>
2000245e:	687a      	ldr	r2, [r7, #4]
20002460:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002464:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002468:	429a      	cmp	r2, r3
2000246a:	d000      	beq.n	2000246e <MSS_UART_disable_irq+0x2a>
2000246c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000246e:	687a      	ldr	r2, [r7, #4]
20002470:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002478:	429a      	cmp	r2, r3
2000247a:	d006      	beq.n	2000248a <MSS_UART_disable_irq+0x46>
2000247c:	687a      	ldr	r2, [r7, #4]
2000247e:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002482:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002486:	429a      	cmp	r2, r3
20002488:	d11c      	bne.n	200024c4 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
2000248a:	687b      	ldr	r3, [r7, #4]
2000248c:	681b      	ldr	r3, [r3, #0]
2000248e:	687a      	ldr	r2, [r7, #4]
20002490:	6812      	ldr	r2, [r2, #0]
20002492:	7912      	ldrb	r2, [r2, #4]
20002494:	b2d1      	uxtb	r1, r2
20002496:	78fa      	ldrb	r2, [r7, #3]
20002498:	ea6f 0202 	mvn.w	r2, r2
2000249c:	b2d2      	uxtb	r2, r2
2000249e:	ea01 0202 	and.w	r2, r1, r2
200024a2:	b2d2      	uxtb	r2, r2
200024a4:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200024a6:	687b      	ldr	r3, [r7, #4]
200024a8:	891b      	ldrh	r3, [r3, #8]
200024aa:	b21b      	sxth	r3, r3
200024ac:	4618      	mov	r0, r3
200024ae:	f7ff fc83 	bl	20001db8 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
200024b2:	78fb      	ldrb	r3, [r7, #3]
200024b4:	2b0f      	cmp	r3, #15
200024b6:	d105      	bne.n	200024c4 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
200024b8:	687b      	ldr	r3, [r7, #4]
200024ba:	891b      	ldrh	r3, [r3, #8]
200024bc:	b21b      	sxth	r3, r3
200024be:	4618      	mov	r0, r3
200024c0:	f7ff fc5c 	bl	20001d7c <NVIC_DisableIRQ>

        }
    }
}
200024c4:	f107 0708 	add.w	r7, r7, #8
200024c8:	46bd      	mov	sp, r7
200024ca:	bd80      	pop	{r7, pc}

200024cc <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200024cc:	b580      	push	{r7, lr}
200024ce:	b084      	sub	sp, #16
200024d0:	af00      	add	r7, sp, #0
200024d2:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200024d4:	687a      	ldr	r2, [r7, #4]
200024d6:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200024da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024de:	429a      	cmp	r2, r3
200024e0:	d007      	beq.n	200024f2 <MSS_UART_isr+0x26>
200024e2:	687a      	ldr	r2, [r7, #4]
200024e4:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200024e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024ec:	429a      	cmp	r2, r3
200024ee:	d000      	beq.n	200024f2 <MSS_UART_isr+0x26>
200024f0:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200024f2:	687a      	ldr	r2, [r7, #4]
200024f4:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200024f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024fc:	429a      	cmp	r2, r3
200024fe:	d006      	beq.n	2000250e <MSS_UART_isr+0x42>
20002500:	687a      	ldr	r2, [r7, #4]
20002502:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002506:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000250a:	429a      	cmp	r2, r3
2000250c:	d167      	bne.n	200025de <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000250e:	687b      	ldr	r3, [r7, #4]
20002510:	681b      	ldr	r3, [r3, #0]
20002512:	7a1b      	ldrb	r3, [r3, #8]
20002514:	b2db      	uxtb	r3, r3
20002516:	f003 030f 	and.w	r3, r3, #15
2000251a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000251c:	7bfb      	ldrb	r3, [r7, #15]
2000251e:	2b0c      	cmp	r3, #12
20002520:	d854      	bhi.n	200025cc <MSS_UART_isr+0x100>
20002522:	a201      	add	r2, pc, #4	; (adr r2, 20002528 <MSS_UART_isr+0x5c>)
20002524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002528:	2000255d 	.word	0x2000255d
2000252c:	200025cd 	.word	0x200025cd
20002530:	20002579 	.word	0x20002579
20002534:	200025cd 	.word	0x200025cd
20002538:	20002595 	.word	0x20002595
2000253c:	200025cd 	.word	0x200025cd
20002540:	200025b1 	.word	0x200025b1
20002544:	200025cd 	.word	0x200025cd
20002548:	200025cd 	.word	0x200025cd
2000254c:	200025cd 	.word	0x200025cd
20002550:	200025cd 	.word	0x200025cd
20002554:	200025cd 	.word	0x200025cd
20002558:	20002595 	.word	0x20002595
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
2000255c:	687b      	ldr	r3, [r7, #4]
2000255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002560:	2b00      	cmp	r3, #0
20002562:	d100      	bne.n	20002566 <MSS_UART_isr+0x9a>
20002564:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20002566:	687b      	ldr	r3, [r7, #4]
20002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000256a:	2b00      	cmp	r3, #0
2000256c:	d030      	beq.n	200025d0 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
2000256e:	687b      	ldr	r3, [r7, #4]
20002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002572:	6878      	ldr	r0, [r7, #4]
20002574:	4798      	blx	r3
                }
            }
            break;
20002576:	e032      	b.n	200025de <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002578:	687b      	ldr	r3, [r7, #4]
2000257a:	6a1b      	ldr	r3, [r3, #32]
2000257c:	2b00      	cmp	r3, #0
2000257e:	d100      	bne.n	20002582 <MSS_UART_isr+0xb6>
20002580:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002582:	687b      	ldr	r3, [r7, #4]
20002584:	6a1b      	ldr	r3, [r3, #32]
20002586:	2b00      	cmp	r3, #0
20002588:	d024      	beq.n	200025d4 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000258a:	687b      	ldr	r3, [r7, #4]
2000258c:	6a1b      	ldr	r3, [r3, #32]
2000258e:	6878      	ldr	r0, [r7, #4]
20002590:	4798      	blx	r3
                }
            }
            break;
20002592:	e024      	b.n	200025de <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002594:	687b      	ldr	r3, [r7, #4]
20002596:	69db      	ldr	r3, [r3, #28]
20002598:	2b00      	cmp	r3, #0
2000259a:	d100      	bne.n	2000259e <MSS_UART_isr+0xd2>
2000259c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000259e:	687b      	ldr	r3, [r7, #4]
200025a0:	69db      	ldr	r3, [r3, #28]
200025a2:	2b00      	cmp	r3, #0
200025a4:	d018      	beq.n	200025d8 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200025a6:	687b      	ldr	r3, [r7, #4]
200025a8:	69db      	ldr	r3, [r3, #28]
200025aa:	6878      	ldr	r0, [r7, #4]
200025ac:	4798      	blx	r3
                }
            }
            break;
200025ae:	e016      	b.n	200025de <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200025b0:	687b      	ldr	r3, [r7, #4]
200025b2:	699b      	ldr	r3, [r3, #24]
200025b4:	2b00      	cmp	r3, #0
200025b6:	d100      	bne.n	200025ba <MSS_UART_isr+0xee>
200025b8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
200025ba:	687b      	ldr	r3, [r7, #4]
200025bc:	699b      	ldr	r3, [r3, #24]
200025be:	2b00      	cmp	r3, #0
200025c0:	d00c      	beq.n	200025dc <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
200025c2:	687b      	ldr	r3, [r7, #4]
200025c4:	699b      	ldr	r3, [r3, #24]
200025c6:	6878      	ldr	r0, [r7, #4]
200025c8:	4798      	blx	r3
                }
            }
            break;
200025ca:	e008      	b.n	200025de <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200025cc:	be00      	bkpt	0x0000
200025ce:	e006      	b.n	200025de <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
200025d0:	bf00      	nop
200025d2:	e004      	b.n	200025de <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
200025d4:	bf00      	nop
200025d6:	e002      	b.n	200025de <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
200025d8:	bf00      	nop
200025da:	e000      	b.n	200025de <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
200025dc:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
200025de:	f107 0710 	add.w	r7, r7, #16
200025e2:	46bd      	mov	sp, r7
200025e4:	bd80      	pop	{r7, pc}
200025e6:	bf00      	nop

200025e8 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200025e8:	b480      	push	{r7}
200025ea:	b087      	sub	sp, #28
200025ec:	af00      	add	r7, sp, #0
200025ee:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200025f0:	687a      	ldr	r2, [r7, #4]
200025f2:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200025f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025fa:	429a      	cmp	r2, r3
200025fc:	d007      	beq.n	2000260e <default_tx_handler+0x26>
200025fe:	687a      	ldr	r2, [r7, #4]
20002600:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002604:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002608:	429a      	cmp	r2, r3
2000260a:	d000      	beq.n	2000260e <default_tx_handler+0x26>
2000260c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000260e:	687b      	ldr	r3, [r7, #4]
20002610:	68db      	ldr	r3, [r3, #12]
20002612:	2b00      	cmp	r3, #0
20002614:	d100      	bne.n	20002618 <default_tx_handler+0x30>
20002616:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002618:	687b      	ldr	r3, [r7, #4]
2000261a:	691b      	ldr	r3, [r3, #16]
2000261c:	2b00      	cmp	r3, #0
2000261e:	d100      	bne.n	20002622 <default_tx_handler+0x3a>
20002620:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002622:	687a      	ldr	r2, [r7, #4]
20002624:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262c:	429a      	cmp	r2, r3
2000262e:	d006      	beq.n	2000263e <default_tx_handler+0x56>
20002630:	687a      	ldr	r2, [r7, #4]
20002632:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002636:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000263a:	429a      	cmp	r2, r3
2000263c:	d152      	bne.n	200026e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000263e:	687b      	ldr	r3, [r7, #4]
20002640:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002642:	2b00      	cmp	r3, #0
20002644:	d04e      	beq.n	200026e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20002646:	687b      	ldr	r3, [r7, #4]
20002648:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000264a:	2b00      	cmp	r3, #0
2000264c:	d04a      	beq.n	200026e4 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000264e:	687b      	ldr	r3, [r7, #4]
20002650:	681b      	ldr	r3, [r3, #0]
20002652:	7d1b      	ldrb	r3, [r3, #20]
20002654:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20002656:	687b      	ldr	r3, [r7, #4]
20002658:	7a9a      	ldrb	r2, [r3, #10]
2000265a:	7afb      	ldrb	r3, [r7, #11]
2000265c:	ea42 0303 	orr.w	r3, r2, r3
20002660:	b2da      	uxtb	r2, r3
20002662:	687b      	ldr	r3, [r7, #4]
20002664:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20002666:	7afb      	ldrb	r3, [r7, #11]
20002668:	f003 0320 	and.w	r3, r3, #32
2000266c:	2b00      	cmp	r3, #0
2000266e:	d029      	beq.n	200026c4 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20002670:	f04f 0310 	mov.w	r3, #16
20002674:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002676:	687b      	ldr	r3, [r7, #4]
20002678:	691a      	ldr	r2, [r3, #16]
2000267a:	687b      	ldr	r3, [r7, #4]
2000267c:	695b      	ldr	r3, [r3, #20]
2000267e:	ebc3 0302 	rsb	r3, r3, r2
20002682:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002684:	697b      	ldr	r3, [r7, #20]
20002686:	2b0f      	cmp	r3, #15
20002688:	d801      	bhi.n	2000268e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000268a:	697b      	ldr	r3, [r7, #20]
2000268c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000268e:	f04f 0300 	mov.w	r3, #0
20002692:	60fb      	str	r3, [r7, #12]
20002694:	e012      	b.n	200026bc <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002696:	687b      	ldr	r3, [r7, #4]
20002698:	681b      	ldr	r3, [r3, #0]
2000269a:	687a      	ldr	r2, [r7, #4]
2000269c:	68d1      	ldr	r1, [r2, #12]
2000269e:	687a      	ldr	r2, [r7, #4]
200026a0:	6952      	ldr	r2, [r2, #20]
200026a2:	440a      	add	r2, r1
200026a4:	7812      	ldrb	r2, [r2, #0]
200026a6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200026a8:	687b      	ldr	r3, [r7, #4]
200026aa:	695b      	ldr	r3, [r3, #20]
200026ac:	f103 0201 	add.w	r2, r3, #1
200026b0:	687b      	ldr	r3, [r7, #4]
200026b2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200026b4:	68fb      	ldr	r3, [r7, #12]
200026b6:	f103 0301 	add.w	r3, r3, #1
200026ba:	60fb      	str	r3, [r7, #12]
200026bc:	68fa      	ldr	r2, [r7, #12]
200026be:	693b      	ldr	r3, [r7, #16]
200026c0:	429a      	cmp	r2, r3
200026c2:	d3e8      	bcc.n	20002696 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200026c4:	687b      	ldr	r3, [r7, #4]
200026c6:	695a      	ldr	r2, [r3, #20]
200026c8:	687b      	ldr	r3, [r7, #4]
200026ca:	691b      	ldr	r3, [r3, #16]
200026cc:	429a      	cmp	r2, r3
200026ce:	d109      	bne.n	200026e4 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200026d0:	687b      	ldr	r3, [r7, #4]
200026d2:	f04f 0200 	mov.w	r2, #0
200026d6:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200026d8:	687b      	ldr	r3, [r7, #4]
200026da:	685b      	ldr	r3, [r3, #4]
200026dc:	f04f 0200 	mov.w	r2, #0
200026e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
200026e4:	f107 071c 	add.w	r7, r7, #28
200026e8:	46bd      	mov	sp, r7
200026ea:	bc80      	pop	{r7}
200026ec:	4770      	bx	lr
200026ee:	bf00      	nop

200026f0 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200026f0:	b580      	push	{r7, lr}
200026f2:	b084      	sub	sp, #16
200026f4:	af00      	add	r7, sp, #0
200026f6:	60f8      	str	r0, [r7, #12]
200026f8:	60b9      	str	r1, [r7, #8]
200026fa:	4613      	mov	r3, r2
200026fc:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200026fe:	68fa      	ldr	r2, [r7, #12]
20002700:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002708:	429a      	cmp	r2, r3
2000270a:	d007      	beq.n	2000271c <MSS_UART_set_rx_handler+0x2c>
2000270c:	68fa      	ldr	r2, [r7, #12]
2000270e:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002712:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002716:	429a      	cmp	r2, r3
20002718:	d000      	beq.n	2000271c <MSS_UART_set_rx_handler+0x2c>
2000271a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
2000271c:	68bb      	ldr	r3, [r7, #8]
2000271e:	2b00      	cmp	r3, #0
20002720:	d100      	bne.n	20002724 <MSS_UART_set_rx_handler+0x34>
20002722:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20002724:	79fb      	ldrb	r3, [r7, #7]
20002726:	2bc0      	cmp	r3, #192	; 0xc0
20002728:	d900      	bls.n	2000272c <MSS_UART_set_rx_handler+0x3c>
2000272a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000272c:	68fa      	ldr	r2, [r7, #12]
2000272e:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002736:	429a      	cmp	r2, r3
20002738:	d006      	beq.n	20002748 <MSS_UART_set_rx_handler+0x58>
2000273a:	68fa      	ldr	r2, [r7, #12]
2000273c:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002740:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002744:	429a      	cmp	r2, r3
20002746:	d123      	bne.n	20002790 <MSS_UART_set_rx_handler+0xa0>
20002748:	68bb      	ldr	r3, [r7, #8]
2000274a:	2b00      	cmp	r3, #0
2000274c:	d020      	beq.n	20002790 <MSS_UART_set_rx_handler+0xa0>
2000274e:	79fb      	ldrb	r3, [r7, #7]
20002750:	2bc0      	cmp	r3, #192	; 0xc0
20002752:	d81d      	bhi.n	20002790 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20002754:	68fb      	ldr	r3, [r7, #12]
20002756:	68ba      	ldr	r2, [r7, #8]
20002758:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
2000275a:	68fb      	ldr	r3, [r7, #12]
2000275c:	681a      	ldr	r2, [r3, #0]
2000275e:	79fb      	ldrb	r3, [r7, #7]
20002760:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20002764:	f043 030a 	orr.w	r3, r3, #10
20002768:	b2db      	uxtb	r3, r3
2000276a:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000276c:	68fb      	ldr	r3, [r7, #12]
2000276e:	891b      	ldrh	r3, [r3, #8]
20002770:	b21b      	sxth	r3, r3
20002772:	4618      	mov	r0, r3
20002774:	f7ff fb20 	bl	20001db8 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20002778:	68fb      	ldr	r3, [r7, #12]
2000277a:	685b      	ldr	r3, [r3, #4]
2000277c:	f04f 0201 	mov.w	r2, #1
20002780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20002784:	68fb      	ldr	r3, [r7, #12]
20002786:	891b      	ldrh	r3, [r3, #8]
20002788:	b21b      	sxth	r3, r3
2000278a:	4618      	mov	r0, r3
2000278c:	f7ff fada 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
20002790:	f107 0710 	add.w	r7, r7, #16
20002794:	46bd      	mov	sp, r7
20002796:	bd80      	pop	{r7, pc}

20002798 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
20002798:	b480      	push	{r7}
2000279a:	b083      	sub	sp, #12
2000279c:	af00      	add	r7, sp, #0
2000279e:	6078      	str	r0, [r7, #4]
200027a0:	460b      	mov	r3, r1
200027a2:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200027a4:	687a      	ldr	r2, [r7, #4]
200027a6:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200027aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ae:	429a      	cmp	r2, r3
200027b0:	d007      	beq.n	200027c2 <MSS_UART_set_loopback+0x2a>
200027b2:	687a      	ldr	r2, [r7, #4]
200027b4:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200027b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027bc:	429a      	cmp	r2, r3
200027be:	d000      	beq.n	200027c2 <MSS_UART_set_loopback+0x2a>
200027c0:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200027c2:	687a      	ldr	r2, [r7, #4]
200027c4:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200027c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027cc:	429a      	cmp	r2, r3
200027ce:	d006      	beq.n	200027de <MSS_UART_set_loopback+0x46>
200027d0:	687a      	ldr	r2, [r7, #4]
200027d2:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200027d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027da:	429a      	cmp	r2, r3
200027dc:	d10f      	bne.n	200027fe <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
200027de:	78fb      	ldrb	r3, [r7, #3]
200027e0:	2b00      	cmp	r3, #0
200027e2:	d106      	bne.n	200027f2 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
200027e4:	687b      	ldr	r3, [r7, #4]
200027e6:	685b      	ldr	r3, [r3, #4]
200027e8:	f04f 0200 	mov.w	r2, #0
200027ec:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200027f0:	e005      	b.n	200027fe <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
200027f2:	687b      	ldr	r3, [r7, #4]
200027f4:	685b      	ldr	r3, [r3, #4]
200027f6:	f04f 0201 	mov.w	r2, #1
200027fa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
200027fe:	f107 070c 	add.w	r7, r7, #12
20002802:	46bd      	mov	sp, r7
20002804:	bc80      	pop	{r7}
20002806:	4770      	bx	lr

20002808 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002808:	4668      	mov	r0, sp
2000280a:	f020 0107 	bic.w	r1, r0, #7
2000280e:	468d      	mov	sp, r1
20002810:	b589      	push	{r0, r3, r7, lr}
20002812:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002814:	f643 30cc 	movw	r0, #15308	; 0x3bcc
20002818:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000281c:	f7ff fe56 	bl	200024cc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002820:	f04f 000a 	mov.w	r0, #10
20002824:	f7ff fac8 	bl	20001db8 <NVIC_ClearPendingIRQ>
}
20002828:	46bd      	mov	sp, r7
2000282a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000282e:	4685      	mov	sp, r0
20002830:	4770      	bx	lr
20002832:	bf00      	nop

20002834 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002834:	4668      	mov	r0, sp
20002836:	f020 0107 	bic.w	r1, r0, #7
2000283a:	468d      	mov	sp, r1
2000283c:	b589      	push	{r0, r3, r7, lr}
2000283e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20002840:	f643 30a4 	movw	r0, #15268	; 0x3ba4
20002844:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002848:	f7ff fe40 	bl	200024cc <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
2000284c:	f04f 000b 	mov.w	r0, #11
20002850:	f7ff fab2 	bl	20001db8 <NVIC_ClearPendingIRQ>
}
20002854:	46bd      	mov	sp, r7
20002856:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000285a:	4685      	mov	sp, r0
2000285c:	4770      	bx	lr
2000285e:	bf00      	nop

20002860 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20002860:	b580      	push	{r7, lr}
20002862:	b082      	sub	sp, #8
20002864:	af00      	add	r7, sp, #0
20002866:	6078      	str	r0, [r7, #4]
20002868:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000286a:	687a      	ldr	r2, [r7, #4]
2000286c:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002874:	429a      	cmp	r2, r3
20002876:	d007      	beq.n	20002888 <MSS_UART_set_rxstatus_handler+0x28>
20002878:	687a      	ldr	r2, [r7, #4]
2000287a:	f643 33a4 	movw	r3, #15268	; 0x3ba4
2000287e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002882:	429a      	cmp	r2, r3
20002884:	d000      	beq.n	20002888 <MSS_UART_set_rxstatus_handler+0x28>
20002886:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20002888:	683b      	ldr	r3, [r7, #0]
2000288a:	2b00      	cmp	r3, #0
2000288c:	d100      	bne.n	20002890 <MSS_UART_set_rxstatus_handler+0x30>
2000288e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002890:	687a      	ldr	r2, [r7, #4]
20002892:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002896:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000289a:	429a      	cmp	r2, r3
2000289c:	d006      	beq.n	200028ac <MSS_UART_set_rxstatus_handler+0x4c>
2000289e:	687a      	ldr	r2, [r7, #4]
200028a0:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200028a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028a8:	429a      	cmp	r2, r3
200028aa:	d117      	bne.n	200028dc <MSS_UART_set_rxstatus_handler+0x7c>
200028ac:	683b      	ldr	r3, [r7, #0]
200028ae:	2b00      	cmp	r3, #0
200028b0:	d014      	beq.n	200028dc <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
200028b2:	687b      	ldr	r3, [r7, #4]
200028b4:	683a      	ldr	r2, [r7, #0]
200028b6:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200028b8:	687b      	ldr	r3, [r7, #4]
200028ba:	891b      	ldrh	r3, [r3, #8]
200028bc:	b21b      	sxth	r3, r3
200028be:	4618      	mov	r0, r3
200028c0:	f7ff fa7a 	bl	20001db8 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
200028c4:	687b      	ldr	r3, [r7, #4]
200028c6:	685b      	ldr	r3, [r3, #4]
200028c8:	f04f 0201 	mov.w	r2, #1
200028cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200028d0:	687b      	ldr	r3, [r7, #4]
200028d2:	891b      	ldrh	r3, [r3, #8]
200028d4:	b21b      	sxth	r3, r3
200028d6:	4618      	mov	r0, r3
200028d8:	f7ff fa34 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
200028dc:	f107 0708 	add.w	r7, r7, #8
200028e0:	46bd      	mov	sp, r7
200028e2:	bd80      	pop	{r7, pc}

200028e4 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200028e4:	b580      	push	{r7, lr}
200028e6:	b082      	sub	sp, #8
200028e8:	af00      	add	r7, sp, #0
200028ea:	6078      	str	r0, [r7, #4]
200028ec:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200028ee:	687a      	ldr	r2, [r7, #4]
200028f0:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200028f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028f8:	429a      	cmp	r2, r3
200028fa:	d007      	beq.n	2000290c <MSS_UART_set_tx_handler+0x28>
200028fc:	687a      	ldr	r2, [r7, #4]
200028fe:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002902:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002906:	429a      	cmp	r2, r3
20002908:	d000      	beq.n	2000290c <MSS_UART_set_tx_handler+0x28>
2000290a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
2000290c:	683b      	ldr	r3, [r7, #0]
2000290e:	2b00      	cmp	r3, #0
20002910:	d100      	bne.n	20002914 <MSS_UART_set_tx_handler+0x30>
20002912:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002914:	687a      	ldr	r2, [r7, #4]
20002916:	f643 33cc 	movw	r3, #15308	; 0x3bcc
2000291a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000291e:	429a      	cmp	r2, r3
20002920:	d006      	beq.n	20002930 <MSS_UART_set_tx_handler+0x4c>
20002922:	687a      	ldr	r2, [r7, #4]
20002924:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000292c:	429a      	cmp	r2, r3
2000292e:	d11f      	bne.n	20002970 <MSS_UART_set_tx_handler+0x8c>
20002930:	683b      	ldr	r3, [r7, #0]
20002932:	2b00      	cmp	r3, #0
20002934:	d01c      	beq.n	20002970 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20002936:	687b      	ldr	r3, [r7, #4]
20002938:	683a      	ldr	r2, [r7, #0]
2000293a:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
2000293c:	687b      	ldr	r3, [r7, #4]
2000293e:	f04f 0200 	mov.w	r2, #0
20002942:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
20002944:	687b      	ldr	r3, [r7, #4]
20002946:	f04f 0200 	mov.w	r2, #0
2000294a:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000294c:	687b      	ldr	r3, [r7, #4]
2000294e:	891b      	ldrh	r3, [r3, #8]
20002950:	b21b      	sxth	r3, r3
20002952:	4618      	mov	r0, r3
20002954:	f7ff fa30 	bl	20001db8 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	685b      	ldr	r3, [r3, #4]
2000295c:	f04f 0201 	mov.w	r2, #1
20002960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20002964:	687b      	ldr	r3, [r7, #4]
20002966:	891b      	ldrh	r3, [r3, #8]
20002968:	b21b      	sxth	r3, r3
2000296a:	4618      	mov	r0, r3
2000296c:	f7ff f9ea 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
20002970:	f107 0708 	add.w	r7, r7, #8
20002974:	46bd      	mov	sp, r7
20002976:	bd80      	pop	{r7, pc}

20002978 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20002978:	b580      	push	{r7, lr}
2000297a:	b082      	sub	sp, #8
2000297c:	af00      	add	r7, sp, #0
2000297e:	6078      	str	r0, [r7, #4]
20002980:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002982:	687a      	ldr	r2, [r7, #4]
20002984:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002988:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000298c:	429a      	cmp	r2, r3
2000298e:	d007      	beq.n	200029a0 <MSS_UART_set_modemstatus_handler+0x28>
20002990:	687a      	ldr	r2, [r7, #4]
20002992:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002996:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000299a:	429a      	cmp	r2, r3
2000299c:	d000      	beq.n	200029a0 <MSS_UART_set_modemstatus_handler+0x28>
2000299e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200029a0:	683b      	ldr	r3, [r7, #0]
200029a2:	2b00      	cmp	r3, #0
200029a4:	d100      	bne.n	200029a8 <MSS_UART_set_modemstatus_handler+0x30>
200029a6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200029a8:	687a      	ldr	r2, [r7, #4]
200029aa:	f643 33cc 	movw	r3, #15308	; 0x3bcc
200029ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029b2:	429a      	cmp	r2, r3
200029b4:	d006      	beq.n	200029c4 <MSS_UART_set_modemstatus_handler+0x4c>
200029b6:	687a      	ldr	r2, [r7, #4]
200029b8:	f643 33a4 	movw	r3, #15268	; 0x3ba4
200029bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029c0:	429a      	cmp	r2, r3
200029c2:	d117      	bne.n	200029f4 <MSS_UART_set_modemstatus_handler+0x7c>
200029c4:	683b      	ldr	r3, [r7, #0]
200029c6:	2b00      	cmp	r3, #0
200029c8:	d014      	beq.n	200029f4 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
200029ca:	687b      	ldr	r3, [r7, #4]
200029cc:	683a      	ldr	r2, [r7, #0]
200029ce:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200029d0:	687b      	ldr	r3, [r7, #4]
200029d2:	891b      	ldrh	r3, [r3, #8]
200029d4:	b21b      	sxth	r3, r3
200029d6:	4618      	mov	r0, r3
200029d8:	f7ff f9ee 	bl	20001db8 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
200029dc:	687b      	ldr	r3, [r7, #4]
200029de:	685b      	ldr	r3, [r3, #4]
200029e0:	f04f 0201 	mov.w	r2, #1
200029e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200029e8:	687b      	ldr	r3, [r7, #4]
200029ea:	891b      	ldrh	r3, [r3, #8]
200029ec:	b21b      	sxth	r3, r3
200029ee:	4618      	mov	r0, r3
200029f0:	f7ff f9a8 	bl	20001d44 <NVIC_EnableIRQ>
    }
}
200029f4:	f107 0708 	add.w	r7, r7, #8
200029f8:	46bd      	mov	sp, r7
200029fa:	bd80      	pop	{r7, pc}

200029fc <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
200029fc:	b480      	push	{r7}
200029fe:	b089      	sub	sp, #36	; 0x24
20002a00:	af00      	add	r7, sp, #0
20002a02:	60f8      	str	r0, [r7, #12]
20002a04:	60b9      	str	r1, [r7, #8]
20002a06:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
20002a08:	f04f 0300 	mov.w	r3, #0
20002a0c:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
20002a0e:	f04f 0300 	mov.w	r3, #0
20002a12:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002a14:	68fa      	ldr	r2, [r7, #12]
20002a16:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a1e:	429a      	cmp	r2, r3
20002a20:	d007      	beq.n	20002a32 <MSS_UART_fill_tx_fifo+0x36>
20002a22:	68fa      	ldr	r2, [r7, #12]
20002a24:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a2c:	429a      	cmp	r2, r3
20002a2e:	d000      	beq.n	20002a32 <MSS_UART_fill_tx_fifo+0x36>
20002a30:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20002a32:	68bb      	ldr	r3, [r7, #8]
20002a34:	2b00      	cmp	r3, #0
20002a36:	d100      	bne.n	20002a3a <MSS_UART_fill_tx_fifo+0x3e>
20002a38:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
20002a3a:	687b      	ldr	r3, [r7, #4]
20002a3c:	2b00      	cmp	r3, #0
20002a3e:	d100      	bne.n	20002a42 <MSS_UART_fill_tx_fifo+0x46>
20002a40:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20002a42:	68fa      	ldr	r2, [r7, #12]
20002a44:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a4c:	429a      	cmp	r2, r3
20002a4e:	d006      	beq.n	20002a5e <MSS_UART_fill_tx_fifo+0x62>
20002a50:	68fa      	ldr	r2, [r7, #12]
20002a52:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a5a:	429a      	cmp	r2, r3
20002a5c:	d131      	bne.n	20002ac2 <MSS_UART_fill_tx_fifo+0xc6>
20002a5e:	68bb      	ldr	r3, [r7, #8]
20002a60:	2b00      	cmp	r3, #0
20002a62:	d02e      	beq.n	20002ac2 <MSS_UART_fill_tx_fifo+0xc6>
20002a64:	687b      	ldr	r3, [r7, #4]
20002a66:	2b00      	cmp	r3, #0
20002a68:	d02b      	beq.n	20002ac2 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20002a6a:	68fb      	ldr	r3, [r7, #12]
20002a6c:	681b      	ldr	r3, [r3, #0]
20002a6e:	7d1b      	ldrb	r3, [r3, #20]
20002a70:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20002a72:	68fb      	ldr	r3, [r7, #12]
20002a74:	7a9a      	ldrb	r2, [r3, #10]
20002a76:	7dfb      	ldrb	r3, [r7, #23]
20002a78:	ea42 0303 	orr.w	r3, r2, r3
20002a7c:	b2da      	uxtb	r2, r3
20002a7e:	68fb      	ldr	r3, [r7, #12]
20002a80:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
20002a82:	7dfb      	ldrb	r3, [r7, #23]
20002a84:	f003 0320 	and.w	r3, r3, #32
20002a88:	2b00      	cmp	r3, #0
20002a8a:	d01a      	beq.n	20002ac2 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
20002a8c:	f04f 0310 	mov.w	r3, #16
20002a90:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
20002a92:	687b      	ldr	r3, [r7, #4]
20002a94:	2b0f      	cmp	r3, #15
20002a96:	d801      	bhi.n	20002a9c <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
20002a98:	687b      	ldr	r3, [r7, #4]
20002a9a:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002a9c:	f04f 0300 	mov.w	r3, #0
20002aa0:	61bb      	str	r3, [r7, #24]
20002aa2:	e00a      	b.n	20002aba <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20002aa4:	68fb      	ldr	r3, [r7, #12]
20002aa6:	681b      	ldr	r3, [r3, #0]
20002aa8:	68b9      	ldr	r1, [r7, #8]
20002aaa:	69ba      	ldr	r2, [r7, #24]
20002aac:	440a      	add	r2, r1
20002aae:	7812      	ldrb	r2, [r2, #0]
20002ab0:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002ab2:	69bb      	ldr	r3, [r7, #24]
20002ab4:	f103 0301 	add.w	r3, r3, #1
20002ab8:	61bb      	str	r3, [r7, #24]
20002aba:	69ba      	ldr	r2, [r7, #24]
20002abc:	69fb      	ldr	r3, [r7, #28]
20002abe:	429a      	cmp	r2, r3
20002ac0:	d3f0      	bcc.n	20002aa4 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
20002ac2:	69bb      	ldr	r3, [r7, #24]
}
20002ac4:	4618      	mov	r0, r3
20002ac6:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002aca:	46bd      	mov	sp, r7
20002acc:	bc80      	pop	{r7}
20002ace:	4770      	bx	lr

20002ad0 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20002ad0:	b480      	push	{r7}
20002ad2:	b085      	sub	sp, #20
20002ad4:	af00      	add	r7, sp, #0
20002ad6:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
20002ad8:	f04f 33ff 	mov.w	r3, #4294967295
20002adc:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002ade:	687a      	ldr	r2, [r7, #4]
20002ae0:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ae8:	429a      	cmp	r2, r3
20002aea:	d007      	beq.n	20002afc <MSS_UART_get_rx_status+0x2c>
20002aec:	687a      	ldr	r2, [r7, #4]
20002aee:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002af6:	429a      	cmp	r2, r3
20002af8:	d000      	beq.n	20002afc <MSS_UART_get_rx_status+0x2c>
20002afa:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002afc:	687a      	ldr	r2, [r7, #4]
20002afe:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b06:	429a      	cmp	r2, r3
20002b08:	d006      	beq.n	20002b18 <MSS_UART_get_rx_status+0x48>
20002b0a:	687a      	ldr	r2, [r7, #4]
20002b0c:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b14:	429a      	cmp	r2, r3
20002b16:	d113      	bne.n	20002b40 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20002b18:	687b      	ldr	r3, [r7, #4]
20002b1a:	7a9a      	ldrb	r2, [r3, #10]
20002b1c:	687b      	ldr	r3, [r7, #4]
20002b1e:	681b      	ldr	r3, [r3, #0]
20002b20:	7d1b      	ldrb	r3, [r3, #20]
20002b22:	b2db      	uxtb	r3, r3
20002b24:	ea42 0303 	orr.w	r3, r2, r3
20002b28:	b2da      	uxtb	r2, r3
20002b2a:	687b      	ldr	r3, [r7, #4]
20002b2c:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
20002b2e:	687b      	ldr	r3, [r7, #4]
20002b30:	7a9b      	ldrb	r3, [r3, #10]
20002b32:	f023 0361 	bic.w	r3, r3, #97	; 0x61
20002b36:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20002b38:	687b      	ldr	r3, [r7, #4]
20002b3a:	f04f 0200 	mov.w	r2, #0
20002b3e:	729a      	strb	r2, [r3, #10]
    }
    return status;
20002b40:	7bfb      	ldrb	r3, [r7, #15]
}
20002b42:	4618      	mov	r0, r3
20002b44:	f107 0714 	add.w	r7, r7, #20
20002b48:	46bd      	mov	sp, r7
20002b4a:	bc80      	pop	{r7}
20002b4c:	4770      	bx	lr
20002b4e:	bf00      	nop

20002b50 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
20002b50:	b480      	push	{r7}
20002b52:	b085      	sub	sp, #20
20002b54:	af00      	add	r7, sp, #0
20002b56:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
20002b58:	f04f 33ff 	mov.w	r3, #4294967295
20002b5c:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002b5e:	687a      	ldr	r2, [r7, #4]
20002b60:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b68:	429a      	cmp	r2, r3
20002b6a:	d007      	beq.n	20002b7c <MSS_UART_get_modem_status+0x2c>
20002b6c:	687a      	ldr	r2, [r7, #4]
20002b6e:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b76:	429a      	cmp	r2, r3
20002b78:	d000      	beq.n	20002b7c <MSS_UART_get_modem_status+0x2c>
20002b7a:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002b7c:	687a      	ldr	r2, [r7, #4]
20002b7e:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b86:	429a      	cmp	r2, r3
20002b88:	d006      	beq.n	20002b98 <MSS_UART_get_modem_status+0x48>
20002b8a:	687a      	ldr	r2, [r7, #4]
20002b8c:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b94:	429a      	cmp	r2, r3
20002b96:	d103      	bne.n	20002ba0 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20002b98:	687b      	ldr	r3, [r7, #4]
20002b9a:	681b      	ldr	r3, [r3, #0]
20002b9c:	7e1b      	ldrb	r3, [r3, #24]
20002b9e:	73fb      	strb	r3, [r7, #15]
    }
    return status;
20002ba0:	7bfb      	ldrb	r3, [r7, #15]
}
20002ba2:	4618      	mov	r0, r3
20002ba4:	f107 0714 	add.w	r7, r7, #20
20002ba8:	46bd      	mov	sp, r7
20002baa:	bc80      	pop	{r7}
20002bac:	4770      	bx	lr
20002bae:	bf00      	nop

20002bb0 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
20002bb0:	b480      	push	{r7}
20002bb2:	b085      	sub	sp, #20
20002bb4:	af00      	add	r7, sp, #0
20002bb6:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
20002bb8:	f04f 0300 	mov.w	r3, #0
20002bbc:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002bbe:	687a      	ldr	r2, [r7, #4]
20002bc0:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc8:	429a      	cmp	r2, r3
20002bca:	d007      	beq.n	20002bdc <MSS_UART_get_tx_status+0x2c>
20002bcc:	687a      	ldr	r2, [r7, #4]
20002bce:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bd6:	429a      	cmp	r2, r3
20002bd8:	d000      	beq.n	20002bdc <MSS_UART_get_tx_status+0x2c>
20002bda:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002bdc:	687a      	ldr	r2, [r7, #4]
20002bde:	f643 33cc 	movw	r3, #15308	; 0x3bcc
20002be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be6:	429a      	cmp	r2, r3
20002be8:	d006      	beq.n	20002bf8 <MSS_UART_get_tx_status+0x48>
20002bea:	687a      	ldr	r2, [r7, #4]
20002bec:	f643 33a4 	movw	r3, #15268	; 0x3ba4
20002bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bf4:	429a      	cmp	r2, r3
20002bf6:	d10f      	bne.n	20002c18 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20002bf8:	687b      	ldr	r3, [r7, #4]
20002bfa:	681b      	ldr	r3, [r3, #0]
20002bfc:	7d1b      	ldrb	r3, [r3, #20]
20002bfe:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
20002c00:	687b      	ldr	r3, [r7, #4]
20002c02:	7a9a      	ldrb	r2, [r3, #10]
20002c04:	7bfb      	ldrb	r3, [r7, #15]
20002c06:	ea42 0303 	orr.w	r3, r2, r3
20002c0a:	b2da      	uxtb	r2, r3
20002c0c:	687b      	ldr	r3, [r7, #4]
20002c0e:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20002c10:	7bfb      	ldrb	r3, [r7, #15]
20002c12:	f003 0360 	and.w	r3, r3, #96	; 0x60
20002c16:	73fb      	strb	r3, [r7, #15]
    }
    return status;
20002c18:	7bfb      	ldrb	r3, [r7, #15]
}
20002c1a:	4618      	mov	r0, r3
20002c1c:	f107 0714 	add.w	r7, r7, #20
20002c20:	46bd      	mov	sp, r7
20002c22:	bc80      	pop	{r7}
20002c24:	4770      	bx	lr
20002c26:	bf00      	nop

20002c28 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002c28:	b480      	push	{r7}
20002c2a:	b083      	sub	sp, #12
20002c2c:	af00      	add	r7, sp, #0
20002c2e:	4603      	mov	r3, r0
20002c30:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002c32:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c36:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002c3e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c42:	88f9      	ldrh	r1, [r7, #6]
20002c44:	f001 011f 	and.w	r1, r1, #31
20002c48:	f04f 0001 	mov.w	r0, #1
20002c4c:	fa00 f101 	lsl.w	r1, r0, r1
20002c50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c54:	f107 070c 	add.w	r7, r7, #12
20002c58:	46bd      	mov	sp, r7
20002c5a:	bc80      	pop	{r7}
20002c5c:	4770      	bx	lr
20002c5e:	bf00      	nop

20002c60 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002c60:	b480      	push	{r7}
20002c62:	b083      	sub	sp, #12
20002c64:	af00      	add	r7, sp, #0
20002c66:	4603      	mov	r3, r0
20002c68:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002c6a:	f24e 1300 	movw	r3, #57600	; 0xe100
20002c6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002c72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002c76:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002c7a:	88f9      	ldrh	r1, [r7, #6]
20002c7c:	f001 011f 	and.w	r1, r1, #31
20002c80:	f04f 0001 	mov.w	r0, #1
20002c84:	fa00 f101 	lsl.w	r1, r0, r1
20002c88:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002c90:	f107 070c 	add.w	r7, r7, #12
20002c94:	46bd      	mov	sp, r7
20002c96:	bc80      	pop	{r7}
20002c98:	4770      	bx	lr
20002c9a:	bf00      	nop

20002c9c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002c9c:	b580      	push	{r7, lr}
20002c9e:	b082      	sub	sp, #8
20002ca0:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002ca2:	f242 0300 	movw	r3, #8192	; 0x2000
20002ca6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002caa:	f242 0200 	movw	r2, #8192	; 0x2000
20002cae:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002cb8:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002cba:	f04f 0300 	mov.w	r3, #0
20002cbe:	607b      	str	r3, [r7, #4]
20002cc0:	e00e      	b.n	20002ce0 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002cc2:	687a      	ldr	r2, [r7, #4]
20002cc4:	f643 13e0 	movw	r3, #14816	; 0x39e0
20002cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ccc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002cd0:	b21b      	sxth	r3, r3
20002cd2:	4618      	mov	r0, r3
20002cd4:	f7ff ffc4 	bl	20002c60 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002cd8:	687b      	ldr	r3, [r7, #4]
20002cda:	f103 0301 	add.w	r3, r3, #1
20002cde:	607b      	str	r3, [r7, #4]
20002ce0:	687b      	ldr	r3, [r7, #4]
20002ce2:	2b1f      	cmp	r3, #31
20002ce4:	d9ed      	bls.n	20002cc2 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002ce6:	f242 0300 	movw	r3, #8192	; 0x2000
20002cea:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002cee:	f242 0200 	movw	r2, #8192	; 0x2000
20002cf2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002cf6:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002cf8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002cfc:	631a      	str	r2, [r3, #48]	; 0x30
}
20002cfe:	f107 0708 	add.w	r7, r7, #8
20002d02:	46bd      	mov	sp, r7
20002d04:	bd80      	pop	{r7, pc}
20002d06:	bf00      	nop

20002d08 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002d08:	b480      	push	{r7}
20002d0a:	b085      	sub	sp, #20
20002d0c:	af00      	add	r7, sp, #0
20002d0e:	4603      	mov	r3, r0
20002d10:	6039      	str	r1, [r7, #0]
20002d12:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002d14:	79fb      	ldrb	r3, [r7, #7]
20002d16:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002d18:	68fb      	ldr	r3, [r7, #12]
20002d1a:	2b1f      	cmp	r3, #31
20002d1c:	d900      	bls.n	20002d20 <MSS_GPIO_config+0x18>
20002d1e:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002d20:	68fb      	ldr	r3, [r7, #12]
20002d22:	2b1f      	cmp	r3, #31
20002d24:	d808      	bhi.n	20002d38 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002d26:	68fa      	ldr	r2, [r7, #12]
20002d28:	f643 1360 	movw	r3, #14688	; 0x3960
20002d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002d34:	683a      	ldr	r2, [r7, #0]
20002d36:	601a      	str	r2, [r3, #0]
    }
}
20002d38:	f107 0714 	add.w	r7, r7, #20
20002d3c:	46bd      	mov	sp, r7
20002d3e:	bc80      	pop	{r7}
20002d40:	4770      	bx	lr
20002d42:	bf00      	nop

20002d44 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002d44:	b480      	push	{r7}
20002d46:	b085      	sub	sp, #20
20002d48:	af00      	add	r7, sp, #0
20002d4a:	4602      	mov	r2, r0
20002d4c:	460b      	mov	r3, r1
20002d4e:	71fa      	strb	r2, [r7, #7]
20002d50:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002d52:	79fb      	ldrb	r3, [r7, #7]
20002d54:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002d56:	68fb      	ldr	r3, [r7, #12]
20002d58:	2b1f      	cmp	r3, #31
20002d5a:	d900      	bls.n	20002d5e <MSS_GPIO_set_output+0x1a>
20002d5c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002d5e:	68fb      	ldr	r3, [r7, #12]
20002d60:	2b1f      	cmp	r3, #31
20002d62:	d809      	bhi.n	20002d78 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002d64:	f240 0300 	movw	r3, #0
20002d68:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002d6c:	68fa      	ldr	r2, [r7, #12]
20002d6e:	79b9      	ldrb	r1, [r7, #6]
20002d70:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002d78:	f107 0714 	add.w	r7, r7, #20
20002d7c:	46bd      	mov	sp, r7
20002d7e:	bc80      	pop	{r7}
20002d80:	4770      	bx	lr
20002d82:	bf00      	nop

20002d84 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
20002d84:	b480      	push	{r7}
20002d86:	b087      	sub	sp, #28
20002d88:	af00      	add	r7, sp, #0
20002d8a:	4602      	mov	r2, r0
20002d8c:	460b      	mov	r3, r1
20002d8e:	71fa      	strb	r2, [r7, #7]
20002d90:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
20002d92:	79fb      	ldrb	r3, [r7, #7]
20002d94:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002d96:	697b      	ldr	r3, [r7, #20]
20002d98:	2b1f      	cmp	r3, #31
20002d9a:	d900      	bls.n	20002d9e <MSS_GPIO_drive_inout+0x1a>
20002d9c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002d9e:	697b      	ldr	r3, [r7, #20]
20002da0:	2b1f      	cmp	r3, #31
20002da2:	d87d      	bhi.n	20002ea0 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
20002da4:	79bb      	ldrb	r3, [r7, #6]
20002da6:	2b01      	cmp	r3, #1
20002da8:	d004      	beq.n	20002db4 <MSS_GPIO_drive_inout+0x30>
20002daa:	2b02      	cmp	r3, #2
20002dac:	d060      	beq.n	20002e70 <MSS_GPIO_drive_inout+0xec>
20002dae:	2b00      	cmp	r3, #0
20002db0:	d02e      	beq.n	20002e10 <MSS_GPIO_drive_inout+0x8c>
20002db2:	e074      	b.n	20002e9e <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
20002db4:	f243 0300 	movw	r3, #12288	; 0x3000
20002db8:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
20002dc0:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
20002dc2:	697b      	ldr	r3, [r7, #20]
20002dc4:	f04f 0201 	mov.w	r2, #1
20002dc8:	fa02 f303 	lsl.w	r3, r2, r3
20002dcc:	68fa      	ldr	r2, [r7, #12]
20002dce:	ea42 0303 	orr.w	r3, r2, r3
20002dd2:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
20002dd4:	f243 0300 	movw	r3, #12288	; 0x3000
20002dd8:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002ddc:	68fa      	ldr	r2, [r7, #12]
20002dde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002de2:	697a      	ldr	r2, [r7, #20]
20002de4:	f643 1360 	movw	r3, #14688	; 0x3960
20002de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002df0:	681b      	ldr	r3, [r3, #0]
20002df2:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20002df4:	693b      	ldr	r3, [r7, #16]
20002df6:	f043 0304 	orr.w	r3, r3, #4
20002dfa:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20002dfc:	697a      	ldr	r2, [r7, #20]
20002dfe:	f643 1360 	movw	r3, #14688	; 0x3960
20002e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e0a:	693a      	ldr	r2, [r7, #16]
20002e0c:	601a      	str	r2, [r3, #0]
            break;
20002e0e:	e047      	b.n	20002ea0 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
20002e10:	f243 0300 	movw	r3, #12288	; 0x3000
20002e14:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002e18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
20002e1c:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
20002e1e:	697b      	ldr	r3, [r7, #20]
20002e20:	f04f 0201 	mov.w	r2, #1
20002e24:	fa02 f303 	lsl.w	r3, r2, r3
20002e28:	ea6f 0303 	mvn.w	r3, r3
20002e2c:	68fa      	ldr	r2, [r7, #12]
20002e2e:	ea02 0303 	and.w	r3, r2, r3
20002e32:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
20002e34:	f243 0300 	movw	r3, #12288	; 0x3000
20002e38:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002e3c:	68fa      	ldr	r2, [r7, #12]
20002e3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002e42:	697a      	ldr	r2, [r7, #20]
20002e44:	f643 1360 	movw	r3, #14688	; 0x3960
20002e48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e50:	681b      	ldr	r3, [r3, #0]
20002e52:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20002e54:	693b      	ldr	r3, [r7, #16]
20002e56:	f043 0304 	orr.w	r3, r3, #4
20002e5a:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20002e5c:	697a      	ldr	r2, [r7, #20]
20002e5e:	f643 1360 	movw	r3, #14688	; 0x3960
20002e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e6a:	693a      	ldr	r2, [r7, #16]
20002e6c:	601a      	str	r2, [r3, #0]
            break;
20002e6e:	e017      	b.n	20002ea0 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20002e70:	697a      	ldr	r2, [r7, #20]
20002e72:	f643 1360 	movw	r3, #14688	; 0x3960
20002e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e7e:	681b      	ldr	r3, [r3, #0]
20002e80:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
20002e82:	693b      	ldr	r3, [r7, #16]
20002e84:	f023 0304 	bic.w	r3, r3, #4
20002e88:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20002e8a:	697a      	ldr	r2, [r7, #20]
20002e8c:	f643 1360 	movw	r3, #14688	; 0x3960
20002e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002e98:	693a      	ldr	r2, [r7, #16]
20002e9a:	601a      	str	r2, [r3, #0]
            break;
20002e9c:	e000      	b.n	20002ea0 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
20002e9e:	be00      	bkpt	0x0000
            break;
        }
    }
}
20002ea0:	f107 071c 	add.w	r7, r7, #28
20002ea4:	46bd      	mov	sp, r7
20002ea6:	bc80      	pop	{r7}
20002ea8:	4770      	bx	lr
20002eaa:	bf00      	nop

20002eac <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20002eac:	b580      	push	{r7, lr}
20002eae:	b084      	sub	sp, #16
20002eb0:	af00      	add	r7, sp, #0
20002eb2:	4603      	mov	r3, r0
20002eb4:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20002eb6:	79fb      	ldrb	r3, [r7, #7]
20002eb8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002eba:	68fb      	ldr	r3, [r7, #12]
20002ebc:	2b1f      	cmp	r3, #31
20002ebe:	d900      	bls.n	20002ec2 <MSS_GPIO_enable_irq+0x16>
20002ec0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002ec2:	68fb      	ldr	r3, [r7, #12]
20002ec4:	2b1f      	cmp	r3, #31
20002ec6:	d81e      	bhi.n	20002f06 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002ec8:	68fa      	ldr	r2, [r7, #12]
20002eca:	f643 1360 	movw	r3, #14688	; 0x3960
20002ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002ed6:	681b      	ldr	r3, [r3, #0]
20002ed8:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20002eda:	68fa      	ldr	r2, [r7, #12]
20002edc:	f643 1360 	movw	r3, #14688	; 0x3960
20002ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002ee8:	68ba      	ldr	r2, [r7, #8]
20002eea:	f042 0208 	orr.w	r2, r2, #8
20002eee:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20002ef0:	68fa      	ldr	r2, [r7, #12]
20002ef2:	f643 13e0 	movw	r3, #14816	; 0x39e0
20002ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002efa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002efe:	b21b      	sxth	r3, r3
20002f00:	4618      	mov	r0, r3
20002f02:	f7ff fe91 	bl	20002c28 <NVIC_EnableIRQ>
    }
}
20002f06:	f107 0710 	add.w	r7, r7, #16
20002f0a:	46bd      	mov	sp, r7
20002f0c:	bd80      	pop	{r7, pc}
20002f0e:	bf00      	nop

20002f10 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
20002f10:	b480      	push	{r7}
20002f12:	b085      	sub	sp, #20
20002f14:	af00      	add	r7, sp, #0
20002f16:	4603      	mov	r3, r0
20002f18:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20002f1a:	79fb      	ldrb	r3, [r7, #7]
20002f1c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002f1e:	68fb      	ldr	r3, [r7, #12]
20002f20:	2b1f      	cmp	r3, #31
20002f22:	d900      	bls.n	20002f26 <MSS_GPIO_disable_irq+0x16>
20002f24:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002f26:	68fb      	ldr	r3, [r7, #12]
20002f28:	2b1f      	cmp	r3, #31
20002f2a:	d813      	bhi.n	20002f54 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20002f2c:	68fa      	ldr	r2, [r7, #12]
20002f2e:	f643 1360 	movw	r3, #14688	; 0x3960
20002f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002f3a:	681b      	ldr	r3, [r3, #0]
20002f3c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
20002f3e:	68fa      	ldr	r2, [r7, #12]
20002f40:	f643 1360 	movw	r3, #14688	; 0x3960
20002f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002f4c:	68ba      	ldr	r2, [r7, #8]
20002f4e:	f022 0208 	bic.w	r2, r2, #8
20002f52:	601a      	str	r2, [r3, #0]
    }
}
20002f54:	f107 0714 	add.w	r7, r7, #20
20002f58:	46bd      	mov	sp, r7
20002f5a:	bc80      	pop	{r7}
20002f5c:	4770      	bx	lr
20002f5e:	bf00      	nop

20002f60 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20002f60:	b580      	push	{r7, lr}
20002f62:	b084      	sub	sp, #16
20002f64:	af00      	add	r7, sp, #0
20002f66:	4603      	mov	r3, r0
20002f68:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002f6a:	79fb      	ldrb	r3, [r7, #7]
20002f6c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002f6e:	68fb      	ldr	r3, [r7, #12]
20002f70:	2b1f      	cmp	r3, #31
20002f72:	d900      	bls.n	20002f76 <MSS_GPIO_clear_irq+0x16>
20002f74:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002f76:	68fb      	ldr	r3, [r7, #12]
20002f78:	2b1f      	cmp	r3, #31
20002f7a:	d815      	bhi.n	20002fa8 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20002f7c:	f243 0300 	movw	r3, #12288	; 0x3000
20002f80:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002f84:	68fa      	ldr	r2, [r7, #12]
20002f86:	f04f 0101 	mov.w	r1, #1
20002f8a:	fa01 f202 	lsl.w	r2, r1, r2
20002f8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20002f92:	68fa      	ldr	r2, [r7, #12]
20002f94:	f643 13e0 	movw	r3, #14816	; 0x39e0
20002f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f9c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002fa0:	b21b      	sxth	r3, r3
20002fa2:	4618      	mov	r0, r3
20002fa4:	f7ff fe5c 	bl	20002c60 <NVIC_ClearPendingIRQ>
    }
}
20002fa8:	f107 0710 	add.w	r7, r7, #16
20002fac:	46bd      	mov	sp, r7
20002fae:	bd80      	pop	{r7, pc}

20002fb0 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
20002fb0:	4668      	mov	r0, sp
20002fb2:	f020 0107 	bic.w	r1, r0, #7
20002fb6:	468d      	mov	sp, r1
20002fb8:	b481      	push	{r0, r7}
20002fba:	b082      	sub	sp, #8
20002fbc:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
20002fbe:	f242 0300 	movw	r3, #8192	; 0x2000
20002fc2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fc6:	f242 0200 	movw	r2, #8192	; 0x2000
20002fca:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002fce:	6d12      	ldr	r2, [r2, #80]	; 0x50
20002fd0:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
20002fd4:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
20002fd6:	f242 0300 	movw	r3, #8192	; 0x2000
20002fda:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fde:	f242 0200 	movw	r2, #8192	; 0x2000
20002fe2:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002fe6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
20002fe8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
20002fec:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
20002ff0:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20002ff2:	f242 0300 	movw	r3, #8192	; 0x2000
20002ff6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ffa:	f242 0200 	movw	r2, #8192	; 0x2000
20002ffe:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003002:	6d12      	ldr	r2, [r2, #80]	; 0x50
20003004:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
20003008:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
2000300c:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
2000300e:	f04f 0364 	mov.w	r3, #100	; 0x64
20003012:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20003014:	f242 0300 	movw	r3, #8192	; 0x2000
20003018:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000301c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000301e:	f003 0303 	and.w	r3, r3, #3
20003022:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
20003024:	687b      	ldr	r3, [r7, #4]
20003026:	2b03      	cmp	r3, #3
20003028:	d104      	bne.n	20003034 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
2000302a:	683b      	ldr	r3, [r7, #0]
2000302c:	f103 33ff 	add.w	r3, r3, #4294967295
20003030:	603b      	str	r3, [r7, #0]
20003032:	e002      	b.n	2000303a <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
20003034:	f04f 0364 	mov.w	r3, #100	; 0x64
20003038:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
2000303a:	683b      	ldr	r3, [r7, #0]
2000303c:	2b00      	cmp	r3, #0
2000303e:	d1e9      	bne.n	20003014 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
20003040:	f64e 5300 	movw	r3, #60672	; 0xed00
20003044:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003048:	f240 0204 	movw	r2, #4
2000304c:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
20003050:	60da      	str	r2, [r3, #12]
}
20003052:	f107 0708 	add.w	r7, r7, #8
20003056:	46bd      	mov	sp, r7
20003058:	bc81      	pop	{r0, r7}
2000305a:	4685      	mov	sp, r0
2000305c:	4770      	bx	lr
2000305e:	bf00      	nop

20003060 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
20003060:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
20003064:	f3ef 8409 	mrs	r4, PSP
20003068:	4620      	mov	r0, r4
2000306a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
2000306c:	4623      	mov	r3, r4
}
2000306e:	4618      	mov	r0, r3

20003070 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
20003070:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
20003072:	f383 8809 	msr	PSP, r3
20003076:	4770      	bx	lr

20003078 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
20003078:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
2000307c:	f3ef 8408 	mrs	r4, MSP
20003080:	4620      	mov	r0, r4
20003082:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20003084:	4623      	mov	r3, r4
}
20003086:	4618      	mov	r0, r3

20003088 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
20003088:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
2000308a:	f383 8808 	msr	MSP, r3
2000308e:	4770      	bx	lr

20003090 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
20003090:	b480      	push	{r7}
20003092:	b083      	sub	sp, #12
20003094:	af00      	add	r7, sp, #0
  uint32_t result=0;
20003096:	f04f 0300 	mov.w	r3, #0
2000309a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
2000309c:	f3ef 8312 	mrs	r3, BASEPRI_MASK
200030a0:	607b      	str	r3, [r7, #4]
  return(result);
200030a2:	687b      	ldr	r3, [r7, #4]
}
200030a4:	4618      	mov	r0, r3
200030a6:	f107 070c 	add.w	r7, r7, #12
200030aa:	46bd      	mov	sp, r7
200030ac:	bc80      	pop	{r7}
200030ae:	4770      	bx	lr

200030b0 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
200030b0:	b480      	push	{r7}
200030b2:	b083      	sub	sp, #12
200030b4:	af00      	add	r7, sp, #0
200030b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
200030b8:	687b      	ldr	r3, [r7, #4]
200030ba:	f383 8811 	msr	BASEPRI, r3
}
200030be:	f107 070c 	add.w	r7, r7, #12
200030c2:	46bd      	mov	sp, r7
200030c4:	bc80      	pop	{r7}
200030c6:	4770      	bx	lr

200030c8 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
200030c8:	b480      	push	{r7}
200030ca:	b083      	sub	sp, #12
200030cc:	af00      	add	r7, sp, #0
  uint32_t result=0;
200030ce:	f04f 0300 	mov.w	r3, #0
200030d2:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
200030d4:	f3ef 8310 	mrs	r3, PRIMASK
200030d8:	607b      	str	r3, [r7, #4]
  return(result);
200030da:	687b      	ldr	r3, [r7, #4]
}
200030dc:	4618      	mov	r0, r3
200030de:	f107 070c 	add.w	r7, r7, #12
200030e2:	46bd      	mov	sp, r7
200030e4:	bc80      	pop	{r7}
200030e6:	4770      	bx	lr

200030e8 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
200030e8:	b480      	push	{r7}
200030ea:	b083      	sub	sp, #12
200030ec:	af00      	add	r7, sp, #0
200030ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
200030f0:	687b      	ldr	r3, [r7, #4]
200030f2:	f383 8810 	msr	PRIMASK, r3
}
200030f6:	f107 070c 	add.w	r7, r7, #12
200030fa:	46bd      	mov	sp, r7
200030fc:	bc80      	pop	{r7}
200030fe:	4770      	bx	lr

20003100 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
20003100:	b480      	push	{r7}
20003102:	b083      	sub	sp, #12
20003104:	af00      	add	r7, sp, #0
  uint32_t result=0;
20003106:	f04f 0300 	mov.w	r3, #0
2000310a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
2000310c:	f3ef 8313 	mrs	r3, FAULTMASK
20003110:	607b      	str	r3, [r7, #4]
  return(result);
20003112:	687b      	ldr	r3, [r7, #4]
}
20003114:	4618      	mov	r0, r3
20003116:	f107 070c 	add.w	r7, r7, #12
2000311a:	46bd      	mov	sp, r7
2000311c:	bc80      	pop	{r7}
2000311e:	4770      	bx	lr

20003120 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
20003120:	b480      	push	{r7}
20003122:	b083      	sub	sp, #12
20003124:	af00      	add	r7, sp, #0
20003126:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20003128:	687b      	ldr	r3, [r7, #4]
2000312a:	f383 8813 	msr	FAULTMASK, r3
}
2000312e:	f107 070c 	add.w	r7, r7, #12
20003132:	46bd      	mov	sp, r7
20003134:	bc80      	pop	{r7}
20003136:	4770      	bx	lr

20003138 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
20003138:	b480      	push	{r7}
2000313a:	b083      	sub	sp, #12
2000313c:	af00      	add	r7, sp, #0
  uint32_t result=0;
2000313e:	f04f 0300 	mov.w	r3, #0
20003142:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20003144:	f3ef 8314 	mrs	r3, CONTROL
20003148:	607b      	str	r3, [r7, #4]
  return(result);
2000314a:	687b      	ldr	r3, [r7, #4]
}
2000314c:	4618      	mov	r0, r3
2000314e:	f107 070c 	add.w	r7, r7, #12
20003152:	46bd      	mov	sp, r7
20003154:	bc80      	pop	{r7}
20003156:	4770      	bx	lr

20003158 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
20003158:	b480      	push	{r7}
2000315a:	b083      	sub	sp, #12
2000315c:	af00      	add	r7, sp, #0
2000315e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20003160:	687b      	ldr	r3, [r7, #4]
20003162:	f383 8814 	msr	CONTROL, r3
}
20003166:	f107 070c 	add.w	r7, r7, #12
2000316a:	46bd      	mov	sp, r7
2000316c:	bc80      	pop	{r7}
2000316e:	4770      	bx	lr

20003170 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
20003170:	b480      	push	{r7}
20003172:	b085      	sub	sp, #20
20003174:	af00      	add	r7, sp, #0
20003176:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
20003178:	f04f 0300 	mov.w	r3, #0
2000317c:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
2000317e:	687b      	ldr	r3, [r7, #4]
20003180:	ba1b      	rev	r3, r3
20003182:	60fb      	str	r3, [r7, #12]
  return(result);
20003184:	68fb      	ldr	r3, [r7, #12]
}
20003186:	4618      	mov	r0, r3
20003188:	f107 0714 	add.w	r7, r7, #20
2000318c:	46bd      	mov	sp, r7
2000318e:	bc80      	pop	{r7}
20003190:	4770      	bx	lr
20003192:	bf00      	nop

20003194 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
20003194:	b480      	push	{r7}
20003196:	b085      	sub	sp, #20
20003198:	af00      	add	r7, sp, #0
2000319a:	4603      	mov	r3, r0
2000319c:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
2000319e:	f04f 0300 	mov.w	r3, #0
200031a2:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
200031a4:	88fb      	ldrh	r3, [r7, #6]
200031a6:	ba5b      	rev16	r3, r3
200031a8:	60fb      	str	r3, [r7, #12]
  return(result);
200031aa:	68fb      	ldr	r3, [r7, #12]
}
200031ac:	4618      	mov	r0, r3
200031ae:	f107 0714 	add.w	r7, r7, #20
200031b2:	46bd      	mov	sp, r7
200031b4:	bc80      	pop	{r7}
200031b6:	4770      	bx	lr

200031b8 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
200031b8:	b480      	push	{r7}
200031ba:	b085      	sub	sp, #20
200031bc:	af00      	add	r7, sp, #0
200031be:	4603      	mov	r3, r0
200031c0:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
200031c2:	f04f 0300 	mov.w	r3, #0
200031c6:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
200031c8:	88fb      	ldrh	r3, [r7, #6]
200031ca:	badb      	revsh	r3, r3
200031cc:	60fb      	str	r3, [r7, #12]
  return(result);
200031ce:	68fb      	ldr	r3, [r7, #12]
}
200031d0:	4618      	mov	r0, r3
200031d2:	f107 0714 	add.w	r7, r7, #20
200031d6:	46bd      	mov	sp, r7
200031d8:	bc80      	pop	{r7}
200031da:	4770      	bx	lr

200031dc <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
200031dc:	b480      	push	{r7}
200031de:	b085      	sub	sp, #20
200031e0:	af00      	add	r7, sp, #0
200031e2:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
200031e4:	f04f 0300 	mov.w	r3, #0
200031e8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
200031ea:	687b      	ldr	r3, [r7, #4]
200031ec:	fa93 f3a3 	rbit	r3, r3
200031f0:	60fb      	str	r3, [r7, #12]
   return(result);
200031f2:	68fb      	ldr	r3, [r7, #12]
}
200031f4:	4618      	mov	r0, r3
200031f6:	f107 0714 	add.w	r7, r7, #20
200031fa:	46bd      	mov	sp, r7
200031fc:	bc80      	pop	{r7}
200031fe:	4770      	bx	lr

20003200 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
20003200:	b480      	push	{r7}
20003202:	b085      	sub	sp, #20
20003204:	af00      	add	r7, sp, #0
20003206:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
20003208:	f04f 0300 	mov.w	r3, #0
2000320c:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
2000320e:	687b      	ldr	r3, [r7, #4]
20003210:	e8d3 3f4f 	ldrexb	r3, [r3]
20003214:	73fb      	strb	r3, [r7, #15]
   return(result);
20003216:	7bfb      	ldrb	r3, [r7, #15]
}
20003218:	4618      	mov	r0, r3
2000321a:	f107 0714 	add.w	r7, r7, #20
2000321e:	46bd      	mov	sp, r7
20003220:	bc80      	pop	{r7}
20003222:	4770      	bx	lr

20003224 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
20003224:	b480      	push	{r7}
20003226:	b085      	sub	sp, #20
20003228:	af00      	add	r7, sp, #0
2000322a:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
2000322c:	f04f 0300 	mov.w	r3, #0
20003230:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20003232:	687b      	ldr	r3, [r7, #4]
20003234:	e8d3 3f5f 	ldrexh	r3, [r3]
20003238:	81fb      	strh	r3, [r7, #14]
   return(result);
2000323a:	89fb      	ldrh	r3, [r7, #14]
}
2000323c:	4618      	mov	r0, r3
2000323e:	f107 0714 	add.w	r7, r7, #20
20003242:	46bd      	mov	sp, r7
20003244:	bc80      	pop	{r7}
20003246:	4770      	bx	lr

20003248 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
20003248:	b480      	push	{r7}
2000324a:	b085      	sub	sp, #20
2000324c:	af00      	add	r7, sp, #0
2000324e:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
20003250:	f04f 0300 	mov.w	r3, #0
20003254:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20003256:	687b      	ldr	r3, [r7, #4]
20003258:	e853 3f00 	ldrex	r3, [r3]
2000325c:	60fb      	str	r3, [r7, #12]
   return(result);
2000325e:	68fb      	ldr	r3, [r7, #12]
}
20003260:	4618      	mov	r0, r3
20003262:	f107 0714 	add.w	r7, r7, #20
20003266:	46bd      	mov	sp, r7
20003268:	bc80      	pop	{r7}
2000326a:	4770      	bx	lr

2000326c <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
2000326c:	b480      	push	{r7}
2000326e:	b085      	sub	sp, #20
20003270:	af00      	add	r7, sp, #0
20003272:	4603      	mov	r3, r0
20003274:	6039      	str	r1, [r7, #0]
20003276:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
20003278:	f04f 0300 	mov.w	r3, #0
2000327c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
2000327e:	683b      	ldr	r3, [r7, #0]
20003280:	79fa      	ldrb	r2, [r7, #7]
20003282:	e8c3 2f43 	strexb	r3, r2, [r3]
20003286:	60fb      	str	r3, [r7, #12]
   return(result);
20003288:	68fb      	ldr	r3, [r7, #12]
}
2000328a:	4618      	mov	r0, r3
2000328c:	f107 0714 	add.w	r7, r7, #20
20003290:	46bd      	mov	sp, r7
20003292:	bc80      	pop	{r7}
20003294:	4770      	bx	lr
20003296:	bf00      	nop

20003298 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
20003298:	b480      	push	{r7}
2000329a:	b085      	sub	sp, #20
2000329c:	af00      	add	r7, sp, #0
2000329e:	4603      	mov	r3, r0
200032a0:	6039      	str	r1, [r7, #0]
200032a2:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
200032a4:	f04f 0300 	mov.w	r3, #0
200032a8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
200032aa:	683b      	ldr	r3, [r7, #0]
200032ac:	88fa      	ldrh	r2, [r7, #6]
200032ae:	e8c3 2f53 	strexh	r3, r2, [r3]
200032b2:	60fb      	str	r3, [r7, #12]
   return(result);
200032b4:	68fb      	ldr	r3, [r7, #12]
}
200032b6:	4618      	mov	r0, r3
200032b8:	f107 0714 	add.w	r7, r7, #20
200032bc:	46bd      	mov	sp, r7
200032be:	bc80      	pop	{r7}
200032c0:	4770      	bx	lr
200032c2:	bf00      	nop

200032c4 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
200032c4:	b480      	push	{r7}
200032c6:	b085      	sub	sp, #20
200032c8:	af00      	add	r7, sp, #0
200032ca:	6078      	str	r0, [r7, #4]
200032cc:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
200032ce:	f04f 0300 	mov.w	r3, #0
200032d2:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
200032d4:	683b      	ldr	r3, [r7, #0]
200032d6:	687a      	ldr	r2, [r7, #4]
200032d8:	e843 2300 	strex	r3, r2, [r3]
200032dc:	60fb      	str	r3, [r7, #12]
   return(result);
200032de:	68fb      	ldr	r3, [r7, #12]
}
200032e0:	4618      	mov	r0, r3
200032e2:	f107 0714 	add.w	r7, r7, #20
200032e6:	46bd      	mov	sp, r7
200032e8:	bc80      	pop	{r7}
200032ea:	4770      	bx	lr

200032ec <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200032ec:	b480      	push	{r7}
200032ee:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200032f0:	46bd      	mov	sp, r7
200032f2:	bc80      	pop	{r7}
200032f4:	4770      	bx	lr
200032f6:	bf00      	nop

200032f8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200032f8:	b580      	push	{r7, lr}
200032fa:	b08a      	sub	sp, #40	; 0x28
200032fc:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200032fe:	f643 2320 	movw	r3, #14880	; 0x3a20
20003302:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003306:	46bc      	mov	ip, r7
20003308:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000330a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000330e:	f242 0300 	movw	r3, #8192	; 0x2000
20003312:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003318:	ea4f 0393 	mov.w	r3, r3, lsr #2
2000331c:	f003 0303 	and.w	r3, r3, #3
20003320:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003324:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003328:	4413      	add	r3, r2
2000332a:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000332e:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003330:	f242 0300 	movw	r3, #8192	; 0x2000
20003334:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003338:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000333a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000333e:	f003 0303 	and.w	r3, r3, #3
20003342:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003346:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000334a:	4413      	add	r3, r2
2000334c:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003350:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003352:	f242 0300 	movw	r3, #8192	; 0x2000
20003356:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000335a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000335c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003360:	f003 0303 	and.w	r3, r3, #3
20003364:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003368:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000336c:	4413      	add	r3, r2
2000336e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003372:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003374:	f242 0300 	movw	r3, #8192	; 0x2000
20003378:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000337c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000337e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003382:	f003 031f 	and.w	r3, r3, #31
20003386:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003388:	f242 0300 	movw	r3, #8192	; 0x2000
2000338c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003392:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003396:	f003 0301 	and.w	r3, r3, #1
2000339a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000339c:	6a3b      	ldr	r3, [r7, #32]
2000339e:	f103 0301 	add.w	r3, r3, #1
200033a2:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200033a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200033a6:	2b00      	cmp	r3, #0
200033a8:	d003      	beq.n	200033b2 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200033aa:	69fb      	ldr	r3, [r7, #28]
200033ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
200033b0:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200033b2:	f000 f849 	bl	20003448 <GetSystemClock>
200033b6:	4602      	mov	r2, r0
200033b8:	f643 2380 	movw	r3, #14976	; 0x3a80
200033bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033c0:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
200033c2:	f643 2380 	movw	r3, #14976	; 0x3a80
200033c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033ca:	681a      	ldr	r2, [r3, #0]
200033cc:	693b      	ldr	r3, [r7, #16]
200033ce:	fbb2 f2f3 	udiv	r2, r2, r3
200033d2:	f643 2384 	movw	r3, #14980	; 0x3a84
200033d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033da:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
200033dc:	f643 2380 	movw	r3, #14976	; 0x3a80
200033e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033e4:	681a      	ldr	r2, [r3, #0]
200033e6:	697b      	ldr	r3, [r7, #20]
200033e8:	fbb2 f2f3 	udiv	r2, r2, r3
200033ec:	f643 2388 	movw	r3, #14984	; 0x3a88
200033f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033f4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200033f6:	f643 2380 	movw	r3, #14976	; 0x3a80
200033fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033fe:	681a      	ldr	r2, [r3, #0]
20003400:	69bb      	ldr	r3, [r7, #24]
20003402:	fbb2 f2f3 	udiv	r2, r2, r3
20003406:	f643 238c 	movw	r3, #14988	; 0x3a8c
2000340a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000340e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003410:	f643 2380 	movw	r3, #14976	; 0x3a80
20003414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003418:	681a      	ldr	r2, [r3, #0]
2000341a:	69fb      	ldr	r3, [r7, #28]
2000341c:	fbb2 f2f3 	udiv	r2, r2, r3
20003420:	f643 2390 	movw	r3, #14992	; 0x3a90
20003424:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003428:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000342a:	f643 2380 	movw	r3, #14976	; 0x3a80
2000342e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003432:	681a      	ldr	r2, [r3, #0]
20003434:	f643 237c 	movw	r3, #14972	; 0x3a7c
20003438:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000343c:	601a      	str	r2, [r3, #0]
}
2000343e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003442:	46bd      	mov	sp, r7
20003444:	bd80      	pop	{r7, pc}
20003446:	bf00      	nop

20003448 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003448:	b480      	push	{r7}
2000344a:	b08b      	sub	sp, #44	; 0x2c
2000344c:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
2000344e:	f04f 0300 	mov.w	r3, #0
20003452:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003454:	f640 031c 	movw	r3, #2076	; 0x81c
20003458:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000345c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
2000345e:	f240 2330 	movw	r3, #560	; 0x230
20003462:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003466:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003468:	68fb      	ldr	r3, [r7, #12]
2000346a:	681b      	ldr	r3, [r3, #0]
2000346c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003470:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003472:	693a      	ldr	r2, [r7, #16]
20003474:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003478:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000347c:	429a      	cmp	r2, r3
2000347e:	d108      	bne.n	20003492 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003480:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003484:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003488:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000348a:	697b      	ldr	r3, [r7, #20]
2000348c:	681b      	ldr	r3, [r3, #0]
2000348e:	607b      	str	r3, [r7, #4]
20003490:	e03d      	b.n	2000350e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003492:	68bb      	ldr	r3, [r7, #8]
20003494:	681a      	ldr	r2, [r3, #0]
20003496:	f244 3341 	movw	r3, #17217	; 0x4341
2000349a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000349e:	429a      	cmp	r2, r3
200034a0:	d135      	bne.n	2000350e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200034a2:	f640 0340 	movw	r3, #2112	; 0x840
200034a6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200034aa:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200034ac:	69bb      	ldr	r3, [r7, #24]
200034ae:	681b      	ldr	r3, [r3, #0]
200034b0:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200034b2:	69fb      	ldr	r3, [r7, #28]
200034b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200034b8:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200034ba:	69fa      	ldr	r2, [r7, #28]
200034bc:	f240 3300 	movw	r3, #768	; 0x300
200034c0:	f2c0 0301 	movt	r3, #1
200034c4:	429a      	cmp	r2, r3
200034c6:	d922      	bls.n	2000350e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200034c8:	69fa      	ldr	r2, [r7, #28]
200034ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
200034ce:	f2c0 0301 	movt	r3, #1
200034d2:	429a      	cmp	r2, r3
200034d4:	d808      	bhi.n	200034e8 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
200034d6:	f241 632c 	movw	r3, #5676	; 0x162c
200034da:	f2c6 0308 	movt	r3, #24584	; 0x6008
200034de:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
200034e0:	6a3b      	ldr	r3, [r7, #32]
200034e2:	681b      	ldr	r3, [r3, #0]
200034e4:	607b      	str	r3, [r7, #4]
200034e6:	e012      	b.n	2000350e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200034e8:	69fa      	ldr	r2, [r7, #28]
200034ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
200034ee:	f2c0 0302 	movt	r3, #2
200034f2:	429a      	cmp	r2, r3
200034f4:	d808      	bhi.n	20003508 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200034f6:	f641 63ac 	movw	r3, #7852	; 0x1eac
200034fa:	f2c6 0308 	movt	r3, #24584	; 0x6008
200034fe:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003502:	681b      	ldr	r3, [r3, #0]
20003504:	607b      	str	r3, [r7, #4]
20003506:	e002      	b.n	2000350e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003508:	f04f 0300 	mov.w	r3, #0
2000350c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000350e:	687b      	ldr	r3, [r7, #4]
20003510:	2b00      	cmp	r3, #0
20003512:	d105      	bne.n	20003520 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003514:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003516:	f647 0340 	movw	r3, #30784	; 0x7840
2000351a:	f2c0 137d 	movt	r3, #381	; 0x17d
2000351e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003520:	687b      	ldr	r3, [r7, #4]
}
20003522:	4618      	mov	r0, r3
20003524:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003528:	46bd      	mov	sp, r7
2000352a:	bc80      	pop	{r7}
2000352c:	4770      	bx	lr
2000352e:	bf00      	nop

20003530 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20003530:	b480      	push	{r7}
20003532:	b083      	sub	sp, #12
20003534:	af00      	add	r7, sp, #0
20003536:	6078      	str	r0, [r7, #4]
    return -1;
20003538:	f04f 33ff 	mov.w	r3, #4294967295
}
2000353c:	4618      	mov	r0, r3
2000353e:	f107 070c 	add.w	r7, r7, #12
20003542:	46bd      	mov	sp, r7
20003544:	bc80      	pop	{r7}
20003546:	4770      	bx	lr

20003548 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20003548:	b580      	push	{r7, lr}
2000354a:	b084      	sub	sp, #16
2000354c:	af00      	add	r7, sp, #0
2000354e:	60f8      	str	r0, [r7, #12]
20003550:	60b9      	str	r1, [r7, #8]
20003552:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
20003554:	f000 f94c 	bl	200037f0 <__errno>
20003558:	4603      	mov	r3, r0
2000355a:	f04f 020c 	mov.w	r2, #12
2000355e:	601a      	str	r2, [r3, #0]
    return -1;
20003560:	f04f 33ff 	mov.w	r3, #4294967295
}
20003564:	4618      	mov	r0, r3
20003566:	f107 0710 	add.w	r7, r7, #16
2000356a:	46bd      	mov	sp, r7
2000356c:	bd80      	pop	{r7, pc}
2000356e:	bf00      	nop

20003570 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20003570:	b480      	push	{r7}
20003572:	b083      	sub	sp, #12
20003574:	af00      	add	r7, sp, #0
20003576:	6078      	str	r0, [r7, #4]
20003578:	e7fe      	b.n	20003578 <_exit+0x8>
2000357a:	bf00      	nop

2000357c <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
2000357c:	b580      	push	{r7, lr}
2000357e:	af00      	add	r7, sp, #0
    errno = EAGAIN;
20003580:	f000 f936 	bl	200037f0 <__errno>
20003584:	4603      	mov	r3, r0
20003586:	f04f 020b 	mov.w	r2, #11
2000358a:	601a      	str	r2, [r3, #0]
    return -1;
2000358c:	f04f 33ff 	mov.w	r3, #4294967295
}
20003590:	4618      	mov	r0, r3
20003592:	bd80      	pop	{r7, pc}

20003594 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20003594:	b480      	push	{r7}
20003596:	b083      	sub	sp, #12
20003598:	af00      	add	r7, sp, #0
2000359a:	6078      	str	r0, [r7, #4]
2000359c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000359e:	683b      	ldr	r3, [r7, #0]
200035a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200035a4:	605a      	str	r2, [r3, #4]
    return 0;
200035a6:	f04f 0300 	mov.w	r3, #0
}
200035aa:	4618      	mov	r0, r3
200035ac:	f107 070c 	add.w	r7, r7, #12
200035b0:	46bd      	mov	sp, r7
200035b2:	bc80      	pop	{r7}
200035b4:	4770      	bx	lr
200035b6:	bf00      	nop

200035b8 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
200035b8:	b480      	push	{r7}
200035ba:	af00      	add	r7, sp, #0
    return 1;
200035bc:	f04f 0301 	mov.w	r3, #1
}
200035c0:	4618      	mov	r0, r3
200035c2:	46bd      	mov	sp, r7
200035c4:	bc80      	pop	{r7}
200035c6:	4770      	bx	lr

200035c8 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200035c8:	b480      	push	{r7}
200035ca:	b083      	sub	sp, #12
200035cc:	af00      	add	r7, sp, #0
200035ce:	6078      	str	r0, [r7, #4]
    return 1;
200035d0:	f04f 0301 	mov.w	r3, #1
}
200035d4:	4618      	mov	r0, r3
200035d6:	f107 070c 	add.w	r7, r7, #12
200035da:	46bd      	mov	sp, r7
200035dc:	bc80      	pop	{r7}
200035de:	4770      	bx	lr

200035e0 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200035e0:	b580      	push	{r7, lr}
200035e2:	b082      	sub	sp, #8
200035e4:	af00      	add	r7, sp, #0
200035e6:	6078      	str	r0, [r7, #4]
200035e8:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
200035ea:	f000 f901 	bl	200037f0 <__errno>
200035ee:	4603      	mov	r3, r0
200035f0:	f04f 0216 	mov.w	r2, #22
200035f4:	601a      	str	r2, [r3, #0]
    return -1;
200035f6:	f04f 33ff 	mov.w	r3, #4294967295
}
200035fa:	4618      	mov	r0, r3
200035fc:	f107 0708 	add.w	r7, r7, #8
20003600:	46bd      	mov	sp, r7
20003602:	bd80      	pop	{r7, pc}

20003604 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20003604:	b580      	push	{r7, lr}
20003606:	b082      	sub	sp, #8
20003608:	af00      	add	r7, sp, #0
2000360a:	6078      	str	r0, [r7, #4]
2000360c:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
2000360e:	f000 f8ef 	bl	200037f0 <__errno>
20003612:	4603      	mov	r3, r0
20003614:	f04f 021f 	mov.w	r2, #31
20003618:	601a      	str	r2, [r3, #0]
    return -1;
2000361a:	f04f 33ff 	mov.w	r3, #4294967295
}
2000361e:	4618      	mov	r0, r3
20003620:	f107 0708 	add.w	r7, r7, #8
20003624:	46bd      	mov	sp, r7
20003626:	bd80      	pop	{r7, pc}

20003628 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20003628:	b480      	push	{r7}
2000362a:	b085      	sub	sp, #20
2000362c:	af00      	add	r7, sp, #0
2000362e:	60f8      	str	r0, [r7, #12]
20003630:	60b9      	str	r1, [r7, #8]
20003632:	607a      	str	r2, [r7, #4]
    return 0;
20003634:	f04f 0300 	mov.w	r3, #0
}
20003638:	4618      	mov	r0, r3
2000363a:	f107 0714 	add.w	r7, r7, #20
2000363e:	46bd      	mov	sp, r7
20003640:	bc80      	pop	{r7}
20003642:	4770      	bx	lr

20003644 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
20003644:	b480      	push	{r7}
20003646:	b085      	sub	sp, #20
20003648:	af00      	add	r7, sp, #0
2000364a:	60f8      	str	r0, [r7, #12]
2000364c:	60b9      	str	r1, [r7, #8]
2000364e:	607a      	str	r2, [r7, #4]
    return -1;
20003650:	f04f 33ff 	mov.w	r3, #4294967295
}
20003654:	4618      	mov	r0, r3
20003656:	f107 0714 	add.w	r7, r7, #20
2000365a:	46bd      	mov	sp, r7
2000365c:	bc80      	pop	{r7}
2000365e:	4770      	bx	lr

20003660 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20003660:	b480      	push	{r7}
20003662:	b085      	sub	sp, #20
20003664:	af00      	add	r7, sp, #0
20003666:	60f8      	str	r0, [r7, #12]
20003668:	60b9      	str	r1, [r7, #8]
2000366a:	607a      	str	r2, [r7, #4]
    return 0;
2000366c:	f04f 0300 	mov.w	r3, #0
}
20003670:	4618      	mov	r0, r3
20003672:	f107 0714 	add.w	r7, r7, #20
20003676:	46bd      	mov	sp, r7
20003678:	bc80      	pop	{r7}
2000367a:	4770      	bx	lr

2000367c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000367c:	b580      	push	{r7, lr}
2000367e:	b084      	sub	sp, #16
20003680:	af00      	add	r7, sp, #0
20003682:	60f8      	str	r0, [r7, #12]
20003684:	60b9      	str	r1, [r7, #8]
20003686:	607a      	str	r2, [r7, #4]
20003688:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000368a:	f643 3390 	movw	r3, #15248	; 0x3b90
2000368e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003692:	681b      	ldr	r3, [r3, #0]
20003694:	2b00      	cmp	r3, #0
20003696:	d110      	bne.n	200036ba <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20003698:	f643 30cc 	movw	r0, #15308	; 0x3bcc
2000369c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036a0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200036a4:	f04f 0203 	mov.w	r2, #3
200036a8:	f7fe fba4 	bl	20001df4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200036ac:	f643 3390 	movw	r3, #15248	; 0x3b90
200036b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036b4:	f04f 0201 	mov.w	r2, #1
200036b8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200036ba:	683b      	ldr	r3, [r7, #0]
200036bc:	f643 30cc 	movw	r0, #15308	; 0x3bcc
200036c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200036c4:	6879      	ldr	r1, [r7, #4]
200036c6:	461a      	mov	r2, r3
200036c8:	f7fe fc96 	bl	20001ff8 <MSS_UART_polled_tx>
    
    return len;
200036cc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200036ce:	4618      	mov	r0, r3
200036d0:	f107 0710 	add.w	r7, r7, #16
200036d4:	46bd      	mov	sp, r7
200036d6:	bd80      	pop	{r7, pc}

200036d8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200036d8:	b580      	push	{r7, lr}
200036da:	b084      	sub	sp, #16
200036dc:	af00      	add	r7, sp, #0
200036de:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200036e0:	f643 3398 	movw	r3, #15256	; 0x3b98
200036e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036e8:	681b      	ldr	r3, [r3, #0]
200036ea:	2b00      	cmp	r3, #0
200036ec:	d108      	bne.n	20003700 <_sbrk+0x28>
    {
      heap_end = &_end;
200036ee:	f643 3398 	movw	r3, #15256	; 0x3b98
200036f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036f6:	f643 32f8 	movw	r2, #15352	; 0x3bf8
200036fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200036fe:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20003700:	f643 3398 	movw	r3, #15256	; 0x3b98
20003704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003708:	681b      	ldr	r3, [r3, #0]
2000370a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000370c:	f3ef 8308 	mrs	r3, MSP
20003710:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20003712:	f643 3398 	movw	r3, #15256	; 0x3b98
20003716:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000371a:	681a      	ldr	r2, [r3, #0]
2000371c:	687b      	ldr	r3, [r7, #4]
2000371e:	441a      	add	r2, r3
20003720:	68fb      	ldr	r3, [r7, #12]
20003722:	429a      	cmp	r2, r3
20003724:	d90f      	bls.n	20003746 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20003726:	f04f 0000 	mov.w	r0, #0
2000372a:	f04f 0101 	mov.w	r1, #1
2000372e:	f643 2230 	movw	r2, #14896	; 0x3a30
20003732:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003736:	f04f 0319 	mov.w	r3, #25
2000373a:	f7ff ff9f 	bl	2000367c <_write_r>
      _exit (1);
2000373e:	f04f 0001 	mov.w	r0, #1
20003742:	f7ff ff15 	bl	20003570 <_exit>
    }
  
    heap_end += incr;
20003746:	f643 3398 	movw	r3, #15256	; 0x3b98
2000374a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000374e:	681a      	ldr	r2, [r3, #0]
20003750:	687b      	ldr	r3, [r7, #4]
20003752:	441a      	add	r2, r3
20003754:	f643 3398 	movw	r3, #15256	; 0x3b98
20003758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000375c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000375e:	68bb      	ldr	r3, [r7, #8]
}
20003760:	4618      	mov	r0, r3
20003762:	f107 0710 	add.w	r7, r7, #16
20003766:	46bd      	mov	sp, r7
20003768:	bd80      	pop	{r7, pc}
2000376a:	bf00      	nop

2000376c <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
2000376c:	b480      	push	{r7}
2000376e:	b083      	sub	sp, #12
20003770:	af00      	add	r7, sp, #0
20003772:	6078      	str	r0, [r7, #4]
20003774:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20003776:	683b      	ldr	r3, [r7, #0]
20003778:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000377c:	605a      	str	r2, [r3, #4]
    return 0;
2000377e:	f04f 0300 	mov.w	r3, #0
}
20003782:	4618      	mov	r0, r3
20003784:	f107 070c 	add.w	r7, r7, #12
20003788:	46bd      	mov	sp, r7
2000378a:	bc80      	pop	{r7}
2000378c:	4770      	bx	lr
2000378e:	bf00      	nop

20003790 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
20003790:	b480      	push	{r7}
20003792:	b083      	sub	sp, #12
20003794:	af00      	add	r7, sp, #0
20003796:	6078      	str	r0, [r7, #4]
    return -1;
20003798:	f04f 33ff 	mov.w	r3, #4294967295
}
2000379c:	4618      	mov	r0, r3
2000379e:	f107 070c 	add.w	r7, r7, #12
200037a2:	46bd      	mov	sp, r7
200037a4:	bc80      	pop	{r7}
200037a6:	4770      	bx	lr

200037a8 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200037a8:	b580      	push	{r7, lr}
200037aa:	b082      	sub	sp, #8
200037ac:	af00      	add	r7, sp, #0
200037ae:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
200037b0:	f000 f81e 	bl	200037f0 <__errno>
200037b4:	4603      	mov	r3, r0
200037b6:	f04f 0202 	mov.w	r2, #2
200037ba:	601a      	str	r2, [r3, #0]
    return -1;
200037bc:	f04f 33ff 	mov.w	r3, #4294967295
}
200037c0:	4618      	mov	r0, r3
200037c2:	f107 0708 	add.w	r7, r7, #8
200037c6:	46bd      	mov	sp, r7
200037c8:	bd80      	pop	{r7, pc}
200037ca:	bf00      	nop

200037cc <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
200037cc:	b580      	push	{r7, lr}
200037ce:	b082      	sub	sp, #8
200037d0:	af00      	add	r7, sp, #0
200037d2:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
200037d4:	f000 f80c 	bl	200037f0 <__errno>
200037d8:	4603      	mov	r3, r0
200037da:	f04f 020a 	mov.w	r2, #10
200037de:	601a      	str	r2, [r3, #0]
    return -1;
200037e0:	f04f 33ff 	mov.w	r3, #4294967295
}
200037e4:	4618      	mov	r0, r3
200037e6:	f107 0708 	add.w	r7, r7, #8
200037ea:	46bd      	mov	sp, r7
200037ec:	bd80      	pop	{r7, pc}
200037ee:	bf00      	nop

200037f0 <__errno>:
200037f0:	f643 2398 	movw	r3, #15000	; 0x3a98
200037f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037f8:	6818      	ldr	r0, [r3, #0]
200037fa:	4770      	bx	lr

200037fc <__libc_init_array>:
200037fc:	b570      	push	{r4, r5, r6, lr}
200037fe:	f643 266c 	movw	r6, #14956	; 0x3a6c
20003802:	f643 256c 	movw	r5, #14956	; 0x3a6c
20003806:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000380a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000380e:	1b76      	subs	r6, r6, r5
20003810:	10b6      	asrs	r6, r6, #2
20003812:	d006      	beq.n	20003822 <__libc_init_array+0x26>
20003814:	2400      	movs	r4, #0
20003816:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000381a:	3401      	adds	r4, #1
2000381c:	4798      	blx	r3
2000381e:	42a6      	cmp	r6, r4
20003820:	d8f9      	bhi.n	20003816 <__libc_init_array+0x1a>
20003822:	f643 256c 	movw	r5, #14956	; 0x3a6c
20003826:	f643 2670 	movw	r6, #14960	; 0x3a70
2000382a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000382e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003832:	1b76      	subs	r6, r6, r5
20003834:	f000 f90e 	bl	20003a54 <_init>
20003838:	10b6      	asrs	r6, r6, #2
2000383a:	d006      	beq.n	2000384a <__libc_init_array+0x4e>
2000383c:	2400      	movs	r4, #0
2000383e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003842:	3401      	adds	r4, #1
20003844:	4798      	blx	r3
20003846:	42a6      	cmp	r6, r4
20003848:	d8f9      	bhi.n	2000383e <__libc_init_array+0x42>
2000384a:	bd70      	pop	{r4, r5, r6, pc}

2000384c <g_pwm_id_mask_lut>:
2000384c:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
2000385c:	0080 0000                                   ....

20003860 <g_pwm_tach_id_mask_lut>:
20003860:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
20003870:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
20003880:	8000 0000                                   ....

20003884 <g_pwm_posedge_offset_lut>:
20003884:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
20003894:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
200038a4:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
200038b4:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
200038c4:	0088 0000                                   ....

200038c8 <g_pwm_negedge_offset_lut>:
200038c8:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
200038d8:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
200038e8:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
200038f8:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
20003908:	008c 0000                                   ....

2000390c <g_tachpulsedur_offset_lut>:
2000390c:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
2000391c:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
2000392c:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
2000393c:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
2000394c:	00e0 0000 2e2e 632f 726f 5f65 7770 2e6d     ....../core_pwm.
2000395c:	0063 0000                                   c...

20003960 <g_config_reg_lut>:
20003960:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20003970:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20003980:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20003990:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
200039a0:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
200039b0:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
200039c0:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
200039d0:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

200039e0 <g_gpio_irqn_lut>:
200039e0:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
200039f0:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20003a00:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20003a10:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20003a20 <C.18.2576>:
20003a20:	0001 0000 0002 0000 0004 0000 0001 0000     ................
20003a30:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
20003a40:	6c6f 696c 6973 6e6f 000a 0000               ollision....

20003a4c <_global_impure_ptr>:
20003a4c:	3a9c 2000 0043 0000                         .:. C...

20003a54 <_init>:
20003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003a56:	bf00      	nop
20003a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003a5a:	bc08      	pop	{r3}
20003a5c:	469e      	mov	lr, r3
20003a5e:	4770      	bx	lr

20003a60 <_fini>:
20003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003a62:	bf00      	nop
20003a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003a66:	bc08      	pop	{r3}
20003a68:	469e      	mov	lr, r3
20003a6a:	4770      	bx	lr

20003a6c <__frame_dummy_init_array_entry>:
20003a6c:	0485 2000                                   ... 

20003a70 <__do_global_dtors_aux_fini_array_entry>:
20003a70:	0471 2000                                   q.. 
