

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_61_3'
================================================================
* Date:           Fri Oct 17 00:26:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dut.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  5.001 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       33|  10.002 ns|  0.165 us|    1|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_61_3  |        0|       31|         2|          1|          1|  0 ~ 31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_130_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln65_fu_154_p2         |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_124_p2        |      icmp|   0|  0|  14|           6|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          22|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2_load  |   9|          2|    5|         10|
    |cnt_fu_66                  |   9|          2|    9|         18|
    |i_2_fu_62                  |   9|          2|    5|         10|
    |in_s_TDATA_blk_n           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   22|         44|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |cnt_fu_66                |  9|   0|    9|          0|
    |i_2_fu_62                |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------+-----+-----+------------+------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_61_3|  return value|
|in_s_TVALID    |   in|    1|        axis|                 in_s_V_data_V|       pointer|
|in_s_TDATA     |   in|   32|        axis|                 in_s_V_data_V|       pointer|
|select_ln59    |   in|    9|     ap_none|                   select_ln59|        scalar|
|select_ln59_1  |   in|    6|     ap_none|                 select_ln59_1|        scalar|
|in_s_TREADY    |  out|    1|        axis|                 in_s_V_last_V|       pointer|
|in_s_TLAST     |   in|    1|        axis|                 in_s_V_last_V|       pointer|
|in_s_TKEEP     |   in|    4|        axis|                 in_s_V_keep_V|       pointer|
|in_s_TSTRB     |   in|    4|        axis|                 in_s_V_strb_V|       pointer|
|mm_address0    |  out|    9|   ap_memory|                            mm|         array|
|mm_ce0         |  out|    1|   ap_memory|                            mm|         array|
|mm_we0         |  out|    1|   ap_memory|                            mm|         array|
|mm_d0          |  out|   32|   ap_memory|                            mm|         array|
+---------------+-----+-----+------------+------------------------------+--------------+

