<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>TFM_ZYNQ_not_irq_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>in_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IN_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.IN_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>not_irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>not_irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.NOT_IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.NOT_IRQ.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>not_irq_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 26 12:24:16 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4e18d4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4e18d4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TFM_ZYNQ_not_irq_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 26 12:24:16 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4e18d4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>not_irq_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 26 12:24:16 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:182784a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TFM_ZYNQ_not_irq_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 26 12:24:16 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:182784a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 26 12:25:23 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4e18d4a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>in_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>not_irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3cb6/hdl/not_irq_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/TFM_ZYNQ_not_irq_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3cb6/hdl/not_irq_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/TFM_ZYNQ_not_irq_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_not_irq_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_not_irq_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_not_irq_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_not_irq_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>TFM_ZYNQ_not_irq_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>not_irq</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TFM_ZYNQ_not_irq_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>not_irq_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f24accb_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111c5d58_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbff57_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5003c7_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8a07dd_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a48b52_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15259302_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe99565_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c3ffff_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f30feaf_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3566ee58_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7789ae5_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb74413_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5059894b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6b7157_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dc521a_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2475e20b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a59aca_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ff5744_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6884d08b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0b1e6f_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e28e1f_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4489954a_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccecec6_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4070c11e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e11f4e2_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c62c8d7_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d479e2e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cbbf5f_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3d7e5b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4070a3aa_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6b003a_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461dd059_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1336f807_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b8fdf4_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577ce04a_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f3d771_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae343f0_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffacd09_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3107da1f_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534f7136_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b359019_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725b551f_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d9f577_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e91937_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5359f9_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7156424b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577c6523_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17949305_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbd065e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f9e814_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504671a9_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131c1d53_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff15704_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad35646_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea2765b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698eeff0_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2447e998_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727481_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e160016_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3561654b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b3b5e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df726b5_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce1f219_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e01a13e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3449517d_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509fddd0_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0ca905_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673a0515_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292c6d0b_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62425aaa_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c99b34_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8953f56_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4879ee63_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79730baf_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70329ea1_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ac15c8_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6bc24e_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4817211_ARCHIVE_LOCATION">c:/Users/victo/Desktop/TFM/Zynq/ip_repo/not_irq_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IN_IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.IN_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.NOT_IRQ.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.NOT_IRQ.SENSITIVITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fef4afb5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="96f29744"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="041099e5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f65c7d66"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
