
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.49

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency target_status[1]$_SDFFE_PN0P_/CK ^
  -0.07 target latency _434_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: domain_reset_n[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.91    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    12   15.68    0.02    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.07 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2   13.48    0.01    0.10    0.18 v domain_reset_n[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net22 (net)
                  0.01    0.00    0.18 v _391_/A (INV_X1)
     1    1.86    0.01    0.01    0.19 ^ _391_/ZN (INV_X1)
                                         _164_ (net)
                  0.01    0.00    0.19 ^ _392_/C2 (AOI221_X1)
     1    1.27    0.01    0.01    0.20 v _392_/ZN (AOI221_X1)
                                         _028_ (net)
                  0.01    0.00    0.20 v domain_reset_n[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.20   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.80    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.91    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    12   15.68    0.02    0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.07 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.72    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X2)
     2   13.96    0.01    0.03    0.23 v input3/Z (BUF_X2)
                                         net3 (net)
                  0.01    0.00    0.23 v _256_/A (XOR2_X2)
     2    3.50    0.01    0.05    0.28 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.28 v _257_/A4 (OR4_X2)
     2   10.57    0.02    0.12    0.40 v _257_/ZN (OR4_X2)
                                         _056_ (net)
                  0.02    0.00    0.41 v _258_/A3 (NAND3_X4)
     4   13.83    0.02    0.03    0.44 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.44 ^ _259_/A (BUF_X8)
    10   18.84    0.01    0.03    0.46 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.46 ^ _418_/S (MUX2_X1)
     1    1.18    0.01    0.06    0.52 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.52 v _419_/A2 (AND2_X1)
     1    1.32    0.01    0.03    0.55 v _419_/ZN (AND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.55 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   11.80    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.91    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   16.19    0.02    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.72    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X2)
     2   13.96    0.01    0.03    0.23 v input3/Z (BUF_X2)
                                         net3 (net)
                  0.01    0.00    0.23 v _256_/A (XOR2_X2)
     2    3.50    0.01    0.05    0.28 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.28 v _257_/A4 (OR4_X2)
     2   10.57    0.02    0.12    0.40 v _257_/ZN (OR4_X2)
                                         _056_ (net)
                  0.02    0.00    0.41 v _258_/A3 (NAND3_X4)
     4   13.83    0.02    0.03    0.44 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.44 ^ _259_/A (BUF_X8)
    10   18.84    0.01    0.03    0.46 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.46 ^ _418_/S (MUX2_X1)
     1    1.18    0.01    0.06    0.52 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.52 v _419_/A2 (AND2_X1)
     1    1.32    0.01    0.03    0.55 v _419_/ZN (AND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.55 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   11.80    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.91    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    12   16.19    0.02    0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14586076140403748

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7347

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
12.057564735412598

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8732

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _437_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ _437_/CK (DFF_X2)
   0.11    0.18 v _437_/Q (DFF_X2)
   0.06    0.24 v _256_/Z (XOR2_X2)
   0.12    0.36 v _257_/ZN (OR4_X2)
   0.03    0.39 ^ _258_/ZN (NAND3_X4)
   0.03    0.42 ^ _259_/Z (BUF_X8)
   0.06    0.47 v _418_/Z (MUX2_X1)
   0.03    0.50 v _419_/ZN (AND2_X1)
   0.00    0.50 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.50   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: domain_reset_n[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.18 v domain_reset_n[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.01    0.19 ^ _391_/ZN (INV_X1)
   0.01    0.20 v _392_/ZN (AOI221_X1)
   0.00    0.20 v domain_reset_n[0]$_SDFFE_PN0P_/D (DFF_X2)
           0.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ domain_reset_n[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0745

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0740

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5487

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4919

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
89.648260

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.84e-04   1.22e-05   3.99e-06   3.00e-04  48.2%
Combinational          7.85e-05   8.91e-05   6.49e-06   1.74e-04  28.0%
Clock                  6.24e-05   8.59e-05   2.21e-07   1.49e-04  23.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.24e-04   1.87e-04   1.07e-05   6.22e-04 100.0%
                          68.2%      30.1%       1.7%
