#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 25 12:21:34 2020
# Process ID: 39772
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18724 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiply\reconfigMultiply.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.xprSScanning sources...
Finished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.oopen_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.000 ; gain = 544.672reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 25 12:22:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/synth_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 child_0_impl_1 child_1_impl_1 child_2_impl_1 child_3_impl_1 child_4_impl_1 -jobs 4
[Thu Jun 25 12:22:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
[Thu Jun 25 12:22:53 2020] Launched impl_1, child_0_impl_1, child_1_impl_1, child_2_impl_1, child_3_impl_1, child_4_impl_1...
Run output will be captured here:
impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
child_0_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_1_impl_1/runme.log
child_2_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_2_impl_1/runme.log
child_3_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_3_impl_1/runme.log
child_4_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_4_impl_1/runme.log
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/buffer_splitter_wrapper.bd}
Adding component instance block -- xilinx.com:module_ref:ParallelBuffer:1.0 - ParallelBuffer_0
Adding component instance block -- xilinx.com:module_ref:dataSplit:1.0 - dataSplit_0
Successfully read diagram <buffer_splitter_wrapper> from BD file <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/buffer_splitter_wrapper.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2110.020 ; gain = 0.000
write_edif <directory_name>/edifOut.edn
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/integerCompute_synth_1/multiplyCompute.dcp' for cell 'mCompute'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_ParallelBuffer_0_0/buffer_splitter_wrapper_ParallelBuffer_0_0.dcp' for cell 'pbuffer_splitter/ParallelBuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_dataSplit_0_0/buffer_splitter_wrapper_dataSplit_0_0.dcp' for cell 'pbuffer_splitter/dataSplit_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.020 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:274]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.020 ; gain = 0.000
write_edif <directory_name>/edifOut.edn
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.020 ; gain = 0.000
ERROR: [Common 17-37] Directory in which file edifOut.edn is to be written does not exist [<directory_name>]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 25 12:27:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/integerCompute_synth_1/multiplyCompute.dcp' for cell 'mCompute'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_ParallelBuffer_0_0/buffer_splitter_wrapper_ParallelBuffer_0_0.dcp' for cell 'pbuffer_splitter/ParallelBuffer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_dataSplit_0_0/buffer_splitter_wrapper_dataSplit_0_0.dcp' for cell 'pbuffer_splitter/dataSplit_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.176 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:274]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_edif <directory_name>/edifOut.edn
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.766 ; gain = 0.000
ERROR: [Common 17-37] Directory in which file edifOut.edn is to be written does not exist [<directory_name>]
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/buffer_splitter_wrapper.bd}
regenerate_bd_layout
launch_runs impl_1 child_0_impl_1 child_1_impl_1 child_2_impl_1 child_3_impl_1 child_4_impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.812 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2591.941 ; gain = 10.129
[Thu Jun 25 12:32:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
[Thu Jun 25 12:32:53 2020] Launched impl_1, child_0_impl_1, child_1_impl_1, child_2_impl_1, child_3_impl_1, child_4_impl_1...
Run output will be captured here:
impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
child_0_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_1_impl_1/runme.log
child_2_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_2_impl_1/runme.log
child_3_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_3_impl_1/runme.log
child_4_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_4_impl_1/runme.log
reset_run integerCompute_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Jun 25 12:36:45 2020] Launched integerCompute_synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/integerCompute_synth_1/runme.log
[Thu Jun 25 12:36:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/synth_1/runme.log
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/buffer_splitter_wrapper.bd}
launch_runs impl_1 child_0_impl_1 child_1_impl_1 child_2_impl_1 child_3_impl_1 child_4_impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 25 12:38:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
[Thu Jun 25 12:38:06 2020] Launched impl_1, child_0_impl_1, child_1_impl_1, child_2_impl_1, child_3_impl_1, child_4_impl_1...
Run output will be captured here:
impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
child_0_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_1_impl_1/runme.log
child_2_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_2_impl_1/runme.log
child_3_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_3_impl_1/runme.log
child_4_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_4_impl_1/runme.log
create_bd_cell -type module -reference ParallelBuffer ParallelBuffer_1
delete_bd_objs [get_bd_nets bufferSelect_0_1] [get_bd_nets RD_0_1] [get_bd_nets ParallelBuffer_0_dataOut0] [get_bd_nets ParallelBuffer_0_FULL0] [get_bd_nets dataIn_0_1] [get_bd_nets EN_0_1] [get_bd_nets ParallelBuffer_0_dataOut1] [get_bd_nets ParallelBuffer_0_FULL1] [get_bd_cells ParallelBuffer_0]
connect_bd_net [get_bd_ports Clk] [get_bd_pins ParallelBuffer_1/Clk]
update_compile_order -fileset sources_1
set_property location {1 166 134} [get_bd_cells ParallelBuffer_1]
set_property location {1 163 153} [get_bd_cells ParallelBuffer_1]
set_property location {1 171 150} [get_bd_cells ParallelBuffer_1]
set_property location {1 176 151} [get_bd_cells ParallelBuffer_1]
set_property location {1 186 144} [get_bd_cells ParallelBuffer_1]
set_property location {1 187 138} [get_bd_cells ParallelBuffer_1]
set_property location {1 190 106} [get_bd_cells ParallelBuffer_1]
set_property location {1 184 193} [get_bd_cells ParallelBuffer_1]
set_property location {1 197 134} [get_bd_cells ParallelBuffer_1]
set_property location {1 195 155} [get_bd_cells ParallelBuffer_1]
set_property location {1 217 126} [get_bd_cells ParallelBuffer_1]
set_property location {1 207 151} [get_bd_cells ParallelBuffer_1]
connect_bd_net [get_bd_ports bufferOutput0] [get_bd_pins ParallelBuffer_1/dataOut0]
connect_bd_net [get_bd_ports bufferOutput1] [get_bd_pins ParallelBuffer_1/dataOut1]
connect_bd_net [get_bd_ports FULL0] [get_bd_pins ParallelBuffer_1/FULL0]
connect_bd_net [get_bd_ports FULL1] [get_bd_pins ParallelBuffer_1/FULL1]
set_property location {0.5 98 136} [get_bd_cells ParallelBuffer_1]
undo
INFO: [Common 17-17] undo 'set_property location {0.5 98 136} [get_bd_cells ParallelBuffer_1]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports FULL1] [get_bd_pins ParallelBuffer_1/FULL1]'
connect_bd_net [get_bd_ports FULL1] [get_bd_pins ParallelBuffer_1/FULL1]
connect_bd_net [get_bd_ports dataIn] [get_bd_pins ParallelBuffer_1/dataIn]
connect_bd_net [get_bd_ports bufferSelect] [get_bd_pins ParallelBuffer_1/bufferSelect]
connect_bd_net [get_bd_ports bufferEN] [get_bd_pins ParallelBuffer_1/EN]
connect_bd_net [get_bd_ports bufferRD] [get_bd_pins ParallelBuffer_1/RD]
connect_bd_net [get_bd_ports Rst] [get_bd_pins ParallelBuffer_1/Rst]
connect_bd_net [get_bd_ports Clr] [get_bd_pins ParallelBuffer_1/CLR]
set_property location {0.5 116 126} [get_bd_cells ParallelBuffer_1]
set_property location {1 43 378} [get_bd_cells dataSplit_0]
set_property location {298 88} [get_bd_ports bufferOutput0]
set_property location {1 122 100} [get_bd_cells ParallelBuffer_1]
set_property location {1 120 116} [get_bd_cells ParallelBuffer_1]
set_property location {617 371} [get_bd_ports product_SHORT]
set_property location {627 387} [get_bd_ports product_SHORT]
set_property location {626 376} [get_bd_ports product_SHORT]
set_property location {-132 421} [get_bd_ports chunkCount]
set_property location {-127 400} [get_bd_ports product_LONG]
save_bd_design
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiply\reconfigMultiply.srcs\sources_1\bd\buffer_splitter_wrapper\buffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ui/bd_992290da.ui> 
update_compile_order -fileset sources_1
set_property source_mgmt_mode All [current_project]
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiply\reconfigMultiply.srcs\sources_1\bd\buffer_splitter_wrapper\buffer_splitter_wrapper.bd> 
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/synth/buffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/sim/buffer_splitter_wrapper.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/hdl/buffer_splitter_wrapper_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataSplit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ParallelBuffer_1 .
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/hw_handoff/buffer_splitter_wrapper.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/hw_handoff/buffer_splitter_wrapper_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/synth/buffer_splitter_wrapper.hwdef
[Thu Jun 25 12:45:00 2020] Launched buffer_splitter_wrapper_ParallelBuffer_1_0_synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/buffer_splitter_wrapper_ParallelBuffer_1_0_synth_1/runme.log
[Thu Jun 25 12:45:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2791.535 ; gain = 0.000
launch_runs impl_1 child_0_impl_1 child_1_impl_1 child_2_impl_1 child_3_impl_1 child_4_impl_1 -jobs 4
[Thu Jun 25 12:46:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
[Thu Jun 25 12:46:15 2020] Launched impl_1, child_0_impl_1, child_1_impl_1, child_2_impl_1, child_3_impl_1, child_4_impl_1...
Run output will be captured here:
impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/impl_1/runme.log
child_0_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_0_impl_1/runme.log
child_1_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_1_impl_1/runme.log
child_2_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_2_impl_1/runme.log
child_3_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_3_impl_1/runme.log
child_4_impl_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/child_4_impl_1/runme.log
make_wrapper -files [get_files C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/buffer_splitter_wrapper.bd] -fileset [get_filesets sources_1] -inst_template
open_run synth_1 -name synth_1 -pr_config [current_pr_configuration]
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.runs/integerCompute_synth_1/multiplyCompute.dcp' for cell 'mCompute'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_ParallelBuffer_1_0/buffer_splitter_wrapper_ParallelBuffer_1_0.dcp' for cell 'pbuffer_splitter/ParallelBuffer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ip/buffer_splitter_wrapper_dataSplit_0_0/buffer_splitter_wrapper_dataSplit_0_0.dcp' for cell 'pbuffer_splitter/dataSplit_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3682.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'dataIn[3]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'dataIn[2]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'dataIn[1]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'dataIn[0]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'dataOut[7]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'dataOut[6]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'dataOut[5]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'dataOut[4]'. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc:274]
Finished Parsing XDC File [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/constrs_1/imports/PynqSoftware/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3691.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_bd_cell -type module -reference fixedmultiplyCompute fixedmultiplyCompute_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference fixedmultiplyCompute fixedmultiplyCompute_0'
set_property location {1 117 120} [get_bd_cells ParallelBuffer_1]
set_property location {1 120 434} [get_bd_cells dataSplit_0]
set_property location {1 118 399} [get_bd_cells dataSplit_0]
set_property location {1 117 362} [get_bd_cells dataSplit_0]
set_property location {1 117 382} [get_bd_cells dataSplit_0]
create_bd_cell -type module -reference floatmultiplyCompute floatmultiplyCompute_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference floatmultiplyComputePynq floatmultiplyCompute_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_cells floatmultiplyCompute_1]
delete_bd_objs [get_bd_cells floatmultiplyCompute_0]
create_bd_cell -type module -reference multiplyComputePynq multiplyComputePynq_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_cells multiplyComputePynq_0]
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/vivado_pid8020.debug)
save_bd_design
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\reconfigMultiply\reconfigMultiply.srcs\sources_1\bd\buffer_splitter_wrapper\buffer_splitter_wrapper.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/reconfigMultiply/reconfigMultiply.srcs/sources_1/bd/buffer_splitter_wrapper/ui/bd_992290da.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 12:58:29 2020...
