Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan 25 22:24:35 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.194        0.000                      0                  383        0.101        0.000                      0                  383        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.194        0.000                      0                  383        0.101        0.000                      0                  383        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/FSM_sequential_stato_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.471ns (25.762%)  route 4.239ns (74.238%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.896     8.545    gestore_led1/cleared_reset
    SLICE_X8Y50          LUT3 (Prop_lut3_I0_O)        0.124     8.669 r  gestore_led1/stato0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.669    gestore_led1/stato0_carry__0_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.202 r  gestore_led1/stato0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.202    gestore_led1/stato0_carry__0_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.319 r  gestore_led1/stato0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.319    gestore_led1/stato0_carry__1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  gestore_led1/stato0_carry__2/CO[3]
                         net (fo=2, routed)           1.343    10.779    gestore_led1/p_1_in
    SLICE_X6Y54          LUT5 (Prop_lut5_I3_O)        0.124    10.903 r  gestore_led1/FSM_sequential_stato[0]_i_1/O
                         net (fo=1, routed)           0.000    10.903    gestore_led1/stato__0[0]
    SLICE_X6Y54          FDRE                                         r  gestore_led1/FSM_sequential_stato_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.504    14.875    gestore_led1/clk_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  gestore_led1/FSM_sequential_stato_reg[0]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.077    15.097    gestore_led1/FSM_sequential_stato_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/FSM_sequential_stato_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 1.493ns (26.047%)  route 4.239ns (73.953%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.896     8.545    gestore_led1/cleared_reset
    SLICE_X8Y50          LUT3 (Prop_lut3_I0_O)        0.124     8.669 r  gestore_led1/stato0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.669    gestore_led1/stato0_carry__0_i_3_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.202 r  gestore_led1/stato0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.202    gestore_led1/stato0_carry__0_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.319 r  gestore_led1/stato0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.319    gestore_led1/stato0_carry__1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.436 r  gestore_led1/stato0_carry__2/CO[3]
                         net (fo=2, routed)           1.343    10.779    gestore_led1/p_1_in
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.146    10.925 r  gestore_led1/FSM_sequential_stato[1]_i_1/O
                         net (fo=1, routed)           0.000    10.925    gestore_led1/stato__0[1]
    SLICE_X6Y54          FDRE                                         r  gestore_led1/FSM_sequential_stato_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.504    14.875    gestore_led1/clk_IBUF_BUFG
    SLICE_X6Y54          FDRE                                         r  gestore_led1/FSM_sequential_stato_reg[1]/C
                         clock pessimism              0.180    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X6Y54          FDRE (Setup_fdre_C_D)        0.118    15.138    gestore_led1/FSM_sequential_stato_reg[1]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.993ns (36.037%)  route 3.537ns (63.963%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  gestore_led1/count_valori_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    gestore_led1/count_valori_reg[24]_i_2_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  gestore_led1/count_valori_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    gestore_led1/count_valori_reg[28]_i_2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.780 r  gestore_led1/count_valori_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.645    10.424    gestore_led1/in8[29]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.299    10.723 r  gestore_led1/count_valori[29]_i_1/O
                         net (fo=1, routed)           0.000    10.723    gestore_led1/count_valori[29]
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437    14.808    gestore_led1/clk_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[29]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.077    15.030    gestore_led1/count_valori_reg[29]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.977ns (35.762%)  route 3.551ns (64.238%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  gestore_led1/count_valori_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    gestore_led1/count_valori_reg[24]_i_2_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.757 r  gestore_led1/count_valori_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.658    10.415    gestore_led1/in8[28]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.306    10.721 r  gestore_led1/count_valori[28]_i_1/O
                         net (fo=1, routed)           0.000    10.721    gestore_led1/count_valori[28]
    SLICE_X8Y53          FDRE                                         r  gestore_led1/count_valori_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437    14.808    gestore_led1/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  gestore_led1/count_valori_reg[28]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)        0.079    15.032    gestore_led1/count_valori_reg[28]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.879ns (34.691%)  route 3.537ns (65.309%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  gestore_led1/count_valori_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    gestore_led1/count_valori_reg[24]_i_2_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.666 r  gestore_led1/count_valori_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.645    10.310    gestore_led1/in8[25]
    SLICE_X8Y53          LUT5 (Prop_lut5_I2_O)        0.299    10.609 r  gestore_led1/count_valori[25]_i_1/O
                         net (fo=1, routed)           0.000    10.609    gestore_led1/count_valori[25]
    SLICE_X8Y53          FDRE                                         r  gestore_led1/count_valori_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437    14.808    gestore_led1/clk_IBUF_BUFG
    SLICE_X8Y53          FDRE                                         r  gestore_led1/count_valori_reg[25]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)        0.077    15.030    gestore_led1/count_valori_reg[25]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.109ns (39.372%)  route 3.248ns (60.628%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  gestore_led1/count_valori_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    gestore_led1/count_valori_reg[24]_i_2_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  gestore_led1/count_valori_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    gestore_led1/count_valori_reg[28]_i_2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.892 r  gestore_led1/count_valori_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.355    10.246    gestore_led1/in8[30]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.303    10.549 r  gestore_led1/count_valori[30]_i_1/O
                         net (fo=1, routed)           0.000    10.549    gestore_led1/count_valori[30]
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437    14.808    gestore_led1/clk_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[30]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.081    15.034    gestore_led1/count_valori_reg[30]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.863ns (34.788%)  route 3.492ns (65.212%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.643 r  gestore_led1/count_valori_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.599    10.242    gestore_led1/in8[24]
    SLICE_X10Y52         LUT5 (Prop_lut5_I2_O)        0.306    10.548 r  gestore_led1/count_valori[24]_i_1/O
                         net (fo=1, routed)           0.000    10.548    gestore_led1/count_valori[24]
    SLICE_X10Y52         FDRE                                         r  gestore_led1/count_valori_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.439    14.810    gestore_led1/clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  gestore_led1/count_valori_reg[24]/C
                         clock pessimism              0.180    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X10Y52         FDRE (Setup_fdre_C_D)        0.079    15.034    gestore_led1/count_valori_reg[24]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.765ns (33.680%)  route 3.476ns (66.320%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.552 r  gestore_led1/count_valori_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.583    10.134    gestore_led1/in8[21]
    SLICE_X11Y52         LUT5 (Prop_lut5_I2_O)        0.299    10.433 r  gestore_led1/count_valori[21]_i_1/O
                         net (fo=1, routed)           0.000    10.433    gestore_led1/count_valori[21]
    SLICE_X11Y52         FDRE                                         r  gestore_led1/count_valori_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.439    14.810    gestore_led1/clk_IBUF_BUFG
    SLICE_X11Y52         FDRE                                         r  gestore_led1/count_valori_reg[21]/C
                         clock pessimism              0.180    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)        0.029    14.984    gestore_led1/count_valori_reg[21]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 2.013ns (38.275%)  route 3.246ns (61.725%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  gestore_led1/count_valori_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.330    gestore_led1/count_valori_reg[20]_i_2_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  gestore_led1/count_valori_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.444    gestore_led1/count_valori_reg[24]_i_2_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.558 r  gestore_led1/count_valori_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.558    gestore_led1/count_valori_reg[28]_i_2_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.797 r  gestore_led1/count_valori_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.353    10.150    gestore_led1/in8[31]
    SLICE_X8Y54          LUT5 (Prop_lut5_I2_O)        0.302    10.452 r  gestore_led1/count_valori[31]_i_2/O
                         net (fo=1, routed)           0.000    10.452    gestore_led1/count_valori[31]
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.437    14.808    gestore_led1/clk_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  gestore_led1/count_valori_reg[31]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)        0.079    15.032    gestore_led1/count_valori_reg[31]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 deb_reset/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestore_led1/count_valori_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 1.749ns (33.262%)  route 3.509ns (66.738%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.641     5.193    deb_reset/clk_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  deb_reset/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     5.649 f  deb_reset/cleared_button_reg/Q
                         net (fo=197, routed)         2.893     8.542    gestore_led1/cleared_reset
    SLICE_X9Y50          LUT2 (Prop_lut2_I1_O)        0.124     8.666 r  gestore_led1/count_valori[16]_i_5/O
                         net (fo=1, routed)           0.000     8.666    gestore_led1/count_valori[16]_i_5_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.216 r  gestore_led1/count_valori_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.216    gestore_led1/count_valori_reg[16]_i_2_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.529 r  gestore_led1/count_valori_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.616    10.145    gestore_led1/in8[20]
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.306    10.451 r  gestore_led1/count_valori[20]_i_1/O
                         net (fo=1, routed)           0.000    10.451    gestore_led1/count_valori[20]
    SLICE_X10Y51         FDRE                                         r  gestore_led1/count_valori_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.439    14.810    gestore_led1/clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  gestore_led1/count_valori_reg[20]/C
                         clock pessimism              0.180    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.079    15.034    gestore_led1/count_valori_reg[20]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  deb_reset/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.011    deb_reset/count_reg[24]_i_1__0_n_7
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  deb_reset/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.024    deb_reset/count_reg[24]_i_1__0_n_5
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  deb_reset/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.047    deb_reset/count_reg[24]_i_1__0_n_6
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.049 r  deb_reset/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.049    deb_reset/count_reg[24]_i_1__0_n_4
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  deb_reset/count_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tester/gest_read1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/gest_read1/out_read_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.590     1.503    tester/gest_read1/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  tester/gest_read1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  tester/gest_read1/count_reg[2]/Q
                         net (fo=4, routed)           0.089     1.733    tester/gest_read1/count_reg_n_0_[2]
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  tester/gest_read1/out_read_i_1/O
                         net (fo=1, routed)           0.000     1.778    tester/gest_read1/out_read_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  tester/gest_read1/out_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.861     2.019    tester/gest_read1/clk_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  tester/gest_read1/out_read_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.121     1.637    tester/gest_read1/out_read_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  deb_reset/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    deb_reset/count_reg[24]_i_1__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  deb_reset/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.051    deb_reset/count_reg[28]_i_1__0_n_7
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[25]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  deb_reset/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    deb_reset/count_reg[24]_i_1__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  deb_reset/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.064    deb_reset/count_reg[28]_i_1__0_n_5
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[27]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mem1/mem_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.563     1.476    mem1/clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  mem1/mem_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mem1/mem_reg[2][1]/Q
                         net (fo=2, routed)           0.061     1.702    mem1/mem_reg[2][1]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  mem1/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    mem1/temp[1]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  mem1/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.833     1.991    mem1/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  mem1/temp_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.581    mem1/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (78.012%)  route 0.127ns (21.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  deb_reset/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    deb_reset/count_reg[24]_i_1__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.087 r  deb_reset/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.087    deb_reset/count_reg[28]_i_1__0_n_6
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[26]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 deb_reset/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.088%)  route 0.127ns (21.912%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.598     1.511    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  deb_reset/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  deb_reset/count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.801    deb_reset/count_reg_n_0_[19]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  deb_reset/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.958    deb_reset/count_reg[20]_i_1__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  deb_reset/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.998    deb_reset/count_reg[24]_i_1__0_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.089 r  deb_reset/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.089    deb_reset/count_reg[28]_i_1__0_n_4
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.863     2.021    deb_reset/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  deb_reset/count_reg[28]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.134     1.910    deb_reset/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     deb_read/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y54     deb_read/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     deb_read/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     deb_read/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     deb_read/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y56     deb_read/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y56     deb_read/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y56     deb_read/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y56     deb_read/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47     deb_reset/button_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48     deb_reset/cleared_button_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     deb_reset/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     deb_reset/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     deb_reset/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45     deb_reset/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49     deb_reset/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45     deb_reset/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45     deb_reset/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y46     deb_reset/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y51     deb_read/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     deb_read/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     deb_read/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     deb_read/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y52     deb_read/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45     deb_reset/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     deb_reset/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     deb_reset/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     deb_reset/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y50     deb_reset/count_reg[24]/C



