<div align="center">

<!-- Animated Header -->
<img src="https://user-images.githubusercontent.com/74038190/212284100-561aa473-3905-4a80-b561-0d28506553ee.gif" width="1000">

<h1 align="center">
  <img src="https://user-images.githubusercontent.com/74038190/212284087-bbe7e430-757e-4901-90bf-4cd2ce3e1852.gif" width="30">
  CMOS Logic Analyzer
  <img src="https://user-images.githubusercontent.com/74038190/212284087-bbe7e430-757e-4901-90bf-4cd2ce3e1852.gif" width="30">
</h1>

<h3 align="center">
  <img src="https://user-images.githubusercontent.com/74038190/216122041-518ac897-8d92-4c6b-9b3f-ca01dcaf38ee.png" width="30" />
  Circuit Design & Optimization | Visual Logic Simulation Tool
  <img src="https://user-images.githubusercontent.com/74038190/216122041-518ac897-8d92-4c6b-9b3f-ca01dcaf38ee.png" width="30" />
</h3>

<img src="https://user-images.githubusercontent.com/74038190/212284158-e840e285-664b-44d7-b79b-e264b5e54825.gif" width="400">

<h3>
  <img src="https://user-images.githubusercontent.com/74038190/216122065-2f028bae-25d6-4a3c-bc9f-175394ed5011.png" width="25" /> 
  Exact Delay â€¢ 
  <img src="https://raw.githubusercontent.com/Tarikul-Islam-Anik/Animated-Fluent-Emojis/master/Emojis/Objects/Ruler.png" width="25" /> 
  Area Optimization â€¢ 
  <img src="https://raw.githubusercontent.com/Tarikul-Islam-Anik/Animated-Fluent-Emojis/master/Emojis/Travel%20and%20places/Battery.png" width="25" /> 
  Power Analysis
</h3>

<!-- Badges -->
<p align="center">
  <img src="https://img.shields.io/badge/Python-3.7+-blue.svg?style=for-the-badge&logo=python&logoColor=white" alt="Python">
  <img src="https://img.shields.io/badge/License-MIT-green.svg?style=for-the-badge" alt="License">
  <img src="https://img.shields.io/badge/CMOS-Technology-purple.svg?style=for-the-badge" alt="CMOS">
  <img src="https://img.shields.io/badge/Status-Active-success.svg?style=for-the-badge" alt="Status">
</p>

<!-- Navigation -->
<p align="center">
  <a href="#-overview"><b>Overview</b></a> â€¢
  <a href="#-project-statistics"><b>Statistics</b></a> â€¢
  <a href="#-features"><b>Features</b></a> â€¢
  <a href="#-installation"><b>Installation</b></a> â€¢
  <a href="#-usage"><b>Usage</b></a> â€¢
  <a href="#-formulas"><b>Formulas</b></a> â€¢
  <a href="#-contributing"><b>Contributing</b></a>
</p>

<img src="https://user-images.githubusercontent.com/74038190/212284115-f47e185f-9b44-4c6a-b07f-6f5f6a6e7f32.gif" width="1000">

</div>

## ðŸ“– Overview

<img src="https://user-images.githubusercontent.com/74038190/212749447-bfb7e725-6987-49d9-ae85-2015e3e7cc41.gif" width="500" align="right">

A **comprehensive Python-based tool** for analyzing and optimizing CMOS logic circuits. 
This analyzer implements **exact delay calculations**, area optimization, and power analysis for digital logic designs using both **NAND+NOT** and **NOR+NOT** implementations.

### ðŸŽ¯ Key Highlights

> **ðŸ’Ž EXACT Mathematical Formulas** - Not approximations! Every calculation is based on fundamental semiconductor equations and technology-specific parameters derived from MOSFET physics.

<br clear="right"/>

---

## ðŸ“Š Project Statistics

<div align="center">

<img src="https://user-images.githubusercontent.com/74038190/212257472-08e52665-c503-4bd9-aa20-f5a4dae769b5.gif" width="100">

### Repository Metrics

<table>
<tr>
<td align="center" width="25%">
<img src="https://raw.githubusercontent.com
