#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sat May 29 23:29:11 2021
# Process ID: 138538
# Current directory: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/fpga/dct/myip_start'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps8_0_100M_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps8_0_100M_0' generated file not found '/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 138771
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2772.707 ; gain = 29.906 ; free physical = 1306 ; free virtual = 4692
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 95 connections declared, but only 91 given [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:169]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (3#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:261]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (4#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (5#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:303]
INFO: [Synth 8-6157] synthesizing module 'design_1_signal_controller_wr_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_signal_controller_wr_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_signal_controller_wr_0_0' (6#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_signal_controller_wr_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (7#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/.Xil/Vivado-138538-y-Bl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 55 given [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:325]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.613 ; gain = 75.812 ; free physical = 2032 ; free virtual = 5463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.426 ; gain = 96.625 ; free physical = 2031 ; free virtual = 5489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2839.426 ; gain = 96.625 ; free physical = 2031 ; free virtual = 5489
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.426 ; gain = 0.000 ; free physical = 2025 ; free virtual = 5481
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_signal_controller_wr_0_0/design_1_signal_controller_wr_0_0/design_1_signal_controller_wr_0_0_in_context.xdc] for cell 'design_1_i/signal_controller_wr_0'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_signal_controller_wr_0_0/design_1_signal_controller_wr_0_0/design_1_signal_controller_wr_0_0_in_context.xdc] for cell 'design_1_i/signal_controller_wr_0'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.gen/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/STATUS1[0]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/STATUS2[0]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/STATUS2[1]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:35]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/STATUS2[2]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:36]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/STATUS2[3]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:37]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[14]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:38]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[2]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:39]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[0]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[1]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:41]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[20]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:42]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[18]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:43]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[19]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[16]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:45]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[17]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:46]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[15]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[12]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[13]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[3]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:50]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[4]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:51]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[5]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:52]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[6]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:53]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[21]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:54]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[23]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:55]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[25]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[27]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:57]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[29]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:58]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[31]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:59]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[30]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:60]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[28]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:61]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[26]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[24]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:63]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[22]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[7]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:65]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[8]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:66]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[9]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:67]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[10]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:68]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/DINB[11]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:69]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/signal_controller_wr_0/WEB[3]'. [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc:70]
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.254 ; gain = 0.000 ; free physical = 1965 ; free virtual = 5391
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.254 ; gain = 0.000 ; free physical = 1965 ; free virtual = 5391
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.254 ; gain = 148.453 ; free physical = 2041 ; free virtual = 5458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.254 ; gain = 148.453 ; free physical = 2041 ; free virtual = 5458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = false for design_1_i/signal_controller_wr_0_STATUS1[28]. (constraint file  /home/y/fpga/dct/pixel_8x8_process/project_9.srcs/constrs_1/new/project_9.xdc, line 1).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/signal_controller_wr_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.254 ; gain = 148.453 ; free physical = 2041 ; free virtual = 5458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.254 ; gain = 148.453 ; free physical = 2032 ; free virtual = 5456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2891.254 ; gain = 148.453 ; free physical = 2007 ; free virtual = 5446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 3341.637 ; gain = 598.836 ; free physical = 1424 ; free virtual = 4844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 3341.637 ; gain = 598.836 ; free physical = 1424 ; free virtual = 4844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 3360.668 ; gain = 617.867 ; free physical = 1422 ; free virtual = 4842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1457 ; free virtual = 4877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0        |         1|
|2     |design_1_axi_smc_0                |         1|
|3     |design_1_blk_mem_gen_0_0          |         1|
|4     |design_1_myip_0_0                 |         1|
|5     |design_1_rst_ps8_0_100M_0         |         1|
|6     |design_1_signal_controller_wr_0_0 |         1|
|7     |design_1_zynq_ultra_ps_e_0_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_axi_bram_ctrl_0        |     1|
|2     |design_1_axi_smc                |     1|
|3     |design_1_blk_mem_gen_0          |     1|
|4     |design_1_myip_0                 |     1|
|5     |design_1_rst_ps8_0_100M         |     1|
|6     |design_1_signal_controller_wr_0 |     1|
|7     |design_1_zynq_ultra_ps_e_0      |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.605 ; gain = 623.805 ; free physical = 1458 ; free virtual = 4877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3366.605 ; gain = 571.977 ; free physical = 1495 ; free virtual = 4915
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 3366.613 ; gain = 623.805 ; free physical = 1495 ; free virtual = 4915
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3366.613 ; gain = 0.000 ; free physical = 1489 ; free virtual = 4909
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3393.387 ; gain = 0.000 ; free physical = 1524 ; free virtual = 4944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3407.324 ; gain = 901.875 ; free physical = 1660 ; free virtual = 5080
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/dct/pixel_8x8_process/project_9.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 29 23:30:22 2021...
