@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v":115:2:115:7|Found counter in view:work.coms(verilog) instance data[15:0] 
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
@N: MO222 |Using Safe Case FSMs technique,FSM error recovery to default state is enabled for r_SM_Main[4:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance c0.tx.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance c0.tx2.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|SB_GB inserted on the net c0.rx_data_ready.
@N: FX1017 :|SB_GB inserted on the net c0.data_in_frame_0__0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net c0.data_out_0__1_sqmuxa.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
@N: MT615 |Found clock CLK with period 62.50ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
