
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.735885                       # Number of seconds simulated
sim_ticks                                1735884980500                       # Number of ticks simulated
final_tick                               1735884980500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 480938                       # Simulator instruction rate (inst/s)
host_op_rate                                   791976                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1669704648                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664112                       # Number of bytes of host memory used
host_seconds                                  1039.64                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          271296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536567616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536838912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       271296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534774848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534774848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8383869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8388108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8355857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8355857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             156287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          309103208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309259495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        156287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           156287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308070439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308070439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308070439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            156287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         309103208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617329934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8388108                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8355857                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8388108                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8355857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536828096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534772864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536838912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534774848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            525004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           524500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            522119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522210                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1735871929500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8388108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8355857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8387938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1423722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    752.675705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   546.881297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.942533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       208606     14.65%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        71580      5.03%     19.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46893      3.29%     22.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50089      3.52%     26.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65125      4.57%     31.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32623      2.29%     33.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41485      2.91%     36.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73548      5.17%     41.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       833773     58.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1423722                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.081131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.054316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.737453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        521589    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521600                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.197810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516499     99.02%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.01%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4997      0.96%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521600                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 165237450000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            322511306250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41939695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19699.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38449.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7618209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701834                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.17                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103671.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5087621280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2704134840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29945538420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21808444860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87320060880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96129086400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6378820320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    207603019680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     91268782080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     209882636370                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           758153375400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            436.753229                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1508480809000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   8686930000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37093774000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 815459690250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 237680508250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  181615439500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 455348638500                       # Time in different power states
system.mem_ctrls_1.actEnergy               5077753800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2698890150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29944346040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21808966860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         86242596960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96037554660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6300037440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    205530142860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     89468448960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     211890741030                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           755024783550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.950925                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1508872964750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   8542472750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   36636692000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 825099598500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 232991348250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  181829737750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 450785131250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3471769961                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3471769961                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8555630                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.711969                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263117889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8556654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.750091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5629363500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.711969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551905740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551905740                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157023057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157023057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106094832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106094832                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263117889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263117889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263117889                       # number of overall hits
system.cpu.dcache.overall_hits::total       263117889                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       191326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        191326                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8365328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8365328                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8556654                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8556654                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8556654                       # number of overall misses
system.cpu.dcache.overall_misses::total       8556654                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  29106269000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29106269000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 741651539000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 741651539000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 770757808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 770757808000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 770757808000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 770757808000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073085                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 152129.187878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 152129.187878                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88657.795486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88657.795486                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90077.010009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90077.010009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90077.010009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90077.010009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8462448                       # number of writebacks
system.cpu.dcache.writebacks::total           8462448                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       191326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8365328                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8556654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8556654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8556654                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  28914943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28914943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 733286211000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 733286211000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 762201154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 762201154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 762201154000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 762201154000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031496                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 151129.187878                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 151129.187878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87657.795486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87657.795486                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89077.010009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89077.010009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89077.010009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89077.010009                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2158923                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.780106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673194222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2159435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.745536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      896390897500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.780106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890196                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890196                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1352866749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1352866749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673194222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673194222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673194222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673194222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673194222                       # number of overall hits
system.cpu.icache.overall_hits::total       673194222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2159435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2159435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2159435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2159435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2159435                       # number of overall misses
system.cpu.icache.overall_misses::total       2159435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  28815537500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28815537500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  28815537500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28815537500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  28815537500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28815537500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13344.017069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13344.017069                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13344.017069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13344.017069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13344.017069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13344.017069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2158923                       # number of writebacks
system.cpu.icache.writebacks::total           2158923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2159435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2159435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  26656102500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26656102500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  26656102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26656102500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  26656102500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26656102500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12344.017069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12344.017069                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12344.017069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12344.017069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12344.017069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12344.017069                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8389454                       # number of replacements
system.l2.tags.tagsinuse                  8163.817082                       # Cycle average of tags in use
system.l2.tags.total_refs                    13029732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8397646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.551593                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                8606607000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      282.410291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        222.328446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7659.078346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.934946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51258928                       # Number of tag accesses
system.l2.tags.data_accesses                 51258928                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8462448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8462448                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2158923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2158923                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              68662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68662                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2155196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2155196                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         104123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            104123                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2155196                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                172785                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2327981                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2155196                       # number of overall hits
system.l2.overall_hits::cpu.data               172785                       # number of overall hits
system.l2.overall_hits::total                 2327981                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8296666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8296666                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4239                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        87203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87203                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4239                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8383869                       # number of demand (read+write) misses
system.l2.demand_misses::total                8388108                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4239                       # number of overall misses
system.l2.overall_misses::cpu.data            8383869                       # number of overall misses
system.l2.overall_misses::total               8388108                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 720017034000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  720017034000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    762132000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    762132000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27533939500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27533939500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     762132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  747550973500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     748313105500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    762132000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 747550973500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    748313105500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8462448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8462448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8365328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        191326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2159435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8556654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10716089                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2159435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8556654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10716089                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991792                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001963                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.455782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.455782                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.979807                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.782758                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.979807                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.782758                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86783.900184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86783.900184                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 179790.516631                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 179790.516631                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 315745.324129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 315745.324129                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 179790.516631                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89165.392911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89211.191070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 179790.516631                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89165.392911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89211.191070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8355857                       # number of writebacks
system.l2.writebacks::total                   8355857                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3263                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8296666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8296666                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4239                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        87203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87203                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8383869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8388108                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8383869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8388108                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 637050374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637050374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    719742000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    719742000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  26661909500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26661909500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    719742000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 663712283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 664432025500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    719742000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 663712283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 664432025500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.455782                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.455782                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.979807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.979807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782758                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76783.900184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76783.900184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 169790.516631                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 169790.516631                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 305745.324129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 305745.324129                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 169790.516631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79165.392911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79211.191070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 169790.516631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79165.392911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79211.191070                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16767694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8379586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91442                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8355857                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23729                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8296666                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8296666                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25155802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25155802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25155802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071613760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071613760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071613760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8388108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8388108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8388108                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50202742000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44132873750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21430642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10714553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          13131                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1735884980500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2350761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16818305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2158923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          126779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8365328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2159435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       191326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6477793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25668938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              32146731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    276374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1089222528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1365597440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8389454                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534774848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19105543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000687                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026208                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19092411     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13132      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19105543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21336692000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3239152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12834981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
