
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.19    0.19    2.20 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.19    0.00    2.20 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.22    2.42 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.04    0.00    2.42 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.51 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.51 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 36 unannotated drivers.
 clk
 rst
 _17_/X
 _18_/X
 _19_/X
 _20_/X
 _21_/Y
 _22_/Y
 _23_/X
 _24_/Y
 _25_/Y
 _26_/X
 _27_/X
 _28_/X
 _29_/X
 _30_/Y
 _31_/X
 _32_/X
 _33_/X
 _34_/Q
 _35_/Q
 _36_/Q
 _37_/Q
 _38_/Q
 _39_/Q
 _40_/Q
 _41_/Q
 _42_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 hold1/X
 input1/X
 output2/X
 output3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unclocked register/latch pins.
  _36_/GATE_N
  _37_/GATE_N
  _38_/GATE_N
  _39_/GATE_N
  _40_/GATE_N
Warning: There are 8 unconstrained endpoints.
  Green
  Red
  Yellow
  _36_/D
  _37_/D
  _38_/D
  _39_/D
  _40_/D
