\hypertarget{class_p_w_m__submodule_1_1arch}{}\doxysection{arch Architecture Reference}
\label{class_p_w_m__submodule_1_1arch}\index{arch@{arch}}


Arkitekturen for PWM generatoren.  


{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{class_p_w_m__submodule_1_1arch}{arch}}\newline
\doxysubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1arch_ae53ceb8f313042b630e490e8ebb30979}{PWM\+\_\+clockscaler\+\_\+pro}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Clock frekvens $(f)$ scaleret mht. PWM perioden $(T)$ således $\frac{2^7}{f} = T$. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a6a0e84ee3bac6e959b04d95cb459e2d5}{PWM\+\_\+signal}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\doxysubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a226526ad6ee4c5714bc080a5f1a180e8}{cnt}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Counter repræsenterer hvor i dutycyclen vi er kommet, hvis denne er lavere end dc er pwm signal høj, og vice versa. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clockscaler for at reducere frekvensen på PWM signalet. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Arkitekturen for PWM generatoren. 

\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{class_p_w_m__submodule_1_1arch_ae53ceb8f313042b630e490e8ebb30979}\label{class_p_w_m__submodule_1_1arch_ae53ceb8f313042b630e490e8ebb30979}} 
\index{arch@{arch}!PWM\_clockscaler\_pro@{PWM\_clockscaler\_pro}}
\index{PWM\_clockscaler\_pro@{PWM\_clockscaler\_pro}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{PWM\_clockscaler\_pro()}{PWM\_clockscaler\_pro()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} PWM\+\_\+clockscaler\+\_\+pro(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



Clock frekvens $(f)$ scaleret mht. PWM perioden $(T)$ således $\frac{2^7}{f} = T$. 

\mbox{\Hypertarget{class_p_w_m__submodule_1_1arch_a6a0e84ee3bac6e959b04d95cb459e2d5}\label{class_p_w_m__submodule_1_1arch_a6a0e84ee3bac6e959b04d95cb459e2d5}} 
\index{arch@{arch}!PWM\_signal@{PWM\_signal}}
\index{PWM\_signal@{PWM\_signal}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{PWM\_signal()}{PWM\_signal()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} PWM\+\_\+signal(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}

Process der generer PWM signalet. PWM signalet bliver generet ved at cnt signalet tæller op med clocken. Når cnt er lavere end duty\+\_\+cycle er output benet høj. Når cnt er højere end duty\+\_\+cycle er output benet lavt. På den måde kan man ved at ændre duty\+\_\+cycle bestemme hvor meget af tiden PWM signalet er højt og lavt. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{class_p_w_m__submodule_1_1arch_a226526ad6ee4c5714bc080a5f1a180e8}\label{class_p_w_m__submodule_1_1arch_a226526ad6ee4c5714bc080a5f1a180e8}} 
\index{arch@{arch}!cnt@{cnt}}
\index{cnt@{cnt}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{cnt}{cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a226526ad6ee4c5714bc080a5f1a180e8}{cnt}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



Counter repræsenterer hvor i dutycyclen vi er kommet, hvis denne er lavere end dc er pwm signal høj, og vice versa. 

\mbox{\Hypertarget{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}\label{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}} 
\index{arch@{arch}!PWM\_clockscaler@{PWM\_clockscaler}}
\index{PWM\_clockscaler@{PWM\_clockscaler}!arch@{arch}}
\doxysubsubsection{\texorpdfstring{PWM\_clockscaler}{PWM\_clockscaler}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_1_1arch_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



Clockscaler for at reducere frekvensen på PWM signalet. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_p_w_m__submodule_8vhd}{PWM\+\_\+submodule.\+vhd}}\end{DoxyCompactItemize}
