
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 7.05

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.95 fmax = 339.23

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency state_r[0]$_DFFE_PN0P_/CLK ^
  -0.63 target latency araddr[13]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.11 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.40    0.73    0.53    1.65 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.73    0.00    1.65 ^ read_data[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00    0.42 ^ clkbuf_4_13_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.08    0.09    0.21    0.63 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.63 ^ read_data[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                          0.35    0.97   library removal time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.67   slack (MET)


Startpoint: write_addr[13] (input port clocked by core_clock)
Endpoint: awaddr[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ write_addr[13] (in)
                                         write_addr[13] (net)
                  0.00    0.00    0.20 ^ input76/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.09    0.56    0.76 ^ input76/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net76 (net)
                  0.09    0.00    0.76 ^ _256_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.92 ^ _256_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _037_ (net)
                  0.06    0.00    0.92 ^ awaddr[13]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00    0.42 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.09    0.09    0.21    0.63 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_2_0_clk (net)
                  0.09    0.00    0.63 ^ awaddr[13]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                         -0.02    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[29]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.11 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.40    0.73    0.53    1.65 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.73    0.00    1.65 ^ place285/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    60    0.73    1.33    0.88    2.53 ^ place285/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net285 (net)
                  1.33    0.00    2.53 ^ place286/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    50    0.61    1.11    0.74    3.27 ^ place286/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net286 (net)
                  1.11    0.00    3.28 ^ araddr[29]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.28   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00   10.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.08    0.21   10.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00   10.63 ^ araddr[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.30   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00    0.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.08    0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.18    0.41    0.62    1.25 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[2] (net)
                  0.41    0.00    1.25 v _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.05    0.23    0.23    1.48 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _153_ (net)
                  0.23    0.00    1.48 ^ _248_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    21    0.36    0.66    0.54    2.02 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _154_ (net)
                  0.66    0.00    2.03 ^ place284/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.82    1.48    0.98    3.00 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net284 (net)
                  1.48    0.00    3.01 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.28    0.14    3.14 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _182_ (net)
                  0.28    0.00    3.14 v _352_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.12    0.12    3.26 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _101_ (net)
                  0.12    0.00    3.26 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.26   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.07    0.08    0.21   10.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.13   10.49   library setup time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[29]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.11 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.40    0.73    0.53    1.65 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.73    0.00    1.65 ^ place285/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    60    0.73    1.33    0.88    2.53 ^ place285/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net285 (net)
                  1.33    0.00    2.53 ^ place286/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    50    0.61    1.11    0.74    3.27 ^ place286/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net286 (net)
                  1.11    0.00    3.28 ^ araddr[29]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.28   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00   10.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.08    0.21   10.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00   10.63 ^ araddr[29]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.30   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00    0.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.08    0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.18    0.41    0.62    1.25 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[2] (net)
                  0.41    0.00    1.25 v _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.05    0.23    0.23    1.48 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _153_ (net)
                  0.23    0.00    1.48 ^ _248_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    21    0.36    0.66    0.54    2.02 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _154_ (net)
                  0.66    0.00    2.03 ^ place284/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.82    1.48    0.98    3.00 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net284 (net)
                  1.48    0.00    3.01 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.28    0.14    3.14 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _182_ (net)
                  0.28    0.00    3.14 v _352_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.12    0.12    3.26 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _101_ (net)
                  0.12    0.00    3.26 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.26   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.61    0.57    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.00   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.07    0.08    0.21   10.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.13   10.49   library setup time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  7.23   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.315883755683899

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4700

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2780532240867615

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9522

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    1.25 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.23    1.48 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.54    2.02 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.98    3.00 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.14    3.14 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.12    3.26 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    3.26 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.26   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21   10.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.63   clock reconvergence pessimism
  -0.13   10.49   library setup time
          10.49   data required time
---------------------------------------------------------
          10.49   data required time
          -3.26   data arrival time
---------------------------------------------------------
           7.23   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    1.01 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    1.11 ^ _393_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    1.16 v _396_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.16 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.62 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.63   clock reconvergence pessimism
   0.05    0.68   library hold time
           0.68   data required time
---------------------------------------------------------
           0.68   data required time
          -1.16   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6266

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.6286

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.2769

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.0522

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
215.209497

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.24e-02   3.48e-03   8.54e-08   3.58e-02  35.4%
Combinational          3.85e-02   6.96e-03   1.09e-07   4.54e-02  44.9%
Clock                  1.42e-02   5.76e-03   2.23e-08   1.99e-02  19.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.50e-02   1.62e-02   2.16e-07   1.01e-01 100.0%
                          84.0%      16.0%       0.0%
