{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579655783742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579655783748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 22 02:16:23 2020 " "Processing started: Wed Jan 22 02:16:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579655783748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655783748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rpn_calculator -c rpn_calculator_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off rpn_calculator -c rpn_calculator_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655783748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579655784206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579655784206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/desktop/bfh/elektronische_systeme/digital/calculator/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/desktop/bfh/elektronische_systeme/digital/calculator/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rpn_calculator_top-str " "Found design unit 1: rpn_calculator_top-str" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579655799022 ""} { "Info" "ISGN_ENTITY_NAME" "1 rpn_calculator_top " "Found entity 1: rpn_calculator_top" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579655799022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/desktop/bfh/elektronische_systeme/digital/calculator/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/keypad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/desktop/bfh/elektronische_systeme/digital/calculator/vhdl-projekt_rpn-rechner_zwalen_streit/rpn_calculator/vhdl/keypad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-rtl " "Found design unit 1: keypad-rtl" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579655799024 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579655799024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rpn_calculator_top " "Elaborating entity \"rpn_calculator_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579655799058 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment2 rpn_calculator_top.vhd(23) " "VHDL Signal Declaration warning at rpn_calculator_top.vhd(23): used implicit default value for signal \"segment2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579655799059 "|rpn_calculator_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment3 rpn_calculator_top.vhd(24) " "VHDL Signal Declaration warning at rpn_calculator_top.vhd(24): used implicit default value for signal \"segment3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579655799059 "|rpn_calculator_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segment4 rpn_calculator_top.vhd(25) " "VHDL Signal Declaration warning at rpn_calculator_top.vhd(25): used implicit default value for signal \"segment4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579655799059 "|rpn_calculator_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led_matrix1\[11..2\] rpn_calculator_top.vhd(26) " "Using initial value X (don't care) for net \"led_matrix1\[11..2\]\" at rpn_calculator_top.vhd(26)" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799060 "|rpn_calculator_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "led_matrix1\[0\] rpn_calculator_top.vhd(26) " "Using initial value X (don't care) for net \"led_matrix1\[0\]\" at rpn_calculator_top.vhd(26)" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799060 "|rpn_calculator_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "keypad keypad:Keypad_1 A:rtl " "Elaborating entity \"keypad\" using architecture \"A:rtl\" for hierarchy \"keypad:Keypad_1\"" {  } { { "../vhdl/rpn_calculator_top.vhd" "Keypad_1" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579655799070 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "strobe Keypad.vhd(44) " "VHDL Process Statement warning at Keypad.vhd(44): inferring latch(es) for signal or variable \"strobe\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579655799072 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col Keypad.vhd(44) " "VHDL Process Statement warning at Keypad.vhd(44): inferring latch(es) for signal or variable \"col\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579655799072 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_row Keypad.vhd(44) " "VHDL Process Statement warning at Keypad.vhd(44): inferring latch(es) for signal or variable \"r_row\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579655799072 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "value Keypad.vhd(44) " "VHDL Process Statement warning at Keypad.vhd(44): inferring latch(es) for signal or variable \"value\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579655799072 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_value Keypad.vhd(153) " "VHDL Process Statement warning at Keypad.vhd(153): inferring latch(es) for signal or variable \"output_value\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579655799072 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_value\[0\] Keypad.vhd(153) " "Inferred latch for \"output_value\[0\]\" at Keypad.vhd(153)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_value\[1\] Keypad.vhd(153) " "Inferred latch for \"output_value\[1\]\" at Keypad.vhd(153)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_value\[2\] Keypad.vhd(153) " "Inferred latch for \"output_value\[2\]\" at Keypad.vhd(153)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_value\[3\] Keypad.vhd(153) " "Inferred latch for \"output_value\[3\]\" at Keypad.vhd(153)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] Keypad.vhd(44) " "Inferred latch for \"value\[0\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] Keypad.vhd(44) " "Inferred latch for \"value\[1\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] Keypad.vhd(44) " "Inferred latch for \"value\[2\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799073 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] Keypad.vhd(44) " "Inferred latch for \"value\[3\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_row\[0\] Keypad.vhd(44) " "Inferred latch for \"r_row\[0\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_row\[1\] Keypad.vhd(44) " "Inferred latch for \"r_row\[1\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_row\[2\] Keypad.vhd(44) " "Inferred latch for \"r_row\[2\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_row\[3\] Keypad.vhd(44) " "Inferred latch for \"r_row\[3\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[0\] Keypad.vhd(44) " "Inferred latch for \"col\[0\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[1\] Keypad.vhd(44) " "Inferred latch for \"col\[1\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[2\] Keypad.vhd(44) " "Inferred latch for \"col\[2\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col\[3\] Keypad.vhd(44) " "Inferred latch for \"col\[3\]\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strobe Keypad.vhd(44) " "Inferred latch for \"strobe\" at Keypad.vhd(44)" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655799074 "|rpn_calculator_top|keypad:Keypad_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:Keypad_1\|strobe " "Latch keypad:Keypad_1\|strobe has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:Keypad_1\|state_reg.INIT " "Ports D and ENA on the latch are fed by the same signal keypad:Keypad_1\|state_reg.INIT" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579655799576 ""}  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579655799576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:Keypad_1\|value\[0\] " "Latch keypad:Keypad_1\|value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:Keypad_1\|state_reg.READ_COL2 " "Ports D and ENA on the latch are fed by the same signal keypad:Keypad_1\|state_reg.READ_COL2" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579655799576 ""}  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579655799576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:Keypad_1\|value\[1\] " "Latch keypad:Keypad_1\|value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:Keypad_1\|state_reg.READ_COL4 " "Ports D and ENA on the latch are fed by the same signal keypad:Keypad_1\|state_reg.READ_COL4" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579655799576 ""}  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579655799576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:Keypad_1\|value\[2\] " "Latch keypad:Keypad_1\|value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:Keypad_1\|state_reg.READ_COL4 " "Ports D and ENA on the latch are fed by the same signal keypad:Keypad_1\|state_reg.READ_COL4" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579655799576 ""}  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579655799576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:Keypad_1\|value\[3\] " "Latch keypad:Keypad_1\|value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keypad:Keypad_1\|state_reg.READ_COL4 " "Ports D and ENA on the latch are fed by the same signal keypad:Keypad_1\|state_reg.READ_COL4" {  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579655799576 ""}  } { { "../vhdl/Keypad.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/Keypad.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579655799576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[0\] GND " "Pin \"segment2\[0\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[1\] GND " "Pin \"segment2\[1\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[2\] GND " "Pin \"segment2\[2\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[3\] GND " "Pin \"segment2\[3\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[4\] GND " "Pin \"segment2\[4\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[5\] GND " "Pin \"segment2\[5\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[6\] GND " "Pin \"segment2\[6\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[7\] GND " "Pin \"segment2\[7\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[0\] GND " "Pin \"segment3\[0\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[1\] GND " "Pin \"segment3\[1\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[2\] GND " "Pin \"segment3\[2\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[3\] GND " "Pin \"segment3\[3\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[4\] GND " "Pin \"segment3\[4\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[5\] GND " "Pin \"segment3\[5\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[6\] GND " "Pin \"segment3\[6\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[7\] GND " "Pin \"segment3\[7\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[0\] GND " "Pin \"segment4\[0\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[1\] GND " "Pin \"segment4\[1\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[2\] GND " "Pin \"segment4\[2\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[3\] GND " "Pin \"segment4\[3\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[4\] GND " "Pin \"segment4\[4\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[5\] GND " "Pin \"segment4\[5\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[6\] GND " "Pin \"segment4\[6\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[7\] GND " "Pin \"segment4\[7\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|segment4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[0\] GND " "Pin \"led_matrix1\[0\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[2\] GND " "Pin \"led_matrix1\[2\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[3\] GND " "Pin \"led_matrix1\[3\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[4\] GND " "Pin \"led_matrix1\[4\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[5\] GND " "Pin \"led_matrix1\[5\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[6\] GND " "Pin \"led_matrix1\[6\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[7\] GND " "Pin \"led_matrix1\[7\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[8\] GND " "Pin \"led_matrix1\[8\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[9\] GND " "Pin \"led_matrix1\[9\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[10\] GND " "Pin \"led_matrix1\[10\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_matrix1\[11\] GND " "Pin \"led_matrix1\[11\]\" is stuck at GND" {  } { { "../vhdl/rpn_calculator_top.vhd" "" { Text "C:/Users/patri/Desktop/BFH/Elektronische_Systeme/Digital/Calculator/VHDL-Projekt_RPN-Rechner_Zwalen_streit/rpn_calculator/vhdl/rpn_calculator_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579655799596 "|rpn_calculator_top|led_matrix1[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579655799596 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579655799693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579655800330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579655800330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579655800378 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579655800378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579655800378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579655800378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579655800397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 22 02:16:40 2020 " "Processing ended: Wed Jan 22 02:16:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579655800397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579655800397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579655800397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579655800397 ""}
