# Building-a-Memory-Hierarchy

Added a memory sub-system for the single-cycle CPU built previously. (Check for [Building-a-Simple-Processor](https://github.com/isu92neth/Building-a-Simple-Processor))

Compile :   *iverilog -o cpu.vvp cpu_tb.v*

Run :   *vvp cpu.vvp*

Open with gtkwave tool :  *gtkwave cpu_wavedata.vcd*
