WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500083 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250114 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13915731 heartbeat IPC: 1.122 cumulative IPC: 0.6523 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 29506922 heartbeat IPC: 0.6414 cumulative IPC: 0.645 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45404065 heartbeat IPC: 0.629 cumulative IPC: 0.6385 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 61295297 heartbeat IPC: 0.6293 cumulative IPC: 0.6358 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 77069588 heartbeat IPC: 0.6339 cumulative IPC: 0.6354 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 93220802 heartbeat IPC: 0.6191 cumulative IPC: 0.6324 (Simulation time: 00 hr 06 min 41 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109097954 heartbeat IPC: 0.6298 cumulative IPC: 0.632 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 125359049 heartbeat IPC: 0.615 cumulative IPC: 0.6297 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv604.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 141298215 heartbeat IPC: 0.6274 cumulative IPC: 0.6294 (Simulation time: 00 hr 09 min 51 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 157545435 heartbeat IPC: 0.6155 cumulative IPC: 0.6279 (Simulation time: 00 hr 10 min 55 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 159115268 cumulative IPC: 0.6285 (Simulation time: 00 hr 11 min 26 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 159115268 cumulative IPC: 0.6285 (Simulation time: 00 hr 11 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv604.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6285 instructions: 100000001 cycles: 159115268
CPU 0 Branch Prediction Accuracy: 70.47% MPKI: 52.13 Average ROB Occupancy at Mispredict: 4.307
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.832
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.28
BRANCH_INDIRECT_CALL: 2.14
BRANCH_RETURN: 1.42

L1D TOTAL        ACCESS:   34001590 HIT:   30832648 MISS:    3168942
L1D LOAD         ACCESS:   20847018 HIT:   19099239 MISS:    1747779
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13149348 HIT:   11733160 MISS:    1416188
L1D TRANSLATION  ACCESS:       5224 HIT:        249 MISS:       4975
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 12.67 cycles
L1I TOTAL        ACCESS:   11256589 HIT:    4732931 MISS:    6523658
L1I LOAD         ACCESS:   11256589 HIT:    4732931 MISS:    6523658
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.359 cycles
L2C TOTAL        ACCESS:    8020624 HIT:    7211838 MISS:     808786
L2C LOAD         ACCESS:    6664701 HIT:    5984664 MISS:     680037
L2C RFO          ACCESS:     506708 HIT:     421829 MISS:      84879
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     844243 HIT:     804213 MISS:      40030
L2C TRANSLATION  ACCESS:       4972 HIT:       1132 MISS:       3840
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 39.18 cycles
LLC TOTAL        ACCESS:     887978 HIT:     816063 MISS:      71915
LLC LOAD         ACCESS:     680037 HIT:     653036 MISS:      27001
LLC RFO          ACCESS:      84879 HIT:      48931 MISS:      35948
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     119222 HIT:     111608 MISS:       7614
LLC TRANSLATION  ACCESS:       3840 HIT:       2488 MISS:       1352
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 225.8 cycles
cpu0_DTLB TOTAL        ACCESS:   27173619 HIT:   26081423 MISS:    1092196
cpu0_DTLB LOAD         ACCESS:   27173619 HIT:   26081423 MISS:    1092196
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.595 cycles
cpu0_ITLB TOTAL        ACCESS:   10037835 HIT:    8292605 MISS:    1745230
cpu0_ITLB LOAD         ACCESS:   10037835 HIT:    8292605 MISS:    1745230
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.137 cycles
cpu0_STLB TOTAL        ACCESS:    1759713 HIT:    1754845 MISS:       4868
cpu0_STLB LOAD         ACCESS:    1759713 HIT:    1754845 MISS:       4868
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 119.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30264
  ROW_BUFFER_MISS:      34020
 AVG DBUS CONGESTED CYCLE: 3.966
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1484
  FULL:      26438
