Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.72 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Reading design: EstadosSensores.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EstadosSensores.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EstadosSensores"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : EstadosSensores
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/HeadHunters/Desktop/4to Semestre/DSD/Sensores/ContadorDecadas.vhd" in Library work.
Architecture decadecounter of Entity decadecounter is up to date.
Compiling vhdl file "C:/Users/HeadHunters/Desktop/4to Semestre/DSD/Sensores/EstadosSensores.vhd" in Library work.
Entity <estadossensores> compiled.
Entity <estadossensores> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <EstadosSensores> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <EstadosSensores> in library <work> (Architecture <behavioral>).
Entity <EstadosSensores> analyzed. Unit <EstadosSensores> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <EstadosSensores>.
    Related source file is "C:/Users/HeadHunters/Desktop/4to Semestre/DSD/Sensores/EstadosSensores.vhd".
    Found finite state machine <FSM_0> for signal <future_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | future_state$cmp_eq0000   (positive)           |
    | Reset              | clr                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <action$mux0000> of Case statement line 149 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <action$mux0000> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <action$mux0000>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <digit3$mux0000> of Case statement line 25 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <digit3$mux0000> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <digit2$mux0000> of Case statement line 25 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <digit2$mux0000> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <digit1$mux0000> of Case statement line 25 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <digit1$mux0000> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <digit3$mux0000>.
    Using one-hot encoding for signal <digit2$mux0000>.
    Using one-hot encoding for signal <digit1$mux0000>.
    Found 4-bit register for signal <display>.
    Found 8-bit register for signal <output>.
    Found 8-bit register for signal <outstates>.
    Found 5-bit adder for signal <binary$sub0001> created at line 52.
    Found 14-bit register for signal <counter>.
    Found 14-bit addsub for signal <counter$addsub0000>.
    Found 9-bit register for signal <digit1>.
    Found 9-bit register for signal <digit2>.
    Found 9-bit register for signal <digit3>.
    Found 4-bit register for signal <digit4>.
    Found 14-bit comparator lessequal for signal <i0$cmp_ge0000> created at line 16.
    Found 24-bit up counter for signal <prescaler>.
    Found 24-bit up counter for signal <prescaler2>.
    Found 3-bit register for signal <rcounter>.
    Found 3-bit adder for signal <rcounter$add0000> created at line 179.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <EstadosSensores> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit addsub                                         : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 24-bit up counter                                     : 2
# Registers                                            : 10
 14-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 3
# Comparators                                          : 1
 14-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <future_state/FSM> on signal <future_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 010
 010   | 011
 011   | 001
 100   | 110
 101   | 100
 110   | 101
 111   | 111
-------------------
WARNING:Xst:1293 - FF/Latch <8> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <digit3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <8> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <digit2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_1> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_2> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_3> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 14-bit addsub                                         : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 24-bit up counter                                     : 2
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 1
 14-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <digit4_1> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_2> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_3> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_27> is equivalent to the following 7 FFs/Latches, which will be removed : <1> <3> <4> <5> <6> <7> <8> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_17> is equivalent to the following 7 FFs/Latches, which will be removed : <1> <3> <4> <5> <6> <7> <8> 
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <0> has a constant value of 1 in block <LPM_DFF_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <LPM_DFF_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <0> has a constant value of 1 in block <LPM_DFF_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter0_0> of sequential type is unconnected in block <EstadosSensores>.

Optimizing unit <EstadosSensores> ...
WARNING:Xst:1293 - FF/Latch <digit1_8> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_0> has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_1> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_0> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <digit1_4> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <digit1_8> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_0> has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_1> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_0> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <digit1_4> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <digit1_8> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_7> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_6> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_5> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_4> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_3> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_1> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_0> has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_2> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_6> (without init value) has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_5> (without init value) has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_1> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_0> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <output_7> in Unit <EstadosSensores> is equivalent to the following 3 FFs/Latches, which will be removed : <output_4> <output_3> <output_2> 
WARNING:Xst:1293 - FF/Latch <digit1_8> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_7> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_6> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_5> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_4> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_3> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_1> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_0> has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_2> has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_6> (without init value) has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_5> (without init value) has a constant value of 0 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_1> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <output_0> (without init value) has a constant value of 1 in block <EstadosSensores>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <output_7> in Unit <EstadosSensores> is equivalent to the following 3 FFs/Latches, which will be removed : <output_4> <output_3> <output_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EstadosSensores, actual ratio is 2.
FlipFlop future_state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : EstadosSensores.ngr
Top Level Output File Name         : EstadosSensores
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 314
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 46
#      LUT2                        : 59
#      LUT2_L                      : 1
#      LUT3                        : 30
#      LUT4                        : 30
#      LUT4_L                      : 1
#      MUXCY                       : 75
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 96
#      FDCE                        : 34
#      FDE                         : 61
#      FDPE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      100  out of   4656     2%  
 Number of Slice Flip Flops:             96  out of   9312     1%  
 Number of 4 input LUTs:                171  out of   9312     1%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr_inv(clr_inv1_INV_0:O)          | NONE(counter_0)        | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.686ns (Maximum Frequency: 149.573MHz)
   Minimum input arrival time before clock: 7.854ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.686ns (frequency: 149.573MHz)
  Total number of paths / destination ports: 4308 / 144
-------------------------------------------------------------------------
Delay:               6.686ns (Levels of Logic = 18)
  Source:            future_state_FSM_FFd3_1 (FF)
  Destination:       counter_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: future_state_FSM_FFd3_1 to counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.426  future_state_FSM_FFd3_1 (future_state_FSM_FFd3_1)
     LUT2_L:I1->LO         1   0.612   0.103  counter_mux0001_SW0 (N34)
     LUT4:I3->O           10   0.612   0.819  counter_mux0001 (counter_mux0001)
     LUT2:I1->O            1   0.612   0.000  Maddsub_counter_addsub0000_lut<0> (Maddsub_counter_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_counter_addsub0000_cy<0> (Maddsub_counter_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<1> (Maddsub_counter_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<2> (Maddsub_counter_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<3> (Maddsub_counter_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<4> (Maddsub_counter_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<5> (Maddsub_counter_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<6> (Maddsub_counter_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<7> (Maddsub_counter_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<8> (Maddsub_counter_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<9> (Maddsub_counter_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<10> (Maddsub_counter_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<11> (Maddsub_counter_addsub0000_cy<11>)
     MUXCY:CI->O           0   0.052   0.000  Maddsub_counter_addsub0000_cy<12> (Maddsub_counter_addsub0000_cy<12>)
     XORCY:CI->O           1   0.699   0.387  Maddsub_counter_addsub0000_xor<13> (counter_addsub0000<13>)
     LUT3:I2->O            2   0.612   0.000  counter_mux0000<13>1 (counter_mux0000<13>)
     FDCE:D                    0.268          counter_13
    ----------------------------------------
    Total                      6.686ns (4.951ns logic, 1.735ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 673 / 94
-------------------------------------------------------------------------
Offset:              7.854ns (Levels of Logic = 19)
  Source:            input<0> (PAD)
  Destination:       counter_13 (FF)
  Destination Clock: clk rising

  Data Path: input<0> to counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.106   1.002  input_0_IBUF (input_0_IBUF)
     LUT2_L:I0->LO         1   0.612   0.103  counter_mux0001_SW0 (N34)
     LUT4:I3->O           10   0.612   0.819  counter_mux0001 (counter_mux0001)
     LUT2:I1->O            1   0.612   0.000  Maddsub_counter_addsub0000_lut<0> (Maddsub_counter_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_counter_addsub0000_cy<0> (Maddsub_counter_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<1> (Maddsub_counter_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<2> (Maddsub_counter_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<3> (Maddsub_counter_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<4> (Maddsub_counter_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<5> (Maddsub_counter_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<6> (Maddsub_counter_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<7> (Maddsub_counter_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<8> (Maddsub_counter_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<9> (Maddsub_counter_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<10> (Maddsub_counter_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_counter_addsub0000_cy<11> (Maddsub_counter_addsub0000_cy<11>)
     MUXCY:CI->O           0   0.052   0.000  Maddsub_counter_addsub0000_cy<12> (Maddsub_counter_addsub0000_cy<12>)
     XORCY:CI->O           1   0.699   0.387  Maddsub_counter_addsub0000_xor<13> (counter_addsub0000<13>)
     LUT3:I2->O            2   0.612   0.000  counter_mux0000<13>1 (counter_mux0000<13>)
     FDCE:D                    0.268          counter_13
    ----------------------------------------
    Total                      7.854ns (5.543ns logic, 2.311ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            output_7 (FF)
  Destination:       output<7> (PAD)
  Source Clock:      clk rising

  Data Path: output_7 to output<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.499  output_7 (output_7)
     OBUF:I->O                 3.169          output_7_OBUF (output<7>)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.41 secs
 
--> 

Total memory usage is 336064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    9 (   0 filtered)

