// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2674[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<220>;
	.reg .b16 	%rs<102>;
	.reg .b32 	%r<1314>;
	.reg .f32 	%f<692>;
	.reg .b64 	%rd<293>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r124, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd62, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r131, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r131, 73983;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd63, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r125, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r132, %r4, 8;
	or.b32  	%r133, %r3, %r1;
	or.b32  	%r134, %r133, %r132;
	mul.wide.u32 	%rd69, %r134, 4;
	add.s64 	%rd4, %rd63, %rd69;
	mov.u32 	%r135, 1;
	st.global.u32 	[%rd4], %r135;
	setp.gt.u32 	%p2, %r125, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L120
	ld.param.u32 	%r126, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r126, %r125;
	setp.gt.s32 	%p4, %r126, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L127
	ld.param.u32 	%r127, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r136, %r126, %r125;
	and.b32  	%r137, %r136, 255;
	setp.ne.s32 	%p6, %r137, 0;
	setp.gt.u32 	%p7, %r127, 4095;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L138
	ld.param.u32 	%r128, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r128, %r127;
	setp.gt.s32 	%p10, %r128, 8191;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L145
	sub.s32 	%r138, %r128, %r127;
	add.s32 	%r139, %r138, 3;
	and.b32  	%r140, %r139, 31;
	setp.eq.s32 	%p12, %r140, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r129, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r129, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r130, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r129, %r130;
	setp.lt.s32 	%p15, %r130, 385;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass159
	and.b32  	%r60, %r1, 3;
	or.b32  	%r61, %r60, 4;
	mov.f32 	%f109, 0f40000000;
	mov.f32 	%f110, 0f41F80000;
	div.approx.f32 	%f69, %f110, %f109;
	cvt.rn.f32.s32 	%f111, %r60;
	sub.f32 	%f112, %f111, %f69;
	mov.f32 	%f141, 0f41000000;
	div.approx.f32 	%f71, %f112, %f141;
	setp.ne.f32 	%p22, %f71, 0f00000000;
	mov.f32 	%f675, 0f3F800000;
	mov.f32 	%f668, %f675;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L532
	sin.approx.f32 	%f142, %f71;
	div.approx.f32 	%f668, %f142, %f71;
$L__BB0_13:                             // %L535
	cvt.rn.f32.s32 	%f145, %r61;
	sub.f32 	%f146, %f145, %f69;
	div.approx.f32 	%f5, %f146, %f141;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f669, %f675;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L552
	sin.approx.f32 	%f176, %f5;
	div.approx.f32 	%f669, %f176, %f5;
$L__BB0_15:                             // %L555
	or.b32  	%r162, %r60, 8;
	or.b32  	%r6, %r60, 12;
	cvt.rn.f32.s32 	%f180, %r162;
	sub.f32 	%f181, %f180, %f69;
	div.approx.f32 	%f9, %f181, %f141;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f670, %f675;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L634
	sin.approx.f32 	%f211, %f9;
	div.approx.f32 	%f670, %f211, %f9;
$L__BB0_17:                             // %L637
	cvt.rn.f32.s32 	%f214, %r6;
	sub.f32 	%f215, %f214, %f69;
	div.approx.f32 	%f14, %f215, %f141;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f671, %f675;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L654
	sin.approx.f32 	%f245, %f14;
	div.approx.f32 	%f671, %f245, %f14;
$L__BB0_19:                             // %L657
	or.b32  	%r180, %r60, 16;
	or.b32  	%r8, %r60, 20;
	cvt.rn.f32.s32 	%f249, %r180;
	sub.f32 	%f250, %f249, %f69;
	div.approx.f32 	%f18, %f250, %f141;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f672, %f675;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L736
	sin.approx.f32 	%f280, %f18;
	div.approx.f32 	%f672, %f280, %f18;
$L__BB0_21:                             // %L739
	cvt.rn.f32.s32 	%f283, %r8;
	sub.f32 	%f284, %f283, %f69;
	div.approx.f32 	%f23, %f284, %f141;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f673, %f675;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L756
	sin.approx.f32 	%f314, %f23;
	div.approx.f32 	%f673, %f314, %f23;
$L__BB0_23:                             // %L759
	or.b32  	%r198, %r60, 24;
	or.b32  	%r10, %r1, 28;
	cvt.rn.f32.s32 	%f318, %r198;
	sub.f32 	%f319, %f318, %f69;
	div.approx.f32 	%f27, %f319, %f141;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f674, %f675;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L838
	sin.approx.f32 	%f349, %f27;
	div.approx.f32 	%f674, %f349, %f27;
$L__BB0_25:                             // %L841
	shr.u32 	%r59, %r1, 1;
	cvt.rn.f32.s32 	%f352, %r10;
	sub.f32 	%f353, %f352, %f69;
	div.approx.f32 	%f32, %f353, %f141;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L858
	sin.approx.f32 	%f383, %f32;
	div.approx.f32 	%f675, %f383, %f32;
$L__BB0_27:                             // %L861
	bfe.u32 	%r242, %r1, 2, 1;
	shr.u32 	%r14, %r1, 3;
	and.b32  	%r15, %r14, 2;
	and.b32  	%r16, %r59, 4;
	or.b32  	%r243, %r242, %r15;
	or.b32  	%r17, %r243, %r16;
	mul.lo.s32 	%r244, %r60, %r17;
	shl.b32 	%r245, %r244, 1;
	neg.s32 	%r246, %r245;
	cvt.rn.f32.s32 	%f454, %r246;
	div.approx.f32 	%f35, %f454, %f141;
	abs.f32 	%f686, %f35;
	setp.lt.f32 	%p79, %f686, 0f40000000;
	@%p79 bra 	$L__BB0_76;
// %bb.28:
	setp.gtu.f32 	%p80, %f686, 0f4B800000;
	@%p80 bra 	$L__BB0_72;
	bra.uni 	$L__BB0_29;
$L__BB0_72:
	mov.b32 	%r63, %f686;
	and.b32  	%r247, %r63, 8388607;
	or.b32  	%r1305, %r247, 1065353216;
	mov.b32 	%f685, %r1305;
	add.s32 	%r248, %r63, -1073741824;
	and.b32  	%r1306, %r248, -8388608;
	setp.eq.s32 	%p86, %r1306, 0;
	@%p86 bra 	$L__BB0_75;
// %bb.73:                              // %__nv_fmaf_rn.exit4.i.i.i592.preheader
	mov.f32 	%f464, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f463,%f464;
	// end inline asm
$L__BB0_74:                             // %__nv_fmaf_rn.exit4.i.i.i592
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r249, %r1306, 192937984;
	add.s32 	%r250, %r1305, %r249;
	mov.b32 	%f465, %r250;
	mul.f32 	%f466, %f463, %f465;
	sub.f32 	%f467, %f465, %f466;
	fma.rn.f32 	%f468, %f467, %f463, %f466;
	sub.f32 	%f469, %f465, %f468;
	fma.rz.f32 	%f470, %f469, %f463, %f468;
	cvt.rzi.f32.f32 	%f471, %f470;
	sub.f32 	%f685, %f465, %f471;
	sub.s32 	%r1306, %r1306, %r249;
	mov.b32 	%r1305, %f685;
	setp.ne.s32 	%p87, %r1306, 0;
	setp.ne.s32 	%p88, %r1305, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_74;
$L__BB0_75:                             // %__internal_fmodf_slowpath_mod.exit.i.i594
	setp.gt.u32 	%p90, %r63, 2139095039;
	selp.f32 	%f472, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f473, %f685, 0f34000000;
	mul.f32 	%f686, %f472, %f473;
	bra.uni 	$L__BB0_76;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i571
	div.approx.f32 	%f456, %f686, %f109;
	cvt.rzi.f32.f32 	%f684, %f456;
	fma.rn.f32 	%f73, %f684, 0fC0000000, %f686;
	mov.b32 	%r62, %f73;
	setp.lt.u32 	%p81, %r62, 1073741824;
	@%p81 bra 	$L__BB0_71;
// %bb.30:
	setp.lt.u32 	%p82, %r62, -2147483647;
	@%p82 bra 	$L__BB0_69;
// %bb.31:
	add.f32 	%f461, %f684, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f462, %f461, 0fBF800000;
	selp.f32 	%f684, %f462, %f461, %p85;
	bra.uni 	$L__BB0_71;
$L__BB0_69:
	add.f32 	%f684, %f684, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_71;
// %bb.70:                              // %__nv_fmaf_rn.exit.i.i.i575
	add.f32 	%f457, %f684, 0f3F800000;
	fma.rn.f32 	%f459, %f109, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f459, 0f00000000;
	add.f32 	%f460, %f457, 0f3F800000;
	selp.f32 	%f684, %f460, %f457, %p84;
$L__BB0_71:                             // %__internal_fmodf_fastpath_quot.exit.i.i578
	fma.rn.f32 	%f686, %f684, 0fC0000000, %f686;
$L__BB0_76:                             // %__internal_fmodf_kernel.exit.i597
	abs.f32 	%f474, %f686;
	setp.gtu.f32 	%p91, %f474, 0f7F800000;
	@%p91 bra 	$L__BB0_78;
// %bb.77:
	mov.b32 	%r251, %f35;
	and.b32  	%r252, %r251, -2147483648;
	mov.b32 	%r253, %f686;
	or.b32  	%r254, %r252, %r253;
	mov.b32 	%f686, %r254;
$L__BB0_78:                             // %__nv_fmodf.exit598
	shl.b32 	%r70, %r1, 1;
	and.b32  	%r263, %r70, 6;
	mov.u32 	%r264, -8;
	sub.s32 	%r265, %r264, %r263;
	mul.lo.s32 	%r266, %r17, %r265;
	cvt.rn.f32.s32 	%f505, %r266;
	div.approx.f32 	%f89, %f505, %f141;
	abs.f32 	%f678, %f89;
	setp.lt.f32 	%p99, %f678, 0f40000000;
	@%p99 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p100, %f678, 0f4B800000;
	@%p100 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r19, %f678;
	and.b32  	%r267, %r19, 8388607;
	or.b32  	%r1297, %r267, 1065353216;
	mov.b32 	%f677, %r1297;
	add.s32 	%r268, %r19, -1073741824;
	and.b32  	%r1298, %r268, -8388608;
	setp.eq.s32 	%p106, %r1298, 0;
	@%p106 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f516, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f515,%f516;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r269, %r1298, 192937984;
	add.s32 	%r270, %r1297, %r269;
	mov.b32 	%f517, %r270;
	mul.f32 	%f518, %f515, %f517;
	sub.f32 	%f519, %f517, %f518;
	fma.rn.f32 	%f520, %f519, %f515, %f518;
	sub.f32 	%f521, %f517, %f520;
	fma.rz.f32 	%f522, %f521, %f515, %f520;
	cvt.rzi.f32.f32 	%f523, %f522;
	sub.f32 	%f677, %f517, %f523;
	sub.s32 	%r1298, %r1298, %r269;
	mov.b32 	%r1297, %f677;
	setp.ne.s32 	%p107, %r1298, 0;
	setp.ne.s32 	%p108, %r1297, 0;
	and.pred  	%p109, %p107, %p108;
	@%p109 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p110, %r19, 2139095039;
	selp.f32 	%f524, 0f7FFFFFFF, 0f4B800000, %p110;
	mul.f32 	%f525, %f677, 0f34000000;
	mul.f32 	%f678, %f524, %f525;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f508, %f678, %f109;
	cvt.rzi.f32.f32 	%f676, %f508;
	fma.rn.f32 	%f38, %f676, 0fC0000000, %f678;
	mov.b32 	%r18, %f38;
	setp.lt.u32 	%p101, %r18, 1073741824;
	@%p101 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p102, %r18, -2147483647;
	@%p102 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f513, %f676, 0fBF800000;
	setp.lt.f32 	%p105, %f38, 0fC0000000;
	add.f32 	%f514, %f513, 0fBF800000;
	selp.f32 	%f676, %f514, %f513, %p105;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f676, %f676, 0f3F800000;
	setp.ltu.f32 	%p103, %f38, 0f40800000;
	@%p103 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f509, %f676, 0f3F800000;
	fma.rn.f32 	%f511, %f109, 0fC0400000, %f38;
	setp.ge.f32 	%p104, %f511, 0f00000000;
	add.f32 	%f512, %f509, 0f3F800000;
	selp.f32 	%f676, %f512, %f509, %p104;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f678, %f676, 0fC0000000, %f678;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f138, 0f00000000;
	abs.f32 	%f526, %f678;
	setp.gtu.f32 	%p111, %f526, 0f7F800000;
	@%p111 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r271, %f89;
	and.b32  	%r272, %r271, -2147483648;
	mov.b32 	%r273, %f678;
	or.b32  	%r274, %r272, %r273;
	mov.b32 	%f678, %r274;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f559, 0f3F800000;
	div.approx.f32 	%f52, %f138, %f559;
	abs.f32 	%f682, %f52;
	setp.lt.f32 	%p119, %f682, 0f40000000;
	setp.gtu.f32 	%p219, %f682, 0f4B800000;
	mov.f32 	%f690, %f682;
	@%p119 bra 	$L__BB0_86;
// %bb.46:
	@%p219 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_47;
$L__BB0_82:
	mov.b32 	%r72, %f682;
	and.b32  	%r295, %r72, 8388607;
	or.b32  	%r1307, %r295, 1065353216;
	mov.b32 	%f689, %r1307;
	add.s32 	%r296, %r72, -1073741824;
	and.b32  	%r1308, %r296, -8388608;
	setp.eq.s32 	%p126, %r1308, 0;
	@%p126 bra 	$L__BB0_85;
// %bb.83:                              // %__nv_fmaf_rn.exit4.i.i.i623.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f568,%f559;
	// end inline asm
$L__BB0_84:                             // %__nv_fmaf_rn.exit4.i.i.i623
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r1308, 192937984;
	add.s32 	%r298, %r1307, %r297;
	mov.b32 	%f570, %r298;
	mul.f32 	%f571, %f568, %f570;
	sub.f32 	%f572, %f570, %f571;
	fma.rn.f32 	%f573, %f572, %f568, %f571;
	sub.f32 	%f574, %f570, %f573;
	fma.rz.f32 	%f575, %f574, %f568, %f573;
	cvt.rzi.f32.f32 	%f576, %f575;
	sub.f32 	%f689, %f570, %f576;
	sub.s32 	%r1308, %r1308, %r297;
	mov.b32 	%r1307, %f689;
	setp.ne.s32 	%p127, %r1308, 0;
	setp.ne.s32 	%p128, %r1307, 0;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_84;
$L__BB0_85:                             // %__internal_fmodf_slowpath_mod.exit.i.i625
	setp.gt.u32 	%p130, %r72, 2139095039;
	selp.f32 	%f577, 0f7FFFFFFF, 0f4B800000, %p130;
	mul.f32 	%f578, %f689, 0f34000000;
	mul.f32 	%f690, %f577, %f578;
	bra.uni 	$L__BB0_86;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i602
	div.approx.f32 	%f561, %f682, %f109;
	cvt.rzi.f32.f32 	%f688, %f561;
	fma.rn.f32 	%f92, %f688, 0fC0000000, %f682;
	mov.b32 	%r71, %f92;
	setp.lt.u32 	%p121, %r71, 1073741824;
	@%p121 bra 	$L__BB0_81;
// %bb.48:
	setp.lt.u32 	%p122, %r71, -2147483647;
	@%p122 bra 	$L__BB0_79;
// %bb.49:
	add.f32 	%f566, %f688, 0fBF800000;
	setp.lt.f32 	%p125, %f92, 0fC0000000;
	add.f32 	%f567, %f566, 0fBF800000;
	selp.f32 	%f688, %f567, %f566, %p125;
	bra.uni 	$L__BB0_81;
$L__BB0_79:
	add.f32 	%f688, %f688, 0f3F800000;
	setp.ltu.f32 	%p123, %f92, 0f40800000;
	@%p123 bra 	$L__BB0_81;
// %bb.80:                              // %__nv_fmaf_rn.exit.i.i.i606
	add.f32 	%f562, %f688, 0f3F800000;
	fma.rn.f32 	%f564, %f109, 0fC0400000, %f92;
	setp.ge.f32 	%p124, %f564, 0f00000000;
	add.f32 	%f565, %f562, 0f3F800000;
	selp.f32 	%f688, %f565, %f562, %p124;
$L__BB0_81:                             // %__internal_fmodf_fastpath_quot.exit.i.i609
	fma.rn.f32 	%f690, %f688, 0fC0000000, %f682;
$L__BB0_86:                             // %__internal_fmodf_kernel.exit.i628
	abs.f32 	%f579, %f690;
	setp.gtu.f32 	%p131, %f579, 0f7F800000;
	mov.b32 	%r299, %f52;
	and.b32  	%r79, %r299, -2147483648;
	@%p131 bra 	$L__BB0_88;
// %bb.87:
	mov.b32 	%r300, %f690;
	or.b32  	%r301, %r79, %r300;
	mov.b32 	%f690, %r301;
$L__BB0_88:                             // %__nv_fmodf.exit629
	@%p119 bra 	$L__BB0_61;
// %bb.50:
	@%p219 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r33, %f682;
	and.b32  	%r310, %r33, 8388607;
	or.b32  	%r1299, %r310, 1065353216;
	mov.b32 	%f681, %r1299;
	add.s32 	%r311, %r33, -1073741824;
	and.b32  	%r1300, %r311, -8388608;
	setp.eq.s32 	%p147, %r1300, 0;
	@%p147 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i561.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f621,%f559;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i561
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r312, %r1300, 192937984;
	add.s32 	%r313, %r1299, %r312;
	mov.b32 	%f623, %r313;
	mul.f32 	%f624, %f621, %f623;
	sub.f32 	%f625, %f623, %f624;
	fma.rn.f32 	%f626, %f625, %f621, %f624;
	sub.f32 	%f627, %f623, %f626;
	fma.rz.f32 	%f628, %f627, %f621, %f626;
	cvt.rzi.f32.f32 	%f629, %f628;
	sub.f32 	%f681, %f623, %f629;
	sub.s32 	%r1300, %r1300, %r312;
	mov.b32 	%r1299, %f681;
	setp.ne.s32 	%p148, %r1300, 0;
	setp.ne.s32 	%p149, %r1299, 0;
	and.pred  	%p150, %p148, %p149;
	@%p150 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i563
	setp.gt.u32 	%p151, %r33, 2139095039;
	selp.f32 	%f630, 0f7FFFFFFF, 0f4B800000, %p151;
	mul.f32 	%f631, %f681, 0f34000000;
	mul.f32 	%f682, %f630, %f631;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i540
	div.approx.f32 	%f614, %f682, %f109;
	cvt.rzi.f32.f32 	%f680, %f614;
	fma.rn.f32 	%f55, %f680, 0fC0000000, %f682;
	mov.b32 	%r32, %f55;
	setp.lt.u32 	%p142, %r32, 1073741824;
	@%p142 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p143, %r32, -2147483647;
	@%p143 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f619, %f680, 0fBF800000;
	setp.lt.f32 	%p146, %f55, 0fC0000000;
	add.f32 	%f620, %f619, 0fBF800000;
	selp.f32 	%f680, %f620, %f619, %p146;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f680, %f680, 0f3F800000;
	setp.ltu.f32 	%p144, %f55, 0f40800000;
	@%p144 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i544
	add.f32 	%f615, %f680, 0f3F800000;
	fma.rn.f32 	%f617, %f109, 0fC0400000, %f55;
	setp.ge.f32 	%p145, %f617, 0f00000000;
	add.f32 	%f618, %f615, 0f3F800000;
	selp.f32 	%f680, %f618, %f615, %p145;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i547
	fma.rn.f32 	%f682, %f680, 0fC0000000, %f682;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i566
	abs.f32 	%f632, %f682;
	setp.gtu.f32 	%p152, %f632, 0f7F800000;
	@%p152 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r314, %f682;
	or.b32  	%r315, %r79, %r314;
	mov.b32 	%f682, %r315;
$L__BB0_63:                             // %__nv_fmodf.exit567
	setp.le.s32 	%p161, %r126, %r125;
	mov.u32 	%r1295, 0;
	@%p161 bra 	$L__BB0_91;
// %bb.64:                              // %L1256.lr.ph
	mov.f32 	%f113, 0f42040000;
	mul.lo.s32 	%r222, %r60, 7;
	div.approx.f32 	%f114, %f112, %f113;
	div.approx.f32 	%f148, %f146, %f113;
	div.approx.f32 	%f183, %f181, %f113;
	div.approx.f32 	%f217, %f215, %f113;
	div.approx.f32 	%f252, %f250, %f113;
	div.approx.f32 	%f286, %f284, %f113;
	div.approx.f32 	%f321, %f319, %f113;
	div.approx.f32 	%f355, %f353, %f113;
	add.s32 	%r232, %r222, 12;
	abs.f32 	%f115, %f114;
	abs.f32 	%f149, %f148;
	abs.f32 	%f184, %f183;
	abs.f32 	%f218, %f217;
	abs.f32 	%f253, %f252;
	abs.f32 	%f287, %f286;
	abs.f32 	%f322, %f321;
	abs.f32 	%f356, %f355;
	and.b32  	%r223, %r222, 15;
	and.b32  	%r233, %r232, 15;
	setp.gt.f32 	%p17, %f115, 0f4B800000;
	mul.f32 	%f116, %f114, 0f00000000;
	setp.gt.f32 	%p23, %f149, 0f4B800000;
	mul.f32 	%f150, %f148, 0f00000000;
	setp.gt.f32 	%p29, %f184, 0f4B800000;
	mul.f32 	%f185, %f183, 0f00000000;
	setp.gt.f32 	%p35, %f218, 0f4B800000;
	mul.f32 	%f219, %f217, 0f00000000;
	setp.gt.f32 	%p41, %f253, 0f4B800000;
	mul.f32 	%f254, %f252, 0f00000000;
	setp.gt.f32 	%p47, %f287, 0f4B800000;
	mul.f32 	%f288, %f286, 0f00000000;
	setp.gt.f32 	%p53, %f322, 0f4B800000;
	mul.f32 	%f323, %f321, 0f00000000;
	setp.gt.f32 	%p59, %f356, 0f4B800000;
	mul.f32 	%f357, %f355, 0f00000000;
	cvt.rn.f32.s32 	%f386, %r223;
	cvt.rn.f32.s32 	%f421, %r233;
	selp.f32 	%f117, %f116, %f114, %p17;
	selp.f32 	%f151, %f150, %f148, %p23;
	selp.f32 	%f186, %f185, %f183, %p29;
	selp.f32 	%f220, %f219, %f217, %p35;
	selp.f32 	%f255, %f254, %f252, %p41;
	selp.f32 	%f289, %f288, %f286, %p47;
	selp.f32 	%f324, %f323, %f321, %p53;
	selp.f32 	%f358, %f357, %f355, %p59;
	div.approx.f32 	%f388, %f386, %f141;
	div.approx.f32 	%f422, %f421, %f141;
	add.f32 	%f118, %f117, %f117;
	add.f32 	%f152, %f151, %f151;
	add.f32 	%f187, %f186, %f186;
	add.f32 	%f221, %f220, %f220;
	add.f32 	%f256, %f255, %f255;
	add.f32 	%f290, %f289, %f289;
	add.f32 	%f325, %f324, %f324;
	add.f32 	%f359, %f358, %f358;
	add.f32 	%f389, %f388, %f388;
	add.f32 	%f423, %f422, %f422;
	add.f32 	%f475, %f686, %f686;
	add.f32 	%f527, %f678, %f678;
	mov.b32 	%r145, %f118;
	mov.b32 	%r152, %f152;
	mov.b32 	%r163, %f187;
	mov.b32 	%r170, %f221;
	mov.b32 	%r181, %f256;
	mov.b32 	%r188, %f290;
	mov.b32 	%r199, %f325;
	mov.b32 	%r206, %f359;
	mov.b32 	%r224, %f389;
	mov.b32 	%r234, %f423;
	mov.b32 	%r255, %f475;
	mov.b32 	%r287, %f527;
	and.b32  	%r146, %r145, -2147483648;
	and.b32  	%r153, %r152, -2147483648;
	and.b32  	%r164, %r163, -2147483648;
	and.b32  	%r171, %r170, -2147483648;
	and.b32  	%r182, %r181, -2147483648;
	and.b32  	%r189, %r188, -2147483648;
	and.b32  	%r200, %r199, -2147483648;
	and.b32  	%r207, %r206, -2147483648;
	and.b32  	%r225, %r224, -2147483648;
	and.b32  	%r235, %r234, -2147483648;
	and.b32  	%r256, %r255, -2147483648;
	and.b32  	%r288, %r287, -2147483648;
	add.f32 	%f580, %f690, %f690;
	or.b32  	%r147, %r146, 1056964608;
	or.b32  	%r154, %r153, 1056964608;
	or.b32  	%r165, %r164, 1056964608;
	or.b32  	%r172, %r171, 1056964608;
	or.b32  	%r183, %r182, 1056964608;
	or.b32  	%r190, %r189, 1056964608;
	or.b32  	%r201, %r200, 1056964608;
	or.b32  	%r208, %r207, 1056964608;
	or.b32  	%r226, %r225, 1056964608;
	or.b32  	%r236, %r235, 1056964608;
	or.b32  	%r257, %r256, 1056964608;
	or.b32  	%r289, %r288, 1056964608;
	mov.b32 	%r302, %f580;
	mov.b32 	%f119, %r147;
	mov.b32 	%f153, %r154;
	mov.b32 	%f188, %r165;
	mov.b32 	%f222, %r172;
	mov.b32 	%f257, %r183;
	mov.b32 	%f291, %r190;
	mov.b32 	%f326, %r201;
	mov.b32 	%f360, %r208;
	mov.b32 	%f390, %r226;
	mov.b32 	%f424, %r236;
	mov.b32 	%f476, %r257;
	mov.b32 	%f528, %r289;
	and.b32  	%r303, %r302, -2147483648;
	add.f32 	%f120, %f118, %f119;
	abs.f32 	%f122, %f118;
	add.f32 	%f154, %f152, %f153;
	abs.f32 	%f156, %f152;
	add.f32 	%f189, %f187, %f188;
	abs.f32 	%f191, %f187;
	add.f32 	%f223, %f221, %f222;
	abs.f32 	%f225, %f221;
	add.f32 	%f258, %f256, %f257;
	abs.f32 	%f260, %f256;
	add.f32 	%f292, %f290, %f291;
	abs.f32 	%f294, %f290;
	add.f32 	%f327, %f325, %f326;
	abs.f32 	%f329, %f325;
	add.f32 	%f361, %f359, %f360;
	abs.f32 	%f363, %f359;
	add.f32 	%f391, %f389, %f390;
	abs.f32 	%f393, %f389;
	add.f32 	%f425, %f423, %f424;
	abs.f32 	%f427, %f423;
	add.f32 	%f477, %f475, %f476;
	abs.f32 	%f479, %f475;
	add.f32 	%f529, %f527, %f528;
	abs.f32 	%f531, %f527;
	or.b32  	%r304, %r303, 1056964608;
	cvt.rzi.f32.f32 	%f121, %f120;
	setp.gt.f32 	%p18, %f122, 0f4B000000;
	cvt.rzi.f32.f32 	%f155, %f154;
	setp.gt.f32 	%p24, %f156, 0f4B000000;
	cvt.rzi.f32.f32 	%f190, %f189;
	setp.gt.f32 	%p30, %f191, 0f4B000000;
	cvt.rzi.f32.f32 	%f224, %f223;
	setp.gt.f32 	%p36, %f225, 0f4B000000;
	cvt.rzi.f32.f32 	%f259, %f258;
	setp.gt.f32 	%p42, %f260, 0f4B000000;
	cvt.rzi.f32.f32 	%f293, %f292;
	setp.gt.f32 	%p48, %f294, 0f4B000000;
	cvt.rzi.f32.f32 	%f328, %f327;
	setp.gt.f32 	%p54, %f329, 0f4B000000;
	cvt.rzi.f32.f32 	%f362, %f361;
	setp.gt.f32 	%p60, %f363, 0f4B000000;
	cvt.rzi.f32.f32 	%f392, %f391;
	setp.gt.f32 	%p65, %f393, 0f4B000000;
	cvt.rzi.f32.f32 	%f426, %f425;
	setp.gt.f32 	%p72, %f427, 0f4B000000;
	cvt.rzi.f32.f32 	%f478, %f477;
	setp.gt.f32 	%p92, %f479, 0f4B000000;
	cvt.rzi.f32.f32 	%f530, %f529;
	setp.gt.f32 	%p112, %f531, 0f4B000000;
	cvt.u16.u32 	%rs1, %r1;
	mov.b32 	%f581, %r304;
	selp.f32 	%f123, %f118, %f121, %p18;
	cvt.rzi.f32.f32 	%f124, %f118;
	setp.lt.f32 	%p19, %f122, 0f3F000000;
	selp.f32 	%f157, %f152, %f155, %p24;
	cvt.rzi.f32.f32 	%f158, %f152;
	setp.lt.f32 	%p25, %f156, 0f3F000000;
	selp.f32 	%f192, %f187, %f190, %p30;
	cvt.rzi.f32.f32 	%f193, %f187;
	setp.lt.f32 	%p31, %f191, 0f3F000000;
	selp.f32 	%f226, %f221, %f224, %p36;
	cvt.rzi.f32.f32 	%f227, %f221;
	setp.lt.f32 	%p37, %f225, 0f3F000000;
	selp.f32 	%f261, %f256, %f259, %p42;
	cvt.rzi.f32.f32 	%f262, %f256;
	setp.lt.f32 	%p43, %f260, 0f3F000000;
	selp.f32 	%f295, %f290, %f293, %p48;
	cvt.rzi.f32.f32 	%f296, %f290;
	setp.lt.f32 	%p49, %f294, 0f3F000000;
	selp.f32 	%f330, %f325, %f328, %p54;
	cvt.rzi.f32.f32 	%f331, %f325;
	setp.lt.f32 	%p55, %f329, 0f3F000000;
	selp.f32 	%f364, %f359, %f362, %p60;
	cvt.rzi.f32.f32 	%f365, %f359;
	setp.lt.f32 	%p61, %f363, 0f3F000000;
	selp.f32 	%f394, %f389, %f392, %p65;
	cvt.rzi.f32.f32 	%f395, %f389;
	setp.lt.f32 	%p66, %f393, 0f3F000000;
	selp.f32 	%f428, %f423, %f426, %p72;
	cvt.rzi.f32.f32 	%f429, %f423;
	setp.lt.f32 	%p73, %f427, 0f3F000000;
	selp.f32 	%f480, %f475, %f478, %p92;
	cvt.rzi.f32.f32 	%f481, %f475;
	setp.lt.f32 	%p93, %f479, 0f3F000000;
	selp.f32 	%f532, %f527, %f530, %p112;
	cvt.rzi.f32.f32 	%f533, %f527;
	setp.lt.f32 	%p113, %f531, 0f3F000000;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f582, %f580, %f581;
	abs.f32 	%f584, %f580;
	selp.f32 	%f125, %f124, %f123, %p19;
	selp.f32 	%f159, %f158, %f157, %p25;
	selp.f32 	%f194, %f193, %f192, %p31;
	selp.f32 	%f228, %f227, %f226, %p37;
	selp.f32 	%f263, %f262, %f261, %p43;
	selp.f32 	%f297, %f296, %f295, %p49;
	selp.f32 	%f332, %f331, %f330, %p55;
	selp.f32 	%f366, %f365, %f364, %p61;
	selp.f32 	%f396, %f395, %f394, %p66;
	selp.f32 	%f430, %f429, %f428, %p73;
	selp.f32 	%f482, %f481, %f480, %p93;
	selp.f32 	%f534, %f533, %f532, %p113;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f583, %f582;
	setp.gt.f32 	%p134, %f584, 0f4B000000;
	fma.rn.f32 	%f126, %f125, 0fBF000000, %f117;
	fma.rn.f32 	%f160, %f159, 0fBF000000, %f151;
	fma.rn.f32 	%f195, %f194, 0fBF000000, %f186;
	fma.rn.f32 	%f229, %f228, 0fBF000000, %f220;
	fma.rn.f32 	%f264, %f263, 0fBF000000, %f255;
	fma.rn.f32 	%f298, %f297, 0fBF000000, %f289;
	fma.rn.f32 	%f333, %f332, 0fBF000000, %f324;
	fma.rn.f32 	%f367, %f366, 0fBF000000, %f358;
	fma.rn.f32 	%f397, %f396, 0fBF000000, %f388;
	fma.rn.f32 	%f431, %f430, 0fBF000000, %f422;
	fma.rn.f32 	%f483, %f482, 0fBF000000, %f686;
	fma.rn.f32 	%f535, %f534, 0fBF000000, %f678;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f585, %f580, %f583, %p134;
	cvt.rzi.f32.f32 	%f586, %f580;
	setp.lt.f32 	%p135, %f584, 0f3F000000;
	mul.f32 	%f127, %f126, %f126;
	mul.f32 	%f161, %f160, %f160;
	mul.f32 	%f196, %f195, %f195;
	mul.f32 	%f230, %f229, %f229;
	mul.f32 	%f265, %f264, %f264;
	mul.f32 	%f299, %f298, %f298;
	mul.f32 	%f334, %f333, %f333;
	mul.f32 	%f368, %f367, %f367;
	mul.f32 	%f398, %f397, %f397;
	mul.f32 	%f432, %f431, %f431;
	mul.f32 	%f484, %f483, %f483;
	mul.f32 	%f536, %f535, %f535;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f587, %f586, %f585, %p135;
	cvt.rzi.s32.f32 	%r148, %f125;
	fma.rn.f32 	%f128, %f127, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f129, %f127, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r155, %f159;
	fma.rn.f32 	%f162, %f161, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f163, %f161, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r166, %f194;
	fma.rn.f32 	%f197, %f196, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f198, %f196, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r173, %f228;
	fma.rn.f32 	%f231, %f230, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f232, %f230, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r184, %f263;
	fma.rn.f32 	%f266, %f265, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f267, %f265, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r191, %f297;
	fma.rn.f32 	%f300, %f299, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f301, %f299, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r202, %f332;
	fma.rn.f32 	%f335, %f334, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f336, %f334, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r209, %f366;
	fma.rn.f32 	%f369, %f368, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f370, %f368, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f399, %f398, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f400, %f398, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f433, %f432, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f434, %f432, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f485, %f484, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f486, %f484, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f537, %f536, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f538, %f536, 0f3E684E12, 0fBFAAD2E0;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f588, %f587, 0fBF000000, %f690;
	add.s32 	%r149, %r148, 1;
	fma.rn.f32 	%f130, %f128, %f127, 0fC0A55DF6;
	fma.rn.f32 	%f131, %f129, %f127, 0f4081E0CF;
	fma.rn.f32 	%f132, %f127, %f126, 0f00000000;
	add.s32 	%r156, %r155, 1;
	fma.rn.f32 	%f164, %f162, %f161, 0fC0A55DF6;
	fma.rn.f32 	%f165, %f163, %f161, 0f4081E0CF;
	fma.rn.f32 	%f166, %f161, %f160, 0f00000000;
	add.s32 	%r167, %r166, 1;
	fma.rn.f32 	%f199, %f197, %f196, 0fC0A55DF6;
	fma.rn.f32 	%f200, %f198, %f196, 0f4081E0CF;
	fma.rn.f32 	%f201, %f196, %f195, 0f00000000;
	add.s32 	%r174, %r173, 1;
	fma.rn.f32 	%f233, %f231, %f230, 0fC0A55DF6;
	fma.rn.f32 	%f234, %f232, %f230, 0f4081E0CF;
	fma.rn.f32 	%f235, %f230, %f229, 0f00000000;
	add.s32 	%r185, %r184, 1;
	fma.rn.f32 	%f268, %f266, %f265, 0fC0A55DF6;
	fma.rn.f32 	%f269, %f267, %f265, 0f4081E0CF;
	fma.rn.f32 	%f270, %f265, %f264, 0f00000000;
	add.s32 	%r192, %r191, 1;
	fma.rn.f32 	%f302, %f300, %f299, 0fC0A55DF6;
	fma.rn.f32 	%f303, %f301, %f299, 0f4081E0CF;
	fma.rn.f32 	%f304, %f299, %f298, 0f00000000;
	add.s32 	%r203, %r202, 1;
	fma.rn.f32 	%f337, %f335, %f334, 0fC0A55DF6;
	fma.rn.f32 	%f338, %f336, %f334, 0f4081E0CF;
	fma.rn.f32 	%f339, %f334, %f333, 0f00000000;
	add.s32 	%r210, %r209, 1;
	fma.rn.f32 	%f371, %f369, %f368, 0fC0A55DF6;
	fma.rn.f32 	%f372, %f370, %f368, 0f4081E0CF;
	fma.rn.f32 	%f373, %f368, %f367, 0f00000000;
	cvt.rzi.s32.f32 	%r227, %f396;
	fma.rn.f32 	%f401, %f399, %f398, 0fC0A55DF6;
	fma.rn.f32 	%f402, %f400, %f398, 0f4081E0CF;
	fma.rn.f32 	%f403, %f398, %f397, 0f00000000;
	cvt.rzi.s32.f32 	%r237, %f430;
	fma.rn.f32 	%f435, %f433, %f432, 0fC0A55DF6;
	fma.rn.f32 	%f436, %f434, %f432, 0f4081E0CF;
	fma.rn.f32 	%f437, %f432, %f431, 0f00000000;
	cvt.rzi.s32.f32 	%r258, %f482;
	fma.rn.f32 	%f487, %f485, %f484, 0fC0A55DF6;
	fma.rn.f32 	%f488, %f486, %f484, 0f4081E0CF;
	fma.rn.f32 	%f489, %f484, %f483, 0f00000000;
	cvt.rzi.s32.f32 	%r290, %f534;
	fma.rn.f32 	%f539, %f537, %f536, 0fC0A55DF6;
	fma.rn.f32 	%f540, %f538, %f536, 0f4081E0CF;
	fma.rn.f32 	%f541, %f536, %f535, 0f00000000;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f589, %f588, %f588;
	fma.rn.f32 	%f133, %f131, %f127, 0fC09DE9E6;
	fma.rn.f32 	%f134, %f130, %f132, 0f00000000;
	and.b32  	%r150, %r149, 1;
	fma.rn.f32 	%f167, %f165, %f161, 0fC09DE9E6;
	fma.rn.f32 	%f168, %f164, %f166, 0f00000000;
	and.b32  	%r157, %r156, 1;
	fma.rn.f32 	%f202, %f200, %f196, 0fC09DE9E6;
	fma.rn.f32 	%f203, %f199, %f201, 0f00000000;
	and.b32  	%r168, %r167, 1;
	fma.rn.f32 	%f236, %f234, %f230, 0fC09DE9E6;
	fma.rn.f32 	%f237, %f233, %f235, 0f00000000;
	and.b32  	%r175, %r174, 1;
	fma.rn.f32 	%f271, %f269, %f265, 0fC09DE9E6;
	fma.rn.f32 	%f272, %f268, %f270, 0f00000000;
	and.b32  	%r186, %r185, 1;
	fma.rn.f32 	%f305, %f303, %f299, 0fC09DE9E6;
	fma.rn.f32 	%f306, %f302, %f304, 0f00000000;
	and.b32  	%r193, %r192, 1;
	fma.rn.f32 	%f340, %f338, %f334, 0fC09DE9E6;
	fma.rn.f32 	%f341, %f337, %f339, 0f00000000;
	and.b32  	%r204, %r203, 1;
	fma.rn.f32 	%f374, %f372, %f368, 0fC09DE9E6;
	fma.rn.f32 	%f375, %f371, %f373, 0f00000000;
	and.b32  	%r211, %r210, 1;
	fma.rn.f32 	%f404, %f402, %f398, 0fC09DE9E6;
	fma.rn.f32 	%f405, %f401, %f403, 0f00000000;
	and.b32  	%r228, %r227, 1;
	fma.rn.f32 	%f438, %f436, %f432, 0fC09DE9E6;
	fma.rn.f32 	%f439, %f435, %f437, 0f00000000;
	and.b32  	%r238, %r237, 1;
	fma.rn.f32 	%f490, %f488, %f484, 0fC09DE9E6;
	fma.rn.f32 	%f491, %f487, %f489, 0f00000000;
	and.b32  	%r259, %r258, 1;
	fma.rn.f32 	%f542, %f540, %f536, 0fC09DE9E6;
	fma.rn.f32 	%f543, %f539, %f541, 0f00000000;
	and.b32  	%r291, %r290, 1;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f590, %f589, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f591, %f589, 0f3E684E12, 0fBFAAD2E0;
	shl.b32 	%r55, %r1, 2;
	fma.rn.f32 	%f135, %f133, %f127, 0f3F800000;
	fma.rn.f32 	%f136, %f126, 0f40490FDB, %f134;
	setp.eq.b32 	%p20, %r150, 1;
	fma.rn.f32 	%f169, %f167, %f161, 0f3F800000;
	fma.rn.f32 	%f170, %f160, 0f40490FDB, %f168;
	setp.eq.b32 	%p26, %r157, 1;
	fma.rn.f32 	%f204, %f202, %f196, 0f3F800000;
	fma.rn.f32 	%f205, %f195, 0f40490FDB, %f203;
	setp.eq.b32 	%p32, %r168, 1;
	fma.rn.f32 	%f238, %f236, %f230, 0f3F800000;
	fma.rn.f32 	%f239, %f229, 0f40490FDB, %f237;
	setp.eq.b32 	%p38, %r175, 1;
	fma.rn.f32 	%f273, %f271, %f265, 0f3F800000;
	fma.rn.f32 	%f274, %f264, 0f40490FDB, %f272;
	setp.eq.b32 	%p44, %r186, 1;
	fma.rn.f32 	%f307, %f305, %f299, 0f3F800000;
	fma.rn.f32 	%f308, %f298, 0f40490FDB, %f306;
	setp.eq.b32 	%p50, %r193, 1;
	fma.rn.f32 	%f342, %f340, %f334, 0f3F800000;
	fma.rn.f32 	%f343, %f333, 0f40490FDB, %f341;
	setp.eq.b32 	%p56, %r204, 1;
	fma.rn.f32 	%f376, %f374, %f368, 0f3F800000;
	fma.rn.f32 	%f377, %f367, 0f40490FDB, %f375;
	setp.eq.b32 	%p62, %r211, 1;
	fma.rn.f32 	%f406, %f404, %f398, 0f3F800000;
	fma.rn.f32 	%f407, %f397, 0f40490FDB, %f405;
	setp.eq.b32 	%p67, %r228, 1;
	fma.rn.f32 	%f440, %f438, %f432, 0f3F800000;
	fma.rn.f32 	%f441, %f431, 0f40490FDB, %f439;
	setp.eq.b32 	%p74, %r238, 1;
	fma.rn.f32 	%f492, %f490, %f484, 0f3F800000;
	fma.rn.f32 	%f493, %f483, 0f40490FDB, %f491;
	setp.eq.b32 	%p94, %r259, 1;
	fma.rn.f32 	%f544, %f542, %f536, 0f3F800000;
	fma.rn.f32 	%f545, %f535, 0f40490FDB, %f543;
	setp.eq.b32 	%p114, %r291, 1;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r305, %f587;
	fma.rn.f32 	%f592, %f590, %f589, 0fC0A55DF6;
	fma.rn.f32 	%f593, %f591, %f589, 0f4081E0CF;
	fma.rn.f32 	%f594, %f589, %f588, 0f00000000;
	and.b32  	%r141, %r55, 4;
	shl.b32 	%r56, %r4, 3;
	selp.f32 	%f137, %f135, %f136, %p20;
	and.b32  	%r151, %r149, 2;
	selp.f32 	%f171, %f169, %f170, %p26;
	and.b32  	%r158, %r156, 2;
	selp.f32 	%f206, %f204, %f205, %p32;
	and.b32  	%r169, %r167, 2;
	selp.f32 	%f240, %f238, %f239, %p38;
	and.b32  	%r176, %r174, 2;
	selp.f32 	%f275, %f273, %f274, %p44;
	and.b32  	%r187, %r185, 2;
	selp.f32 	%f309, %f307, %f308, %p50;
	and.b32  	%r194, %r192, 2;
	selp.f32 	%f344, %f342, %f343, %p56;
	and.b32  	%r205, %r203, 2;
	selp.f32 	%f378, %f376, %f377, %p62;
	and.b32  	%r212, %r210, 2;
	selp.f32 	%f408, %f406, %f407, %p67;
	and.b32  	%r229, %r227, 2;
	selp.f32 	%f442, %f440, %f441, %p74;
	and.b32  	%r239, %r237, 2;
	selp.f32 	%f494, %f492, %f493, %p94;
	and.b32  	%r260, %r258, 2;
	selp.f32 	%f546, %f544, %f545, %p114;
	and.b32  	%r292, %r290, 2;
	and.b16  	%rs14, %rs13, 20480;
	shr.u16 	%rs16, %rs13, 1;
	fma.rn.f32 	%f595, %f593, %f589, 0fC09DE9E6;
	fma.rn.f32 	%f596, %f592, %f594, 0f00000000;
	and.b32  	%r306, %r305, 1;
	or.b32  	%r142, %r141, %r56;
	and.b32  	%r57, %r1, 2;
	setp.eq.s32 	%p21, %r151, 0;
	sub.f32 	%f139, %f138, %f137;
	setp.eq.s32 	%p27, %r158, 0;
	sub.f32 	%f173, %f138, %f171;
	setp.eq.s32 	%p33, %r169, 0;
	sub.f32 	%f208, %f138, %f206;
	setp.eq.s32 	%p39, %r176, 0;
	sub.f32 	%f242, %f138, %f240;
	setp.eq.s32 	%p45, %r187, 0;
	sub.f32 	%f277, %f138, %f275;
	setp.eq.s32 	%p51, %r194, 0;
	sub.f32 	%f311, %f138, %f309;
	setp.eq.s32 	%p57, %r205, 0;
	sub.f32 	%f346, %f138, %f344;
	setp.eq.s32 	%p63, %r212, 0;
	sub.f32 	%f380, %f138, %f378;
	setp.eq.s32 	%p68, %r229, 0;
	neg.f32 	%f410, %f408;
	add.s32 	%r230, %r227, 1;
	cvt.rzi.f32.f32 	%f415, %f388;
	setp.eq.s32 	%p75, %r239, 0;
	neg.f32 	%f444, %f442;
	add.s32 	%r240, %r237, 1;
	cvt.rzi.f32.f32 	%f448, %f422;
	setp.eq.s32 	%p95, %r260, 0;
	neg.f32 	%f496, %f494;
	add.s32 	%r261, %r258, 1;
	cvt.rzi.f32.f32 	%f501, %f686;
	setp.eq.s32 	%p115, %r292, 0;
	neg.f32 	%f548, %f546;
	add.s32 	%r293, %r290, 1;
	cvt.rzi.f32.f32 	%f553, %f678;
	shl.b16 	%rs15, %rs14, 1;
	and.b16  	%rs17, %rs16, 16384;
	fma.rn.f32 	%f597, %f595, %f589, 0f3F800000;
	fma.rn.f32 	%f598, %f588, 0f40490FDB, %f596;
	setp.eq.b32 	%p136, %r306, 1;
	or.b32  	%r143, %r142, %r57;
	selp.f32 	%f140, %f137, %f139, %p21;
	selp.f32 	%f174, %f171, %f173, %p27;
	selp.f32 	%f209, %f206, %f208, %p33;
	selp.f32 	%f243, %f240, %f242, %p39;
	selp.f32 	%f278, %f275, %f277, %p45;
	selp.f32 	%f312, %f309, %f311, %p51;
	selp.f32 	%f347, %f344, %f346, %p57;
	selp.f32 	%f381, %f378, %f380, %p63;
	selp.f32 	%f409, %f407, %f406, %p67;
	selp.f32 	%f411, %f408, %f410, %p68;
	and.b32  	%r231, %r230, 2;
	setp.eq.f32 	%p70, %f415, %f388;
	mul.f32 	%f416, %f388, 0f00000000;
	selp.f32 	%f443, %f441, %f440, %p74;
	selp.f32 	%f445, %f442, %f444, %p75;
	and.b32  	%r241, %r240, 2;
	setp.eq.f32 	%p77, %f448, %f422;
	mul.f32 	%f449, %f422, 0f00000000;
	selp.f32 	%f495, %f493, %f492, %p94;
	selp.f32 	%f497, %f494, %f496, %p95;
	and.b32  	%r262, %r261, 2;
	setp.eq.f32 	%p97, %f501, %f686;
	mul.f32 	%f502, %f686, 0f00000000;
	selp.f32 	%f547, %f545, %f544, %p114;
	selp.f32 	%f549, %f546, %f548, %p115;
	and.b32  	%r294, %r293, 2;
	setp.eq.f32 	%p117, %f553, %f678;
	mul.f32 	%f554, %f678, 0f00000000;
	or.b16  	%rs18, %rs17, %rs15;
	selp.f32 	%f599, %f597, %f598, %p136;
	and.b32  	%r307, %r305, 2;
	bfe.u32 	%r144, %r143, 1, 8;
	mul.f32 	%f70, %f140, %f140;
	mul.f32 	%f4, %f174, %f174;
	mul.f32 	%f8, %f209, %f209;
	mul.f32 	%f13, %f243, %f243;
	mul.f32 	%f17, %f278, %f278;
	mul.f32 	%f22, %f312, %f312;
	mul.f32 	%f26, %f347, %f347;
	mul.f32 	%f31, %f381, %f381;
	setp.eq.s32 	%p69, %r231, 0;
	sub.f32 	%f413, %f138, %f409;
	selp.f32 	%f417, %f416, %f411, %p70;
	abs.f32 	%f418, %f388;
	setp.eq.s32 	%p76, %r241, 0;
	sub.f32 	%f446, %f138, %f443;
	selp.f32 	%f450, %f449, %f445, %p77;
	abs.f32 	%f451, %f422;
	setp.eq.s32 	%p96, %r262, 0;
	sub.f32 	%f499, %f138, %f495;
	selp.f32 	%f87, %f502, %f497, %p97;
	abs.f32 	%f503, %f686;
	setp.eq.s32 	%p116, %r294, 0;
	sub.f32 	%f551, %f138, %f547;
	selp.f32 	%f555, %f554, %f549, %p117;
	abs.f32 	%f556, %f678;
	shr.u16 	%rs19, %rs18, 13;
	setp.eq.s32 	%p137, %r307, 0;
	neg.f32 	%f601, %f599;
	add.s32 	%r308, %r305, 1;
	cvt.rzi.f32.f32 	%f606, %f690;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd70, %r144, 4;
	mul.f32 	%f144, %f70, 0f3D87E86B;
	mul.f32 	%f178, %f4, 0f3D87E86B;
	mul.f32 	%f213, %f8, 0f3D87E86B;
	mul.f32 	%f247, %f13, 0f3D87E86B;
	mul.f32 	%f282, %f17, 0f3D87E86B;
	mul.f32 	%f316, %f22, 0f3D87E86B;
	mul.f32 	%f351, %f26, 0f3D87E86B;
	mul.f32 	%f384, %f31, 0f3D87E86B;
	selp.f32 	%f414, %f409, %f413, %p69;
	setp.gt.f32 	%p71, %f418, 0f4B800000;
	add.f32 	%f419, %f417, 0f3F800000;
	selp.f32 	%f447, %f443, %f446, %p76;
	setp.gt.f32 	%p78, %f451, 0f4B800000;
	add.f32 	%f452, %f450, 0f3F800000;
	selp.f32 	%f500, %f495, %f499, %p96;
	setp.gt.f32 	%p98, %f503, 0f4B800000;
	add.f32 	%f504, %f87, 0f3F800000;
	selp.f32 	%f552, %f547, %f551, %p116;
	setp.gt.f32 	%p118, %f556, 0f4B800000;
	add.f32 	%f557, %f555, 0f3F800000;
	and.b16  	%rs20, %rs19, 6;
	selp.f32 	%f600, %f598, %f597, %p136;
	selp.f32 	%f602, %f599, %f601, %p137;
	and.b32  	%r309, %r308, 2;
	setp.eq.f32 	%p139, %f606, %f690;
	mul.f32 	%f607, %f690, 0f00000000;
	add.s64 	%rd71, %rd1, %rd70;
	mul.f32 	%f3, %f144, %f668;
	mul.f32 	%f179, %f178, %f669;
	mul.f32 	%f12, %f213, %f670;
	mul.f32 	%f248, %f247, %f671;
	mul.f32 	%f21, %f282, %f672;
	mul.f32 	%f317, %f316, %f673;
	mul.f32 	%f30, %f351, %f674;
	mul.f32 	%f385, %f384, %f675;
	selp.f32 	%f420, %f419, %f414, %p71;
	selp.f32 	%f453, %f452, %f447, %p78;
	selp.f32 	%f88, %f504, %f500, %p98;
	selp.f32 	%f558, %f557, %f552, %p118;
	cvt.u32.u16 	%r30, %rs20;
	setp.eq.s32 	%p138, %r309, 0;
	sub.f32 	%f604, %f138, %f600;
	selp.f32 	%f608, %f607, %f602, %p139;
	abs.f32 	%f609, %f690;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r58, [%rd71];
	mov.b32 	%r161, %f179;
	mov.b32 	%r160, %f3;
	mov.b32 	%r179, %f248;
	mov.b32 	%r178, %f12;
	mov.b32 	%r197, %f317;
	mov.b32 	%r196, %f21;
	mov.b32 	%r215, %f385;
	mov.b32 	%r214, %f30;
	mov.b32 	%r217, %f420;
	mov.b32 	%r218, %f453;
	mov.b32 	%r220, %f417;
	mov.b32 	%r221, %f450;
	mov.b32 	%r277, %f558;
	mov.b32 	%r276, %f88;
	mov.b32 	%r283, %f555;
	mov.b32 	%r282, %f87;
	setp.eq.s32 	%p133, %r17, %r30;
	selp.f32 	%f605, %f600, %f604, %p138;
	setp.gt.f32 	%p140, %f609, 0f4B800000;
	add.f32 	%f610, %f608, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r159, %r161, %r160;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r177, %r179, %r178;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r195, %r197, %r196;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r213, %r215, %r214;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r216, %r218, %r217;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r219, %r221, %r220;
	// end inline asm
	xor.b32  	%r280, %r283, -2147483648;
	xor.b32  	%r279, %r282, -2147483648;
	or.b16  	%rs21, %rs19, 1;
	selp.f32 	%f611, %f610, %f605, %p140;
	selp.f32 	%f612, 0f3F800000, 0f00000000, %p133;
	// begin inline asm
	cvt.rn.f16x2.f32 %r275, %r277, %r276;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r278, %r280, %r279;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r281, %r283, %r282;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r284, %r277, %r276;
	// end inline asm
	cvt.u32.u16 	%r31, %rs21;
	mul.f32 	%f106, %f611, %f612;
	mul.f32 	%f107, %f608, %f612;
	setp.eq.s32 	%p153, %r17, %r31;
	add.f32 	%f633, %f682, %f682;
	mov.b32 	%r328, %f633;
	and.b32  	%r329, %r328, -2147483648;
	or.b32  	%r330, %r329, 1056964608;
	mov.b32 	%f634, %r330;
	add.f32 	%f635, %f633, %f634;
	cvt.rzi.f32.f32 	%f636, %f635;
	abs.f32 	%f637, %f633;
	setp.gt.f32 	%p154, %f637, 0f4B000000;
	selp.f32 	%f638, %f633, %f636, %p154;
	cvt.rzi.f32.f32 	%f639, %f633;
	setp.lt.f32 	%p155, %f637, 0f3F000000;
	selp.f32 	%f640, %f639, %f638, %p155;
	cvt.rzi.s32.f32 	%r331, %f640;
	fma.rn.f32 	%f641, %f640, 0fBF000000, %f682;
	mul.f32 	%f642, %f641, %f641;
	fma.rn.f32 	%f643, %f642, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f644, %f642, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f645, %f643, %f642, 0fC0A55DF6;
	fma.rn.f32 	%f646, %f644, %f642, 0f4081E0CF;
	fma.rn.f32 	%f647, %f642, %f641, 0f00000000;
	fma.rn.f32 	%f648, %f646, %f642, 0fC09DE9E6;
	fma.rn.f32 	%f649, %f645, %f647, 0f00000000;
	fma.rn.f32 	%f650, %f648, %f642, 0f3F800000;
	fma.rn.f32 	%f651, %f641, 0f40490FDB, %f649;
	and.b32  	%r332, %r331, 1;
	setp.eq.b32 	%p156, %r332, 1;
	selp.f32 	%f652, %f650, %f651, %p156;
	selp.f32 	%f653, %f651, %f650, %p156;
	and.b32  	%r333, %r331, 2;
	setp.eq.s32 	%p157, %r333, 0;
	neg.f32 	%f654, %f652;
	selp.f32 	%f655, %f652, %f654, %p157;
	add.s32 	%r334, %r331, 1;
	and.b32  	%r335, %r334, 2;
	setp.eq.s32 	%p158, %r335, 0;
	sub.f32 	%f657, %f138, %f653;
	selp.f32 	%f658, %f653, %f657, %p158;
	cvt.rzi.f32.f32 	%f659, %f682;
	setp.eq.f32 	%p159, %f659, %f682;
	mul.f32 	%f660, %f682, 0f00000000;
	selp.f32 	%f661, %f660, %f655, %p159;
	abs.f32 	%f662, %f682;
	setp.gt.f32 	%p160, %f662, 0f4B800000;
	add.f32 	%f663, %f661, 0f3F800000;
	selp.f32 	%f664, %f663, %f658, %p160;
	selp.f32 	%f665, 0f3F800000, 0f00000000, %p153;
	mul.f32 	%f666, %f664, %f665;
	mul.f32 	%f667, %f661, %f665;
	mov.b32 	%r318, %f666;
	mov.b32 	%r317, %f106;
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	mov.b32 	%r324, %f667;
	xor.b32  	%r321, %r324, -2147483648;
	mov.b32 	%r323, %f107;
	xor.b32  	%r320, %r323, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r321, %r320;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r322, %r324, %r323;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r325, %r318, %r317;
	// end inline asm
	shl.b32 	%r337, %r129, 5;
	and.b32  	%r338, %r55, 12;
	cvt.u16.u32 	%rs22, %r56;
	mul.hi.u16 	%rs23, %rs22, -21845;
	shr.u16 	%rs24, %rs23, 8;
	mul.lo.s16 	%rs25, %rs24, 384;
	sub.s16 	%rs26, %rs22, %rs25;
	shl.b16 	%rs27, %rs26, 5;
	cvt.u32.u16 	%r339, %rs27;
	shl.b32 	%r340, %r2, 2;
	and.b32  	%r44, %r340, 24;
	and.b32  	%r45, %r2, 1;
	neg.s32 	%r341, %r45;
	and.b32  	%r46, %r55, 16;
	and.b32  	%r342, %r55, 28;
	or.b32  	%r343, %r342, %r339;
	add.s32 	%r47, %r343, %r337;
	and.b32  	%r48, %r1, 8;
	shl.b32 	%r344, %r1, 4;
	or.b32  	%r345, %r48, %r344;
	shr.u32 	%r346, %r345, 2;
	and.b32  	%r347, %r346, 14;
	or.b32  	%r348, %r347, %r46;
	and.b32  	%r349, %r70, 16;
	shl.b32 	%r350, %r2, 1;
	or.b32  	%r351, %r46, %r350;
	and.b32  	%r352, %r70, 32;
	or.b32  	%r353, %r351, %r352;
	shr.u32 	%r354, %r353, 2;
	and.b32  	%r355, %r3, 32;
	or.b32  	%r356, %r355, %r349;
	or.b32  	%r357, %r356, %r354;
	or.b32  	%r358, %r57, %r55;
	bfe.u32 	%r359, %r358, 1, 2;
	mad.lo.s32 	%r360, %r359, 65, %r357;
	shr.u32 	%r361, %r1, 4;
	or.b32  	%r362, %r348, 1;
	shl.b32 	%r363, %r127, 14;
	add.s32 	%r364, %r363, -49152;
	and.b32  	%r365, %r340, 4;
	or.b32  	%r366, %r365, %r14;
	and.b32  	%r367, %r56, 504;
	or.b32  	%r368, %r366, %r367;
	shl.b32 	%r369, %r368, 5;
	or.b32  	%r49, %r369, %r338;
	cvt.s64.s32 	%rd5, %r364;
	shr.u32 	%r370, %r60, 1;
	shr.u32 	%r371, %r2, 1;
	or.b32  	%r372, %r371, 4;
	or.b32  	%r373, %r371, 8;
	or.b32  	%r374, %r371, 12;
	or.b32  	%r375, %r371, 16;
	or.b32  	%r376, %r371, 20;
	or.b32  	%r377, %r371, 24;
	or.b32  	%r378, %r371, 28;
	setp.eq.s32 	%p162, %r45, 0;
	and.b32  	%r379, %r341, 130;
	mul.lo.s32 	%r380, %r361, 65;
	mul.lo.s32 	%r381, %r371, 289;
	add.s32 	%r382, %r348, %r379;
	add.s32 	%r383, %r382, %r380;
	add.s32 	%r384, %r383, %r381;
	mul.wide.u32 	%rd72, %r384, 4;
	mov.u64 	%rd73, shmem;
	add.s64 	%rd6, %rd73, %rd72;
	cvt.u64.u32 	%rd74, %r381;
	cvt.u64.u32 	%rd75, %r380;
	selp.b64 	%rd76, 0, 130, %p162;
	cvt.u64.u32 	%rd77, %r348;
	add.s64 	%rd78, %rd77, %rd76;
	add.s64 	%rd79, %rd78, %rd75;
	add.s64 	%rd80, %rd79, %rd74;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd7, %rd73, %rd81;
	mul.lo.s32 	%r385, %r372, 289;
	add.s32 	%r386, %r383, %r385;
	mul.wide.u32 	%rd82, %r386, 4;
	add.s64 	%rd8, %rd73, %rd82;
	cvt.u64.u32 	%rd83, %r385;
	add.s64 	%rd84, %rd79, %rd83;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd9, %rd73, %rd85;
	mul.lo.s32 	%r387, %r373, 289;
	add.s32 	%r388, %r383, %r387;
	mul.wide.u32 	%rd86, %r388, 4;
	add.s64 	%rd10, %rd73, %rd86;
	cvt.u64.u32 	%rd87, %r387;
	add.s64 	%rd88, %rd79, %rd87;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd11, %rd73, %rd89;
	mul.lo.s32 	%r389, %r374, 289;
	add.s32 	%r390, %r383, %r389;
	mul.wide.u32 	%rd90, %r390, 4;
	add.s64 	%rd12, %rd73, %rd90;
	cvt.u64.u32 	%rd91, %r389;
	add.s64 	%rd92, %rd79, %rd91;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd13, %rd73, %rd93;
	mul.lo.s32 	%r391, %r375, 289;
	add.s32 	%r392, %r383, %r391;
	mul.wide.u32 	%rd94, %r392, 4;
	add.s64 	%rd14, %rd73, %rd94;
	cvt.u64.u32 	%rd95, %r391;
	add.s64 	%rd96, %rd79, %rd95;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd15, %rd73, %rd97;
	mul.lo.s32 	%r393, %r376, 289;
	add.s32 	%r394, %r383, %r393;
	mul.wide.u32 	%rd98, %r394, 4;
	add.s64 	%rd16, %rd73, %rd98;
	cvt.u64.u32 	%rd99, %r393;
	add.s64 	%rd100, %rd79, %rd99;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd17, %rd73, %rd101;
	mul.lo.s32 	%r395, %r377, 289;
	add.s32 	%r396, %r383, %r395;
	mul.wide.u32 	%rd102, %r396, 4;
	add.s64 	%rd18, %rd73, %rd102;
	cvt.u64.u32 	%rd103, %r395;
	add.s64 	%rd104, %rd79, %rd103;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd19, %rd73, %rd105;
	mul.lo.s32 	%r397, %r378, 289;
	add.s32 	%r398, %r383, %r397;
	mul.wide.u32 	%rd106, %r398, 4;
	add.s64 	%rd20, %rd73, %rd106;
	cvt.u64.u32 	%rd107, %r397;
	add.s64 	%rd108, %rd79, %rd107;
	shl.b64 	%rd109, %rd108, 2;
	add.s64 	%rd21, %rd73, %rd109;
	and.b32  	%r399, %r1, 1;
	neg.s32 	%r400, %r399;
	and.b32  	%r401, %r400, 130;
	and.b32  	%r402, %r350, 2;
	or.b32  	%r403, %r402, %r361;
	mul.lo.s32 	%r404, %r403, 65;
	add.s32 	%r405, %r348, %r404;
	add.s32 	%r406, %r405, %r381;
	mul.wide.u32 	%rd110, %r406, 4;
	add.s64 	%rd22, %rd73, %rd110;
	cvt.u64.u32 	%rd111, %r404;
	add.s64 	%rd112, %rd111, %rd77;
	add.s64 	%rd113, %rd112, %rd74;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd23, %rd73, %rd114;
	add.s32 	%r407, %r404, %r46;
	cvt.u64.u32 	%rd115, %r407;
	cvt.u64.u32 	%rd116, %r347;
	add.s64 	%rd117, %rd115, %rd116;
	add.s64 	%rd118, %rd117, %rd74;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd24, %rd73, %rd119;
	cvt.u64.u32 	%rd120, %r362;
	add.s64 	%rd121, %rd111, %rd120;
	add.s64 	%rd122, %rd121, %rd74;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd25, %rd73, %rd123;
	add.s32 	%r408, %r405, %r385;
	mul.wide.u32 	%rd124, %r408, 4;
	add.s64 	%rd26, %rd73, %rd124;
	add.s64 	%rd125, %rd112, %rd83;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd27, %rd73, %rd126;
	add.s64 	%rd127, %rd117, %rd83;
	shl.b64 	%rd128, %rd127, 2;
	add.s64 	%rd28, %rd73, %rd128;
	add.s64 	%rd129, %rd121, %rd83;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd29, %rd73, %rd130;
	add.s32 	%r409, %r405, %r387;
	mul.wide.u32 	%rd131, %r409, 4;
	add.s64 	%rd30, %rd73, %rd131;
	add.s64 	%rd132, %rd112, %rd87;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd31, %rd73, %rd133;
	add.s64 	%rd134, %rd117, %rd87;
	shl.b64 	%rd135, %rd134, 2;
	add.s64 	%rd32, %rd73, %rd135;
	add.s64 	%rd136, %rd121, %rd87;
	shl.b64 	%rd137, %rd136, 2;
	add.s64 	%rd33, %rd73, %rd137;
	add.s32 	%r410, %r405, %r389;
	mul.wide.u32 	%rd138, %r410, 4;
	add.s64 	%rd34, %rd73, %rd138;
	add.s64 	%rd139, %rd112, %rd91;
	shl.b64 	%rd140, %rd139, 2;
	add.s64 	%rd35, %rd73, %rd140;
	add.s64 	%rd141, %rd117, %rd91;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd36, %rd73, %rd142;
	add.s64 	%rd143, %rd121, %rd91;
	shl.b64 	%rd144, %rd143, 2;
	add.s64 	%rd37, %rd73, %rd144;
	add.s32 	%r411, %r405, %r391;
	mul.wide.u32 	%rd145, %r411, 4;
	add.s64 	%rd38, %rd73, %rd145;
	add.s64 	%rd146, %rd112, %rd95;
	shl.b64 	%rd147, %rd146, 2;
	add.s64 	%rd39, %rd73, %rd147;
	add.s64 	%rd148, %rd117, %rd95;
	shl.b64 	%rd149, %rd148, 2;
	add.s64 	%rd40, %rd73, %rd149;
	add.s64 	%rd150, %rd121, %rd95;
	shl.b64 	%rd151, %rd150, 2;
	add.s64 	%rd41, %rd73, %rd151;
	add.s32 	%r412, %r405, %r393;
	mul.wide.u32 	%rd152, %r412, 4;
	add.s64 	%rd42, %rd73, %rd152;
	add.s64 	%rd153, %rd112, %rd99;
	shl.b64 	%rd154, %rd153, 2;
	add.s64 	%rd43, %rd73, %rd154;
	add.s64 	%rd155, %rd117, %rd99;
	shl.b64 	%rd156, %rd155, 2;
	add.s64 	%rd44, %rd73, %rd156;
	add.s64 	%rd157, %rd121, %rd99;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd45, %rd73, %rd158;
	add.s32 	%r413, %r405, %r395;
	mul.wide.u32 	%rd159, %r413, 4;
	add.s64 	%rd46, %rd73, %rd159;
	add.s64 	%rd160, %rd112, %rd103;
	shl.b64 	%rd161, %rd160, 2;
	add.s64 	%rd47, %rd73, %rd161;
	add.s64 	%rd162, %rd117, %rd103;
	shl.b64 	%rd163, %rd162, 2;
	add.s64 	%rd48, %rd73, %rd163;
	add.s64 	%rd164, %rd121, %rd103;
	shl.b64 	%rd165, %rd164, 2;
	add.s64 	%rd49, %rd73, %rd165;
	add.s32 	%r414, %r405, %r397;
	mul.wide.u32 	%rd166, %r414, 4;
	add.s64 	%rd50, %rd73, %rd166;
	add.s64 	%rd167, %rd112, %rd107;
	shl.b64 	%rd168, %rd167, 2;
	add.s64 	%rd51, %rd73, %rd168;
	add.s64 	%rd169, %rd117, %rd107;
	shl.b64 	%rd170, %rd169, 2;
	add.s64 	%rd52, %rd73, %rd170;
	add.s64 	%rd171, %rd121, %rd107;
	shl.b64 	%rd172, %rd171, 2;
	add.s64 	%rd53, %rd73, %rd172;
	mul.wide.u32 	%rd173, %r360, 4;
	add.s64 	%rd54, %rd73, %rd173;
	add.s32 	%r415, %r401, %r357;
	mad.lo.s32 	%r416, %r370, 65, %r415;
	mul.wide.u32 	%rd174, %r416, 4;
	add.s64 	%rd55, %rd73, %rd174;
	setp.eq.s32 	%p163, %r48, 0;
	mov.u16 	%rs93, 25600;
	mov.u16 	%rs67, 21504;
	mov.u16 	%rs101, 18432;
	mov.u32 	%r1301, %r1295;
	mov.u32 	%r1311, %r1295;
	mov.u32 	%r1310, %r1295;
	mov.u32 	%r53, %r1295;
	bra.uni 	$L__BB0_65;
$L__BB0_89:                             // %pass12277
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r1276, %r94, %r1130, %p163;
	selp.b32 	%r1277, %r1126, %r94, %p163;
	selp.b32 	%r1278, %r93, %r1122, %p163;
	selp.b32 	%r1279, %r1118, %r93, %p163;
	or.b32  	%r1281, %r1296, %r49;
	or.b32  	%r1313, %r1281, %r46;
	cvt.s64.s32 	%rd191, %r1313;
	add.s64 	%rd192, %rd191, %rd5;
	shr.u64 	%rd193, %rd192, 38;
	add.s64 	%rd194, %rd192, %rd193;
	shr.s64 	%rd195, %rd194, 26;
	setp.lt.s64 	%p192, %rd192, 0;
	and.b64  	%rd196, %rd194, -67108864;
	setp.ne.s64 	%p193, %rd196, %rd192;
	and.pred  	%p194, %p192, %p193;
	selp.u64 	%rd197, 1, 0, %p194;
	sub.s64 	%rd198, %rd197, %rd195;
	shl.b64 	%rd199, %rd198, 26;
	add.s64 	%rd200, %rd199, %rd192;
	shl.b64 	%rd201, %rd200, 2;
	add.s64 	%rd202, %rd3, %rd201;
	st.global.v4.u32 	[%rd202], {%r1279, %r1277, %r1278, %r1276};
$L__BB0_90:                             // %pass12393
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r1284, %r1313, 65536;
	cvt.s64.s32 	%rd203, %r1284;
	add.s64 	%rd204, %rd203, %rd5;
	shr.u64 	%rd205, %rd204, 38;
	add.s64 	%rd206, %rd204, %rd205;
	shr.s64 	%rd207, %rd206, 26;
	setp.lt.s64 	%p195, %rd204, 0;
	and.b64  	%rd208, %rd206, -67108864;
	setp.ne.s64 	%p196, %rd208, %rd204;
	and.pred  	%p197, %p195, %p196;
	selp.u64 	%rd209, 1, 0, %p197;
	sub.s64 	%rd210, %rd209, %rd207;
	shl.b64 	%rd211, %rd210, 26;
	add.s64 	%rd212, %rd211, %rd204;
	shl.b64 	%rd213, %rd212, 2;
	add.s64 	%rd214, %rd3, %rd213;
	st.global.v4.u32 	[%rd214], {%r95, %r97, %r96, %r98};
	or.b32  	%r1285, %r1313, 131072;
	cvt.s64.s32 	%rd215, %r1285;
	add.s64 	%rd216, %rd215, %rd5;
	shr.u64 	%rd217, %rd216, 38;
	add.s64 	%rd218, %rd216, %rd217;
	shr.s64 	%rd219, %rd218, 26;
	setp.lt.s64 	%p198, %rd216, 0;
	and.b64  	%rd220, %rd218, -67108864;
	setp.ne.s64 	%p199, %rd220, %rd216;
	and.pred  	%p200, %p198, %p199;
	selp.u64 	%rd221, 1, 0, %p200;
	sub.s64 	%rd222, %rd221, %rd219;
	shl.b64 	%rd223, %rd222, 26;
	add.s64 	%rd224, %rd223, %rd216;
	shl.b64 	%rd225, %rd224, 2;
	add.s64 	%rd226, %rd3, %rd225;
	st.global.v4.u32 	[%rd226], {%r99, %r101, %r100, %r102};
	or.b32  	%r1286, %r1313, 196608;
	cvt.s64.s32 	%rd227, %r1286;
	add.s64 	%rd228, %rd227, %rd5;
	shr.u64 	%rd229, %rd228, 38;
	add.s64 	%rd230, %rd228, %rd229;
	shr.s64 	%rd231, %rd230, 26;
	setp.lt.s64 	%p201, %rd228, 0;
	and.b64  	%rd232, %rd230, -67108864;
	setp.ne.s64 	%p202, %rd232, %rd228;
	and.pred  	%p203, %p201, %p202;
	selp.u64 	%rd233, 1, 0, %p203;
	sub.s64 	%rd234, %rd233, %rd231;
	shl.b64 	%rd235, %rd234, 26;
	add.s64 	%rd236, %rd235, %rd228;
	shl.b64 	%rd237, %rd236, 2;
	add.s64 	%rd238, %rd3, %rd237;
	st.global.v4.u32 	[%rd238], {%r103, %r105, %r104, %r106};
	or.b32  	%r1287, %r1313, 262144;
	cvt.s64.s32 	%rd239, %r1287;
	add.s64 	%rd240, %rd239, %rd5;
	shr.u64 	%rd241, %rd240, 38;
	add.s64 	%rd242, %rd240, %rd241;
	shr.s64 	%rd243, %rd242, 26;
	setp.lt.s64 	%p204, %rd240, 0;
	and.b64  	%rd244, %rd242, -67108864;
	setp.ne.s64 	%p205, %rd244, %rd240;
	and.pred  	%p206, %p204, %p205;
	selp.u64 	%rd245, 1, 0, %p206;
	sub.s64 	%rd246, %rd245, %rd243;
	shl.b64 	%rd247, %rd246, 26;
	add.s64 	%rd248, %rd247, %rd240;
	shl.b64 	%rd249, %rd248, 2;
	add.s64 	%rd250, %rd3, %rd249;
	st.global.v4.u32 	[%rd250], {%r107, %r109, %r108, %r110};
	or.b32  	%r1288, %r1313, 327680;
	cvt.s64.s32 	%rd251, %r1288;
	add.s64 	%rd252, %rd251, %rd5;
	shr.u64 	%rd253, %rd252, 38;
	add.s64 	%rd254, %rd252, %rd253;
	shr.s64 	%rd255, %rd254, 26;
	setp.lt.s64 	%p207, %rd252, 0;
	and.b64  	%rd256, %rd254, -67108864;
	setp.ne.s64 	%p208, %rd256, %rd252;
	and.pred  	%p209, %p207, %p208;
	selp.u64 	%rd257, 1, 0, %p209;
	sub.s64 	%rd258, %rd257, %rd255;
	shl.b64 	%rd259, %rd258, 26;
	add.s64 	%rd260, %rd259, %rd252;
	shl.b64 	%rd261, %rd260, 2;
	add.s64 	%rd262, %rd3, %rd261;
	st.global.v4.u32 	[%rd262], {%r111, %r113, %r112, %r114};
	or.b32  	%r1289, %r1313, 393216;
	cvt.s64.s32 	%rd263, %r1289;
	add.s64 	%rd264, %rd263, %rd5;
	shr.u64 	%rd265, %rd264, 38;
	add.s64 	%rd266, %rd264, %rd265;
	shr.s64 	%rd267, %rd266, 26;
	setp.lt.s64 	%p210, %rd264, 0;
	and.b64  	%rd268, %rd266, -67108864;
	setp.ne.s64 	%p211, %rd268, %rd264;
	and.pred  	%p212, %p210, %p211;
	selp.u64 	%rd269, 1, 0, %p212;
	sub.s64 	%rd270, %rd269, %rd267;
	shl.b64 	%rd271, %rd270, 26;
	add.s64 	%rd272, %rd271, %rd264;
	shl.b64 	%rd273, %rd272, 2;
	add.s64 	%rd274, %rd3, %rd273;
	st.global.v4.u32 	[%rd274], {%r115, %r117, %r116, %r118};
	or.b32  	%r1290, %r1313, 458752;
	cvt.s64.s32 	%rd275, %r1290;
	add.s64 	%rd276, %rd275, %rd5;
	shr.u64 	%rd277, %rd276, 38;
	add.s64 	%rd278, %rd276, %rd277;
	shr.s64 	%rd279, %rd278, 26;
	setp.lt.s64 	%p213, %rd276, 0;
	and.b64  	%rd280, %rd278, -67108864;
	setp.ne.s64 	%p214, %rd280, %rd276;
	and.pred  	%p215, %p213, %p214;
	selp.u64 	%rd281, 1, 0, %p215;
	sub.s64 	%rd282, %rd281, %rd279;
	shl.b64 	%rd283, %rd282, 26;
	add.s64 	%rd284, %rd283, %rd276;
	shl.b64 	%rd285, %rd284, 2;
	add.s64 	%rd286, %rd3, %rd285;
	st.global.v4.u32 	[%rd286], {%r119, %r121, %r120, %r122};
	setp.ne.s32 	%p216, %r53, 32512;
	add.s32 	%r53, %r53, 256;
	add.s32 	%r1291, %r53, %r125;
	setp.lt.s32 	%p217, %r1291, %r126;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_91;
$L__BB0_65:                             // %L1256
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	or.b32  	%r54, %r53, %r44;
	or.b32  	%r546, %r54, %r45;
	or.b32  	%r547, %r546, %r15;
	or.b32  	%r548, %r547, %r16;
	add.s32 	%r549, %r548, %r125;
	mad.lo.s32 	%r550, %r549, 12288, %r47;
	mul.hi.s32 	%r551, %r550, 715827883;
	shr.u32 	%r552, %r551, 31;
	shr.s32 	%r553, %r551, 26;
	add.s32 	%r554, %r553, %r552;
	setp.lt.s32 	%p164, %r550, 0;
	mul.lo.s32 	%r555, %r554, 402653184;
	setp.ne.s32 	%p165, %r555, %r550;
	and.pred  	%p166, %p164, %p165;
	selp.s32 	%r556, -1, 0, %p166;
	add.s32 	%r557, %r554, %r556;
	mad.lo.s32 	%r558, %r557, -402653184, %r550;
	mul.wide.s32 	%rd175, %r558, 4;
	add.s64 	%rd176, %rd2, %rd175;
	ld.global.v4.u32 	{%r559, %r560, %r561, %r562}, [%rd176];
	or.b32  	%r563, %r548, 32;
	add.s32 	%r564, %r563, %r125;
	mad.lo.s32 	%r565, %r564, 12288, %r47;
	mul.hi.s32 	%r566, %r565, 715827883;
	shr.u32 	%r567, %r566, 31;
	shr.s32 	%r568, %r566, 26;
	add.s32 	%r569, %r568, %r567;
	setp.lt.s32 	%p167, %r565, 0;
	mul.lo.s32 	%r570, %r569, 402653184;
	setp.ne.s32 	%p168, %r570, %r565;
	and.pred  	%p169, %p167, %p168;
	selp.s32 	%r571, -1, 0, %p169;
	add.s32 	%r572, %r569, %r571;
	mad.lo.s32 	%r573, %r572, -402653184, %r565;
	mul.wide.s32 	%rd177, %r573, 4;
	add.s64 	%rd178, %rd2, %rd177;
	ld.global.v4.u32 	{%r574, %r575, %r576, %r577}, [%rd178];
	or.b32  	%r578, %r548, 64;
	add.s32 	%r579, %r578, %r125;
	mad.lo.s32 	%r580, %r579, 12288, %r47;
	mul.hi.s32 	%r581, %r580, 715827883;
	shr.u32 	%r582, %r581, 31;
	shr.s32 	%r583, %r581, 26;
	add.s32 	%r584, %r583, %r582;
	setp.lt.s32 	%p170, %r580, 0;
	mul.lo.s32 	%r585, %r584, 402653184;
	setp.ne.s32 	%p171, %r585, %r580;
	and.pred  	%p172, %p170, %p171;
	selp.s32 	%r586, -1, 0, %p172;
	add.s32 	%r587, %r584, %r586;
	mad.lo.s32 	%r588, %r587, -402653184, %r580;
	mul.wide.s32 	%rd179, %r588, 4;
	add.s64 	%rd180, %rd2, %rd179;
	ld.global.v4.u32 	{%r589, %r590, %r591, %r592}, [%rd180];
	or.b32  	%r593, %r548, 96;
	add.s32 	%r594, %r593, %r125;
	mad.lo.s32 	%r595, %r594, 12288, %r47;
	mul.hi.s32 	%r596, %r595, 715827883;
	shr.u32 	%r597, %r596, 31;
	shr.s32 	%r598, %r596, 26;
	add.s32 	%r599, %r598, %r597;
	setp.lt.s32 	%p173, %r595, 0;
	mul.lo.s32 	%r600, %r599, 402653184;
	setp.ne.s32 	%p174, %r600, %r595;
	and.pred  	%p175, %p173, %p174;
	selp.s32 	%r601, -1, 0, %p175;
	add.s32 	%r602, %r599, %r601;
	mad.lo.s32 	%r603, %r602, -402653184, %r595;
	mul.wide.s32 	%rd181, %r603, 4;
	add.s64 	%rd182, %rd2, %rd181;
	ld.global.v4.u32 	{%r604, %r605, %r606, %r607}, [%rd182];
	or.b32  	%r608, %r548, 128;
	add.s32 	%r609, %r608, %r125;
	mad.lo.s32 	%r610, %r609, 12288, %r47;
	mul.hi.s32 	%r611, %r610, 715827883;
	shr.u32 	%r612, %r611, 31;
	shr.s32 	%r613, %r611, 26;
	add.s32 	%r614, %r613, %r612;
	setp.lt.s32 	%p176, %r610, 0;
	mul.lo.s32 	%r615, %r614, 402653184;
	setp.ne.s32 	%p177, %r615, %r610;
	and.pred  	%p178, %p176, %p177;
	selp.s32 	%r616, -1, 0, %p178;
	add.s32 	%r617, %r614, %r616;
	mad.lo.s32 	%r618, %r617, -402653184, %r610;
	mul.wide.s32 	%rd183, %r618, 4;
	add.s64 	%rd184, %rd2, %rd183;
	ld.global.v4.u32 	{%r619, %r620, %r621, %r622}, [%rd184];
	or.b32  	%r623, %r548, 160;
	add.s32 	%r624, %r623, %r125;
	mad.lo.s32 	%r625, %r624, 12288, %r47;
	mul.hi.s32 	%r626, %r625, 715827883;
	shr.u32 	%r627, %r626, 31;
	shr.s32 	%r628, %r626, 26;
	add.s32 	%r629, %r628, %r627;
	setp.lt.s32 	%p179, %r625, 0;
	mul.lo.s32 	%r630, %r629, 402653184;
	setp.ne.s32 	%p180, %r630, %r625;
	and.pred  	%p181, %p179, %p180;
	selp.s32 	%r631, -1, 0, %p181;
	add.s32 	%r632, %r629, %r631;
	mad.lo.s32 	%r633, %r632, -402653184, %r625;
	mul.wide.s32 	%rd185, %r633, 4;
	add.s64 	%rd186, %rd2, %rd185;
	ld.global.v4.u32 	{%r634, %r635, %r636, %r637}, [%rd186];
	or.b32  	%r638, %r548, 192;
	add.s32 	%r639, %r638, %r125;
	mad.lo.s32 	%r640, %r639, 12288, %r47;
	mul.hi.s32 	%r641, %r640, 715827883;
	shr.u32 	%r642, %r641, 31;
	shr.s32 	%r643, %r641, 26;
	add.s32 	%r644, %r643, %r642;
	setp.lt.s32 	%p182, %r640, 0;
	mul.lo.s32 	%r645, %r644, 402653184;
	setp.ne.s32 	%p183, %r645, %r640;
	and.pred  	%p184, %p182, %p183;
	selp.s32 	%r646, -1, 0, %p184;
	add.s32 	%r647, %r644, %r646;
	mad.lo.s32 	%r648, %r647, -402653184, %r640;
	mul.wide.s32 	%rd187, %r648, 4;
	add.s64 	%rd188, %rd2, %rd187;
	ld.global.v4.u32 	{%r649, %r650, %r651, %r652}, [%rd188];
	or.b32  	%r653, %r548, 224;
	add.s32 	%r654, %r653, %r125;
	mad.lo.s32 	%r655, %r654, 12288, %r47;
	mul.hi.s32 	%r656, %r655, 715827883;
	shr.u32 	%r657, %r656, 31;
	shr.s32 	%r658, %r656, 26;
	add.s32 	%r659, %r658, %r657;
	setp.lt.s32 	%p185, %r655, 0;
	mul.lo.s32 	%r660, %r659, 402653184;
	setp.ne.s32 	%p186, %r660, %r655;
	and.pred  	%p187, %p185, %p186;
	selp.s32 	%r661, -1, 0, %p187;
	add.s32 	%r662, %r659, %r661;
	mad.lo.s32 	%r663, %r662, -402653184, %r655;
	mul.wide.s32 	%rd189, %r663, 4;
	add.s64 	%rd190, %rd2, %rd189;
	ld.global.v4.u32 	{%r664, %r665, %r666, %r667}, [%rd190];
	selp.b32 	%r668, %r561, %r559, %p163;
	shfl.sync.bfly.b32	%r669, %r668, 8, 31, -1;
	selp.b32 	%r418, %r559, %r669, %p163;
	selp.b32 	%r419, %r669, %r561, %p163;
	selp.b32 	%r670, %r562, %r560, %p163;
	shfl.sync.bfly.b32	%r671, %r670, 8, 31, -1;
	selp.b32 	%r426, %r560, %r671, %p163;
	selp.b32 	%r427, %r671, %r562, %p163;
	selp.b32 	%r672, %r576, %r574, %p163;
	shfl.sync.bfly.b32	%r673, %r672, 8, 31, -1;
	selp.b32 	%r434, %r574, %r673, %p163;
	selp.b32 	%r435, %r673, %r576, %p163;
	selp.b32 	%r674, %r577, %r575, %p163;
	shfl.sync.bfly.b32	%r675, %r674, 8, 31, -1;
	selp.b32 	%r442, %r575, %r675, %p163;
	selp.b32 	%r443, %r675, %r577, %p163;
	selp.b32 	%r676, %r591, %r589, %p163;
	shfl.sync.bfly.b32	%r677, %r676, 8, 31, -1;
	selp.b32 	%r450, %r589, %r677, %p163;
	selp.b32 	%r451, %r677, %r591, %p163;
	selp.b32 	%r678, %r592, %r590, %p163;
	shfl.sync.bfly.b32	%r679, %r678, 8, 31, -1;
	selp.b32 	%r458, %r590, %r679, %p163;
	selp.b32 	%r459, %r679, %r592, %p163;
	selp.b32 	%r680, %r606, %r604, %p163;
	shfl.sync.bfly.b32	%r681, %r680, 8, 31, -1;
	selp.b32 	%r466, %r604, %r681, %p163;
	selp.b32 	%r467, %r681, %r606, %p163;
	selp.b32 	%r682, %r607, %r605, %p163;
	shfl.sync.bfly.b32	%r683, %r682, 8, 31, -1;
	selp.b32 	%r474, %r605, %r683, %p163;
	selp.b32 	%r475, %r683, %r607, %p163;
	selp.b32 	%r684, %r621, %r619, %p163;
	shfl.sync.bfly.b32	%r685, %r684, 8, 31, -1;
	selp.b32 	%r482, %r619, %r685, %p163;
	selp.b32 	%r483, %r685, %r621, %p163;
	selp.b32 	%r686, %r622, %r620, %p163;
	shfl.sync.bfly.b32	%r687, %r686, 8, 31, -1;
	selp.b32 	%r490, %r620, %r687, %p163;
	selp.b32 	%r491, %r687, %r622, %p163;
	selp.b32 	%r688, %r636, %r634, %p163;
	shfl.sync.bfly.b32	%r689, %r688, 8, 31, -1;
	selp.b32 	%r498, %r634, %r689, %p163;
	selp.b32 	%r499, %r689, %r636, %p163;
	selp.b32 	%r690, %r637, %r635, %p163;
	shfl.sync.bfly.b32	%r691, %r690, 8, 31, -1;
	selp.b32 	%r506, %r635, %r691, %p163;
	selp.b32 	%r507, %r691, %r637, %p163;
	selp.b32 	%r692, %r651, %r649, %p163;
	shfl.sync.bfly.b32	%r693, %r692, 8, 31, -1;
	selp.b32 	%r514, %r649, %r693, %p163;
	selp.b32 	%r515, %r693, %r651, %p163;
	selp.b32 	%r694, %r652, %r650, %p163;
	shfl.sync.bfly.b32	%r695, %r694, 8, 31, -1;
	selp.b32 	%r522, %r650, %r695, %p163;
	selp.b32 	%r523, %r695, %r652, %p163;
	selp.b32 	%r696, %r666, %r664, %p163;
	shfl.sync.bfly.b32	%r697, %r696, 8, 31, -1;
	selp.b32 	%r530, %r664, %r697, %p163;
	selp.b32 	%r531, %r697, %r666, %p163;
	selp.b32 	%r698, %r667, %r665, %p163;
	shfl.sync.bfly.b32	%r699, %r698, 8, 31, -1;
	selp.b32 	%r538, %r665, %r699, %p163;
	selp.b32 	%r539, %r699, %r667, %p163;
	mov.u32 	%r540, 21520;
	// begin inline asm
	prmt.b32 %r417, %r418, %r419, %r540;
	// end inline asm
	mov.u32 	%r544, 30258;
	// begin inline asm
	prmt.b32 %r421, %r418, %r419, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r425, %r426, %r427, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r429, %r426, %r427, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r433, %r434, %r435, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r437, %r434, %r435, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r441, %r442, %r443, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r445, %r442, %r443, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r449, %r450, %r451, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r453, %r450, %r451, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r457, %r458, %r459, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r461, %r458, %r459, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r465, %r466, %r467, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r469, %r466, %r467, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r473, %r474, %r475, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r477, %r474, %r475, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r481, %r482, %r483, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r485, %r482, %r483, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r489, %r490, %r491, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r493, %r490, %r491, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r497, %r498, %r499, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r501, %r498, %r499, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r505, %r506, %r507, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r506, %r507, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r514, %r515, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r514, %r515, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r522, %r523, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r522, %r523, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r530, %r531, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r530, %r531, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r538, %r539, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r538, %r539, %r544;
	// end inline asm
	st.shared.u32 	[%rd6], %r417;
	st.shared.u32 	[%rd7+128], %r421;
	st.shared.u32 	[%rd7+4], %r425;
	st.shared.u32 	[%rd7+132], %r429;
	st.shared.u32 	[%rd8], %r433;
	st.shared.u32 	[%rd9+128], %r437;
	st.shared.u32 	[%rd9+4], %r441;
	st.shared.u32 	[%rd9+132], %r445;
	st.shared.u32 	[%rd10], %r449;
	st.shared.u32 	[%rd11+128], %r453;
	st.shared.u32 	[%rd11+4], %r457;
	st.shared.u32 	[%rd11+132], %r461;
	st.shared.u32 	[%rd12], %r465;
	st.shared.u32 	[%rd13+128], %r469;
	st.shared.u32 	[%rd13+4], %r473;
	st.shared.u32 	[%rd13+132], %r477;
	st.shared.u32 	[%rd14], %r481;
	st.shared.u32 	[%rd15+128], %r485;
	st.shared.u32 	[%rd15+4], %r489;
	st.shared.u32 	[%rd15+132], %r493;
	st.shared.u32 	[%rd16], %r497;
	st.shared.u32 	[%rd17+128], %r501;
	st.shared.u32 	[%rd17+4], %r505;
	st.shared.u32 	[%rd17+132], %r509;
	st.shared.u32 	[%rd18], %r513;
	st.shared.u32 	[%rd19+128], %r517;
	st.shared.u32 	[%rd19+4], %r521;
	st.shared.u32 	[%rd19+132], %r525;
	st.shared.u32 	[%rd20], %r529;
	st.shared.u32 	[%rd21+128], %r533;
	st.shared.u32 	[%rd21+4], %r537;
	st.shared.u32 	[%rd21+132], %r541;
	bar.sync 	0;
	mov.u32 	%r1309, 256;
	mov.u64 	%rd291, %rd55;
	mov.u64 	%rd292, %rd54;
	mov.u32 	%r1312, %r1301;
$L__BB0_66:                             // %pass7777
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1301, %r1311;
	mov.u32 	%r1311, %r1310;
	ld.shared.u32 	%r1310, [%rd291];
	// begin inline asm
	mov.b32 %r705, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r716, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r704, %r1310, -2004318072;
	mov.u32 	%r703, 983055;
	// begin inline asm
	lop3.b32 %r702, %r703, %r704, %r705, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r706, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r707, %r705, %r706;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r710, %r702, %r707;
	// end inline asm
	mov.u32 	%r714, 15728880;
	// begin inline asm
	lop3.b32 %r713, %r714, %r704, %r716, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r717, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r718, %r716, %r717;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r721, %r713, %r718;
	// end inline asm
	shr.u32 	%r726, %r704, 8;
	// begin inline asm
	lop3.b32 %r724, %r703, %r726, %r705, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r728, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r729, %r705, %r728;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r732, %r724, %r729;
	// end inline asm
	// begin inline asm
	lop3.b32 %r735, %r714, %r726, %r716, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r739, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r740, %r716, %r739;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r743, %r735, %r740;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r746, %r213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r748, %r746, %r710;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r751, %r213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r753, %r751, %r721;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r756, %r213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r758, %r756, %r732;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r761, %r213;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r763, %r761, %r743;
	// end inline asm
	// begin inline asm
	mov.b32 %r771, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r782, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r770, %r1312, -2004318072;
	// begin inline asm
	lop3.b32 %r768, %r703, %r770, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r773, %r771, %r772;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r776, %r768, %r773;
	// end inline asm
	// begin inline asm
	lop3.b32 %r779, %r714, %r770, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r784, %r782, %r783;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r787, %r779, %r784;
	// end inline asm
	shr.u32 	%r792, %r770, 8;
	// begin inline asm
	lop3.b32 %r790, %r703, %r792, %r771, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r794, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r795, %r771, %r794;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r798, %r790, %r795;
	// end inline asm
	// begin inline asm
	lop3.b32 %r801, %r714, %r792, %r782, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r805, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r806, %r782, %r805;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r809, %r801, %r806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r812, %r159, %r776, %r748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r816, %r159, %r787, %r753;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r820, %r159, %r798, %r758;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r824, %r159, %r809, %r763;
	// end inline asm
	// begin inline asm
	mov.b32 %r833, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r844, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r832, %r1301, -2004318072;
	// begin inline asm
	lop3.b32 %r830, %r703, %r832, %r833, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r834, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r835, %r833, %r834;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r838, %r830, %r835;
	// end inline asm
	// begin inline asm
	lop3.b32 %r841, %r714, %r832, %r844, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r845, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r846, %r844, %r845;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r849, %r841, %r846;
	// end inline asm
	shr.u32 	%r854, %r832, 8;
	// begin inline asm
	lop3.b32 %r852, %r703, %r854, %r833, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r856, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r857, %r833, %r856;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r860, %r852, %r857;
	// end inline asm
	// begin inline asm
	lop3.b32 %r863, %r714, %r854, %r844, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r867, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r868, %r844, %r867;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r871, %r863, %r868;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r874, %r177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r876, %r874, %r838, %r812;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r880, %r177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r882, %r880, %r849, %r816;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r886, %r177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r888, %r886, %r860, %r820;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r892, %r177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r894, %r892, %r871, %r824;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs67, %rs67};
	// end inline asm
	xor.b32  	%r902, %r1311, -2004318072;
	// begin inline asm
	lop3.b32 %r900, %r703, %r902, %r903, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r905, %r903, %r904;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r908, %r900, %r905;
	// end inline asm
	// begin inline asm
	lop3.b32 %r911, %r714, %r902, %r914, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r916, %r914, %r915;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r919, %r911, %r916;
	// end inline asm
	shr.u32 	%r924, %r902, 8;
	// begin inline asm
	lop3.b32 %r922, %r703, %r924, %r903, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r926, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r927, %r903, %r926;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r930, %r922, %r927;
	// end inline asm
	// begin inline asm
	lop3.b32 %r933, %r714, %r924, %r914, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r938, %r914, %r937;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r941, %r933, %r938;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r967, %r195, %r908, %r876;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r964, %r195, %r919, %r882;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r976, %r195, %r930, %r888;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r973, %r195, %r941, %r894;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r960, %r219;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r962, %r960, %r964;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r965, %r216, %r967, %r962;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r969, %r219;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r971, %r969, %r973;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r974, %r216, %r976, %r971;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r978, %r219, %r967;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r981, %r216, %r964, %r978;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r985, %r219, %r976;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r988, %r216, %r973, %r985;
	// end inline asm
	mov.u32 	%r1000, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r992, %r993}, {%r275, %r281, %r278, %r284}, {%r965, %r981}, {%r1000, %r1000};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1002, %r1003}, {%r275, %r281, %r278, %r284}, {%r974, %r988}, {%r1000, %r1000};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1012, %r1013}, {%r316, %r322, %r319, %r325}, {%r992, %r993}, {%r1000, %r1000};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1022, %r1023}, {%r316, %r322, %r319, %r325}, {%r1002, %r1003}, {%r1000, %r1000};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1032, %r58, %r1012;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1035, %r58, %r1013;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1038, %r58, %r1022;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1041, %r58, %r1023;
	// end inline asm
	mov.u16 	%rs76, -14592;
	// begin inline asm
	mov.b32 %r1044, {%rs76, %rs76};
	// end inline asm
	mov.u16 	%rs78, 18176;
	// begin inline asm
	mov.b32 %r1045, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1046, %r1032, %r1044;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1049, %r1046, %r1045;
	// end inline asm
	// begin inline asm
	mov.b32 %r1052, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1053, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1054, %r1035, %r1052;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1057, %r1054, %r1053;
	// end inline asm
	// begin inline asm
	mov.b32 %r1060, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1061, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1062, %r1038, %r1060;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1065, %r1062, %r1061;
	// end inline asm
	// begin inline asm
	mov.b32 %r1068, {%rs76, %rs76};
	// end inline asm
	// begin inline asm
	mov.b32 %r1069, {%rs78, %rs78};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1070, %r1041, %r1068;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1073, %r1070, %r1069;
	// end inline asm
	// begin inline asm
	mov.b32 %r1079, {%rs93, %rs93};
	// end inline asm
	// begin inline asm
	mov.b32 %r1077, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1078, %r1079, %r1077;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1081, %r1049, %r1078;
	// end inline asm
	// begin inline asm
	mov.b32 %r1084, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1085, %r1079, %r1084;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1088, %r1057, %r1085;
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1092, %r1079, %r1091;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1095, %r1065, %r1092;
	// end inline asm
	// begin inline asm
	mov.b32 %r1098, {%rs101, %rs101};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1099, %r1079, %r1098;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1102, %r1073, %r1099;
	// end inline asm
	mov.u32 	%r1108, 25152;
	// begin inline asm
	prmt.b32 %r1105, %r1081, %r1095, %r1108;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1109, %r1088, %r1102, %r1108;
	// end inline asm
	shl.b32 	%r1116, %r1109, 4;
	mov.u32 	%r1114, 252645135;
	// begin inline asm
	lop3.b32 %r1113, %r1114, %r1105, %r1116, 202;
	// end inline asm
	xor.b32  	%r1117, %r1113, -2004318072;
	st.shared.u32 	[%rd292], %r1117;
	add.s32 	%r1309, %r1309, -8;
	add.s64 	%rd292, %rd292, 1156;
	add.s64 	%rd291, %rd291, 1156;
	setp.eq.s32 	%p188, %r1309, 0;
	mov.u32 	%r1312, %r1301;
	@%p188 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit13260
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r1123, [%rd22];
	ld.shared.u32 	%r1124, [%rd23+128];
	ld.shared.u32 	%r1131, [%rd24+4];
	ld.shared.u32 	%r1132, [%rd25+128];
	ld.shared.u32 	%r1139, [%rd26];
	ld.shared.u32 	%r1140, [%rd27+128];
	ld.shared.u32 	%r1147, [%rd28+4];
	ld.shared.u32 	%r1148, [%rd29+128];
	ld.shared.u32 	%r1155, [%rd30];
	ld.shared.u32 	%r1156, [%rd31+128];
	ld.shared.u32 	%r1163, [%rd32+4];
	ld.shared.u32 	%r1164, [%rd33+128];
	ld.shared.u32 	%r1171, [%rd34];
	ld.shared.u32 	%r1172, [%rd35+128];
	ld.shared.u32 	%r1179, [%rd36+4];
	ld.shared.u32 	%r1180, [%rd37+128];
	ld.shared.u32 	%r1187, [%rd38];
	ld.shared.u32 	%r1188, [%rd39+128];
	ld.shared.u32 	%r1195, [%rd40+4];
	ld.shared.u32 	%r1196, [%rd41+128];
	ld.shared.u32 	%r1203, [%rd42];
	ld.shared.u32 	%r1204, [%rd43+128];
	ld.shared.u32 	%r1211, [%rd44+4];
	ld.shared.u32 	%r1212, [%rd45+128];
	ld.shared.u32 	%r1219, [%rd46];
	ld.shared.u32 	%r1220, [%rd47+128];
	ld.shared.u32 	%r1227, [%rd48+4];
	ld.shared.u32 	%r1228, [%rd49+128];
	ld.shared.u32 	%r1235, [%rd50];
	ld.shared.u32 	%r1236, [%rd51+128];
	ld.shared.u32 	%r1243, [%rd52+4];
	ld.shared.u32 	%r1244, [%rd53+128];
	// begin inline asm
	prmt.b32 %r1118, %r1123, %r1124, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1122, %r1123, %r1124, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1126, %r1131, %r1132, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1130, %r1131, %r1132, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1134, %r1139, %r1140, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1138, %r1139, %r1140, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1142, %r1147, %r1148, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1146, %r1147, %r1148, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1150, %r1155, %r1156, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1154, %r1155, %r1156, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1158, %r1163, %r1164, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1162, %r1163, %r1164, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1166, %r1171, %r1172, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1170, %r1171, %r1172, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1174, %r1179, %r1180, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1178, %r1179, %r1180, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1182, %r1187, %r1188, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1186, %r1187, %r1188, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1190, %r1195, %r1196, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1194, %r1195, %r1196, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1198, %r1203, %r1204, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1202, %r1203, %r1204, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1206, %r1211, %r1212, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1210, %r1211, %r1212, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1214, %r1219, %r1220, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1218, %r1219, %r1220, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1222, %r1227, %r1228, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1226, %r1227, %r1228, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1230, %r1235, %r1236, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1234, %r1235, %r1236, %r544;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1238, %r1243, %r1244, %r540;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1242, %r1243, %r1244, %r544;
	// end inline asm
	selp.b32 	%r1246, %r1122, %r1118, %p163;
	shfl.sync.bfly.b32	%r93, %r1246, 8, 31, -1;
	selp.b32 	%r1247, %r1130, %r1126, %p163;
	shfl.sync.bfly.b32	%r94, %r1247, 8, 31, -1;
	selp.b32 	%r1248, %r1138, %r1134, %p163;
	shfl.sync.bfly.b32	%r1249, %r1248, 8, 31, -1;
	selp.b32 	%r95, %r1134, %r1249, %p163;
	selp.b32 	%r96, %r1249, %r1138, %p163;
	selp.b32 	%r1250, %r1146, %r1142, %p163;
	shfl.sync.bfly.b32	%r1251, %r1250, 8, 31, -1;
	selp.b32 	%r97, %r1142, %r1251, %p163;
	selp.b32 	%r98, %r1251, %r1146, %p163;
	selp.b32 	%r1252, %r1154, %r1150, %p163;
	shfl.sync.bfly.b32	%r1253, %r1252, 8, 31, -1;
	selp.b32 	%r99, %r1150, %r1253, %p163;
	selp.b32 	%r100, %r1253, %r1154, %p163;
	selp.b32 	%r1254, %r1162, %r1158, %p163;
	shfl.sync.bfly.b32	%r1255, %r1254, 8, 31, -1;
	selp.b32 	%r101, %r1158, %r1255, %p163;
	selp.b32 	%r102, %r1255, %r1162, %p163;
	selp.b32 	%r1256, %r1170, %r1166, %p163;
	shfl.sync.bfly.b32	%r1257, %r1256, 8, 31, -1;
	selp.b32 	%r103, %r1166, %r1257, %p163;
	selp.b32 	%r104, %r1257, %r1170, %p163;
	selp.b32 	%r1258, %r1178, %r1174, %p163;
	shfl.sync.bfly.b32	%r1259, %r1258, 8, 31, -1;
	selp.b32 	%r105, %r1174, %r1259, %p163;
	selp.b32 	%r106, %r1259, %r1178, %p163;
	selp.b32 	%r1260, %r1186, %r1182, %p163;
	shfl.sync.bfly.b32	%r1261, %r1260, 8, 31, -1;
	selp.b32 	%r107, %r1182, %r1261, %p163;
	selp.b32 	%r108, %r1261, %r1186, %p163;
	selp.b32 	%r1262, %r1194, %r1190, %p163;
	shfl.sync.bfly.b32	%r1263, %r1262, 8, 31, -1;
	selp.b32 	%r109, %r1190, %r1263, %p163;
	selp.b32 	%r110, %r1263, %r1194, %p163;
	selp.b32 	%r1264, %r1202, %r1198, %p163;
	shfl.sync.bfly.b32	%r1265, %r1264, 8, 31, -1;
	selp.b32 	%r111, %r1198, %r1265, %p163;
	selp.b32 	%r112, %r1265, %r1202, %p163;
	selp.b32 	%r1266, %r1210, %r1206, %p163;
	shfl.sync.bfly.b32	%r1267, %r1266, 8, 31, -1;
	selp.b32 	%r113, %r1206, %r1267, %p163;
	selp.b32 	%r114, %r1267, %r1210, %p163;
	selp.b32 	%r1268, %r1218, %r1214, %p163;
	shfl.sync.bfly.b32	%r1269, %r1268, 8, 31, -1;
	selp.b32 	%r115, %r1214, %r1269, %p163;
	selp.b32 	%r116, %r1269, %r1218, %p163;
	selp.b32 	%r1270, %r1226, %r1222, %p163;
	shfl.sync.bfly.b32	%r1271, %r1270, 8, 31, -1;
	selp.b32 	%r117, %r1222, %r1271, %p163;
	selp.b32 	%r118, %r1271, %r1226, %p163;
	selp.b32 	%r1272, %r1234, %r1230, %p163;
	shfl.sync.bfly.b32	%r1273, %r1272, 8, 31, -1;
	selp.b32 	%r119, %r1230, %r1273, %p163;
	selp.b32 	%r120, %r1273, %r1234, %p163;
	selp.b32 	%r1274, %r1242, %r1238, %p163;
	shfl.sync.bfly.b32	%r1275, %r1274, 8, 31, -1;
	selp.b32 	%r121, %r1238, %r1275, %p163;
	selp.b32 	%r122, %r1275, %r1242, %p163;
	setp.gt.u32 	%p190, %r54, 23;
	shl.b32 	%r1296, %r54, 11;
	@%p190 bra 	$L__BB0_89;
// %bb.68:                              // %guard_exit13260.pass12393_crit_edge
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r1283, %r1296, %r49;
	or.b32  	%r1313, %r1283, %r46;
	bra.uni 	$L__BB0_90;
$L__BB0_91:                             // %L28155
	st.global.u32 	[%rd4], %r1295;
	ret;
$L__BB0_7:                              // %L167
	mov.u32 	%r1294, 2;
	st.global.u32 	[%rd4], %r1294;
	mov.u64 	%rd289, exception2674;
	cvta.global.u64 	%rd290, %rd289;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd290;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd62;
	st.param.b32 	[param0+8], %r124;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1293, 3;
	st.global.u32 	[%rd4], %r1293;
	mov.u64 	%rd287, exception2674;
	cvta.global.u64 	%rd288, %rd287;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd288;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd62;
	st.param.b32 	[param0+8], %r124;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd67, exception1;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd62;
	st.param.b32 	[param0+8], %r124;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
