---
layout: paper-summary
title:  "InvisiFence: Performance-Transparent Memory Ordering in Conventional Multiprocessors"
date:   2020-12-20 23:17:00 -0500
categories: paper
paper_title: "InvisiFence: Performance-Transparent Memory Ordering in Conventional Multiprocessors"
paper_link: https://dl.acm.org/doi/10.1145/1555754.1555785
paper_keyword: Microarchitecture; Store Buffer; Memory Consistency
paper_year: ISCA 2009
rw_set:
htm_cd:
htm_cr:
version_mgmt:
---

This paper proposes InvisiFence, a cache and microarchitecture design for enforcing stronger memory ordering on weakly
ordered architectures. 
Previous proposals for implementing strong memory consistency models often suffer from performance overhead and/or 
design complications.


