#pragma once

#define MPUXXXX_ADDRESS_AD0_LOW (0x68)
#define MPUXXXX_ADDRESS_AD0_HIGH (0x69)

#define MPUXXXX_REGISTER_XG_OFFS_TC (0)
#define MPUXXXX_REGISTER_YG_OFFS_TC (0x01)
#define MPUXXXX_REGISTER_ZG_OFFS_TC (0x02)
#define MPUXXXX_REGISTER_X_FINE_GAIN (0x03)
#define MPUXXXX_REGISTER_Y_FINE_GAIN (0x04)
#define MPUXXXX_REGISTER_Z_FINE_GAIN (0x05)
#define MPUXXXX_REGISTER_XA_OFFS_H (0x06)
#define MPUXXXX_REGISTER_XA_OFFS_L_TC (0x07)
#define MPUXXXX_REGISTER_YA_OFFS_H (0x08)
#define MPUXXXX_REGISTER_YA_OFFS_L_TC (0x09)
#define MPUXXXX_REGISTER_ZA_OFFS_H (0x0A)
#define MPUXXXX_REGISTER_ZA_OFFS_L_TC (0x0B)
#define MPUXXXX_REGISTER_SELF_TEST_X (0x0D)
#define MPUXXXX_REGISTER_SELF_TEST_Y (0x0E)
#define MPUXXXX_REGISTER_SELF_TEST_Z (0x0F)
#define MPUXXXX_REGISTER_SELF_TEST_A (0x10)
#define MPUXXXX_REGISTER_XG_OFFS_USRH (0x13)
#define MPUXXXX_REGISTER_XG_OFFS_USRL (0x14)
#define MPUXXXX_REGISTER_YG_OFFS_USRH (0x15)
#define MPUXXXX_REGISTER_YG_OFFS_USRL (0x16)
#define MPUXXXX_REGISTER_ZG_OFFS_USRH (0x17)
#define MPUXXXX_REGISTER_ZG_OFFS_USRL (0x18)
#define MPUXXXX_REGISTER_SMPLRT_DIV (0x19)
#define MPUXXXX_REGISTER_CONFIG (0x1A)
#define MPUXXXX_REGISTER_GYRO_CONFIG (0x1B)
#define MPUXXXX_REGISTER_ACCEL_CONFIG (0x1C)
#define MPUXXXX_REGISTER_FF_THR (0x1D)
#define MPUXXXX_REGISTER_FF_DUR (0x1E)
#define MPUXXXX_REGISTER_MOT_THR (0x1F)
#define MPUXXXX_REGISTER_MOT_DUR (0x20)
#define MPUXXXX_REGISTER_ZRMOT_THR (0x21)
#define MPUXXXX_REGISTER_ZRMOT_DUR (0x22)
#define MPUXXXX_REGISTER_FIFO_EN (0x23)
#define MPUXXXX_REGISTER_I2C_MST_CTRL (0x24)
#define MPUXXXX_REGISTER_I2C_SLV0_ADDR (0x25)
#define MPUXXXX_REGISTER_I2C_SLV0_REG (0x26)
#define MPUXXXX_REGISTER_I2C_SLV0_CTRL (0x27)
#define MPUXXXX_REGISTER_I2C_SLV1_ADDR (0x28)
#define MPUXXXX_REGISTER_I2C_SLV1_REG (0x29)
#define MPUXXXX_REGISTER_I2C_SLV1_CTRL (0x2A)
#define MPUXXXX_REGISTER_I2C_SLV2_ADDR (0x2B)
#define MPUXXXX_REGISTER_I2C_SLV2_REG (0x2C)
#define MPUXXXX_REGISTER_I2C_SLV2_CTRL (0x2D)
#define MPUXXXX_REGISTER_I2C_SLV3_ADDR (0x2E)
#define MPUXXXX_REGISTER_I2C_SLV3_REG (0x2F)
#define MPUXXXX_REGISTER_I2C_SLV3_CTRL (0x30)
#define MPUXXXX_REGISTER_I2C_SLV4_ADDR (0x31)
#define MPUXXXX_REGISTER_I2C_SLV4_REG (0x32)
#define MPUXXXX_REGISTER_I2C_SLV4_DO (0x33)
#define MPUXXXX_REGISTER_I2C_SLV4_CTRL (0x34)
#define MPUXXXX_REGISTER_I2C_SLV4_DI (0x35)
#define MPUXXXX_REGISTER_I2C_MST_STATUS (0x36)
#define MPUXXXX_REGISTER_INT_PIN_CFG (0x37)
#define MPUXXXX_REGISTER_INT_ENABLE (0x38)
#define MPUXXXX_REGISTER_DMP_INT_STATUS (0x39)
#define MPUXXXX_REGISTER_INT_STATUS (0x3A)
#define MPUXXXX_REGISTER_ACCEL_XOUT_H (0x3B)
#define MPUXXXX_REGISTER_ACCEL_XOUT_L (0x3C)
#define MPUXXXX_REGISTER_ACCEL_YOUT_H (0x3D)
#define MPUXXXX_REGISTER_ACCEL_YOUT_L (0x3E)
#define MPUXXXX_REGISTER_ACCEL_ZOUT_H (0x3F)
#define MPUXXXX_REGISTER_ACCEL_ZOUT_L (0x40)
#define MPUXXXX_REGISTER_TEMP_OUT_H (0x41)
#define MPUXXXX_REGISTER_TEMP_OUT_L (0x42)
#define MPUXXXX_REGISTER_GYRO_XOUT_H (0x43)
#define MPUXXXX_REGISTER_GYRO_XOUT_L (0x44)
#define MPUXXXX_REGISTER_GYRO_YOUT_H (0x45)
#define MPUXXXX_REGISTER_GYRO_YOUT_L (0x46)
#define MPUXXXX_REGISTER_GYRO_ZOUT_H (0x47)
#define MPUXXXX_REGISTER_GYRO_ZOUT_L (0x48)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_00 (0x49)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_01 (0x4A)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_02 (0x4B)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_03 (0x4C)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_04 (0x4D)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_05 (0x4E)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_06 (0x4F)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_07 (0x50)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_08 (0x51)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_09 (0x52)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_10 (0x53)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_11 (0x54)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_12 (0x55)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_13 (0x56)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_14 (0x57)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_15 (0x58)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_16 (0x59)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_17 (0x5A)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_18 (0x5B)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_19 (0x5C)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_20 (0x5D)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_21 (0x5E)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_22 (0x5F)
#define MPUXXXX_REGISTER_EXT_SENS_DATA_23 (0x60)
#define MPUXXXX_REGISTER_MOT_DETECT_STATUS (0x61)
#define MPUXXXX_REGISTER_I2C_SLV0_DO (0x63)
#define MPUXXXX_REGISTER_I2C_SLV1_DO (0x64)
#define MPUXXXX_REGISTER_I2C_SLV2_DO (0x65)
#define MPUXXXX_REGISTER_I2C_SLV3_DO (0x66)
#define MPUXXXX_REGISTER_I2C_MST_DELAY_CTRL (0x67)
#define MPUXXXX_REGISTER_SIGNAL_PATH_RESET (0x68)
#define MPUXXXX_REGISTER_MOT_DETECT_CTRL (0x69)
#define MPUXXXX_REGISTER_USER_CTRL (0x6A)
#define MPUXXXX_REGISTER_PWR_MGMT_1 (0x6B)
#define MPUXXXX_REGISTER_PWR_MGMT_2 (0x6C)
#define MPUXXXX_REGISTER_BANK_SEL (0x6D)
#define MPUXXXX_REGISTER_MEM_START_ADDR (0x6E)
#define MPUXXXX_REGISTER_MEM_R_W (0x6F)
#define MPUXXXX_REGISTER_DMP_CFG_1 (0x70)
#define MPUXXXX_REGISTER_DMP_CFG_2 (0x71)
#define MPUXXXX_REGISTER_FIFO_COUNTH (0x72)
#define MPUXXXX_REGISTER_FIFO_COUNTL (0x73)
#define MPUXXXX_REGISTER_FIFO_R_W (0x74)
#define MPUXXXX_REGISTER_WHO_AM_I (0x75)

// DLPF values
#define MPUXXXX_DLPF_BW_256 (0x00)
#define MPUXXXX_DLPF_BW_188 (0x01)
#define MPUXXXX_DLPF_BW_98 (0x02)
#define MPUXXXX_DLPF_BW_42 (0x03)
#define MPUXXXX_DLPF_BW_20 (0x04)
#define MPUXXXX_DLPF_BW_10 (0x05)
#define MPUXXXX_DLPF_BW_5 (0x06)

// DHPF values:
#define MPUXXXX_DHPF_RESET (0x00)
#define MPUXXXX_DHPF_5 (0x01)
#define MPUXXXX_DHPF_2P5 (0x02)
#define MPUXXXX_DHPF_1P25 (0x03)
#define MPUXXXX_DHPF_0P63 (0x04)
#define MPUXXXX_DHPF_HOLD (0x07)

// Decrement values:
#define MPUXXXX_DETECT_DECREMENT_RESET (0x0)
#define MPUXXXX_DETECT_DECREMENT_1 (0x1)
#define MPUXXXX_DETECT_DECREMENT_2 (0x2)
#define MPUXXXX_DETECT_DECREMENT_4 (0x3)

// External sync values:
#define MPUXXXX_EXT_SYNC_DISABLED (0x0)
#define MPUXXXX_EXT_SYNC_TEMP_OUT_L (0x1)
#define MPUXXXX_EXT_SYNC_GYRO_XOUT_L (0x2)
#define MPUXXXX_EXT_SYNC_GYRO_YOUT_L (0x3)
#define MPUXXXX_EXT_SYNC_GYRO_ZOUT_L (0x4)
#define MPUXXXX_EXT_SYNC_ACCEL_XOUT_L (0x5)
#define MPUXXXX_EXT_SYNC_ACCEL_YOUT_L (0x6)
#define MPUXXXX_EXT_SYNC_ACCEL_ZOUT_L (0x7)

// Clock division values:
#define MPUXXXX_CLOCK_DIV_348 (0x0)
#define MPUXXXX_CLOCK_DIV_333 (0x1)
#define MPUXXXX_CLOCK_DIV_320 (0x2)
#define MPUXXXX_CLOCK_DIV_308 (0x3)
#define MPUXXXX_CLOCK_DIV_296 (0x4)
#define MPUXXXX_CLOCK_DIV_286 (0x5)
#define MPUXXXX_CLOCK_DIV_276 (0x6)
#define MPUXXXX_CLOCK_DIV_267 (0x7)
#define MPUXXXX_CLOCK_DIV_258 (0x8)
#define MPUXXXX_CLOCK_DIV_500 (0x9)
#define MPUXXXX_CLOCK_DIV_471 (0xA)
#define MPUXXXX_CLOCK_DIV_444 (0xB)
#define MPUXXXX_CLOCK_DIV_421 (0xC)
#define MPUXXXX_CLOCK_DIV_400 (0xD)
#define MPUXXXX_CLOCK_DIV_381 (0xE)
#define MPUXXXX_CLOCK_DIV_364 (0xF)

// Bit and length defines for SELF_TEST register:
#define MPUXXXX_SELF_TEST_XA_1_BIT (0x07)
#define MPUXXXX_SELF_TEST_XA_1_LENGTH (0x03)
#define MPUXXXX_SELF_TEST_XA_2_BIT (0x05)
#define MPUXXXX_SELF_TEST_XA_2_LENGTH (0x02)
#define MPUXXXX_SELF_TEST_YA_1_BIT (0x07)
#define MPUXXXX_SELF_TEST_YA_1_LENGTH (0x03)
#define MPUXXXX_SELF_TEST_YA_2_BIT (0x03)
#define MPUXXXX_SELF_TEST_YA_2_LENGTH (0x02)
#define MPUXXXX_SELF_TEST_ZA_1_BIT (0x07)
#define MPUXXXX_SELF_TEST_ZA_1_LENGTH (0x03)
#define MPUXXXX_SELF_TEST_ZA_2_BIT (0x01)
#define MPUXXXX_SELF_TEST_ZA_2_LENGTH (0x02)
#define MPUXXXX_SELF_TEST_XG_1_BIT (0x04)
#define MPUXXXX_SELF_TEST_XG_1_LENGTH (0x05)
#define MPUXXXX_SELF_TEST_YG_1_BIT (0x04)
#define MPUXXXX_SELF_TEST_YG_1_LENGTH (0x05)
#define MPUXXXX_SELF_TEST_ZG_1_BIT (0x04)
#define MPUXXXX_SELF_TEST_ZG_1_LENGTH (0x05)

// Bit and length defines for CONFIG register:
#define MPUXXXX_CFG_EXT_SYNC_SET_BIT (3)
#define MPUXXXX_CFG_EXT_SYNC_SET_MASK (7 << MPUXXXX_CFG_EXT_SYNC_SET_BIT)
#define MPUXXXX_CFG_DLPF_CFG_BIT (0)
#define MPUXXXX_CFG_DLPF_CFG_MASK (7 << MPUXXXX_CFG_DLPF_CFG_BIT)

// Bit and length defines for GYRO_CONFIG register:
#define MPUXXXX_GCONFIG_FS_SEL_BIT (3)
#define MPUXXXX_GCONFIG_FS_SEL_MASK (3 << MPUXXXX_GCONFIG_FS_SEL_BIT)

// Bit and length defines for ACCEL_CONFIG register:
#define MPUXXXX_ACONFIG_XA_ST_BIT (7)
#define MPUXXXX_ACONFIG_YA_ST_BIT (6)
#define MPUXXXX_ACONFIG_ZA_ST_BIT (5)
#define MPUXXXX_ACONFIG_AFS_SEL_BIT (3)
#define MPUXXXX_ACONFIG_AFS_SEL_MASK (3 << MPUXXXX_ACONFIG_AFS_SEL_BIT)
#define MPUXXXX_ACONFIG_ACCEL_HPF_BIT (0)
#define MPUXXXX_ACONFIG_ACCEL_HPF_MASK (7 << MPUXXXX_ACONFIG_ACCEL_HPF_BIT)

// Bit and length defines for FIFO_EN register:
#define MPUXXXX_TEMP_FIFO_EN_BIT (7)
#define MPUXXXX_XG_FIFO_EN_BIT (6)
#define MPUXXXX_YG_FIFO_EN_BIT (5)
#define MPUXXXX_ZG_FIFO_EN_BIT (4)
#define MPUXXXX_ACCEL_FIFO_EN_BIT (3)
#define MPUXXXX_SLV2_FIFO_EN_BIT (2)
#define MPUXXXX_SLV1_FIFO_EN_BIT (1)
#define MPUXXXX_SLV0_FIFO_EN_BIT (0)

// Bit and length defines for I2C_MST_CTRL register:
#define MPUXXXX_MULT_MST_EN_BIT (7)
#define MPUXXXX_WAIT_FOR_ES_BIT (6)
#define MPUXXXX_SLV_3_FIFO_EN_BIT (5)
#define MPUXXXX_I2C_MST_P_NSR_BIT (4)
#define MPUXXXX_I2C_MST_CLK_BIT (0)
#define MPUXXXX_I2C_MST_CLK_MASK (7 << MPUXXXX_I2C_MST_CLK_BIT)

// Bit and length defines for I2C_SLV* register:
#define MPUXXXX_I2C_SLV_RW_BIT (7)
#define MPUXXXX_I2C_SLV_ADDR_BIT (6)
#define MPUXXXX_I2C_SLV_ADDR_LENGTH (7)
#define MPUXXXX_I2C_SLV_EN_BIT (7)
#define MPUXXXX_I2C_SLV_BYTE_SW_BIT (6)
#define MPUXXXX_I2C_SLV_REG_DIS_BIT (5)
#define MPUXXXX_I2C_SLV_GRP_BIT (4)
#define MPUXXXX_I2C_SLV_LEN_BIT (0)
#define MPUXXXX_I2C_SLV_LEN_MASK (7 << MPUXXXX_I2C_SLV_LEN_BIT)

// Bit and length defines for I2C_SLV4 register:
#define MPUXXXX_I2C_SLV4_RW_BIT (7)
#define MPUXXXX_I2C_SLV4_ADDR_BIT (6)
#define MPUXXXX_I2C_SLV4_ADDR_LENGTH (7)
#define MPUXXXX_I2C_SLV4_EN_BIT (7)
#define MPUXXXX_I2C_SLV4_INT_EN_BIT (6)
#define MPUXXXX_I2C_SLV4_REG_DIS_BIT (5)
#define MPUXXXX_I2C_SLV4_MST_DLY_BIT (4)
#define MPUXXXX_I2C_SLV4_MST_DLY_LENGTH (5)

// Bit and length defines for I2C_MST_STATUS register:
#define MPUXXXX_MST_PASS_THROUGH_BIT (7)
#define MPUXXXX_MST_I2C_SLV4_DONE_BIT (6)
#define MPUXXXX_MST_I2C_LOST_ARB_BIT (5)
#define MPUXXXX_MST_I2C_SLV4_NACK_BIT (4)
#define MPUXXXX_MST_I2C_SLV3_NACK_BIT (3)
#define MPUXXXX_MST_I2C_SLV2_NACK_BIT (2)
#define MPUXXXX_MST_I2C_SLV1_NACK_BIT (1)
#define MPUXXXX_MST_I2C_SLV0_NACK_BIT (0)

// Bit and length defines for INT_PIN_CFG register:
#define MPUXXXX_INTCFG_INT_LEVEL_BIT (7)
#define MPUXXXX_INTCFG_INT_OPEN_BIT (6)
#define MPUXXXX_INTCFG_LATCH_INT_EN_BIT (5)
#define MPUXXXX_INTCFG_INT_RD_CLEAR_BIT (4)
#define MPUXXXX_INTCFG_FSYNC_INT_LEVEL_BIT (3)
#define MPUXXXX_INTCFG_FSYNC_INT_EN_BIT (2)
#define MPUXXXX_INTCFG_I2C_BYPASS_EN_BIT (1)
#define MPUXXXX_INTCFG_CLKOUT_EN_BIT (0)

// Bit and length defines for INT_ENABLE and INT_STATUS registers:
#define MPUXXXX_INTERRUPT_FF_BIT (7)
#define MPUXXXX_INTERRUPT_MOT_BIT (6)
#define MPUXXXX_INTERRUPT_ZMOT_BIT (5)
#define MPUXXXX_INTERRUPT_FIFO_OFLOW_BIT (4)
#define MPUXXXX_INTERRUPT_I2C_MST_INT_BIT (3)
#define MPUXXXX_INTERRUPT_PLL_RDY_INT_BIT (2)
#define MPUXXXX_INTERRUPT_DMP_INT_BIT (1)
#define MPUXXXX_INTERRUPT_DATA_RDY_BIT (0)

// Bit and length defines for MOT_DETECT_STATUS register:
#define MPUXXXX_MOTION_MOT_XNEG_BIT (7)
#define MPUXXXX_MOTION_MOT_XPOS_BIT (6)
#define MPUXXXX_MOTION_MOT_YNEG_BIT (5)
#define MPUXXXX_MOTION_MOT_YPOS_BIT (4)
#define MPUXXXX_MOTION_MOT_ZNEG_BIT (3)
#define MPUXXXX_MOTION_MOT_ZPOS_BIT (2)
#define MPUXXXX_MOTION_MOT_ZRMOT_BIT (0)

// Bit and length defines for I2C_MST_DELAY_CTRL register:
#define MPUXXXX_DLYCTRL_DELAY_ES_SHADOW_BIT (7)
#define MPUXXXX_DLYCTRL_I2C_SLV4_DLY_EN_BIT (4)
#define MPUXXXX_DLYCTRL_I2C_SLV3_DLY_EN_BIT (3)
#define MPUXXXX_DLYCTRL_I2C_SLV2_DLY_EN_BIT (2)
#define MPUXXXX_DLYCTRL_I2C_SLV1_DLY_EN_BIT (1)
#define MPUXXXX_DLYCTRL_I2C_SLV0_DLY_EN_BIT (0)

// Bit and length defines for SIGNAL_PATH_RESET register:
#define MPUXXXX_PATHRESET_GYRO_RESET_BIT (2)
#define MPUXXXX_PATHRESET_ACCEL_RESET_BIT (1)
#define MPUXXXX_PATHRESET_TEMP_RESET_BIT (0)

// Bit and length defines for MOT_DETECT_CTRL register:
#define MPUXXXX_DETECT_ACCEL_DELAY_BIT (4)
#define MPUXXXX_DETECT_ACCEL_DELAY_MASK (3 << MPUXXXX_DETECT_ACCEL_DELAY_BIT)
#define MPUXXXX_DETECT_FF_COUNT_BIT (2)
#define MPUXXXX_DETECT_FF_COUNT_MASK (3 << MPUXXXX_DETECT_FF_COUNT_BIT)
#define MPUXXXX_DETECT_MOT_COUNT_BIT (0)
#define MPUXXXX_DETECT_MOT_COUNT_MASK (3 << MPUXXXX_DETECT_MOT_COUNT_BIT)

// Bit and length defines for USER_CTRL register:
#define MPUXXXX_USERCTRL_DMP_EN_BIT (7)
#define MPUXXXX_USERCTRL_FIFO_EN_BIT (6)
#define MPUXXXX_USERCTRL_I2C_MST_EN_BIT (5)
#define MPUXXXX_USERCTRL_I2C_IF_DIS_BIT (4)
#define MPUXXXX_USERCTRL_DMP_RESET_BIT (3)
#define MPUXXXX_USERCTRL_FIFO_RESET_BIT (2)
#define MPUXXXX_USERCTRL_I2C_MST_RESET_BIT (1)
#define MPUXXXX_USERCTRL_SIG_COND_RESET_BIT (0)

// Bit and length defines for PWR_MGMT_1 register:
#define MPUXXXX_PWR1_DEVICE_RESET_BIT (7)
#define MPUXXXX_PWR1_SLEEP_BIT (6)
#define MPUXXXX_PWR1_CYCLE_BIT (5)
#define MPUXXXX_PWR1_TEMP_DIS_BIT (3)
#define MPUXXXX_PWR1_CLKSEL_BIT (0)
#define MPUXXXX_PWR1_CLKSEL_MASK (7 << MPUXXXX_PWR1_CLKSEL_BIT)

// Bit and length defines for PWR_MGMT_2 register:
#define MPUXXXX_PWR2_LP_WAKE_CTRL_BIT (6)
#define MPUXXXX_PWR2_LP_WAKE_CTRL_MASK (3 << MPUXXXX_PWR2_LP_WAKE_CTRL_BIT)
#define MPUXXXX_PWR2_STBY_XA_BIT (5)
#define MPUXXXX_PWR2_STBY_YA_BIT (4)
#define MPUXXXX_PWR2_STBY_ZA_BIT (3)
#define MPUXXXX_PWR2_STBY_XG_BIT (2)
#define MPUXXXX_PWR2_STBY_YG_BIT (1)
#define MPUXXXX_PWR2_STBY_ZG_BIT (0)

// Bit and length defines for WHO_AM_I register:
#define MPUXXXX_WHO_AM_I_BIT (1)
#define MPUXXXX_WHO_AM_I_MASK (0x3f << MPUXXXX_WHO_AM_I_BIT)

// Undocumented bits and lengths:
#define MPUXXXX_TC_PWR_MODE_BIT (7)
#define MPUXXXX_TC_OFFSET_BIT (6)
#define MPUXXXX_TC_OFFSET_LENGTH (6)
#define MPUXXXX_TC_OTP_BNK_VLD_BIT (0)
#define MPUXXXX_DMPINT_5_BIT (5)
#define MPUXXXX_DMPINT_4_BIT (4)
#define MPUXXXX_DMPINT_3_BIT (3)
#define MPUXXXX_DMPINT_2_BIT (2)
#define MPUXXXX_DMPINT_1_BIT (1)
#define MPUXXXX_DMPINT_0_BIT (0)

// Clock source values
#define MPUXXXX_CLOCK_INTERNAL (0)    
#define MPUXXXX_CLOCK_PLL_X (1)       
#define MPUXXXX_CLOCK_PLL_Y (2)       
#define MPUXXXX_CLOCK_PLL_Z (3)       
#define MPUXXXX_CLOCK_EXT_32768HZ (4) 
#define MPUXXXX_CLOCK_EXT_19_2MHZ (5) 
#define MPUXXXX_CLOCK_RESERVED (6)
#define MPUXXXX_CLOCK_STOP (7)

// Gyroscope full scale range values
#define MPUXXXX_GYRO_RANGE_250 (0)     
#define MPUXXXX_GYRO_RANGE_500 (1)     
#define MPUXXXX_GYRO_RANGE_1000 (2)    
#define MPUXXXX_GYRO_RANGE_2000 (3)

// Accelerometer full scale range values
#define MPUXXXX_ACCEL_RANGE_2G (0)      
#define MPUXXXX_ACCEL_RANGE_4G (1)      
#define MPUXXXX_ACCEL_RANGE_8G (2)      
#define MPUXXXX_ACCEL_RANGE_16G (3)