/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  reg [8:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [23:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [39:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_56z;
  wire [25:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_79z;
  wire [9:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_81z;
  wire [2:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_14z;
  wire [25:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_15z[7] & in_data[27]);
  assign celloutsig_0_38z = ~(in_data[12] & celloutsig_0_36z);
  assign celloutsig_0_44z = ~(celloutsig_0_19z & celloutsig_0_35z);
  assign celloutsig_0_66z = ~(celloutsig_0_4z & celloutsig_0_20z[2]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[154]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[4] & celloutsig_0_9z[2]);
  assign celloutsig_0_19z = ~(celloutsig_0_15z[4] & celloutsig_0_1z[12]);
  assign celloutsig_0_23z = ~(celloutsig_0_14z & celloutsig_0_1z[11]);
  assign celloutsig_0_25z = ~(celloutsig_0_2z[5] & _00_);
  assign celloutsig_0_27z = ~(celloutsig_0_10z[2] & celloutsig_0_19z);
  assign celloutsig_0_28z = ~(celloutsig_0_15z[3] & celloutsig_0_13z);
  assign celloutsig_0_30z = celloutsig_0_22z | ~(celloutsig_0_21z);
  assign celloutsig_0_4z = in_data[78] | ~(celloutsig_0_1z[8]);
  assign celloutsig_1_0z = in_data[114] | ~(in_data[107]);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z[12]);
  assign celloutsig_1_6z = in_data[188] | ~(celloutsig_1_1z);
  assign celloutsig_1_7z = celloutsig_1_6z | ~(celloutsig_1_4z[4]);
  assign celloutsig_1_8z = celloutsig_1_7z | ~(in_data[146]);
  assign celloutsig_0_18z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_0_21z = celloutsig_0_2z[5] | ~(in_data[48]);
  assign celloutsig_0_22z = celloutsig_0_0z | ~(celloutsig_0_21z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_2z[2], celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 9'h000;
    else _02_ <= celloutsig_0_7z[8:0];
  reg [3:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 4'h0;
    else _27_ <= { in_data[57:55], celloutsig_0_13z };
  assign { _03_[3:1], _00_ } = _27_;
  assign celloutsig_0_0z = in_data[56:48] > in_data[88:80];
  assign celloutsig_0_35z = { celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_28z } > { celloutsig_0_34z, celloutsig_0_11z };
  assign celloutsig_0_39z = { in_data[81:70], celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_0z } > { celloutsig_0_34z[7], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_5z = { _01_[7:1], celloutsig_0_0z } > { in_data[10], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[163:162], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z } > { celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_14z[6:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_17z } > celloutsig_1_2z[9:1];
  assign celloutsig_0_13z = celloutsig_0_11z[4:1] > celloutsig_0_7z[3:0];
  assign celloutsig_0_24z = { celloutsig_0_12z[6:4], celloutsig_0_5z } > celloutsig_0_15z[3:0];
  assign celloutsig_0_31z = { celloutsig_0_9z[0], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_21z } % { 1'h1, celloutsig_0_29z[10:1], celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_49z = { celloutsig_0_15z[4:3], celloutsig_0_36z } % { 1'h1, celloutsig_0_27z, celloutsig_0_21z };
  assign celloutsig_0_79z = celloutsig_0_57z[23:5] % { 1'h1, celloutsig_0_37z[16:11], celloutsig_0_66z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_81z = celloutsig_0_56z[8:0] % { 1'h1, celloutsig_0_79z[8:1] };
  assign celloutsig_1_9z = celloutsig_1_2z[11:6] % { 1'h1, celloutsig_1_2z[7:4], celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_2z[4:2], celloutsig_1_12z } % { 1'h1, celloutsig_1_2z[7:3], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_17z = celloutsig_1_14z[4:1] % { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_6z };
  assign celloutsig_0_12z = { _01_[6:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[8:2] };
  assign celloutsig_0_16z = { celloutsig_0_1z[9:2], celloutsig_0_8z, celloutsig_0_8z } % { 1'h1, celloutsig_0_11z[2:1], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[37:31] % { 1'h1, celloutsig_0_1z[11:6] };
  assign celloutsig_0_42z = celloutsig_0_34z[8] ? { celloutsig_0_9z[2:1], celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_34z[10:9], 1'h1, celloutsig_0_34z[7:0] } : { celloutsig_0_34z[10:9], 1'h0, celloutsig_0_34z[7:2], celloutsig_0_40z, celloutsig_0_16z, _03_[3:1], _00_, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_19z };
  assign celloutsig_0_51z = celloutsig_0_9z[0] ? { celloutsig_0_11z, celloutsig_0_35z } : { celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_0_56z = celloutsig_0_41z[1] ? { celloutsig_0_31z[1:0], celloutsig_0_7z } : { celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_57z = celloutsig_0_6z ? { celloutsig_0_5z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_49z, celloutsig_0_19z, celloutsig_0_29z } : { celloutsig_0_2z[2:0], celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_0_64z = celloutsig_0_22z ? in_data[22:0] : { celloutsig_0_44z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_24z, _02_, celloutsig_0_24z, celloutsig_0_51z, celloutsig_0_20z };
  assign celloutsig_0_88z = celloutsig_0_42z[35] ? { celloutsig_0_42z[6], celloutsig_0_23z, celloutsig_0_39z } : celloutsig_0_26z[4:2];
  assign celloutsig_1_2z[13:1] = in_data[161] ? { in_data[123:114], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } : in_data[147:135];
  assign celloutsig_1_12z = celloutsig_1_5z ? { celloutsig_1_11z[15:13], celloutsig_1_0z, 1'h1 } : { in_data[190:187], celloutsig_1_8z };
  assign celloutsig_1_15z = celloutsig_1_2z[2] ? in_data[179:154] : { in_data[152:129], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[43] ? { in_data[22:12], celloutsig_0_0z, celloutsig_0_0z } : in_data[86:74];
  assign celloutsig_0_11z = celloutsig_0_7z[0] ? { celloutsig_0_6z, celloutsig_0_9z } : _01_[5:1];
  assign celloutsig_0_20z = celloutsig_0_10z[0] ? celloutsig_0_9z[2:0] : in_data[82:80];
  assign celloutsig_0_29z = celloutsig_0_18z ? { celloutsig_0_9z[2:0], _01_, celloutsig_0_25z } : { celloutsig_0_16z[9:2], _03_[3:1], _00_ };
  assign celloutsig_1_4z = ~ in_data[107:103];
  assign celloutsig_0_9z = ~ { _01_[6:4], celloutsig_0_0z };
  assign celloutsig_1_19z = ~ celloutsig_1_15z[19:9];
  assign celloutsig_0_15z = ~ celloutsig_0_7z[9:2];
  assign celloutsig_0_34z = { celloutsig_0_16z[8:0], celloutsig_0_4z, celloutsig_0_0z } << { celloutsig_0_31z[11:9], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_16z[1:0], celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_30z, celloutsig_0_13z, celloutsig_0_16z, _01_ } << { celloutsig_0_11z[1], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_41z = { celloutsig_0_31z[1:0], celloutsig_0_5z } << { celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_0_7z = { celloutsig_0_1z[8:0], celloutsig_0_5z } << { _01_[2:1], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z } << { in_data[190:182], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_2z[1], celloutsig_0_5z, celloutsig_0_4z } << { celloutsig_0_7z[7], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_26z = celloutsig_0_7z[6:2] << _01_[5:1];
  assign celloutsig_0_36z = ~((_03_[3] & _01_[1]) | (celloutsig_0_14z & celloutsig_0_4z));
  assign celloutsig_0_40z = ~((celloutsig_0_13z & _01_[3]) | (celloutsig_0_24z & celloutsig_0_7z[1]));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_1z[3]));
  assign celloutsig_0_89z = ~((celloutsig_0_81z[6] & in_data[51]) | (celloutsig_0_15z[6] & celloutsig_0_64z[22]));
  assign celloutsig_0_8z = ~((celloutsig_0_2z[3] & celloutsig_0_6z) | (celloutsig_0_0z & celloutsig_0_1z[10]));
  assign _03_[0] = _00_;
  assign celloutsig_1_2z[0] = celloutsig_1_1z;
  assign { out_data[128], out_data[106:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
