-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data_V_V_empty_n : IN STD_LOGIC;
    data_V_V_read : OUT STD_LOGIC;
    res_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_V_V_full_n : IN STD_LOGIC;
    res_V_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv20_71D : STD_LOGIC_VECTOR (19 downto 0) := "00000000011100011101";
    constant ap_const_lv10_23F : STD_LOGIC_VECTOR (9 downto 0) := "1000111111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv10_365 : STD_LOGIC_VECTOR (9 downto 0) := "1101100101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer_in_V_25 : STD_LOGIC_VECTOR (2303 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal sX_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal res_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal and_ln215_2_reg_893 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_115_reg_826 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_116_reg_831 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_117_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_118_reg_841 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_119_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_120_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_121_reg_856 : STD_LOGIC_VECTOR (31 downto 0);
    signal sX_8_load_reg_861 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln215_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_8_load_reg_871 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln215_1_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_1_reg_876 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_8_load_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_8_load_reg_887 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln215_2_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_666_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_897 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln411_fu_672_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ir_fu_718_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln237_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_reg_918 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state19 : BOOLEAN;
    signal select_ln252_fu_751_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln252_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln241_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_927 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln247_fu_791_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln247_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_start : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_done : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_idle : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_ready : STD_LOGIC;
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_data_V_read : STD_LOGIC_VECTOR (255 downto 0);
    signal call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_return : STD_LOGIC_VECTOR (2303 downto 0);
    signal i_0_i18_reg_145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln206_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir1_0_i_i_i17_reg_157 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln404_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_12516_reg_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_122_phi_fu_489_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_12614_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_123_phi_fu_458_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_12712_reg_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_124_phi_fu_427_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_12810_reg_201 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_125_phi_fu_396_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1298_reg_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_126_phi_fu_365_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1306_reg_223 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_127_phi_fu_334_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1314_reg_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_128_phi_fu_303_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_1322_reg_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_V_129_phi_fu_272_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul_reg_256 : STD_LOGIC_VECTOR (19 downto 0);
    signal acc_0_V_fu_688_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_129_reg_267 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_fu_678_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_V_128_reg_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_127_reg_329 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_126_reg_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_125_reg_391 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_124_reg_422 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_123_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_122_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_519_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal storemerge_i_reg_515 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln245_fu_775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln250_fu_735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_29_fu_612_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_30_fu_632_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln215_2_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln215_3_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_1_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln215_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_0_V_fu_688_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln252_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln247_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_condition_224 : BOOLEAN;
    signal ap_condition_233 : BOOLEAN;

    component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (255 downto 0);
        output_V_read : IN STD_LOGIC_VECTOR (2303 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (2303 downto 0) );
    end component;


    component myproject_axi_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526 : component cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_start,
        ap_done => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_done,
        ap_idle => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_idle,
        ap_ready => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_ready,
        data_V_read => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_data_V_read,
        output_V_read => layer_in_V_25,
        ap_return => call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_return);

    myproject_axi_mux_83_32_1_1_U53 : component myproject_axi_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_12516_reg_168,
        din1 => tmp_V_12614_reg_179,
        din2 => tmp_V_12712_reg_190,
        din3 => tmp_V_12810_reg_201,
        din4 => tmp_V_1298_reg_212,
        din5 => tmp_V_1306_reg_223,
        din6 => tmp_V_1314_reg_234,
        din7 => tmp_V_1322_reg_245,
        din8 => acc_0_V_fu_688_p9,
        dout => acc_0_V_fu_688_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln206_fu_815_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i18_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln206_fu_815_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                i_0_i18_reg_145 <= i_reg_897;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i18_reg_145 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    ir1_0_i_i_i17_reg_157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                ir1_0_i_i_i17_reg_157 <= ir_fu_718_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                ir1_0_i_i_i17_reg_157 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    pX_8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_224)) then
                if ((icmp_ln237_fu_730_p2 = ap_const_lv1_1)) then 
                    pX_8 <= ap_const_lv32_0;
                elsif ((icmp_ln237_fu_730_p2 = ap_const_lv1_0)) then 
                    pX_8 <= add_ln250_fu_735_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_233)) then
                if ((icmp_ln241_fu_770_p2 = ap_const_lv1_1)) then 
                    pY_8 <= ap_const_lv32_0;
                elsif ((icmp_ln241_fu_770_p2 = ap_const_lv1_0)) then 
                    pY_8 <= add_ln245_fu_775_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                phi_mul_reg_256 <= add_ln411_fu_672_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                phi_mul_reg_256 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    sX_8_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln237_reg_918 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                sX_8 <= select_ln252_reg_922;
            elsif ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln237_fu_730_p2 = ap_const_lv1_1))) then 
                sX_8 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    storemerge_i_reg_515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln241_fu_770_p2 = ap_const_lv1_1) and (icmp_ln237_fu_730_p2 = ap_const_lv1_1))) then 
                storemerge_i_reg_515 <= ap_const_lv32_0;
            elsif (((icmp_ln241_reg_927 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln237_reg_918 = ap_const_lv1_1))) then 
                storemerge_i_reg_515 <= select_ln247_reg_931;
            end if; 
        end if;
    end process;

    tmp_V_122_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_122_reg_484 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_122_reg_484 <= tmp_V_12516_reg_168;
            end if; 
        end if;
    end process;

    tmp_V_123_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_123_reg_453 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_123_reg_453 <= tmp_V_12614_reg_179;
            end if; 
        end if;
    end process;

    tmp_V_124_reg_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_124_reg_422 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_124_reg_422 <= tmp_V_12712_reg_190;
            end if; 
        end if;
    end process;

    tmp_V_12516_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_12516_reg_168 <= ap_phi_mux_tmp_V_122_phi_fu_489_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_12516_reg_168 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_125_reg_391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_125_reg_391 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_125_reg_391 <= tmp_V_12810_reg_201;
            end if; 
        end if;
    end process;

    tmp_V_12614_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_12614_reg_179 <= ap_phi_mux_tmp_V_123_phi_fu_458_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_12614_reg_179 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_126_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_126_reg_360 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_126_reg_360 <= tmp_V_1298_reg_212;
            end if; 
        end if;
    end process;

    tmp_V_12712_reg_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_12712_reg_190 <= ap_phi_mux_tmp_V_124_phi_fu_427_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_12712_reg_190 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_127_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_127_reg_329 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_127_reg_329 <= tmp_V_1306_reg_223;
            end if; 
        end if;
    end process;

    tmp_V_12810_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_12810_reg_201 <= ap_phi_mux_tmp_V_125_phi_fu_396_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_12810_reg_201 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_128_reg_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_128_reg_298 <= acc_0_V_fu_688_p10;
            elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_128_reg_298 <= tmp_V_1314_reg_234;
            end if; 
        end if;
    end process;

    tmp_V_1298_reg_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_1298_reg_212 <= ap_phi_mux_tmp_V_126_phi_fu_365_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_1298_reg_212 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_129_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
                tmp_V_129_reg_267 <= tmp_V_1322_reg_245;
            elsif (((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_129_reg_267 <= acc_0_V_fu_688_p10;
            end if; 
        end if;
    end process;

    tmp_V_1306_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_1306_reg_223 <= ap_phi_mux_tmp_V_127_phi_fu_334_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_1306_reg_223 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_1314_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_1314_reg_234 <= ap_phi_mux_tmp_V_128_phi_fu_303_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_1314_reg_234 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_V_1322_reg_245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                tmp_V_1322_reg_245 <= ap_phi_mux_tmp_V_129_phi_fu_272_p16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then 
                tmp_V_1322_reg_245 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                and_ln215_2_reg_893 <= and_ln215_2_fu_660_p2;
                i_reg_897 <= i_fu_666_p2;
                icmp_ln215_1_reg_876 <= icmp_ln215_1_fu_602_p2;
                icmp_ln215_reg_866 <= icmp_ln215_fu_592_p2;
                layer_in_V_25 <= call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_return;
                pX_8_load_reg_887 <= pX_8;
                pY_8_load_reg_881 <= pY_8;
                sX_8_load_reg_861 <= sX_8;
                sY_8_load_reg_871 <= sY_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                icmp_ln237_reg_918 <= icmp_ln237_fu_730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln237_fu_730_p2 = ap_const_lv1_1))) then
                icmp_ln241_reg_927 <= icmp_ln241_fu_770_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln237_reg_918 = ap_const_lv1_1))) then
                sY_8 <= ap_phi_mux_storemerge_i_phi_fu_519_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (icmp_ln241_fu_770_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln237_fu_730_p2 = ap_const_lv1_1))) then
                select_ln247_reg_931 <= select_ln247_fu_791_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (icmp_ln237_fu_730_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                select_ln252_reg_922 <= select_ln252_fu_751_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_115_reg_826 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_116_reg_831 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                tmp_V_117_reg_836 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_118_reg_841 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_119_reg_846 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                tmp_V_120_reg_851 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                tmp_V_121_reg_856 <= data_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_reg_821 <= data_V_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_V_empty_n, res_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, and_ln215_2_reg_893, ap_CS_fsm_state10, and_ln215_2_fu_660_p2, ap_CS_fsm_state11, ap_CS_fsm_state20, icmp_ln206_fu_815_p2, icmp_ln404_fu_724_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_lv1_1 = and_ln215_2_fu_660_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln404_fu_724_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln206_fu_815_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    acc_0_V_fu_688_p9 <= phi_mul_reg_256(19 downto 17);
    add_ln245_fu_775_p2 <= std_logic_vector(unsigned(pY_8_load_reg_881) + unsigned(ap_const_lv32_1));
    add_ln247_fu_786_p2 <= std_logic_vector(unsigned(sY_8_load_reg_871) + unsigned(ap_const_lv32_1));
    add_ln250_fu_735_p2 <= std_logic_vector(unsigned(pX_8_load_reg_887) + unsigned(ap_const_lv32_1));
    add_ln252_fu_746_p2 <= std_logic_vector(unsigned(sX_8_load_reg_861) + unsigned(ap_const_lv32_1));
    add_ln411_fu_672_p2 <= std_logic_vector(unsigned(phi_mul_reg_256) + unsigned(ap_const_lv20_71D));
    and_ln215_1_fu_654_p2 <= (icmp_ln215_3_fu_642_p2 and icmp_ln215_2_fu_622_p2);
    and_ln215_2_fu_660_p2 <= (and_ln215_fu_648_p2 and and_ln215_1_fu_654_p2);
    and_ln215_fu_648_p2 <= (icmp_ln215_fu_592_p2 and icmp_ln215_1_fu_602_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state19_assign_proc : process(res_V_V_full_n, and_ln215_2_reg_893)
    begin
                ap_block_state19 <= ((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893));
    end process;


    ap_condition_224_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state19, and_ln215_2_reg_893)
    begin
                ap_condition_224 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19));
    end process;


    ap_condition_233_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state19, and_ln215_2_reg_893, icmp_ln237_fu_730_p2)
    begin
                ap_condition_233 <= (not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln237_fu_730_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state20, icmp_ln206_fu_815_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln206_fu_815_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_519_p4_assign_proc : process(icmp_ln237_reg_918, icmp_ln241_reg_927, select_ln247_reg_931, ap_CS_fsm_state20, storemerge_i_reg_515)
    begin
        if (((icmp_ln241_reg_927 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln237_reg_918 = ap_const_lv1_1))) then 
            ap_phi_mux_storemerge_i_phi_fu_519_p4 <= select_ln247_reg_931;
        else 
            ap_phi_mux_storemerge_i_phi_fu_519_p4 <= storemerge_i_reg_515;
        end if; 
    end process;


    ap_phi_mux_tmp_V_122_phi_fu_489_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_12516_reg_168, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_122_phi_fu_489_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_122_phi_fu_489_p16 <= tmp_V_12516_reg_168;
        else 
            ap_phi_mux_tmp_V_122_phi_fu_489_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_123_phi_fu_458_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_12614_reg_179, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_123_phi_fu_458_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_123_phi_fu_458_p16 <= tmp_V_12614_reg_179;
        else 
            ap_phi_mux_tmp_V_123_phi_fu_458_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_124_phi_fu_427_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_12712_reg_190, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_124_phi_fu_427_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_124_phi_fu_427_p16 <= tmp_V_12712_reg_190;
        else 
            ap_phi_mux_tmp_V_124_phi_fu_427_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_125_phi_fu_396_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_12810_reg_201, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_125_phi_fu_396_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_125_phi_fu_396_p16 <= tmp_V_12810_reg_201;
        else 
            ap_phi_mux_tmp_V_125_phi_fu_396_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_126_phi_fu_365_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_1298_reg_212, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_126_phi_fu_365_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_126_phi_fu_365_p16 <= tmp_V_1298_reg_212;
        else 
            ap_phi_mux_tmp_V_126_phi_fu_365_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_127_phi_fu_334_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_1306_reg_223, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_127_phi_fu_334_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_127_phi_fu_334_p16 <= tmp_V_1306_reg_223;
        else 
            ap_phi_mux_tmp_V_127_phi_fu_334_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_128_phi_fu_303_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_1314_reg_234, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if (((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_128_phi_fu_303_p16 <= acc_0_V_fu_688_p10;
        elsif ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_128_phi_fu_303_p16 <= tmp_V_1314_reg_234;
        else 
            ap_phi_mux_tmp_V_128_phi_fu_303_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_V_129_phi_fu_272_p16_assign_proc : process(ap_CS_fsm_state11, tmp_V_1322_reg_245, acc_0_V_fu_688_p10, trunc_ln_fu_678_p4)
    begin
        if ((((trunc_ln_fu_678_p4 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((trunc_ln_fu_678_p4 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            ap_phi_mux_tmp_V_129_phi_fu_272_p16 <= tmp_V_1322_reg_245;
        elsif (((trunc_ln_fu_678_p4 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            ap_phi_mux_tmp_V_129_phi_fu_272_p16 <= acc_0_V_fu_688_p10;
        else 
            ap_phi_mux_tmp_V_129_phi_fu_272_p16 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_start_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_start <= ap_const_logic_1;
        else 
            call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config9_s_fu_526_data_V_read <= (((((((tmp_V_121_reg_856 & tmp_V_120_reg_851) & tmp_V_119_reg_846) & tmp_V_118_reg_841) & tmp_V_117_reg_836) & tmp_V_116_reg_831) & tmp_V_115_reg_826) & tmp_V_reg_821);

    data_V_V_blk_n_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            data_V_V_blk_n <= data_V_V_empty_n;
        else 
            data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_V_read_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((data_V_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            data_V_V_read <= ap_const_logic_1;
        else 
            data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_666_p2 <= std_logic_vector(unsigned(i_0_i18_reg_145) + unsigned(ap_const_lv10_1));
    icmp_ln206_fu_815_p2 <= "1" when (i_0_i18_reg_145 = ap_const_lv10_365) else "0";
    icmp_ln215_1_fu_602_p2 <= "1" when (sY_8 = ap_const_lv32_2) else "0";
    icmp_ln215_2_fu_622_p2 <= "1" when (signed(tmp_29_fu_612_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln215_3_fu_642_p2 <= "1" when (signed(tmp_30_fu_632_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln215_fu_592_p2 <= "1" when (sX_8 = ap_const_lv32_2) else "0";
    icmp_ln237_fu_730_p2 <= "1" when (pX_8_load_reg_887 = ap_const_lv32_1C) else "0";
    icmp_ln241_fu_770_p2 <= "1" when (pY_8_load_reg_881 = ap_const_lv32_1D) else "0";
    icmp_ln404_fu_724_p2 <= "1" when (ir1_0_i_i_i17_reg_157 = ap_const_lv10_23F) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln206_fu_815_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln206_fu_815_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ir_fu_718_p2 <= std_logic_vector(unsigned(ir1_0_i_i_i17_reg_157) + unsigned(ap_const_lv10_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_V_blk_n_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, and_ln215_2_reg_893)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_1 = and_ln215_2_reg_893)))) then 
            res_V_V_blk_n <= res_V_V_full_n;
        else 
            res_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    res_V_V_din_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, and_ln215_2_reg_893, tmp_V_129_reg_267, tmp_V_128_reg_298, tmp_V_127_reg_329, tmp_V_126_reg_360, tmp_V_125_reg_391, tmp_V_124_reg_422, tmp_V_123_reg_453, tmp_V_122_reg_484)
    begin
        if ((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_1 = and_ln215_2_reg_893))) then 
            res_V_V_din <= tmp_V_129_reg_267;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            res_V_V_din <= tmp_V_128_reg_298;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            res_V_V_din <= tmp_V_127_reg_329;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            res_V_V_din <= tmp_V_126_reg_360;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            res_V_V_din <= tmp_V_125_reg_391;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            res_V_V_din <= tmp_V_124_reg_422;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            res_V_V_din <= tmp_V_123_reg_453;
        elsif (((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            res_V_V_din <= tmp_V_122_reg_484;
        else 
            res_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_V_V_write_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, and_ln215_2_reg_893)
    begin
        if (((not(((res_V_V_full_n = ap_const_logic_0) and (ap_const_lv1_1 = and_ln215_2_reg_893))) and (ap_const_logic_1 = ap_CS_fsm_state19) and (ap_const_lv1_1 = and_ln215_2_reg_893)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((res_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            res_V_V_write <= ap_const_logic_1;
        else 
            res_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln247_fu_791_p3 <= 
        ap_const_lv32_2 when (icmp_ln215_1_reg_876(0) = '1') else 
        add_ln247_fu_786_p2;
    select_ln252_fu_751_p3 <= 
        ap_const_lv32_2 when (icmp_ln215_reg_866(0) = '1') else 
        add_ln252_fu_746_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_29_fu_612_p4 <= pY_8(31 downto 1);
    tmp_30_fu_632_p4 <= pX_8(31 downto 1);
    trunc_ln_fu_678_p4 <= phi_mul_reg_256(19 downto 17);
end behav;
