// Seed: 3885135440
module module_0 (
    output tri id_0
);
  supply0 id_2, id_3, id_4, id_5, id_6;
  wire id_7;
  always_latch @(posedge id_3) if (-1'b0 + 1) $display(1 * -1, -1, id_3, -1, id_5 - -1, 1);
  assign module_1.type_0 = 0;
  parameter id_8 = -1;
  integer id_9, id_10, id_11;
  uwire id_12, id_13 = id_2, id_14, id_15, id_16;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input tri0  id_2,
    input tri1  id_3
);
  assign id_5 = id_1;
  wor id_6 = id_0 !== id_1, id_7 = id_6;
  module_0 modCall_1 (id_5);
  wire id_8;
  logic [7:0] id_9, id_10, id_11;
  id_12(
      .id_0(-1 ? id_11[1 :-1] : 1),
      .id_1(-1),
      .id_2(1),
      .id_3(-1),
      .id_4(),
      .id_5(-1),
      .id_6(id_6),
      .id_7(-1)
  );
endmodule
