+====================+===================+=================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                             |
+====================+===================+=================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][1]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D                               |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][12]/D                                                           |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/D                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][0]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D                               |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][2]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][11]/D                                                           |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/D                                                                         |
| clk_fpga_0         | clk_fpga_0        | system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[0]/D                                                                  |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][7]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D                               |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D                                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][8]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/D                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][8]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D                               |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D                               |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][2]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][2]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_3/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/D                                                                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][8]/D                                                            |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/fifo_2/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/D                                                                         |
| clk_fpga_0         | clk_fpga_0        | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D                                |
| clk_fpga_0         | clk_fpga_0        | system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[25]/D                                                                   |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------+
