# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../gigia.ip_user_files/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_0_0/sim/prima_zi_de_scoala_util_vector_logic_0_0.v" \
"../../../../gigia.ip_user_files/bd/prima_zi_de_scoala/ip/prima_zi_de_scoala_util_vector_logic_1_0/sim/prima_zi_de_scoala_util_vector_logic_1_0.v" \
"../../../../gigia.ip_user_files/bd/prima_zi_de_scoala/sim/prima_zi_de_scoala.v" \
"../../../../gigia.srcs/sources_1/bd/prima_zi_de_scoala/hdl/prima_zi_de_scoala_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
