EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 20
Title "Debugging Front Panel"
Date "2019-11-17"
Rev "2049"
Comp ""
Comment1 "DFP"
Comment2 "Last revision manufactured: 1939."
Comment3 "R1945 reallocates A72/A73 due to short."
Comment4 ""
$EndDescr
$Sheet
S 1350 5050 1150 1500
U 5ED99F01
F0 "Run Control State Machine" 50
F1 "cft_dfp_rc_fsm.sch" 50
F2 "~WAIT" O R 2500 6000 50 
F3 "FPCLKEN" T R 2500 6100 50 
F4 "FPµSTEP" T R 2500 6200 50 
F5 "FPCLKEN-IN" I L 1350 6250 50 
F6 "FPµSTEP-IN" I L 1350 6400 50 
F7 "STEP∕~RUN" I L 1350 5950 50 
F8 "FPFETCH∕~EXEC" I L 1350 5650 50 
F9 "~CLR" I L 1350 5800 50 
F10 "~µSTEP" I L 1350 6100 50 
F11 "CLK4" I L 1350 5500 50 
F12 "~RESET" I L 1350 5200 50 
F13 "~RSTHOLD" I L 1350 5350 50 
F14 "~LED-EXEC" I R 2500 6400 50 
F15 "~LED-FETCH" I R 2500 6300 50 
$EndSheet
Wire Wire Line
	2500 6000 3050 6000
Text Label 3050 6000 2    50   ~ 0
~WAIT
Wire Wire Line
	2500 6100 3050 6100
Text Label 3050 6100 2    50   ~ 0
FPCLKEN
Wire Wire Line
	2500 6200 3050 6200
Text Label 3050 6200 2    50   ~ 0
FPµSTEP
Wire Wire Line
	1350 6100 750  6100
Text Label 750  6100 0    50   ~ 0
~µSTEP
Wire Wire Line
	1350 6250 750  6250
Text Label 750  6250 0    50   ~ 0
FPCLKEN-IN
Wire Wire Line
	1350 6400 750  6400
Text Label 750  6400 0    50   ~ 0
FPµSTEP-IN
Wire Wire Line
	1350 5950 750  5950
Text Label 750  5950 0    50   ~ 0
STEP∕~RUN
Wire Wire Line
	1350 5800 750  5800
Text Label 750  5800 0    50   ~ 0
~CLR
Wire Wire Line
	1350 5650 750  5650
Text Label 750  5650 0    50   ~ 0
FPFETCH∕~EXEC
Wire Wire Line
	1350 5500 750  5500
Text Label 750  5500 0    50   ~ 0
CLK4
Wire Wire Line
	1350 5350 750  5350
Text Label 750  5350 0    50   ~ 0
~RSTHOLD
Wire Wire Line
	1350 5200 750  5200
Text Label 750  5200 0    50   ~ 0
~RESET
Text Notes 1150 4900 0    100  ~ 20
Run/Step/Stop FSM
Wire Bus Line
	4950 1000 4400 1000
Text Label 4400 1000 0    50   ~ 0
FPD[0..7]
Wire Wire Line
	6100 2800 6650 2800
Text Label 6650 2800 2    50   ~ 0
~ABOE
Text Label 4350 1200 0    50   ~ 0
~WAB0
Text Label 4350 1300 0    50   ~ 0
~WAB1
Text Label 4350 1400 0    50   ~ 0
~WAB2
Text Label 4550 2300 2    50   ~ 0
~RAB0
Text Label 4550 2400 2    50   ~ 0
~RAB1
Text Label 4550 2500 2    50   ~ 0
~RAB2
Wire Wire Line
	6650 3300 6100 3300
Text Label 6650 1100 2    50   ~ 0
DB[0..15]
Text Label 6650 3300 2    50   ~ 0
BUSCP
Wire Wire Line
	6100 3000 6650 3000
Text Label 4350 1500 0    50   ~ 0
~WDB0
Text Label 4350 1600 0    50   ~ 0
~WDB1
Text Label 6650 1000 2    50   ~ 0
AB[0..23]
Text Label 6650 1300 2    50   ~ 0
RADDR[0..4]
Text Label 6650 1400 2    50   ~ 0
WADDR[0..4]
Text Label 6650 1500 2    50   ~ 0
ACTION[0..3]
Text Label 4350 1900 0    50   ~ 0
~WCV0
Text Label 4350 2000 0    50   ~ 0
~WCV1
Text Label 4350 2100 0    50   ~ 0
~WCV2
Text Label 4350 1700 0    50   ~ 0
~WIB0
Text Label 4350 1800 0    50   ~ 0
~WIB1
Wire Wire Line
	6100 2900 6650 2900
Wire Wire Line
	6100 3100 6650 3100
Text Label 6650 3100 2    50   ~ 0
~CVOE
Text Label 6650 2900 2    50   ~ 0
~IBOE
Text Label 6650 1200 2    50   ~ 0
IBUS[0..15]
Text Label 4550 2800 2    50   ~ 0
~RIB0
Text Label 4550 2900 2    50   ~ 0
~RIB1
Text Label 4550 2600 2    50   ~ 0
~RDB0
Text Label 4550 2700 2    50   ~ 0
~RDB1
Text Label 4550 3000 2    50   ~ 0
~RCV0
Text Label 4550 3100 2    50   ~ 0
~RCV1
Text Label 4550 3200 2    50   ~ 0
~RCV2
Text Notes 1650 -1850 0    63   ~ 13
TO DO:
Text Notes 1650 -400 0    50   ~ 0
Done: Add replaceable pods for buses and MCU/clock.\nDone: Isolate front panel connector from rest of FPD.\nDone: Disable front panel during programming.\nDone: Disable serial port during programming.\nDone: Add configurable pull-ups on various signals.\nDone: Fix FTDI cable pin-out (swap RX/TX; likely ALREADY SWAPPED in R1943).\nDone: Add reset switch.\nDone: Add 1-2 more banks of DIP switches.\nDone: Left bus for peripherals.\nDone: Right bus for processor, memory and memory-mapped I/O.\nFix TTYD LED.\nFix activity LED.\nAdd front-panel switch LED.\nAdd PANELEN LED.\nAdd CFT IRQ LED.\nWeakly pull-up ALL MCU outputs!!!\nDone: Pull-up MCU ~RESET~
$Comp
L Device:CP_Small C17
U 1 1 609CAF2E
P 1150 7100
AR Path="/609CAF2E" Ref="C17"  Part="1" 
AR Path="/5D34E810/609CAF2E" Ref="C?"  Part="1" 
AR Path="/5F1DB2E8/609CAF2E" Ref="C?"  Part="1" 
AR Path="/60757845/609CAF2E" Ref="C?"  Part="1" 
F 0 "C17" H 1062 7146 50  0000 R CNN
F 1 "47µF" H 1062 7055 50  0000 R CNN
F 2 "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" H 1150 7100 50  0001 C CNN
F 3 "~" H 1150 7100 50  0001 C CNN
	1    1150 7100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 609CAF34
P 1150 7300
AR Path="/5F67D4B5/609CAF34" Ref="#PWR?"  Part="1" 
AR Path="/609CAF34" Ref="#PWR033"  Part="1" 
AR Path="/5D34E810/609CAF34" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF34" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF34" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF34" Ref="#PWR?"  Part="1" 
F 0 "#PWR033" H 1150 7050 50  0001 C CNN
F 1 "GND" H 1072 7263 50  0000 R CNN
F 2 "" H 1150 7300 50  0001 C CNN
F 3 "" H 1150 7300 50  0001 C CNN
	1    1150 7300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 609CAF3A
P 1150 6900
AR Path="/5F67D4B5/609CAF3A" Ref="#PWR?"  Part="1" 
AR Path="/609CAF3A" Ref="#PWR032"  Part="1" 
AR Path="/5D34E810/609CAF3A" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF3A" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF3A" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF3A" Ref="#PWR?"  Part="1" 
F 0 "#PWR032" H 1150 6750 50  0001 C CNN
F 1 "+5V" H 1092 6937 50  0000 R CNN
F 2 "" H 1150 6900 50  0001 C CNN
F 3 "" H 1150 6900 50  0001 C CNN
	1    1150 6900
	1    0    0    -1  
$EndComp
Wire Wire Line
	1150 6900 1150 7000
Wire Wire Line
	1150 7200 1150 7300
$Comp
L Device:CP_Small C18
U 1 1 609CAF42
P 1550 7100
AR Path="/609CAF42" Ref="C18"  Part="1" 
AR Path="/5D34E810/609CAF42" Ref="C?"  Part="1" 
AR Path="/5F1DB2E8/609CAF42" Ref="C?"  Part="1" 
AR Path="/60757845/609CAF42" Ref="C?"  Part="1" 
F 0 "C18" H 1462 7146 50  0000 R CNN
F 1 "47µF" H 1462 7055 50  0000 R CNN
F 2 "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" H 1550 7100 50  0001 C CNN
F 3 "~" H 1550 7100 50  0001 C CNN
	1    1550 7100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 609CAF48
P 1550 7300
AR Path="/5F67D4B5/609CAF48" Ref="#PWR?"  Part="1" 
AR Path="/609CAF48" Ref="#PWR035"  Part="1" 
AR Path="/5D34E810/609CAF48" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF48" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF48" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF48" Ref="#PWR?"  Part="1" 
F 0 "#PWR035" H 1550 7050 50  0001 C CNN
F 1 "GND" H 1472 7263 50  0000 R CNN
F 2 "" H 1550 7300 50  0001 C CNN
F 3 "" H 1550 7300 50  0001 C CNN
	1    1550 7300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 609CAF4E
P 1550 6900
AR Path="/5F67D4B5/609CAF4E" Ref="#PWR?"  Part="1" 
AR Path="/609CAF4E" Ref="#PWR034"  Part="1" 
AR Path="/5D34E810/609CAF4E" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF4E" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF4E" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF4E" Ref="#PWR?"  Part="1" 
F 0 "#PWR034" H 1550 6750 50  0001 C CNN
F 1 "+5V" H 1492 6937 50  0000 R CNN
F 2 "" H 1550 6900 50  0001 C CNN
F 3 "" H 1550 6900 50  0001 C CNN
	1    1550 6900
	1    0    0    -1  
$EndComp
Wire Wire Line
	1550 6900 1550 7000
Wire Wire Line
	1550 7200 1550 7300
$Comp
L Device:CP_Small C19
U 1 1 609CAF56
P 2000 7100
AR Path="/609CAF56" Ref="C19"  Part="1" 
AR Path="/5D34E810/609CAF56" Ref="C?"  Part="1" 
AR Path="/5F1DB2E8/609CAF56" Ref="C?"  Part="1" 
AR Path="/60757845/609CAF56" Ref="C?"  Part="1" 
F 0 "C19" H 1912 7146 50  0000 R CNN
F 1 "47µF" H 1912 7055 50  0000 R CNN
F 2 "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" H 2000 7100 50  0001 C CNN
F 3 "~" H 2000 7100 50  0001 C CNN
	1    2000 7100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 609CAF5C
P 2000 7300
AR Path="/5F67D4B5/609CAF5C" Ref="#PWR?"  Part="1" 
AR Path="/609CAF5C" Ref="#PWR037"  Part="1" 
AR Path="/5D34E810/609CAF5C" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF5C" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF5C" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF5C" Ref="#PWR?"  Part="1" 
F 0 "#PWR037" H 2000 7050 50  0001 C CNN
F 1 "GND" H 1922 7263 50  0000 R CNN
F 2 "" H 2000 7300 50  0001 C CNN
F 3 "" H 2000 7300 50  0001 C CNN
	1    2000 7300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 609CAF62
P 2000 6900
AR Path="/5F67D4B5/609CAF62" Ref="#PWR?"  Part="1" 
AR Path="/609CAF62" Ref="#PWR036"  Part="1" 
AR Path="/5D34E810/609CAF62" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF62" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF62" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF62" Ref="#PWR?"  Part="1" 
F 0 "#PWR036" H 2000 6750 50  0001 C CNN
F 1 "+5V" H 1942 6937 50  0000 R CNN
F 2 "" H 2000 6900 50  0001 C CNN
F 3 "" H 2000 6900 50  0001 C CNN
	1    2000 6900
	1    0    0    -1  
$EndComp
Wire Wire Line
	2000 6900 2000 7000
Wire Wire Line
	2000 7200 2000 7300
$Comp
L Device:CP_Small C20
U 1 1 609CAF6A
P 2400 7100
AR Path="/609CAF6A" Ref="C20"  Part="1" 
AR Path="/5D34E810/609CAF6A" Ref="C?"  Part="1" 
AR Path="/5F1DB2E8/609CAF6A" Ref="C?"  Part="1" 
AR Path="/60757845/609CAF6A" Ref="C?"  Part="1" 
F 0 "C20" H 2312 7146 50  0000 R CNN
F 1 "47µF" H 2312 7055 50  0000 R CNN
F 2 "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" H 2400 7100 50  0001 C CNN
F 3 "~" H 2400 7100 50  0001 C CNN
	1    2400 7100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 609CAF70
P 2400 7300
AR Path="/5F67D4B5/609CAF70" Ref="#PWR?"  Part="1" 
AR Path="/609CAF70" Ref="#PWR039"  Part="1" 
AR Path="/5D34E810/609CAF70" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF70" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF70" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF70" Ref="#PWR?"  Part="1" 
F 0 "#PWR039" H 2400 7050 50  0001 C CNN
F 1 "GND" H 2322 7263 50  0000 R CNN
F 2 "" H 2400 7300 50  0001 C CNN
F 3 "" H 2400 7300 50  0001 C CNN
	1    2400 7300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 609CAF76
P 2400 6900
AR Path="/5F67D4B5/609CAF76" Ref="#PWR?"  Part="1" 
AR Path="/609CAF76" Ref="#PWR038"  Part="1" 
AR Path="/5D34E810/609CAF76" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF76" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF76" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF76" Ref="#PWR?"  Part="1" 
F 0 "#PWR038" H 2400 6750 50  0001 C CNN
F 1 "+5V" H 2342 6937 50  0000 R CNN
F 2 "" H 2400 6900 50  0001 C CNN
F 3 "" H 2400 6900 50  0001 C CNN
	1    2400 6900
	1    0    0    -1  
$EndComp
Wire Wire Line
	2400 6900 2400 7000
Wire Wire Line
	2400 7200 2400 7300
$Comp
L Device:CP_Small C21
U 1 1 609CAF7E
P 2850 7100
AR Path="/609CAF7E" Ref="C21"  Part="1" 
AR Path="/5D34E810/609CAF7E" Ref="C?"  Part="1" 
AR Path="/5F1DB2E8/609CAF7E" Ref="C?"  Part="1" 
AR Path="/60757845/609CAF7E" Ref="C?"  Part="1" 
F 0 "C21" H 2762 7146 50  0000 R CNN
F 1 "47µF" H 2762 7055 50  0000 R CNN
F 2 "Capacitor_THT:CP_Radial_D6.3mm_P2.50mm" H 2850 7100 50  0001 C CNN
F 3 "~" H 2850 7100 50  0001 C CNN
	1    2850 7100
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 609CAF84
P 2850 7300
AR Path="/5F67D4B5/609CAF84" Ref="#PWR?"  Part="1" 
AR Path="/609CAF84" Ref="#PWR041"  Part="1" 
AR Path="/5D34E810/609CAF84" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF84" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF84" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF84" Ref="#PWR?"  Part="1" 
F 0 "#PWR041" H 2850 7050 50  0001 C CNN
F 1 "GND" H 2772 7263 50  0000 R CNN
F 2 "" H 2850 7300 50  0001 C CNN
F 3 "" H 2850 7300 50  0001 C CNN
	1    2850 7300
	1    0    0    -1  
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 609CAF8A
P 2850 6900
AR Path="/5F67D4B5/609CAF8A" Ref="#PWR?"  Part="1" 
AR Path="/609CAF8A" Ref="#PWR040"  Part="1" 
AR Path="/5D34E810/609CAF8A" Ref="#PWR?"  Part="1" 
AR Path="/5D36B851/609CAF8A" Ref="#PWR?"  Part="1" 
AR Path="/5F1DB2E8/609CAF8A" Ref="#PWR?"  Part="1" 
AR Path="/60757845/609CAF8A" Ref="#PWR?"  Part="1" 
F 0 "#PWR040" H 2850 6750 50  0001 C CNN
F 1 "+5V" H 2792 6937 50  0000 R CNN
F 2 "" H 2850 6900 50  0001 C CNN
F 3 "" H 2850 6900 50  0001 C CNN
	1    2850 6900
	1    0    0    -1  
$EndComp
Wire Wire Line
	2850 6900 2850 7000
Wire Wire Line
	2850 7200 2850 7300
Text Label 8450 2400 2    50   ~ 0
~IO
Text Label 8450 2300 2    50   ~ 0
~MEM
Wire Wire Line
	7900 2600 8550 2600
Wire Wire Line
	7900 2500 8550 2500
Wire Wire Line
	7900 2400 8550 2400
Wire Wire Line
	7900 2300 8550 2300
Text Label 8450 2500 2    50   ~ 0
~R
Wire Wire Line
	7900 2000 8550 2000
Text Label 8450 2000 2    50   ~ 0
~IODEV1xx
Text Label 5100 7250 0    50   ~ 0
~FPIRQ
Wire Wire Line
	1350 1000 800  1000
Text Label 800  1000 0    50   ~ 0
~RESET
Wire Wire Line
	1350 1100 800  1100
Text Label 800  1100 0    50   ~ 0
~RSTHOLD
Wire Wire Line
	800  1200 1350 1200
Text Label 800  1200 0    50   ~ 0
~HALT
Wire Wire Line
	1350 1400 800  1400
Text Label 800  1400 0    50   ~ 0
FPCLKEN-IN
Wire Wire Line
	1350 1500 800  1500
Text Label 800  1500 0    50   ~ 0
FPµSTEP-IN
Wire Wire Line
	1350 1700 800  1700
Wire Wire Line
	1350 1800 800  1800
Wire Wire Line
	1350 1900 800  1900
Wire Wire Line
	1350 2000 800  2000
Wire Wire Line
	1350 2200 800  2200
Wire Wire Line
	1350 2400 800  2400
Wire Wire Line
	1350 2500 800  2500
Wire Wire Line
	1350 2600 800  2600
Wire Wire Line
	3050 1900 2500 1900
Wire Wire Line
	3050 2000 2500 2000
Wire Wire Line
	3050 2100 2500 2100
Wire Wire Line
	3050 2200 2500 2200
Wire Wire Line
	3050 2300 2500 2300
Wire Wire Line
	3050 2800 2500 2800
Wire Wire Line
	3050 2900 2500 2900
Wire Wire Line
	800  2900 1350 2900
Wire Wire Line
	3050 2500 2500 2500
Wire Wire Line
	3050 2600 2500 2600
Wire Wire Line
	800  3000 1350 3000
Wire Wire Line
	800  3100 1350 3100
Text Label 3050 2100 2    50   ~ 0
~IBOE
Text Label 3050 2200 2    50   ~ 0
~ABOE
Text Label 3050 2800 2    50   ~ 0
~LTSON
Text Label 3050 2900 2    50   ~ 0
~PANELEN
Text Label 800  2900 0    50   ~ 0
~LED-STOP
Text Label 3050 2500 2    50   ~ 0
MFD0
Text Label 3050 2600 2    50   ~ 0
MFD1
Wire Bus Line
	2500 3000 3050 3000
Wire Bus Line
	2500 3100 3050 3100
Text Label 3050 3000 2    50   ~ 0
SWA[0..3]
Text Label 3050 3100 2    50   ~ 0
SWD[0..3]
Text Label 800  3000 0    50   ~ 0
STEP∕~RUN
Text Label 800  3100 0    50   ~ 0
~µSTEP
$Sheet
S 3150 850  1150 3150
U 64FC7999
F0 "DFP I/O" 50
F1 "dfp_io.sch" 50
F2 "~WAB0" O R 4300 1200 50 
F3 "~WAB1" O R 4300 1300 50 
F4 "~WAB2" O R 4300 1400 50 
F5 "~WDB0" O R 4300 1500 50 
F6 "~WDB1" O R 4300 1600 50 
F7 "~WIB0" O R 4300 1700 50 
F8 "~WIB1" O R 4300 1800 50 
F9 "~WCV0" O R 4300 1900 50 
F10 "~WCV1" O R 4300 2000 50 
F11 "~WCV2" O R 4300 2100 50 
F12 "~RAB0" O R 4300 2300 50 
F13 "~RAB1" O R 4300 2400 50 
F14 "~RAB2" O R 4300 2500 50 
F15 "~RDB0" O R 4300 2600 50 
F16 "~RDB1" O R 4300 2700 50 
F17 "~RIB0" O R 4300 2800 50 
F18 "~RIB1" O R 4300 2900 50 
F19 "~RCV0" O R 4300 3000 50 
F20 "~RCV1" O R 4300 3100 50 
F21 "~RCV2" O R 4300 3200 50 
F22 "~WR" I L 3150 1200 50 
F23 "~RD" I L 3150 1300 50 
F24 "FPD[0..7]" I L 3150 1000 50 
F25 "~ORHOE" I R 4300 3350 50 
F26 "~ORLOE" I R 4300 3450 50 
F27 "FPA[0..7]" I L 3150 1100 50 
F28 "~WEN0" I L 3150 3550 50 
F29 "~WEN1" I L 3150 3650 50 
F30 "~REN0" I L 3150 3750 50 
F31 "~REN1" I L 3150 3850 50 
$EndSheet
Text Notes 8550 4750 0    100  ~ 20
Front Panel\nAddress Decoder
Text Label 8000 5100 0    50   ~ 0
FPA[0..7]
Text Label 10350 5100 2    50   ~ 0
~FPOE[0..31]
Text Label 8000 5350 0    50   ~ 0
~PANELEN
Wire Bus Line
	9700 5250 10350 5250
Text Label 9900 5250 0    50   ~ 0
~ROW[1..5]
Wire Bus Line
	8000 5100 8550 5100
Wire Bus Line
	9700 5100 10400 5100
Wire Wire Line
	9700 5400 9900 5400
Text Label 10350 5400 2    50   ~ 0
~SCANCLR
$Comp
L Connector:TestPoint TP2
U 1 1 65BD1BBF
P 9900 5400
AR Path="/65BD1BBF" Ref="TP2"  Part="1" 
AR Path="/60757845/65BD1BBF" Ref="TP?"  Part="1" 
AR Path="/64FC7999/65BD1BBF" Ref="TP?"  Part="1" 
F 0 "TP2" H 9700 5550 50  0000 L CNN
F 1 "TestPoint" V 10004 5472 50  0001 C CNN
F 2 "TestPoint:TestPoint_Bridge_Pitch2.54mm_Drill1.0mm" H 10100 5400 50  0001 C CNN
F 3 "~" H 10100 5400 50  0001 C CNN
	1    9900 5400
	-1   0    0    1   
$EndComp
Connection ~ 9900 5400
Wire Wire Line
	9900 5400 10350 5400
Wire Wire Line
	4300 2300 4950 2300
Wire Wire Line
	4300 2400 4950 2400
Wire Wire Line
	4300 2500 4950 2500
Wire Wire Line
	4300 3000 4950 3000
Wire Wire Line
	4300 3100 4950 3100
Wire Wire Line
	4300 3200 4950 3200
Wire Wire Line
	4300 2600 4950 2600
Wire Wire Line
	4300 2700 4950 2700
Wire Wire Line
	4300 2800 4950 2800
Wire Wire Line
	4300 2900 4950 2900
Wire Wire Line
	4300 1200 4950 1200
Wire Wire Line
	4300 1300 4950 1300
Wire Wire Line
	4300 1400 4950 1400
Wire Wire Line
	4300 1500 4950 1500
Wire Wire Line
	4300 1600 4950 1600
Wire Wire Line
	4300 1700 4950 1700
Wire Wire Line
	4300 1800 4950 1800
Wire Wire Line
	4300 1900 4950 1900
Wire Wire Line
	4300 2000 4950 2000
Wire Wire Line
	4300 2100 4950 2100
$Sheet
S 4950 850  1150 2600
U 66CDCD87
F0 "Bus Pods" 50
F1 "pods.sch" 50
F2 "FPD[0..7]" B L 4950 1000 50 
F3 "BUSCP" I R 6100 3300 50 
F4 "~RAB0" I L 4950 2300 50 
F5 "~RAB1" I L 4950 2400 50 
F6 "~RAB2" I L 4950 2500 50 
F7 "~WAB0" I L 4950 1200 50 
F8 "~WAB1" I L 4950 1300 50 
F9 "~WAB2" I L 4950 1400 50 
F10 "~RCV0" I L 4950 3000 50 
F11 "~RCV1" I L 4950 3100 50 
F12 "~RCV2" I L 4950 3200 50 
F13 "~WCV0" I L 4950 1900 50 
F14 "~WCV1" I L 4950 2000 50 
F15 "~WCV2" I L 4950 2100 50 
F16 "~RDB0" I L 4950 2600 50 
F17 "~RDB1" I L 4950 2700 50 
F18 "~WDB0" I L 4950 1500 50 
F19 "~WDB1" I L 4950 1600 50 
F20 "~RIB0" I L 4950 2800 50 
F21 "~RIB1" I L 4950 2900 50 
F22 "~WIB0" I L 4950 1700 50 
F23 "~WIB1" I L 4950 1800 50 
F24 "AB[0..23]" B R 6100 1000 50 
F25 "RADDR[0..4]" B R 6100 1300 50 
F26 "WADDR[0..4]" B R 6100 1400 50 
F27 "ACTION[0..3]" B R 6100 1500 50 
F28 "DB[0..15]" B R 6100 1100 50 
F29 "IBUS[0..15]" B R 6100 1200 50 
F30 "~ABOE" I R 6100 2800 50 
F31 "~CVOE" I R 6100 3100 50 
F32 "~DBOE" I R 6100 3000 50 
F33 "~IBOE" I R 6100 2900 50 
F34 "COND[0..3]" B R 6100 1600 50 
$EndSheet
Text Label 3050 2000 2    50   ~ 0
~CVOE
Text Label 3050 1900 2    50   ~ 0
BUSCP
Text Label 3050 1300 2    50   ~ 0
~RD
Text Label 3050 1200 2    50   ~ 0
~WR
Text Label 3050 1100 2    50   ~ 0
FPA[0..7]
Text Label 3050 1000 2    50   ~ 0
FPD[0..7]
$Sheet
S 1350 850  1150 2700
U 60757845
F0 "Microcontroller" 50
F1 "microcontroller.sch" 50
F2 "FPD[0..7]" B R 2500 1000 50 
F3 "FPA[0..7]" B R 2500 1100 50 
F4 "~FPHALT" O L 1350 1200 50 
F5 "~FPRAM~∕ROM" O L 1350 2200 50 
F6 "FPCLKEN-IN" O L 1350 1400 50 
F7 "FPµSTEP-IN" O L 1350 1500 50 
F8 "BUSCP" O R 2500 1900 50 
F9 "~MEM" T L 1350 1700 50 
F10 "~IO" T L 1350 1800 50 
F11 "~R" T L 1350 1900 50 
F12 "~W" T L 1350 2000 50 
F13 "CLRWS" O L 1350 2600 50 
F14 "~IBOE" O R 2500 2100 50 
F15 "~ABOE" O R 2500 2200 50 
F16 "~DBOE" O R 2500 2300 50 
F17 "~IOINT" I L 1350 2400 50 
F18 "~WAIT" O L 1350 2500 50 
F19 "~LTSON" O R 2500 2800 50 
F20 "~PANELEN" O R 2500 2900 50 
F21 "~µSTEP" O L 1350 3100 50 
F22 "SWA[0..3]" O R 2500 3000 50 
F23 "SWD[0..3]" O R 2500 3100 50 
F24 "~CVOE" O R 2500 2000 50 
F25 "~FPRESET" O L 1350 1000 50 
F26 "~FPRSTHOLD" O L 1350 1100 50 
F27 "~FPIRQ" O L 1350 2700 50 
F28 "STEP∕~RUN" O L 1350 3000 50 
F29 "~LED-STOP" O L 1350 2900 50 
F30 "MFD0" O R 2500 2500 50 
F31 "MFD1" O R 2500 2600 50 
F32 "~WR" O R 2500 1200 50 
F33 "~RD" O R 2500 1300 50 
F34 "~CLR" O R 2500 3250 50 
F35 "~SCANCLR" I R 2500 3350 50 
$EndSheet
Wire Wire Line
	1350 2700 800  2700
Wire Wire Line
	5550 7250 5700 7250
Connection ~ 5550 7250
$Comp
L Connector:TestPoint TP13
U 1 1 64333DF6
P 5550 7250
AR Path="/64333DF6" Ref="TP13"  Part="1" 
AR Path="/60757845/64333DF6" Ref="TP?"  Part="1" 
F 0 "TP13" H 5450 7150 50  0000 L CNN
F 1 "TestPoint" V 5654 7322 50  0001 C CNN
F 2 "TestPoint:TestPoint_Bridge_Pitch2.54mm_Drill1.0mm" H 5750 7250 50  0001 C CNN
F 3 "~" H 5750 7250 50  0001 C CNN
	1    5550 7250
	-1   0    0    1   
$EndComp
Connection ~ 5700 7250
Text Label 6650 7350 2    50   ~ 0
~IRQ6
Text Label 6650 7450 2    50   ~ 0
~IRQ7
Text Label 6650 7250 2    50   ~ 0
~IRQ5
Wire Wire Line
	6250 7350 6650 7350
Wire Wire Line
	6250 7450 6650 7450
Wire Wire Line
	6250 7250 6650 7250
Wire Wire Line
	5700 7350 5700 7450
Connection ~ 5700 7350
Wire Wire Line
	5750 7350 5700 7350
Wire Wire Line
	5700 7250 5750 7250
Wire Wire Line
	5700 7450 5750 7450
Wire Wire Line
	5700 7250 5700 7350
$Comp
L Connector_Generic:Conn_02x03_Odd_Even JP3
U 1 1 64333C29
P 5950 7350
AR Path="/64333C29" Ref="JP3"  Part="1" 
AR Path="/60757845/64333C29" Ref="JP?"  Part="1" 
F 0 "JP3" H 6000 7575 50  0000 C CNN
F 1 "Conn_02x03_Odd_Even" H 6000 7576 50  0001 C CNN
F 2 "Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical" H 5950 7350 50  0001 C CNN
F 3 "~" H 5950 7350 50  0001 C CNN
	1    5950 7350
	1    0    0    -1  
$EndComp
Text Label 800  2700 0    50   ~ 0
~FPIRQ
Text Label 800  2600 0    50   ~ 0
CLRWS
Text Label 800  2500 0    50   ~ 0
~WAIT
Text Label 800  2400 0    50   ~ 0
~IOINT
Text Label 6650 3000 2    50   ~ 0
~DBOE1
Text Label 3050 2300 2    50   ~ 0
~DBOE0
Text Label 8450 1900 2    50   ~ 0
~SYSDEV
Wire Wire Line
	7900 2200 8550 2200
Wire Wire Line
	7900 2100 8550 2100
Text Label 8450 2100 2    50   ~ 0
~IODEV2xx
Text Label 8450 2200 2    50   ~ 0
~IODEV3xx
Text Label 800  1700 0    50   ~ 0
~MEM
Text Label 800  1800 0    50   ~ 0
~IO
Text Label 800  1900 0    50   ~ 0
~R
Text Label 800  2000 0    50   ~ 0
~W
Text Label 800  2200 0    50   ~ 0
~FPRAM~∕ROM
Wire Wire Line
	8000 5350 8550 5350
Text Label 8450 1000 2    50   ~ 0
~RESET
Text Label 8450 1100 2    50   ~ 0
~RSTHOLD
Text Label 8450 1200 2    50   ~ 0
CLK1
Text Label 8450 1300 2    50   ~ 0
CLK2
Text Label 8450 1400 2    50   ~ 0
CLK3
Text Label 8450 1500 2    50   ~ 0
CLK4
Text Label 8450 1600 2    50   ~ 0
T34
Text Label 8450 1700 2    50   ~ 0
~IRQ
Text Label 8450 1800 2    50   ~ 0
~IRQS
Text Label 8500 3700 2    50   ~ 0
CFT-FPD[0..7]
Wire Bus Line
	8550 3700 7900 3700
Text Label 8450 4450 2    50   ~ 0
~FPOE[0..31]
Wire Bus Line
	7900 4450 8450 4450
Wire Bus Line
	8550 2800 7900 2800
Text Label 8400 2800 2    50   ~ 0
~IRQ[0..7]
$Sheet
S 8550 850  1150 3300
U 60A2F3C0
F0 "sheet60A2F295" 50
F1 "cft-dfp-bushold.sch" 50
F2 "FPD[0..7]" U L 8550 3900 50 
F3 "CLK1" U L 8550 1200 50 
F4 "CLK2" U L 8550 1300 50 
F5 "CLK3" U L 8550 1400 50 
F6 "CLK4" U L 8550 1500 50 
F7 "T34" U L 8550 1600 50 
F8 "~MEM" U L 8550 2300 50 
F9 "~IO" U L 8550 2400 50 
F10 "~R" U L 8550 2500 50 
F11 "~W" U L 8550 2600 50 
F12 "~IODEV1xx" U L 8550 2000 50 
F13 "~SYSDEV" U L 8550 1900 50 
F14 "~IODEV2xx" U L 8550 2100 50 
F15 "~PANELEN" I L 8550 4000 50 
F16 "~IODEV3xx" U L 8550 2200 50 
F17 "CFT-FPD[0..7]" I L 8550 3700 50 
F18 "~IRQ[0..7]" I L 8550 2800 50 
F19 "~IRQ" U L 8550 1700 50 
F20 "~IRQS" U L 8550 1800 50 
F21 "FP-FPD[0..7]" U L 8550 3800 50 
$EndSheet
Text Notes 9250 3300 1    100  ~ 20
Pull-Up & Conditioning
Text Label 8450 2600 2    50   ~ 0
~W
Wire Wire Line
	7900 1200 8550 1200
Wire Wire Line
	7900 1300 8550 1300
Wire Wire Line
	7900 1400 8550 1400
Wire Wire Line
	7900 1500 8550 1500
Wire Wire Line
	7900 1600 8550 1600
Wire Wire Line
	7900 1700 8550 1700
Wire Wire Line
	7900 1800 8550 1800
Wire Wire Line
	7900 1900 8550 1900
Wire Wire Line
	7900 2900 8450 2900
Wire Wire Line
	7900 3000 8450 3000
Wire Wire Line
	7900 3100 8450 3100
Wire Wire Line
	7900 3200 8450 3200
Wire Wire Line
	7900 3300 8450 3300
Text Label 8450 2900 2    50   ~ 0
~WS
Text Label 8450 3000 2    50   ~ 0
~WAITING
Text Label 8450 3100 2    50   ~ 0
~HALT
Text Label 8450 3200 2    50   ~ 0
~ENDEXT
Text Label 8450 3300 2    50   ~ 0
~SKIPEXT
$Sheet
S 6750 850  1150 4200
U 5FE640D1
F0 "Edge Connectors" 50
F1 "edge_connectors.sch" 50
F2 "~RESET" U R 7900 1000 50 
F3 "CLK1" U R 7900 1200 50 
F4 "CLK2" U R 7900 1300 50 
F5 "CLK3" U R 7900 1400 50 
F6 "CLK4" U R 7900 1500 50 
F7 "T34" U R 7900 1600 50 
F8 "~IRQ" U R 7900 1700 50 
F9 "~IRQS" U R 7900 1800 50 
F10 "AB[0..23]" U L 6750 1000 50 
F11 "DB[0..15]" U L 6750 1100 50 
F12 "CFT-FPD[0..7]" U R 7900 3700 50 
F13 "IBUS[0..15]" U L 6750 1200 50 
F14 "~IRQ[0..7]" U R 7900 2800 50 
F15 "ACTION[0..3]" U L 6750 1500 50 
F16 "WADDR[0..4]" U L 6750 1400 50 
F17 "RADDR[0..4]" U L 6750 1300 50 
F18 "RSVD[0..6]" U R 7900 3400 50 
F19 "~RSTHOLD" U R 7900 1100 50 
F20 "~SYSDEV" U R 7900 1900 50 
F21 "~IODEV1xx" U R 7900 2000 50 
F22 "~IODEV2xx" U R 7900 2100 50 
F23 "~IODEV3xx" U R 7900 2200 50 
F24 "~MEM" U R 7900 2300 50 
F25 "~IO" U R 7900 2400 50 
F26 "~R" U R 7900 2500 50 
F27 "~W" U R 7900 2600 50 
F28 "~WS" U R 7900 2900 50 
F29 "FPA[0..1]" I L 6750 4050 50 
F30 "~ROW[1..5]" I L 6750 4150 50 
F31 "SWA[0..3]" I L 6750 4250 50 
F32 "SWD[0..3]" I L 6750 4350 50 
F33 "RXD" U R 7900 4100 50 
F34 "TXD1" U R 7900 4200 50 
F35 "~HALT" U R 7900 3100 50 
F36 "~WAITING" U R 7900 3000 50 
F37 "~ENDEXT" U R 7900 3200 50 
F38 "~SKIPEXT" U R 7900 3300 50 
F39 "~LTSON" I L 6750 4450 50 
F40 "FPCLKEN" I L 6750 1850 50 
F41 "FPµSTEP" I L 6750 1950 50 
F42 "~FPRESET" I L 6750 1750 50 
F43 "~FPRAM~∕ROM" I L 6750 2150 50 
F44 "FPFETCH∕~EXEC" I L 6750 2050 50 
F45 "~FPOE[0..31]" I R 7900 4450 50 
F46 "~FPDRLOE" I L 6750 2250 50 
F47 "~FPSPLOE" I L 6750 2350 50 
F48 "~FPDRHOE" I L 6750 2450 50 
F49 "~FPSPHOE" I L 6750 2550 50 
F50 "FP-FPD[0..7]" O R 7900 3800 50 
F51 "COND[0..3]" U L 6750 1600 50 
$EndSheet
Wire Wire Line
	6750 1750 6200 1750
Wire Wire Line
	6750 1850 6200 1850
Wire Wire Line
	6750 1950 6200 1950
Text Label 6200 1750 0    50   ~ 0
~FPRESET
Text Label 6200 1850 0    50   ~ 0
FPCLKEN
Text Label 6200 1950 0    50   ~ 0
FPµSTEP
Wire Bus Line
	6100 1000 6750 1000
Wire Bus Line
	6100 1100 6750 1100
Wire Bus Line
	6100 1200 6750 1200
Wire Bus Line
	6100 1300 6750 1300
Wire Bus Line
	6100 1400 6750 1400
Wire Bus Line
	6100 1500 6750 1500
Wire Wire Line
	2500 1200 3150 1200
Wire Wire Line
	2500 1300 3150 1300
Wire Bus Line
	2500 1000 3150 1000
Wire Bus Line
	2500 1100 3150 1100
Wire Wire Line
	7900 1000 8450 1000
Wire Wire Line
	7900 1100 8450 1100
Text Label 8450 3400 2    50   ~ 0
RSVD[0..6]
Wire Bus Line
	8450 3400 7900 3400
Text Label 8000 4000 0    50   ~ 0
~PANELEN
Wire Wire Line
	8000 4000 8550 4000
Wire Bus Line
	8550 3900 8000 3900
Text Label 8000 3900 0    50   ~ 0
FPD[0..7]
Wire Wire Line
	7900 4100 8450 4100
Wire Wire Line
	7900 4200 8450 4200
Text Label 8450 4100 2    50   ~ 0
RXD
Text Label 8450 4200 2    50   ~ 0
TXD1
Wire Wire Line
	6750 2050 6200 2050
Wire Wire Line
	6750 2150 6200 2150
Wire Wire Line
	6750 2250 6200 2250
Wire Wire Line
	6750 2350 6200 2350
Wire Wire Line
	6750 2450 6200 2450
Wire Wire Line
	6750 2550 6200 2550
Text Label 6200 2050 0    50   ~ 0
FPFETCH∕~EXEC
Text Label 6200 2150 0    50   ~ 0
~FPRAM~∕ROM
Text Label 6200 2250 0    50   ~ 0
~FPDRLOE
Text Label 6200 2350 0    50   ~ 0
~FPSPLOE
Text Label 6200 2450 0    50   ~ 0
~FPDRHOE
Text Label 6200 2550 0    50   ~ 0
~FPSPHOE
Text Label 6100 4050 0    50   ~ 0
FPA[0..7]
Wire Bus Line
	6750 4050 6100 4050
Text Label 6100 4150 0    50   ~ 0
~ROW[1..5]
Wire Bus Line
	6750 4150 6100 4150
Text Label 6100 4250 0    50   ~ 0
SWA[0..3]
Wire Bus Line
	6750 4250 6100 4250
Text Label 6100 4350 0    50   ~ 0
SWD[0..3]
Wire Bus Line
	6750 4350 6100 4350
Wire Wire Line
	6100 4450 6750 4450
Text Label 6100 4450 0    50   ~ 0
~LTSON
$Sheet
S 8550 4950 1150 1650
U 65BD1B6F
F0 "sheet65BD1B09" 50
F1 "cft-dfp-scan.sch" 50
F2 "FPA[0..7]" I L 8550 5100 50 
F3 "~FPOE[0..31]" O R 9700 5100 50 
F4 "~ROW[1..5]" O R 9700 5250 50 
F5 "~PANELEN" I L 8550 5350 50 
F6 "~SCANCLR" I R 9700 5400 50 
F7 "~SCANEN" I L 8550 5500 50 
F8 "~WR" I L 8550 5600 50 
F9 "MFD1" I R 9700 5750 50 
F10 "MFD0" I R 9700 5650 50 
F11 "~RSTHOLD" I L 8550 5800 50 
F12 "~ORHOE" O R 9700 6050 50 
F13 "~FPDRHOE~" O R 9700 6250 50 
F14 "~FPSPHOE~" O R 9700 6450 50 
F15 "~ORLOE" O R 9700 5950 50 
F16 "~FPDRLOE~" O R 9700 6150 50 
F17 "~FPSPLOE~" O R 9700 6350 50 
F18 "STEP∕~RUN" I L 8550 5900 50 
F19 "~LED-STOP" I L 8550 6000 50 
F20 "~WS" I L 8550 6100 50 
F21 "~LED-FETCH" I L 8550 6200 50 
F22 "~LED-EXEC" I L 8550 6300 50 
F23 "~IRQS" I L 8550 6400 50 
F24 "FPD[0..7]" O L 8550 5200 50 
$EndSheet
Wire Wire Line
	10250 5650 9700 5650
Wire Wire Line
	10250 5750 9700 5750
Wire Wire Line
	10250 5950 9700 5950
Wire Wire Line
	10250 6050 9700 6050
Wire Wire Line
	10250 6150 9700 6150
Wire Wire Line
	10250 6250 9700 6250
Wire Wire Line
	10250 6350 9700 6350
Wire Wire Line
	10250 6450 9700 6450
Text Label 10250 5650 2    50   ~ 0
MFD0
Text Label 10250 5750 2    50   ~ 0
MFD1
Text Label 10250 5950 2    50   ~ 0
~ORLOE
Text Label 10250 6050 2    50   ~ 0
~ORHOE
Text Label 10250 6150 2    50   ~ 0
~FPDRLOE
Text Label 10250 6250 2    50   ~ 0
~FPDRHOE
Text Label 10250 6350 2    50   ~ 0
~FPSPLOE
Text Label 10250 6450 2    50   ~ 0
~FPSPHOE
Wire Wire Line
	8550 5500 8000 5500
Wire Wire Line
	8550 5600 8000 5600
Wire Wire Line
	8550 5800 8000 5800
Wire Wire Line
	8550 5900 8000 5900
Wire Wire Line
	8550 6000 8000 6000
Wire Wire Line
	8550 6100 8000 6100
Wire Wire Line
	8550 6200 8000 6200
Wire Wire Line
	8550 6300 8000 6300
Text Label 8000 5500 0    50   ~ 0
~SCANEN
Text Label 8000 5600 0    50   ~ 0
~WR
Text Label 8000 5800 0    50   ~ 0
~RSTHOLD
Text Label 8000 5900 0    50   ~ 0
STEP∕~RUN
Text Label 8000 6000 0    50   ~ 0
~LED-STOP
Text Label 8000 6100 0    50   ~ 0
~WS
Text Label 8000 6200 0    50   ~ 0
~LED-FETCH
Text Label 8000 6300 0    50   ~ 0
~LED-EXEC
Wire Wire Line
	8000 6400 8550 6400
Text Label 8000 6400 0    50   ~ 0
~IRQS
Wire Wire Line
	5100 7250 5550 7250
Wire Wire Line
	2500 6300 3050 6300
Wire Wire Line
	2500 6400 3050 6400
Text Label 3050 6300 2    50   ~ 0
~LED-FETCH
Text Label 3050 6400 2    50   ~ 0
~LED-EXEC
Wire Wire Line
	4450 5150 3950 5150
Text Label 3950 5150 0    50   ~ 0
~R
Wire Wire Line
	4450 5300 3950 5300
Text Label 3950 5300 0    50   ~ 0
~IODEV1xx
Wire Bus Line
	4450 5450 3950 5450
Text Label 3950 5450 0    50   ~ 0
AB[0..23]
Wire Wire Line
	4450 5600 3950 5600
Text Label 3950 5600 0    50   ~ 0
CLRWS
Wire Wire Line
	4450 5750 3950 5750
Text Label 3950 5750 0    50   ~ 0
~DBOE0
Wire Wire Line
	5600 5150 6100 5150
Text Label 6100 5150 2    50   ~ 0
~WS
Wire Wire Line
	5600 5250 6100 5250
Text Label 6100 5250 2    50   ~ 0
~IOINT
Wire Wire Line
	5600 5450 6100 5450
Text Label 6100 5450 2    50   ~ 0
~DBOE1
Text Notes 4050 4850 0    100  ~ 20
CFT Bus Address Decoder
$Sheet
S 4450 5000 1150 1500
U 614F5B8D
F0 "Address Decoder & Wait States" 50
F1 "cft_dfp_ws.sch" 50
F2 "~WS" T R 5600 5150 50 
F3 "~IOINT" O R 5600 5250 50 
F4 "~DBOE1" O R 5600 5450 50 
F5 "~R" T L 4450 5150 50 
F6 "~DBOE0" I L 4450 5750 50 
F7 "CLRWS" I L 4450 5600 50 
F8 "~IODEV1xx" I L 4450 5300 50 
F9 "AB[5..7]" I L 4450 5450 50 
F10 "FPA6" I L 4450 6150 50 
F11 "~WEN0" O R 5600 5950 50 
F12 "~WEN1" O R 5600 6050 50 
F13 "~REN0" O R 5600 6150 50 
F14 "~REN1" O R 5600 6250 50 
F15 "~RD" I L 4450 5950 50 
F16 "~WR" I L 4450 6050 50 
$EndSheet
Text Label 8500 3800 2    50   ~ 0
FP-FPD[0..7]
Wire Bus Line
	8550 3800 7900 3800
Wire Bus Line
	8000 5200 8550 5200
Text Label 8000 5200 0    50   ~ 0
FPD[0..7]
Text Label 3050 3250 2    50   ~ 0
~CLR
Wire Wire Line
	2500 3250 3050 3250
Wire Wire Line
	2500 3350 3050 3350
Text Label 3050 3350 2    50   ~ 0
~SCANCLR
Wire Wire Line
	4850 3350 4300 3350
Wire Wire Line
	4850 3450 4300 3450
Text Label 4850 3350 2    50   ~ 0
~ORLOE
Text Label 4850 3450 2    50   ~ 0
~ORHOE
Wire Wire Line
	4450 5950 3950 5950
Wire Wire Line
	4450 6050 3950 6050
Wire Wire Line
	4450 6150 3950 6150
Wire Wire Line
	6100 5950 5600 5950
Wire Wire Line
	6100 6050 5600 6050
Wire Wire Line
	6100 6150 5600 6150
Wire Wire Line
	6100 6250 5600 6250
Text Label 6100 5950 2    50   ~ 0
~WEN0
Text Label 6100 6050 2    50   ~ 0
~WEN1
Text Label 6100 6150 2    50   ~ 0
~REN0
Text Label 6100 6250 2    50   ~ 0
~REN1
Text Label 3950 5950 0    50   ~ 0
~RD
Text Label 3950 6050 0    50   ~ 0
~WR
Text Label 3950 6150 0    50   ~ 0
FPA6
Wire Wire Line
	2650 3550 3150 3550
Wire Wire Line
	2650 3650 3150 3650
Wire Wire Line
	2650 3750 3150 3750
Wire Wire Line
	2650 3850 3150 3850
Text Label 2650 3550 0    50   ~ 0
~WEN0
Text Label 2650 3650 0    50   ~ 0
~WEN1
Text Label 2650 3750 0    50   ~ 0
~REN0
Text Label 2650 3850 0    50   ~ 0
~REN1
Text Label 6650 1600 2    50   ~ 0
COND[0..3]
Wire Bus Line
	6100 1600 6750 1600
$EndSCHEMATC
