Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

           Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
     -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
   <UDEF_wb_clk>           1                1    -4496  -326620            147     1598        0              0




Clocks
======

            Clock    Clock net          Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------    -----------  ----------------------  -----------------  ---------------------  -------------------------
           wb_clk       wb_clk  <UDEF_wb_clk>           (auto) 2000            (0,1000)                   6495                    153.965 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
           wb_clk          wb_clk       <UDEF_wb_clk>          147       -4496    -326620            147        1598          0              0




Timing Details for Clock Pair wb_clk and wb_clk
===============================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
           wb_clk          wb_clk       <UDEF_wb_clk>          147       -4496    -326620            147        1598          0              0

Path 3:
   Slack (not met):                         -4496ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            966ps
   - Clock uncertainty:                       150ps
   = Required time:                          2816ps
   - Propagation time:                       6447ps (46.7% logic, 53.3% route, logic stage 3)
   - Delay of the launching clock:            865ps
   = Slack:                                 -4496ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)        865                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r             865                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            1665     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1695                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            3360                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        694     r            4054     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        609                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            4663                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        694     r            5357     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1133                     -                                                                       
   RBB_33/A6                                                        RBB_6L       33  [TILE 0 0, RBB 4 18]          -     r            6490     {<CE>inst116: $auto$ff.cc:266:slice$3053 (FDRE,site=dff)}         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_33/CLK                                                       RBB_6L       33  [TILE 0 0, RBB 4 18]        822     r            7312                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       -966                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6346                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -4470ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            980ps
   - Clock uncertainty:                       150ps
   = Required time:                          2830ps
   - Propagation time:                       6435ps (46.8% logic, 53.2% route, logic stage 3)
   - Delay of the launching clock:            865ps
   = Slack:                                 -4470ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)        865                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r             865                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            1665     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1695                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            3360                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        694     r            4054     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        609                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            4663                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        694     r            5357     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1121                     -                                                                       
   RBB_31/A6                                                        RBB_6L       31  [TILE 0 0, RBB 7 16]          -     r            6478     {<CE>inst107: $auto$ff.cc:266:slice$3044 (FDRE,site=cffo)}        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                       RBB_6L       31  [TILE 0 0, RBB 7 16]        822     r            7300                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       -980                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6320                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -4470ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            980ps
   - Clock uncertainty:                       150ps
   = Required time:                          2830ps
   - Propagation time:                       6435ps (46.8% logic, 53.2% route, logic stage 3)
   - Delay of the launching clock:            865ps
   = Slack:                                 -4470ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)        865                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r             865                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            1665     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1695                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            3360                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        694     r            4054     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        609                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            4663                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        694     r            5357     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1121                     -                                                                       
   RBB_31/A6                                                        RBB_6L       31  [TILE 0 0, RBB 7 16]          -     r            6478     {<CE>inst104: $auto$ff.cc:266:slice$3041 (FDRE,site=dff)}         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                       RBB_6L       31  [TILE 0 0, RBB 7 16]        822     r            7300                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       -980                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6320                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              1598ps
     Path type:                                HOLD
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

   + Delay of the launching clock:            833ps
   + Propagation time:                       1795ps (69.8% logic, 30.2% route, logic stage 1)
   - Delay of the capturing clock:            880ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  1598ps

   Instance/Pin or Net Name    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                      CLOCK-PORT    -                     -     launch     r               0                                                           
   wb_clk                      Clock net     3          (fanout=659)        833                     -                                                           
   RBB_29/CLK                  RBB_6L       29  [TILE 0 0, RBB 4 14]          -     r             833                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_29/DMUX                 RBB_6L       29  [TILE 0 0, RBB 4 14]        800     r            1633     {inst94: $auto$ff.cc:266:slice$3031 (FDRE,site=dffo)} 
   cpu.cpu.ctrl.o_ibus_adr[8]  Net         112            (fanout=1)        542                     -                                                           
   RBB_29/C6                   RBB_6L       29  [TILE 0 0, RBB 4 14]          -     r            2175     {inst93: $auto$ff.cc:266:slice$3030 (FDRE,site=cff)}  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_29/CLK                  RBB_6L       29  [TILE 0 0, RBB 4 14]        453     r            2628                                                           
   wb_clk                      Clock net     3          (fanout=659)       -880                     -                                                           
   wb_clk                      CLOCK-PORT    -                     -    capture     r            1748                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              1705ps
     Path type:                                HOLD
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

   + Delay of the launching clock:            818ps
   + Propagation time:                       1901ps (65.9% logic, 34.1% route, logic stage 1)
   - Delay of the capturing clock:            864ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  1705ps

   Instance/Pin or Net Name    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                     
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                      CLOCK-PORT    -                     -     launch     r               0                                                           
   wb_clk                      Clock net     3          (fanout=659)        818                     -                                                           
   RBB_28/CLK                  RBB_6L       28  [TILE 0 0, RBB 1 16]          -     r             818                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_28/DMUX                 RBB_6L       28  [TILE 0 0, RBB 1 16]        800     r            1618     {inst88: $auto$ff.cc:266:slice$3025 (FDRE,site=dffo)} 
   cpu.cpu.ctrl.o_ibus_adr[2]  Net         103            (fanout=3)        648                     -                                                           
   RBB_28/C6                   RBB_6L       28  [TILE 0 0, RBB 1 16]          -     r            2266     {inst87: $auto$ff.cc:266:slice$3024 (FDRE,site=cff)}  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_28/CLK                  RBB_6L       28  [TILE 0 0, RBB 1 16]        453     r            2719                                                           
   wb_clk                      Clock net     3          (fanout=659)       -864                     -                                                           
   wb_clk                      CLOCK-PORT    -                     -    capture     r            1855                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              1929ps
     Path type:                                HOLD
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

   + Delay of the launching clock:            979ps
   + Propagation time:                       2139ps (58.6% logic, 41.4% route, logic stage 1)
   - Delay of the capturing clock:           1039ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  1929ps

   Instance/Pin or Net Name     Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                      
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                       CLOCK-PORT    -                     -     launch     r               0                                                            
   wb_clk                       Clock net     3          (fanout=659)        979                     -                                                            
   RBB_32/CLK                   RBB_6L       32  [TILE 0 0, RBB 7 18]          -     r             979                                                            
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_32/DMUX                  RBB_6L       32  [TILE 0 0, RBB 7 18]        800     r            1779     {inst112: $auto$ff.cc:266:slice$3049 (FDRE,site=dffo)} 
   cpu.cpu.ctrl.o_ibus_adr[26]  Net          95            (fanout=1)        886                     -                                                            
   RBB_32/C6                    RBB_6L       32  [TILE 0 0, RBB 7 18]          -     r            2665     {inst111: $auto$ff.cc:266:slice$3048 (FDRE,site=cff)}  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_32/CLK                   RBB_6L       32  [TILE 0 0, RBB 7 18]        453     r            3118                                                            
   wb_clk                       Clock net     3          (fanout=659)      -1039                     -                                                            
   wb_clk                       CLOCK-PORT    -                     -    capture     r            2079                                                            
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------













