{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733700055154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 17:20:55 2024 " "Processing started: Sun Dec  8 17:20:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733700055155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700055155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700055156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733700055583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733700055583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-structural " "Found design unit 1: ALUcontrol-structural" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067026 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/ALU/alu.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 replicator-dataflow " "Found design unit 1: replicator-dataflow" {  } { { "../../proj/src/ALU/replicator.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067036 ""} { "Info" "ISGN_ENTITY_NAME" "1 replicator " "Found entity 1: replicator" {  } { { "../../proj/src/ALU/replicator.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/replicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-structural " "Found design unit 1: shifter-structural" {  } { { "../../proj/src/Barrel_Shifter/shifter.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067041 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../proj/src/Barrel_Shifter/shifter.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Barrel_Shifter/shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/Control Logic/control.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067046 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/Control Logic/control.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Control Logic/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_logic-structural " "Found design unit 1: fetch_logic-structural" {  } { { "../../proj/src/Fetch Logic/fetch_logic.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067050 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_logic " "Found entity 1: fetch_logic" {  } { { "../../proj/src/Fetch Logic/fetch_logic.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../proj/src/Fetch Logic/mux2t1.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067055 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/Fetch Logic/mux2t1.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/mux2t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067059 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/MIPS_types.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_dffg-mixed " "Found design unit 1: pc_dffg-mixed" {  } { { "../../proj/src/PC_Reg/pc_dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067064 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_dffg " "Found entity 1: pc_dffg" {  } { { "../../proj/src/PC_Reg/pc_dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structural " "Found design unit 1: pc_reg-structural" {  } { { "../../proj/src/PC_Reg/pc_reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067069 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../../proj/src/PC_Reg/pc_reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM_Reg-structural " "Found design unit 1: EXMEM_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/EXMEM_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067073 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_Reg " "Found entity 1: EXMEM_Reg" {  } { { "../../proj/src/PipelineRegisters/EXMEM_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX_Reg-structural " "Found design unit 1: IDEX_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/IDEX_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067078 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX_Reg " "Found entity 1: IDEX_Reg" {  } { { "../../proj/src/PipelineRegisters/IDEX_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID_Reg-structural " "Found design unit 1: IFID_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/IFID_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067082 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID_Reg " "Found entity 1: IFID_Reg" {  } { { "../../proj/src/PipelineRegisters/IFID_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB_Reg-structural " "Found design unit 1: MEMWB_Reg-structural" {  } { { "../../proj/src/PipelineRegisters/MEMWB_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067087 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Reg " "Found entity 1: MEMWB_Reg" {  } { { "../../proj/src/PipelineRegisters/MEMWB_Reg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavior " "Found design unit 1: Adder-behavior" {  } { { "../../proj/src/Primitives/Adder.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/Primitives/Adder.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_N-structure " "Found design unit 1: add_sub_N-structure" {  } { { "../../proj/src/Primitives/add_sub_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067094 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_N " "Found entity 1: add_sub_N" {  } { { "../../proj/src/Primitives/add_sub_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bit-dataflow " "Found design unit 1: and_32bit-dataflow" {  } { { "../../proj/src/Primitives/and_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067098 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "../../proj/src/Primitives/and_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/and_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Primitives/andg2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067101 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Primitives/andg2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_6digit " "Found design unit 1: bus_6digit" {  } { { "../../proj/src/Primitives/bus_6digit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/bus_6digit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-dataflow " "Found design unit 1: decoder_5t32-dataflow" {  } { { "../../proj/src/Primitives/decoder_5t32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067108 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/Primitives/decoder_5t32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067111 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend16t32-dataflow " "Found design unit 1: extend16t32-dataflow" {  } { { "../../proj/src/Primitives/extend16t32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067115 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend16t32 " "Found entity 1: extend16t32" {  } { { "../../proj/src/Primitives/extend16t32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/extend16t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../../proj/src/Primitives/full_adder.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067118 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/Primitives/full_adder.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/Primitives/invg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067121 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/Primitives/invg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/Primitives/mux2t1_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/Primitives/mux2t1_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_df-dataflow " "Found design unit 1: mux2t1_df-dataflow" {  } { { "../../proj/src/Primitives/mux2t1_df.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_df " "Found entity 1: mux2t1_df" {  } { { "../../proj/src/Primitives/mux2t1_df.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32t1_32-Regflow " "Found design unit 1: mux32t1_32-Regflow" {  } { { "../../proj/src/Primitives/mux32t1_32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067132 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32t1_32 " "Found entity 1: mux32t1_32" {  } { { "../../proj/src/Primitives/mux32t1_32.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux32t1_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_32bit-dataflow " "Found design unit 1: nor_32bit-dataflow" {  } { { "../../proj/src/Primitives/nor_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067135 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "../../proj/src/Primitives/nor_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/nor_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp_N-structural " "Found design unit 1: onescomp_N-structural" {  } { { "../../proj/src/Primitives/onescomp_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067139 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp_N " "Found entity 1: onescomp_N" {  } { { "../../proj/src/Primitives/onescomp_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/onescomp_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit-dataflow " "Found design unit 1: or_32bit-dataflow" {  } { { "../../proj/src/Primitives/or_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067142 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "../../proj/src/Primitives/or_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/or_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Primitives/org2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067146 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Primitives/org2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_N-structural " "Found design unit 1: reg_N-structural" {  } { { "../../proj/src/Primitives/reg_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067149 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_N " "Found entity 1: reg_N" {  } { { "../../proj/src/Primitives/reg_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/reg_N.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structural " "Found design unit 1: regfile-structural" {  } { { "../../proj/src/Primitives/regfile.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067153 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../proj/src/Primitives/regfile.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_adder_N-structure " "Found design unit 1: ripple_adder_N-structure" {  } { { "../../proj/src/Primitives/ripple_adder_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder_N " "Found entity 1: ripple_adder_N" {  } { { "../../proj/src/Primitives/ripple_adder_N.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32bit-dataflow " "Found design unit 1: xor_32bit-dataflow" {  } { { "../../proj/src/Primitives/xor_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067160 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "../../proj/src/Primitives/xor_32bit.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xor_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Primitives/xorg2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067163 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Primitives/xorg2.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067169 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067173 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700067173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700067173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733700067368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733700067370 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733700067370 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_WB_Inst MIPS_Processor.vhd(329) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(329): object \"s_WB_Inst\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733700067370 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ALU_COUT MIPS_Processor.vhd(338) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(338): object \"s_ALU_COUT\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733700067371 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pcreg " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pcreg\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pcreg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL " "Elaborating entity \"dffg\" for hierarchy \"pc_reg:pcreg\|dffg:\\generateLower:0:DFFGIL\"" {  } { { "../../proj/src/PC_Reg/pc_reg.vhd" "\\generateLower:0:DFFGIL" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_dffg pc_reg:pcreg\|pc_dffg:DFFGI " "Elaborating entity \"pc_dffg\" for hierarchy \"pc_reg:pcreg\|pc_dffg:DFFGI\"" {  } { { "../../proj/src/PC_Reg/pc_reg.vhd" "DFFGI" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_reg.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder_N ripple_adder_N:PC_Add4 " "Elaborating entity \"ripple_adder_N\" for hierarchy \"ripple_adder_N:PC_Add4\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_Add4" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder " "Elaborating entity \"full_adder\" for hierarchy \"ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\"" {  } { { "../../proj/src/Primitives/ripple_adder_N.vhd" "\\G_NBit_Adders:0:adder" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/ripple_adder_N.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|xorg2:xor1\"" {  } { { "../../proj/src/Primitives/full_adder.vhd" "xor1" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|andg2:and1 " "Elaborating entity \"andg2\" for hierarchy \"ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|andg2:and1\"" {  } { { "../../proj/src/Primitives/full_adder.vhd" "and1" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|org2:or1 " "Elaborating entity \"org2\" for hierarchy \"ripple_adder_N:PC_Add4\|full_adder:\\G_NBit_Adders:0:adder\|org2:or1\"" {  } { { "../../proj/src/Primitives/full_adder.vhd" "or1" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/full_adder.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_logic fetch_logic:pcFetch " "Elaborating entity \"fetch_logic\" for hierarchy \"fetch_logic:pcFetch\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "pcFetch" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetch_logic:pcFetch\|invg:notALU_Zero " "Elaborating entity \"invg\" for hierarchy \"fetch_logic:pcFetch\|invg:notALU_Zero\"" {  } { { "../../proj/src/Fetch Logic/fetch_logic.vhd" "notALU_Zero" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetch_logic:pcFetch\|mux2t1_N:jrBranch " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetch_logic:pcFetch\|mux2t1_N:jrBranch\"" {  } { { "../../proj/src/Fetch Logic/fetch_logic.vhd" "jrBranch" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Fetch Logic/fetch_logic.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_df fetch_logic:pcFetch\|mux2t1_N:jrBranch\|mux2t1_df:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1_df\" for hierarchy \"fetch_logic:pcFetch\|mux2t1_N:jrBranch\|mux2t1_df:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/Primitives/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID_Reg IFID_Reg:IFID " "Elaborating entity \"IFID_Reg\" for hierarchy \"IFID_Reg:IFID\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IFID" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N IFID_Reg:IFID\|reg_N:PC_Reg " "Elaborating entity \"reg_N\" for hierarchy \"IFID_Reg:IFID\|reg_N:PC_Reg\"" {  } { { "../../proj/src/PipelineRegisters/IFID_Reg.vhd" "PC_Reg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IFID_Reg.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTRL " "Elaborating entity \"control\" for hierarchy \"control:CTRL\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CTRL" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:muxRegWrite0 " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:muxRegWrite0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "muxRegWrite0" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regFile0 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regFile0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "regFile0" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 regfile:regFile0\|decoder_5t32:decoder " "Elaborating entity \"decoder_5t32\" for hierarchy \"regfile:regFile0\|decoder_5t32:decoder\"" {  } { { "../../proj/src/Primitives/regfile.vhd" "decoder" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N regfile:regFile0\|reg_N:reg_zero " "Elaborating entity \"reg_N\" for hierarchy \"regfile:regFile0\|reg_N:reg_zero\"" {  } { { "../../proj/src/Primitives/regfile.vhd" "reg_zero" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N regfile:regFile0\|reg_N:\\G_32_REG:1:reg_inst " "Elaborating entity \"reg_N\" for hierarchy \"regfile:regFile0\|reg_N:\\G_32_REG:1:reg_inst\"" {  } { { "../../proj/src/Primitives/regfile.vhd" "\\G_32_REG:1:reg_inst" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700067959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32t1_32 regfile:regFile0\|mux32t1_32:muxA " "Elaborating entity \"mux32t1_32\" for hierarchy \"regfile:regFile0\|mux32t1_32:muxA\"" {  } { { "../../proj/src/Primitives/regfile.vhd" "muxA" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/regfile.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16t32 extend16t32:signExt " "Elaborating entity \"extend16t32\" for hierarchy \"extend16t32:signExt\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "signExt" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:Branch_Shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:Branch_Shifter\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "Branch_Shifter" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX_Reg IDEX_Reg:IDEX " "Elaborating entity \"IDEX_Reg\" for hierarchy \"IDEX_Reg:IDEX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IDEX" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N IDEX_Reg:IDEX\|reg_N:AddrWr_Reg " "Elaborating entity \"reg_N\" for hierarchy \"IDEX_Reg:IDEX\|reg_N:AddrWr_Reg\"" {  } { { "../../proj/src/PipelineRegisters/IDEX_Reg.vhd" "AddrWr_Reg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N IDEX_Reg:IDEX\|reg_N:ctrl_Reg " "Elaborating entity \"reg_N\" for hierarchy \"IDEX_Reg:IDEX\|reg_N:ctrl_Reg\"" {  } { { "../../proj/src/PipelineRegisters/IDEX_Reg.vhd" "ctrl_Reg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/IDEX_Reg.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUCtrl " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUCtrl\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALUCtrl" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068696 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_out ALUcontrol.vhd(17) " "VHDL Process Statement warning at ALUcontrol.vhd(17): inferring latch(es) for signal or variable \"s_out\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733700068697 "|MIPS_Processor|ALUcontrol:ALUCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[0\] ALUcontrol.vhd(17) " "Inferred latch for \"s_out\[0\]\" at ALUcontrol.vhd(17)" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700068698 "|MIPS_Processor|ALUcontrol:ALUCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[1\] ALUcontrol.vhd(17) " "Inferred latch for \"s_out\[1\]\" at ALUcontrol.vhd(17)" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700068698 "|MIPS_Processor|ALUcontrol:ALUCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[2\] ALUcontrol.vhd(17) " "Inferred latch for \"s_out\[2\]\" at ALUcontrol.vhd(17)" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700068698 "|MIPS_Processor|ALUcontrol:ALUCtrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out\[3\] ALUcontrol.vhd(17) " "Inferred latch for \"s_out\[3\]\" at ALUcontrol.vhd(17)" {  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700068698 "|MIPS_Processor|ALUcontrol:ALUCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU0\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "ALU0" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit alu:ALU0\|and_32bit:and32 " "Elaborating entity \"and_32bit\" for hierarchy \"alu:ALU0\|and_32bit:and32\"" {  } { { "../../proj/src/ALU/alu.vhd" "and32" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit alu:ALU0\|or_32bit:or32 " "Elaborating entity \"or_32bit\" for hierarchy \"alu:ALU0\|or_32bit:or32\"" {  } { { "../../proj/src/ALU/alu.vhd" "or32" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_N alu:ALU0\|add_sub_N:addSub " "Elaborating entity \"add_sub_N\" for hierarchy \"alu:ALU0\|add_sub_N:addSub\"" {  } { { "../../proj/src/ALU/alu.vhd" "addSub" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescomp_N alu:ALU0\|add_sub_N:addSub\|onescomp_N:NBit_inv " "Elaborating entity \"onescomp_N\" for hierarchy \"alu:ALU0\|add_sub_N:addSub\|onescomp_N:NBit_inv\"" {  } { { "../../proj/src/Primitives/add_sub_N.vhd" "NBit_inv" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N alu:ALU0\|add_sub_N:addSub\|mux2t1_N:NBit_mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"alu:ALU0\|add_sub_N:addSub\|mux2t1_N:NBit_mux\"" {  } { { "../../proj/src/Primitives/add_sub_N.vhd" "NBit_mux" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/add_sub_N.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit alu:ALU0\|xor_32bit:xor32 " "Elaborating entity \"xor_32bit\" for hierarchy \"alu:ALU0\|xor_32bit:xor32\"" {  } { { "../../proj/src/ALU/alu.vhd" "xor32" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700068956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replicator alu:ALU0\|replicator:repl " "Elaborating entity \"replicator\" for hierarchy \"alu:ALU0\|replicator:repl\"" {  } { { "../../proj/src/ALU/alu.vhd" "repl" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit alu:ALU0\|nor_32bit:nor32 " "Elaborating entity \"nor_32bit\" for hierarchy \"alu:ALU0\|nor_32bit:nor32\"" {  } { { "../../proj/src/ALU/alu.vhd" "nor32" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/alu.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_Reg EXMEM_Reg:EXMEM " "Elaborating entity \"EXMEM_Reg\" for hierarchy \"EXMEM_Reg:EXMEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXMEM" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N EXMEM_Reg:EXMEM\|reg_N:ctrl_Reg " "Elaborating entity \"reg_N\" for hierarchy \"EXMEM_Reg:EXMEM\|reg_N:ctrl_Reg\"" {  } { { "../../proj/src/PipelineRegisters/EXMEM_Reg.vhd" "ctrl_Reg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/EXMEM_Reg.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_Reg MEMWB_Reg:MEMWB " "Elaborating entity \"MEMWB_Reg\" for hierarchy \"MEMWB_Reg:MEMWB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEMWB" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N MEMWB_Reg:MEMWB\|reg_N:ctrl_Reg " "Elaborating entity \"reg_N\" for hierarchy \"MEMWB_Reg:MEMWB\|reg_N:ctrl_Reg\"" {  } { { "../../proj/src/PipelineRegisters/MEMWB_Reg.vhd" "ctrl_Reg" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PipelineRegisters/MEMWB_Reg.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700069244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:regFile0\|decoder_5t32:decoder\|Ram0 " "RAM logic \"regfile:regFile0\|decoder_5t32:decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/Primitives/decoder_5t32.vhd" "Ram0" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/decoder_5t32.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1733700070824 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733700070824 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733700071823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733700071823 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733700071823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700072073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733700072073 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733700072073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733700072162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700072162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUCtrl\|s_out\[3\] " "Latch ALUcontrol:ALUCtrl\|s_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:30:DFFGI\|s_Q " "Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:30:DFFGI\|s_Q" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733700072816 ""}  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733700072816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUCtrl\|s_out\[1\] " "Latch ALUcontrol:ALUCtrl\|s_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:28:DFFGI\|s_Q " "Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:28:DFFGI\|s_Q" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733700072816 ""}  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733700072816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUCtrl\|s_out\[2\] " "Latch ALUcontrol:ALUCtrl\|s_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:30:DFFGI\|s_Q " "Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:30:DFFGI\|s_Q" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733700072816 ""}  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733700072816 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALUcontrol:ALUCtrl\|s_out\[0\] " "Latch ALUcontrol:ALUCtrl\|s_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:26:DFFGI\|s_Q " "Ports D and ENA on the latch are fed by the same signal IDEX_Reg:IDEX\|reg_N:Inst_Reg\|dffg:\\G_NBit_DFFG:26:DFFGI\|s_Q" {  } { { "../../proj/src/Primitives/dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/Primitives/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733700072816 ""}  } { { "../../proj/src/ALU/ALUcontrol.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/ALU/ALUcontrol.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733700072816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/PC_Reg/pc_dffg.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/PC_Reg/pc_dffg.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733700072826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733700072826 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733700074144 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733700083179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733700083179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/jarceo/CprE381/Proj2/SW_CPU/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733700083677 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733700083677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3808 " "Implemented 3808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733700083679 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733700083679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3645 " "Implemented 3645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733700083679 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733700083679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733700083679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733700083726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 17:21:23 2024 " "Processing ended: Sun Dec  8 17:21:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733700083726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733700083726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733700083726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733700083726 ""}
