
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_ID.Out=>FU.IR_ID                                    Premise(F31)
	S34= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F34)
	S37= GPR.Rdata1=>FU.InID1                                   Premise(F35)
	S38= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F36)
	S39= GPR.Rdata2=>FU.InID2                                   Premise(F37)
	S40= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F38)
	S41= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S42= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F40)
	S43= IR_ID.Out25_21=>GPR.RReg1                              Premise(F41)
	S44= IR_ID.Out20_16=>GPR.RReg2                              Premise(F42)
	S45= IMMU.Addr=>IAddrReg.In                                 Premise(F43)
	S46= PC.Out=>ICache.IEA                                     Premise(F44)
	S47= ICache.IEA=addr                                        Path(S5,S46)
	S48= ICache.Hit=ICacheHit(addr)                             ICache-Search(S47)
	S49= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S47,S3)
	S50= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S48,S25)
	S51= FU.ICacheHit=ICacheHit(addr)                           Path(S48,S31)
	S52= ICache.Out=>ICacheReg.In                               Premise(F45)
	S53= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S49,S52)
	S54= PC.Out=>IMMU.IEA                                       Premise(F46)
	S55= IMMU.IEA=addr                                          Path(S5,S54)
	S56= CP0.ASID=>IMMU.PID                                     Premise(F47)
	S57= IMMU.PID=pid                                           Path(S4,S56)
	S58= IMMU.Addr={pid,addr}                                   IMMU-Search(S57,S55)
	S59= IAddrReg.In={pid,addr}                                 Path(S58,S45)
	S60= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S57,S55)
	S61= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S60,S26)
	S62= IR_MEM.Out=>IR_DMMU1.In                                Premise(F48)
	S63= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F49)
	S64= IR_ID.Out=>IR_EX.In                                    Premise(F50)
	S65= ICache.Out=>IR_ID.In                                   Premise(F51)
	S66= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S49,S65)
	S67= ICache.Out=>IR_IMMU.In                                 Premise(F52)
	S68= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S49,S67)
	S69= IR_MEM.Out=>IR_WB.In                                   Premise(F53)
	S70= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S71= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S72= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S73= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S74= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S75= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S76= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S77= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S78= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S79= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S80= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S81= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S82= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S83= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S84= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S85= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S86= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S87= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S88= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S89= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S90= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S91= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S92= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S93= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S94= CtrlA_EX=0                                             Premise(F78)
	S95= CtrlB_EX=0                                             Premise(F79)
	S96= CtrlALUOut_MEM=0                                       Premise(F80)
	S97= CtrlALUOut_DMMU1=0                                     Premise(F81)
	S98= CtrlALUOut_DMMU2=0                                     Premise(F82)
	S99= CtrlALUOut_WB=0                                        Premise(F83)
	S100= CtrlA_MEM=0                                           Premise(F84)
	S101= CtrlA_WB=0                                            Premise(F85)
	S102= CtrlB_MEM=0                                           Premise(F86)
	S103= CtrlB_WB=0                                            Premise(F87)
	S104= CtrlICache=0                                          Premise(F88)
	S105= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S104)
	S106= CtrlIMMU=0                                            Premise(F89)
	S107= CtrlIR_DMMU1=0                                        Premise(F90)
	S108= CtrlIR_DMMU2=0                                        Premise(F91)
	S109= CtrlIR_EX=0                                           Premise(F92)
	S110= CtrlIR_ID=1                                           Premise(F93)
	S111= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S66,S110)
	S112= CtrlIR_IMMU=0                                         Premise(F94)
	S113= CtrlIR_MEM=0                                          Premise(F95)
	S114= CtrlIR_WB=0                                           Premise(F96)
	S115= CtrlGPR=0                                             Premise(F97)
	S116= CtrlIAddrReg=0                                        Premise(F98)
	S117= CtrlPC=0                                              Premise(F99)
	S118= CtrlPCInc=1                                           Premise(F100)
	S119= PC[Out]=addr+4                                        PC-Inc(S1,S117,S118)
	S120= PC[CIA]=addr                                          PC-Inc(S1,S117,S118)
	S121= CtrlIMem=0                                            Premise(F101)
	S122= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S121)
	S123= CtrlICacheReg=0                                       Premise(F102)
	S124= CtrlASIDIn=0                                          Premise(F103)
	S125= CtrlCP0=0                                             Premise(F104)
	S126= CP0[ASID]=pid                                         CP0-Hold(S0,S125)
	S127= CtrlEPCIn=0                                           Premise(F105)
	S128= CtrlExCodeIn=0                                        Premise(F106)
	S129= CtrlIRMux=0                                           Premise(F107)
	S130= GPR[rS]=a                                             Premise(F108)
	S131= GPR[rT]=b                                             Premise(F109)

ID	S132= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S111)
	S133= IR_ID.Out31_26=0                                      IR-Out(S111)
	S134= IR_ID.Out25_21=rS                                     IR-Out(S111)
	S135= IR_ID.Out20_16=rT                                     IR-Out(S111)
	S136= IR_ID.Out15_11=rD                                     IR-Out(S111)
	S137= IR_ID.Out10_6=0                                       IR-Out(S111)
	S138= IR_ID.Out5_0=37                                       IR-Out(S111)
	S139= PC.Out=addr+4                                         PC-Out(S119)
	S140= PC.CIA=addr                                           PC-Out(S120)
	S141= PC.CIA31_28=addr[31:28]                               PC-Out(S120)
	S142= CP0.ASID=pid                                          CP0-Read-ASID(S126)
	S143= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F214)
	S144= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F215)
	S145= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F216)
	S146= FU.OutID1=>A_EX.In                                    Premise(F217)
	S147= A_MEM.Out=>A_WB.In                                    Premise(F218)
	S148= FU.OutID2=>B_EX.In                                    Premise(F219)
	S149= B_MEM.Out=>B_WB.In                                    Premise(F220)
	S150= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F221)
	S151= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F222)
	S152= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F223)
	S153= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F224)
	S154= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F225)
	S155= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F226)
	S156= FU.Bub_ID=>CU_ID.Bub                                  Premise(F227)
	S157= FU.Halt_ID=>CU_ID.Halt                                Premise(F228)
	S158= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F229)
	S159= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F230)
	S160= FU.Bub_IF=>CU_IF.Bub                                  Premise(F231)
	S161= FU.Halt_IF=>CU_IF.Halt                                Premise(F232)
	S162= ICache.Hit=>CU_IF.ICacheHit                           Premise(F233)
	S163= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F234)
	S164= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F235)
	S165= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F236)
	S166= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F237)
	S167= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F238)
	S168= ICache.Hit=>FU.ICacheHit                              Premise(F239)
	S169= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F240)
	S170= IR_ID.Out=>FU.IR_ID                                   Premise(F241)
	S171= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S132,S170)
	S172= IR_MEM.Out=>FU.IR_MEM                                 Premise(F242)
	S173= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F243)
	S174= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F244)
	S175= GPR.Rdata1=>FU.InID1                                  Premise(F245)
	S176= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F246)
	S177= FU.InID1_RReg=rS                                      Path(S134,S176)
	S178= GPR.Rdata2=>FU.InID2                                  Premise(F247)
	S179= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F248)
	S180= FU.InID2_RReg=rT                                      Path(S135,S179)
	S181= ALUOut_MEM.Out=>FU.InMEM                              Premise(F249)
	S182= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F250)
	S183= IR_ID.Out25_21=>GPR.RReg1                             Premise(F251)
	S184= GPR.RReg1=rS                                          Path(S134,S183)
	S185= GPR.Rdata1=a                                          GPR-Read(S184,S130)
	S186= FU.InID1=a                                            Path(S185,S175)
	S187= FU.OutID1=FU(a)                                       FU-Forward(S186)
	S188= A_EX.In=FU(a)                                         Path(S187,S146)
	S189= IR_ID.Out20_16=>GPR.RReg2                             Premise(F252)
	S190= GPR.RReg2=rT                                          Path(S135,S189)
	S191= GPR.Rdata2=b                                          GPR-Read(S190,S131)
	S192= FU.InID2=b                                            Path(S191,S178)
	S193= FU.OutID2=FU(b)                                       FU-Forward(S192)
	S194= B_EX.In=FU(b)                                         Path(S193,S148)
	S195= IMMU.Addr=>IAddrReg.In                                Premise(F253)
	S196= PC.Out=>ICache.IEA                                    Premise(F254)
	S197= ICache.IEA=addr+4                                     Path(S139,S196)
	S198= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S197)
	S199= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S198,S162)
	S200= FU.ICacheHit=ICacheHit(addr+4)                        Path(S198,S168)
	S201= ICache.Out=>ICacheReg.In                              Premise(F255)
	S202= PC.Out=>IMMU.IEA                                      Premise(F256)
	S203= IMMU.IEA=addr+4                                       Path(S139,S202)
	S204= CP0.ASID=>IMMU.PID                                    Premise(F257)
	S205= IMMU.PID=pid                                          Path(S142,S204)
	S206= IMMU.Addr={pid,addr+4}                                IMMU-Search(S205,S203)
	S207= IAddrReg.In={pid,addr+4}                              Path(S206,S195)
	S208= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S205,S203)
	S209= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S208,S163)
	S210= IR_MEM.Out=>IR_DMMU1.In                               Premise(F258)
	S211= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F259)
	S212= IR_ID.Out=>IR_EX.In                                   Premise(F260)
	S213= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S132,S212)
	S214= ICache.Out=>IR_ID.In                                  Premise(F261)
	S215= ICache.Out=>IR_IMMU.In                                Premise(F262)
	S216= IR_MEM.Out=>IR_WB.In                                  Premise(F263)
	S217= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F264)
	S218= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F265)
	S219= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F266)
	S220= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F267)
	S221= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F268)
	S222= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F269)
	S223= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F270)
	S224= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F271)
	S225= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F272)
	S226= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F273)
	S227= IR_EX.Out31_26=>CU_EX.Op                              Premise(F274)
	S228= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F275)
	S229= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F276)
	S230= CU_ID.IRFunc1=rT                                      Path(S135,S229)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F277)
	S232= CU_ID.IRFunc2=rS                                      Path(S134,S231)
	S233= IR_ID.Out31_26=>CU_ID.Op                              Premise(F278)
	S234= CU_ID.Op=0                                            Path(S133,S233)
	S235= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F279)
	S236= CU_ID.IRFunc=37                                       Path(S138,S235)
	S237= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F280)
	S238= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F281)
	S239= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F282)
	S240= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F283)
	S241= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F284)
	S242= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F285)
	S243= IR_WB.Out31_26=>CU_WB.Op                              Premise(F286)
	S244= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F287)
	S245= CtrlA_EX=1                                            Premise(F288)
	S246= [A_EX]=FU(a)                                          A_EX-Write(S188,S245)
	S247= CtrlB_EX=1                                            Premise(F289)
	S248= [B_EX]=FU(b)                                          B_EX-Write(S194,S247)
	S249= CtrlALUOut_MEM=0                                      Premise(F290)
	S250= CtrlALUOut_DMMU1=0                                    Premise(F291)
	S251= CtrlALUOut_DMMU2=0                                    Premise(F292)
	S252= CtrlALUOut_WB=0                                       Premise(F293)
	S253= CtrlA_MEM=0                                           Premise(F294)
	S254= CtrlA_WB=0                                            Premise(F295)
	S255= CtrlB_MEM=0                                           Premise(F296)
	S256= CtrlB_WB=0                                            Premise(F297)
	S257= CtrlICache=0                                          Premise(F298)
	S258= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S105,S257)
	S259= CtrlIMMU=0                                            Premise(F299)
	S260= CtrlIR_DMMU1=0                                        Premise(F300)
	S261= CtrlIR_DMMU2=0                                        Premise(F301)
	S262= CtrlIR_EX=1                                           Premise(F302)
	S263= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S213,S262)
	S264= CtrlIR_ID=0                                           Premise(F303)
	S265= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S111,S264)
	S266= CtrlIR_IMMU=0                                         Premise(F304)
	S267= CtrlIR_MEM=0                                          Premise(F305)
	S268= CtrlIR_WB=0                                           Premise(F306)
	S269= CtrlGPR=0                                             Premise(F307)
	S270= GPR[rS]=a                                             GPR-Hold(S130,S269)
	S271= GPR[rT]=b                                             GPR-Hold(S131,S269)
	S272= CtrlIAddrReg=0                                        Premise(F308)
	S273= CtrlPC=0                                              Premise(F309)
	S274= CtrlPCInc=0                                           Premise(F310)
	S275= PC[CIA]=addr                                          PC-Hold(S120,S274)
	S276= PC[Out]=addr+4                                        PC-Hold(S119,S273,S274)
	S277= CtrlIMem=0                                            Premise(F311)
	S278= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S122,S277)
	S279= CtrlICacheReg=0                                       Premise(F312)
	S280= CtrlASIDIn=0                                          Premise(F313)
	S281= CtrlCP0=0                                             Premise(F314)
	S282= CP0[ASID]=pid                                         CP0-Hold(S126,S281)
	S283= CtrlEPCIn=0                                           Premise(F315)
	S284= CtrlExCodeIn=0                                        Premise(F316)
	S285= CtrlIRMux=0                                           Premise(F317)

EX	S286= A_EX.Out=FU(a)                                        A_EX-Out(S246)
	S287= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S246)
	S288= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S246)
	S289= B_EX.Out=FU(b)                                        B_EX-Out(S248)
	S290= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S248)
	S291= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S248)
	S292= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S263)
	S293= IR_EX.Out31_26=0                                      IR_EX-Out(S263)
	S294= IR_EX.Out25_21=rS                                     IR_EX-Out(S263)
	S295= IR_EX.Out20_16=rT                                     IR_EX-Out(S263)
	S296= IR_EX.Out15_11=rD                                     IR_EX-Out(S263)
	S297= IR_EX.Out10_6=0                                       IR_EX-Out(S263)
	S298= IR_EX.Out5_0=37                                       IR_EX-Out(S263)
	S299= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S265)
	S300= IR_ID.Out31_26=0                                      IR-Out(S265)
	S301= IR_ID.Out25_21=rS                                     IR-Out(S265)
	S302= IR_ID.Out20_16=rT                                     IR-Out(S265)
	S303= IR_ID.Out15_11=rD                                     IR-Out(S265)
	S304= IR_ID.Out10_6=0                                       IR-Out(S265)
	S305= IR_ID.Out5_0=37                                       IR-Out(S265)
	S306= PC.CIA=addr                                           PC-Out(S275)
	S307= PC.CIA31_28=addr[31:28]                               PC-Out(S275)
	S308= PC.Out=addr+4                                         PC-Out(S276)
	S309= CP0.ASID=pid                                          CP0-Read-ASID(S282)
	S310= ALU.Func=6'b000001                                    Premise(F318)
	S311= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F319)
	S312= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F320)
	S313= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F321)
	S314= FU.OutID1=>A_EX.In                                    Premise(F322)
	S315= A_MEM.Out=>A_WB.In                                    Premise(F323)
	S316= FU.OutID2=>B_EX.In                                    Premise(F324)
	S317= B_MEM.Out=>B_WB.In                                    Premise(F325)
	S318= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F326)
	S319= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F327)
	S320= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F328)
	S321= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F329)
	S322= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F330)
	S323= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F331)
	S324= FU.Bub_ID=>CU_ID.Bub                                  Premise(F332)
	S325= FU.Halt_ID=>CU_ID.Halt                                Premise(F333)
	S326= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F334)
	S327= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F335)
	S328= FU.Bub_IF=>CU_IF.Bub                                  Premise(F336)
	S329= FU.Halt_IF=>CU_IF.Halt                                Premise(F337)
	S330= ICache.Hit=>CU_IF.ICacheHit                           Premise(F338)
	S331= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F339)
	S332= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F340)
	S333= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F341)
	S334= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F342)
	S335= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F343)
	S336= ICache.Hit=>FU.ICacheHit                              Premise(F344)
	S337= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F345)
	S338= IR_ID.Out=>FU.IR_ID                                   Premise(F346)
	S339= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S299,S338)
	S340= IR_MEM.Out=>FU.IR_MEM                                 Premise(F347)
	S341= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F348)
	S342= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F349)
	S343= GPR.Rdata1=>FU.InID1                                  Premise(F350)
	S344= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F351)
	S345= FU.InID1_RReg=rS                                      Path(S301,S344)
	S346= GPR.Rdata2=>FU.InID2                                  Premise(F352)
	S347= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F353)
	S348= FU.InID2_RReg=rT                                      Path(S302,S347)
	S349= ALUOut_MEM.Out=>FU.InMEM                              Premise(F354)
	S350= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F355)
	S351= IR_ID.Out25_21=>GPR.RReg1                             Premise(F356)
	S352= GPR.RReg1=rS                                          Path(S301,S351)
	S353= GPR.Rdata1=a                                          GPR-Read(S352,S270)
	S354= FU.InID1=a                                            Path(S353,S343)
	S355= FU.OutID1=FU(a)                                       FU-Forward(S354)
	S356= A_EX.In=FU(a)                                         Path(S355,S314)
	S357= IR_ID.Out20_16=>GPR.RReg2                             Premise(F357)
	S358= GPR.RReg2=rT                                          Path(S302,S357)
	S359= GPR.Rdata2=b                                          GPR-Read(S358,S271)
	S360= FU.InID2=b                                            Path(S359,S346)
	S361= FU.OutID2=FU(b)                                       FU-Forward(S360)
	S362= B_EX.In=FU(b)                                         Path(S361,S316)
	S363= IMMU.Addr=>IAddrReg.In                                Premise(F358)
	S364= PC.Out=>ICache.IEA                                    Premise(F359)
	S365= ICache.IEA=addr+4                                     Path(S308,S364)
	S366= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S365)
	S367= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S366,S330)
	S368= FU.ICacheHit=ICacheHit(addr+4)                        Path(S366,S336)
	S369= ICache.Out=>ICacheReg.In                              Premise(F360)
	S370= PC.Out=>IMMU.IEA                                      Premise(F361)
	S371= IMMU.IEA=addr+4                                       Path(S308,S370)
	S372= CP0.ASID=>IMMU.PID                                    Premise(F362)
	S373= IMMU.PID=pid                                          Path(S309,S372)
	S374= IMMU.Addr={pid,addr+4}                                IMMU-Search(S373,S371)
	S375= IAddrReg.In={pid,addr+4}                              Path(S374,S363)
	S376= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S373,S371)
	S377= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S376,S331)
	S378= IR_MEM.Out=>IR_DMMU1.In                               Premise(F363)
	S379= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F364)
	S380= IR_ID.Out=>IR_EX.In                                   Premise(F365)
	S381= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S299,S380)
	S382= ICache.Out=>IR_ID.In                                  Premise(F366)
	S383= ICache.Out=>IR_IMMU.In                                Premise(F367)
	S384= IR_MEM.Out=>IR_WB.In                                  Premise(F368)
	S385= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F369)
	S386= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F370)
	S387= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F371)
	S388= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F372)
	S389= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F373)
	S390= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F374)
	S391= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F375)
	S392= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F376)
	S393= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F377)
	S394= CU_EX.IRFunc1=rT                                      Path(S295,S393)
	S395= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F378)
	S396= CU_EX.IRFunc2=rS                                      Path(S294,S395)
	S397= IR_EX.Out31_26=>CU_EX.Op                              Premise(F379)
	S398= CU_EX.Op=0                                            Path(S293,S397)
	S399= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F380)
	S400= CU_EX.IRFunc=37                                       Path(S298,S399)
	S401= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F381)
	S402= CU_ID.IRFunc1=rT                                      Path(S302,S401)
	S403= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F382)
	S404= CU_ID.IRFunc2=rS                                      Path(S301,S403)
	S405= IR_ID.Out31_26=>CU_ID.Op                              Premise(F383)
	S406= CU_ID.Op=0                                            Path(S300,S405)
	S407= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F384)
	S408= CU_ID.IRFunc=37                                       Path(S305,S407)
	S409= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F385)
	S410= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F386)
	S411= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F387)
	S412= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F388)
	S413= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F389)
	S414= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F390)
	S415= IR_WB.Out31_26=>CU_WB.Op                              Premise(F391)
	S416= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F392)
	S417= CtrlA_EX=0                                            Premise(F393)
	S418= [A_EX]=FU(a)                                          A_EX-Hold(S246,S417)
	S419= CtrlB_EX=0                                            Premise(F394)
	S420= [B_EX]=FU(b)                                          B_EX-Hold(S248,S419)
	S421= CtrlALUOut_MEM=1                                      Premise(F395)
	S422= CtrlALUOut_DMMU1=0                                    Premise(F396)
	S423= CtrlALUOut_DMMU2=0                                    Premise(F397)
	S424= CtrlALUOut_WB=0                                       Premise(F398)
	S425= CtrlA_MEM=0                                           Premise(F399)
	S426= CtrlA_WB=0                                            Premise(F400)
	S427= CtrlB_MEM=0                                           Premise(F401)
	S428= CtrlB_WB=0                                            Premise(F402)
	S429= CtrlICache=0                                          Premise(F403)
	S430= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S258,S429)
	S431= CtrlIMMU=0                                            Premise(F404)
	S432= CtrlIR_DMMU1=0                                        Premise(F405)
	S433= CtrlIR_DMMU2=0                                        Premise(F406)
	S434= CtrlIR_EX=0                                           Premise(F407)
	S435= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S263,S434)
	S436= CtrlIR_ID=0                                           Premise(F408)
	S437= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S265,S436)
	S438= CtrlIR_IMMU=0                                         Premise(F409)
	S439= CtrlIR_MEM=1                                          Premise(F410)
	S440= CtrlIR_WB=0                                           Premise(F411)
	S441= CtrlGPR=0                                             Premise(F412)
	S442= GPR[rS]=a                                             GPR-Hold(S270,S441)
	S443= GPR[rT]=b                                             GPR-Hold(S271,S441)
	S444= CtrlIAddrReg=0                                        Premise(F413)
	S445= CtrlPC=0                                              Premise(F414)
	S446= CtrlPCInc=0                                           Premise(F415)
	S447= PC[CIA]=addr                                          PC-Hold(S275,S446)
	S448= PC[Out]=addr+4                                        PC-Hold(S276,S445,S446)
	S449= CtrlIMem=0                                            Premise(F416)
	S450= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S278,S449)
	S451= CtrlICacheReg=0                                       Premise(F417)
	S452= CtrlASIDIn=0                                          Premise(F418)
	S453= CtrlCP0=0                                             Premise(F419)
	S454= CP0[ASID]=pid                                         CP0-Hold(S282,S453)
	S455= CtrlEPCIn=0                                           Premise(F420)
	S456= CtrlExCodeIn=0                                        Premise(F421)
	S457= CtrlIRMux=0                                           Premise(F422)

MEM	S458= A_EX.Out=FU(a)                                        A_EX-Out(S418)
	S459= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S418)
	S460= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S418)
	S461= B_EX.Out=FU(b)                                        B_EX-Out(S420)
	S462= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S420)
	S463= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S420)
	S464= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S435)
	S465= IR_EX.Out31_26=0                                      IR_EX-Out(S435)
	S466= IR_EX.Out25_21=rS                                     IR_EX-Out(S435)
	S467= IR_EX.Out20_16=rT                                     IR_EX-Out(S435)
	S468= IR_EX.Out15_11=rD                                     IR_EX-Out(S435)
	S469= IR_EX.Out10_6=0                                       IR_EX-Out(S435)
	S470= IR_EX.Out5_0=37                                       IR_EX-Out(S435)
	S471= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S437)
	S472= IR_ID.Out31_26=0                                      IR-Out(S437)
	S473= IR_ID.Out25_21=rS                                     IR-Out(S437)
	S474= IR_ID.Out20_16=rT                                     IR-Out(S437)
	S475= IR_ID.Out15_11=rD                                     IR-Out(S437)
	S476= IR_ID.Out10_6=0                                       IR-Out(S437)
	S477= IR_ID.Out5_0=37                                       IR-Out(S437)
	S478= PC.CIA=addr                                           PC-Out(S447)
	S479= PC.CIA31_28=addr[31:28]                               PC-Out(S447)
	S480= PC.Out=addr+4                                         PC-Out(S448)
	S481= CP0.ASID=pid                                          CP0-Read-ASID(S454)
	S482= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F423)
	S483= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F424)
	S484= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F425)
	S485= FU.OutID1=>A_EX.In                                    Premise(F426)
	S486= A_MEM.Out=>A_WB.In                                    Premise(F427)
	S487= FU.OutID2=>B_EX.In                                    Premise(F428)
	S488= B_MEM.Out=>B_WB.In                                    Premise(F429)
	S489= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F430)
	S490= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F431)
	S491= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F432)
	S492= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F433)
	S493= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F434)
	S494= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F435)
	S495= FU.Bub_ID=>CU_ID.Bub                                  Premise(F436)
	S496= FU.Halt_ID=>CU_ID.Halt                                Premise(F437)
	S497= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F438)
	S498= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F439)
	S499= FU.Bub_IF=>CU_IF.Bub                                  Premise(F440)
	S500= FU.Halt_IF=>CU_IF.Halt                                Premise(F441)
	S501= ICache.Hit=>CU_IF.ICacheHit                           Premise(F442)
	S502= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F443)
	S503= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F444)
	S504= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F445)
	S505= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F446)
	S506= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F447)
	S507= ICache.Hit=>FU.ICacheHit                              Premise(F448)
	S508= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F449)
	S509= IR_ID.Out=>FU.IR_ID                                   Premise(F450)
	S510= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S471,S509)
	S511= IR_MEM.Out=>FU.IR_MEM                                 Premise(F451)
	S512= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F452)
	S513= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F453)
	S514= GPR.Rdata1=>FU.InID1                                  Premise(F454)
	S515= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F455)
	S516= FU.InID1_RReg=rS                                      Path(S473,S515)
	S517= GPR.Rdata2=>FU.InID2                                  Premise(F456)
	S518= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F457)
	S519= FU.InID2_RReg=rT                                      Path(S474,S518)
	S520= ALUOut_MEM.Out=>FU.InMEM                              Premise(F458)
	S521= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F459)
	S522= IR_ID.Out25_21=>GPR.RReg1                             Premise(F460)
	S523= GPR.RReg1=rS                                          Path(S473,S522)
	S524= GPR.Rdata1=a                                          GPR-Read(S523,S442)
	S525= FU.InID1=a                                            Path(S524,S514)
	S526= FU.OutID1=FU(a)                                       FU-Forward(S525)
	S527= A_EX.In=FU(a)                                         Path(S526,S485)
	S528= IR_ID.Out20_16=>GPR.RReg2                             Premise(F461)
	S529= GPR.RReg2=rT                                          Path(S474,S528)
	S530= GPR.Rdata2=b                                          GPR-Read(S529,S443)
	S531= FU.InID2=b                                            Path(S530,S517)
	S532= FU.OutID2=FU(b)                                       FU-Forward(S531)
	S533= B_EX.In=FU(b)                                         Path(S532,S487)
	S534= IMMU.Addr=>IAddrReg.In                                Premise(F462)
	S535= PC.Out=>ICache.IEA                                    Premise(F463)
	S536= ICache.IEA=addr+4                                     Path(S480,S535)
	S537= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S536)
	S538= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S537,S501)
	S539= FU.ICacheHit=ICacheHit(addr+4)                        Path(S537,S507)
	S540= ICache.Out=>ICacheReg.In                              Premise(F464)
	S541= PC.Out=>IMMU.IEA                                      Premise(F465)
	S542= IMMU.IEA=addr+4                                       Path(S480,S541)
	S543= CP0.ASID=>IMMU.PID                                    Premise(F466)
	S544= IMMU.PID=pid                                          Path(S481,S543)
	S545= IMMU.Addr={pid,addr+4}                                IMMU-Search(S544,S542)
	S546= IAddrReg.In={pid,addr+4}                              Path(S545,S534)
	S547= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S544,S542)
	S548= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S547,S502)
	S549= IR_MEM.Out=>IR_DMMU1.In                               Premise(F467)
	S550= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F468)
	S551= IR_ID.Out=>IR_EX.In                                   Premise(F469)
	S552= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S471,S551)
	S553= ICache.Out=>IR_ID.In                                  Premise(F470)
	S554= ICache.Out=>IR_IMMU.In                                Premise(F471)
	S555= IR_MEM.Out=>IR_WB.In                                  Premise(F472)
	S556= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F473)
	S557= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F474)
	S558= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F475)
	S559= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F476)
	S560= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F477)
	S561= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F478)
	S562= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F479)
	S563= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F480)
	S564= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F481)
	S565= CU_EX.IRFunc1=rT                                      Path(S467,S564)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F482)
	S567= CU_EX.IRFunc2=rS                                      Path(S466,S566)
	S568= IR_EX.Out31_26=>CU_EX.Op                              Premise(F483)
	S569= CU_EX.Op=0                                            Path(S465,S568)
	S570= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F484)
	S571= CU_EX.IRFunc=37                                       Path(S470,S570)
	S572= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F485)
	S573= CU_ID.IRFunc1=rT                                      Path(S474,S572)
	S574= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F486)
	S575= CU_ID.IRFunc2=rS                                      Path(S473,S574)
	S576= IR_ID.Out31_26=>CU_ID.Op                              Premise(F487)
	S577= CU_ID.Op=0                                            Path(S472,S576)
	S578= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F488)
	S579= CU_ID.IRFunc=37                                       Path(S477,S578)
	S580= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F489)
	S581= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F490)
	S582= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F491)
	S583= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F492)
	S584= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F493)
	S585= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F494)
	S586= IR_WB.Out31_26=>CU_WB.Op                              Premise(F495)
	S587= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F496)
	S588= CtrlA_EX=0                                            Premise(F497)
	S589= [A_EX]=FU(a)                                          A_EX-Hold(S418,S588)
	S590= CtrlB_EX=0                                            Premise(F498)
	S591= [B_EX]=FU(b)                                          B_EX-Hold(S420,S590)
	S592= CtrlALUOut_MEM=0                                      Premise(F499)
	S593= CtrlALUOut_DMMU1=1                                    Premise(F500)
	S594= CtrlALUOut_DMMU2=0                                    Premise(F501)
	S595= CtrlALUOut_WB=1                                       Premise(F502)
	S596= CtrlA_MEM=0                                           Premise(F503)
	S597= CtrlA_WB=1                                            Premise(F504)
	S598= CtrlB_MEM=0                                           Premise(F505)
	S599= CtrlB_WB=1                                            Premise(F506)
	S600= CtrlICache=0                                          Premise(F507)
	S601= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S430,S600)
	S602= CtrlIMMU=0                                            Premise(F508)
	S603= CtrlIR_DMMU1=1                                        Premise(F509)
	S604= CtrlIR_DMMU2=0                                        Premise(F510)
	S605= CtrlIR_EX=0                                           Premise(F511)
	S606= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S435,S605)
	S607= CtrlIR_ID=0                                           Premise(F512)
	S608= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S437,S607)
	S609= CtrlIR_IMMU=0                                         Premise(F513)
	S610= CtrlIR_MEM=0                                          Premise(F514)
	S611= CtrlIR_WB=1                                           Premise(F515)
	S612= CtrlGPR=0                                             Premise(F516)
	S613= GPR[rS]=a                                             GPR-Hold(S442,S612)
	S614= GPR[rT]=b                                             GPR-Hold(S443,S612)
	S615= CtrlIAddrReg=0                                        Premise(F517)
	S616= CtrlPC=0                                              Premise(F518)
	S617= CtrlPCInc=0                                           Premise(F519)
	S618= PC[CIA]=addr                                          PC-Hold(S447,S617)
	S619= PC[Out]=addr+4                                        PC-Hold(S448,S616,S617)
	S620= CtrlIMem=0                                            Premise(F520)
	S621= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S450,S620)
	S622= CtrlICacheReg=0                                       Premise(F521)
	S623= CtrlASIDIn=0                                          Premise(F522)
	S624= CtrlCP0=0                                             Premise(F523)
	S625= CP0[ASID]=pid                                         CP0-Hold(S454,S624)
	S626= CtrlEPCIn=0                                           Premise(F524)
	S627= CtrlExCodeIn=0                                        Premise(F525)
	S628= CtrlIRMux=0                                           Premise(F526)

WB	S629= A_EX.Out=FU(a)                                        A_EX-Out(S589)
	S630= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S589)
	S631= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S589)
	S632= B_EX.Out=FU(b)                                        B_EX-Out(S591)
	S633= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S591)
	S634= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S591)
	S635= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S606)
	S636= IR_EX.Out31_26=0                                      IR_EX-Out(S606)
	S637= IR_EX.Out25_21=rS                                     IR_EX-Out(S606)
	S638= IR_EX.Out20_16=rT                                     IR_EX-Out(S606)
	S639= IR_EX.Out15_11=rD                                     IR_EX-Out(S606)
	S640= IR_EX.Out10_6=0                                       IR_EX-Out(S606)
	S641= IR_EX.Out5_0=37                                       IR_EX-Out(S606)
	S642= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S608)
	S643= IR_ID.Out31_26=0                                      IR-Out(S608)
	S644= IR_ID.Out25_21=rS                                     IR-Out(S608)
	S645= IR_ID.Out20_16=rT                                     IR-Out(S608)
	S646= IR_ID.Out15_11=rD                                     IR-Out(S608)
	S647= IR_ID.Out10_6=0                                       IR-Out(S608)
	S648= IR_ID.Out5_0=37                                       IR-Out(S608)
	S649= PC.CIA=addr                                           PC-Out(S618)
	S650= PC.CIA31_28=addr[31:28]                               PC-Out(S618)
	S651= PC.Out=addr+4                                         PC-Out(S619)
	S652= CP0.ASID=pid                                          CP0-Read-ASID(S625)
	S653= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F735)
	S654= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F736)
	S655= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F737)
	S656= FU.OutID1=>A_EX.In                                    Premise(F738)
	S657= A_MEM.Out=>A_WB.In                                    Premise(F739)
	S658= FU.OutID2=>B_EX.In                                    Premise(F740)
	S659= B_MEM.Out=>B_WB.In                                    Premise(F741)
	S660= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F742)
	S661= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F743)
	S662= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F744)
	S663= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F745)
	S664= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F746)
	S665= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F747)
	S666= FU.Bub_ID=>CU_ID.Bub                                  Premise(F748)
	S667= FU.Halt_ID=>CU_ID.Halt                                Premise(F749)
	S668= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F750)
	S669= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F751)
	S670= FU.Bub_IF=>CU_IF.Bub                                  Premise(F752)
	S671= FU.Halt_IF=>CU_IF.Halt                                Premise(F753)
	S672= ICache.Hit=>CU_IF.ICacheHit                           Premise(F754)
	S673= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F755)
	S674= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F756)
	S675= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F757)
	S676= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F758)
	S677= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F759)
	S678= ICache.Hit=>FU.ICacheHit                              Premise(F760)
	S679= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F761)
	S680= IR_ID.Out=>FU.IR_ID                                   Premise(F762)
	S681= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S642,S680)
	S682= IR_MEM.Out=>FU.IR_MEM                                 Premise(F763)
	S683= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F764)
	S684= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F765)
	S685= GPR.Rdata1=>FU.InID1                                  Premise(F766)
	S686= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F767)
	S687= FU.InID1_RReg=rS                                      Path(S644,S686)
	S688= GPR.Rdata2=>FU.InID2                                  Premise(F768)
	S689= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F769)
	S690= FU.InID2_RReg=rT                                      Path(S645,S689)
	S691= ALUOut_MEM.Out=>FU.InMEM                              Premise(F770)
	S692= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F771)
	S693= IR_ID.Out25_21=>GPR.RReg1                             Premise(F772)
	S694= GPR.RReg1=rS                                          Path(S644,S693)
	S695= GPR.Rdata1=a                                          GPR-Read(S694,S613)
	S696= FU.InID1=a                                            Path(S695,S685)
	S697= FU.OutID1=FU(a)                                       FU-Forward(S696)
	S698= A_EX.In=FU(a)                                         Path(S697,S656)
	S699= IR_ID.Out20_16=>GPR.RReg2                             Premise(F773)
	S700= GPR.RReg2=rT                                          Path(S645,S699)
	S701= GPR.Rdata2=b                                          GPR-Read(S700,S614)
	S702= FU.InID2=b                                            Path(S701,S688)
	S703= FU.OutID2=FU(b)                                       FU-Forward(S702)
	S704= B_EX.In=FU(b)                                         Path(S703,S658)
	S705= IMMU.Addr=>IAddrReg.In                                Premise(F774)
	S706= PC.Out=>ICache.IEA                                    Premise(F775)
	S707= ICache.IEA=addr+4                                     Path(S651,S706)
	S708= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S707)
	S709= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S708,S672)
	S710= FU.ICacheHit=ICacheHit(addr+4)                        Path(S708,S678)
	S711= ICache.Out=>ICacheReg.In                              Premise(F776)
	S712= PC.Out=>IMMU.IEA                                      Premise(F777)
	S713= IMMU.IEA=addr+4                                       Path(S651,S712)
	S714= CP0.ASID=>IMMU.PID                                    Premise(F778)
	S715= IMMU.PID=pid                                          Path(S652,S714)
	S716= IMMU.Addr={pid,addr+4}                                IMMU-Search(S715,S713)
	S717= IAddrReg.In={pid,addr+4}                              Path(S716,S705)
	S718= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S715,S713)
	S719= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S718,S673)
	S720= IR_MEM.Out=>IR_DMMU1.In                               Premise(F779)
	S721= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F780)
	S722= IR_ID.Out=>IR_EX.In                                   Premise(F781)
	S723= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S642,S722)
	S724= ICache.Out=>IR_ID.In                                  Premise(F782)
	S725= ICache.Out=>IR_IMMU.In                                Premise(F783)
	S726= IR_MEM.Out=>IR_WB.In                                  Premise(F784)
	S727= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F785)
	S728= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F786)
	S729= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F787)
	S730= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F788)
	S731= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F789)
	S732= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F790)
	S733= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F791)
	S734= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F792)
	S735= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F793)
	S736= CU_EX.IRFunc1=rT                                      Path(S638,S735)
	S737= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F794)
	S738= CU_EX.IRFunc2=rS                                      Path(S637,S737)
	S739= IR_EX.Out31_26=>CU_EX.Op                              Premise(F795)
	S740= CU_EX.Op=0                                            Path(S636,S739)
	S741= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F796)
	S742= CU_EX.IRFunc=37                                       Path(S641,S741)
	S743= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F797)
	S744= CU_ID.IRFunc1=rT                                      Path(S645,S743)
	S745= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F798)
	S746= CU_ID.IRFunc2=rS                                      Path(S644,S745)
	S747= IR_ID.Out31_26=>CU_ID.Op                              Premise(F799)
	S748= CU_ID.Op=0                                            Path(S643,S747)
	S749= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F800)
	S750= CU_ID.IRFunc=37                                       Path(S648,S749)
	S751= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F801)
	S752= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F802)
	S753= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F803)
	S754= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F804)
	S755= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F805)
	S756= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F806)
	S757= IR_WB.Out31_26=>CU_WB.Op                              Premise(F807)
	S758= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F808)
	S759= CtrlA_EX=0                                            Premise(F809)
	S760= [A_EX]=FU(a)                                          A_EX-Hold(S589,S759)
	S761= CtrlB_EX=0                                            Premise(F810)
	S762= [B_EX]=FU(b)                                          B_EX-Hold(S591,S761)
	S763= CtrlALUOut_MEM=0                                      Premise(F811)
	S764= CtrlALUOut_DMMU1=0                                    Premise(F812)
	S765= CtrlALUOut_DMMU2=0                                    Premise(F813)
	S766= CtrlALUOut_WB=0                                       Premise(F814)
	S767= CtrlA_MEM=0                                           Premise(F815)
	S768= CtrlA_WB=0                                            Premise(F816)
	S769= CtrlB_MEM=0                                           Premise(F817)
	S770= CtrlB_WB=0                                            Premise(F818)
	S771= CtrlICache=0                                          Premise(F819)
	S772= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S601,S771)
	S773= CtrlIMMU=0                                            Premise(F820)
	S774= CtrlIR_DMMU1=0                                        Premise(F821)
	S775= CtrlIR_DMMU2=0                                        Premise(F822)
	S776= CtrlIR_EX=0                                           Premise(F823)
	S777= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S606,S776)
	S778= CtrlIR_ID=0                                           Premise(F824)
	S779= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S608,S778)
	S780= CtrlIR_IMMU=0                                         Premise(F825)
	S781= CtrlIR_MEM=0                                          Premise(F826)
	S782= CtrlIR_WB=0                                           Premise(F827)
	S783= CtrlGPR=1                                             Premise(F828)
	S784= CtrlIAddrReg=0                                        Premise(F829)
	S785= CtrlPC=0                                              Premise(F830)
	S786= CtrlPCInc=0                                           Premise(F831)
	S787= PC[CIA]=addr                                          PC-Hold(S618,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S619,S785,S786)
	S789= CtrlIMem=0                                            Premise(F832)
	S790= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S621,S789)
	S791= CtrlICacheReg=0                                       Premise(F833)
	S792= CtrlASIDIn=0                                          Premise(F834)
	S793= CtrlCP0=0                                             Premise(F835)
	S794= CP0[ASID]=pid                                         CP0-Hold(S625,S793)
	S795= CtrlEPCIn=0                                           Premise(F836)
	S796= CtrlExCodeIn=0                                        Premise(F837)
	S797= CtrlIRMux=0                                           Premise(F838)

POST	S760= [A_EX]=FU(a)                                          A_EX-Hold(S589,S759)
	S762= [B_EX]=FU(b)                                          B_EX-Hold(S591,S761)
	S772= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S601,S771)
	S777= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S606,S776)
	S779= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S608,S778)
	S787= PC[CIA]=addr                                          PC-Hold(S618,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S619,S785,S786)
	S790= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S621,S789)
	S794= CP0[ASID]=pid                                         CP0-Hold(S625,S793)

