============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 20:41:58 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(59)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(63)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(74)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(63)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[19] will be merged to another kept net u_image_process/oDATA_length1[19]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[18] will be merged to another kept net u_image_process/oDATA_length1[18]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[17] will be merged to another kept net u_image_process/oDATA_length1[17]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[16] will be merged to another kept net u_image_process/oDATA_length1[16]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[15] will be merged to another kept net u_image_process/oDATA_length1[15]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[14] will be merged to another kept net u_image_process/oDATA_length1[14]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4790 instances
RUN-0007 : 1964 luts, 1699 seqs, 617 mslices, 340 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5843 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4043 nets have 2 pins
RUN-1001 : 1226 nets have [3 - 5] pins
RUN-1001 : 422 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     76      
RUN-1001 :   No   |  No   |  Yes  |    1140     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     58      
RUN-1001 :   Yes  |  No   |  Yes  |     367     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  28   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 201
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4788 instances, 1964 luts, 1699 seqs, 957 slices, 176 macros(956 instances: 616 mslices 340 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1329 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22512, tnet num: 5841, tinst num: 4788, tnode num: 28024, tedge num: 37310.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.072891s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (100.5%)

RUN-1004 : used memory is 240 MB, reserved memory is 217 MB, peak memory is 240 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.187369s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.46249e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4788.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 999265, overlap = 38.25
PHY-3002 : Step(2): len = 854742, overlap = 42.75
PHY-3002 : Step(3): len = 518511, overlap = 32.875
PHY-3002 : Step(4): len = 488184, overlap = 41.5938
PHY-3002 : Step(5): len = 378645, overlap = 60.5625
PHY-3002 : Step(6): len = 337076, overlap = 79.0625
PHY-3002 : Step(7): len = 305982, overlap = 75.6562
PHY-3002 : Step(8): len = 278150, overlap = 105.906
PHY-3002 : Step(9): len = 253118, overlap = 116.312
PHY-3002 : Step(10): len = 227941, overlap = 124.75
PHY-3002 : Step(11): len = 210322, overlap = 138.625
PHY-3002 : Step(12): len = 191199, overlap = 140.469
PHY-3002 : Step(13): len = 176352, overlap = 142.969
PHY-3002 : Step(14): len = 168737, overlap = 152.625
PHY-3002 : Step(15): len = 157786, overlap = 158.344
PHY-3002 : Step(16): len = 150637, overlap = 161.406
PHY-3002 : Step(17): len = 141120, overlap = 180.562
PHY-3002 : Step(18): len = 135778, overlap = 184.406
PHY-3002 : Step(19): len = 127335, overlap = 197.344
PHY-3002 : Step(20): len = 122411, overlap = 220.781
PHY-3002 : Step(21): len = 119328, overlap = 233.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08664e-05
PHY-3002 : Step(22): len = 128800, overlap = 191.094
PHY-3002 : Step(23): len = 132977, overlap = 177.125
PHY-3002 : Step(24): len = 125041, overlap = 170.281
PHY-3002 : Step(25): len = 126557, overlap = 159.969
PHY-3002 : Step(26): len = 131708, overlap = 133.594
PHY-3002 : Step(27): len = 131282, overlap = 137.125
PHY-3002 : Step(28): len = 131739, overlap = 127.719
PHY-3002 : Step(29): len = 127151, overlap = 125.094
PHY-3002 : Step(30): len = 125886, overlap = 124.094
PHY-3002 : Step(31): len = 123499, overlap = 118.375
PHY-3002 : Step(32): len = 119966, overlap = 108.281
PHY-3002 : Step(33): len = 116441, overlap = 106.094
PHY-3002 : Step(34): len = 116249, overlap = 103.656
PHY-3002 : Step(35): len = 114333, overlap = 102.344
PHY-3002 : Step(36): len = 112366, overlap = 102.719
PHY-3002 : Step(37): len = 111907, overlap = 102.125
PHY-3002 : Step(38): len = 109436, overlap = 100.312
PHY-3002 : Step(39): len = 109039, overlap = 105.906
PHY-3002 : Step(40): len = 107981, overlap = 102.656
PHY-3002 : Step(41): len = 107056, overlap = 100.281
PHY-3002 : Step(42): len = 106320, overlap = 98.4688
PHY-3002 : Step(43): len = 106700, overlap = 97.8438
PHY-3002 : Step(44): len = 106152, overlap = 100.062
PHY-3002 : Step(45): len = 105632, overlap = 105.469
PHY-3002 : Step(46): len = 105005, overlap = 102.75
PHY-3002 : Step(47): len = 104137, overlap = 98.8125
PHY-3002 : Step(48): len = 102852, overlap = 96.375
PHY-3002 : Step(49): len = 102578, overlap = 100.562
PHY-3002 : Step(50): len = 101499, overlap = 103.031
PHY-3002 : Step(51): len = 100940, overlap = 101.406
PHY-3002 : Step(52): len = 99331.5, overlap = 101.781
PHY-3002 : Step(53): len = 98931.1, overlap = 101.312
PHY-3002 : Step(54): len = 98481.2, overlap = 104.312
PHY-3002 : Step(55): len = 97796.2, overlap = 104.938
PHY-3002 : Step(56): len = 97089.7, overlap = 106.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.17327e-05
PHY-3002 : Step(57): len = 97020.1, overlap = 107.219
PHY-3002 : Step(58): len = 96947.1, overlap = 108.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.34654e-05
PHY-3002 : Step(59): len = 97286.2, overlap = 108.281
PHY-3002 : Step(60): len = 97436, overlap = 108.562
PHY-3002 : Step(61): len = 97814.9, overlap = 105.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.69308e-05
PHY-3002 : Step(62): len = 97728, overlap = 105.406
PHY-3002 : Step(63): len = 97692.8, overlap = 106.406
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012887s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (242.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.109902s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.01641e-06
PHY-3002 : Step(64): len = 110481, overlap = 176.406
PHY-3002 : Step(65): len = 110702, overlap = 176.469
PHY-3002 : Step(66): len = 106763, overlap = 184.844
PHY-3002 : Step(67): len = 106838, overlap = 180.656
PHY-3002 : Step(68): len = 105317, overlap = 171
PHY-3002 : Step(69): len = 105194, overlap = 174.031
PHY-3002 : Step(70): len = 104346, overlap = 182.156
PHY-3002 : Step(71): len = 103931, overlap = 188.156
PHY-3002 : Step(72): len = 101441, overlap = 193.375
PHY-3002 : Step(73): len = 101430, overlap = 194.781
PHY-3002 : Step(74): len = 100648, overlap = 204.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.03283e-06
PHY-3002 : Step(75): len = 99975.9, overlap = 198.75
PHY-3002 : Step(76): len = 100088, overlap = 198.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.06565e-06
PHY-3002 : Step(77): len = 101702, overlap = 184.781
PHY-3002 : Step(78): len = 101702, overlap = 184.781
PHY-3002 : Step(79): len = 101808, overlap = 184.281
PHY-3002 : Step(80): len = 101903, overlap = 184.406
PHY-3002 : Step(81): len = 101903, overlap = 184.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.61313e-05
PHY-3002 : Step(82): len = 107825, overlap = 180.656
PHY-3002 : Step(83): len = 107825, overlap = 180.656
PHY-3002 : Step(84): len = 107234, overlap = 179.062
PHY-3002 : Step(85): len = 107234, overlap = 179.094
PHY-3002 : Step(86): len = 107359, overlap = 177.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.22626e-05
PHY-3002 : Step(87): len = 111199, overlap = 167.156
PHY-3002 : Step(88): len = 112170, overlap = 159.75
PHY-3002 : Step(89): len = 120433, overlap = 136.719
PHY-3002 : Step(90): len = 116314, overlap = 136.531
PHY-3002 : Step(91): len = 115753, overlap = 136.688
PHY-3002 : Step(92): len = 115213, overlap = 138.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.45252e-05
PHY-3002 : Step(93): len = 116121, overlap = 134.188
PHY-3002 : Step(94): len = 116503, overlap = 131.688
PHY-3002 : Step(95): len = 118896, overlap = 124.656
PHY-3002 : Step(96): len = 122245, overlap = 101.156
PHY-3002 : Step(97): len = 118602, overlap = 106.188
PHY-3002 : Step(98): len = 118086, overlap = 105.375
PHY-3002 : Step(99): len = 117016, overlap = 107.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00012905
PHY-3002 : Step(100): len = 117772, overlap = 101.938
PHY-3002 : Step(101): len = 117772, overlap = 101.938
PHY-3002 : Step(102): len = 117726, overlap = 92.125
PHY-3002 : Step(103): len = 117726, overlap = 92.125
PHY-3002 : Step(104): len = 117520, overlap = 94.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000258101
PHY-3002 : Step(105): len = 120354, overlap = 87.1562
PHY-3002 : Step(106): len = 120651, overlap = 87.0625
PHY-3002 : Step(107): len = 120928, overlap = 84.9375
PHY-3002 : Step(108): len = 120952, overlap = 84.5938
PHY-3002 : Step(109): len = 119765, overlap = 86.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.111615s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.51665e-05
PHY-3002 : Step(110): len = 120609, overlap = 247.5
PHY-3002 : Step(111): len = 120862, overlap = 241.75
PHY-3002 : Step(112): len = 120752, overlap = 233.625
PHY-3002 : Step(113): len = 120862, overlap = 230.844
PHY-3002 : Step(114): len = 121628, overlap = 229.062
PHY-3002 : Step(115): len = 121522, overlap = 225.062
PHY-3002 : Step(116): len = 121581, overlap = 222.938
PHY-3002 : Step(117): len = 121328, overlap = 210.094
PHY-3002 : Step(118): len = 119862, overlap = 202.656
PHY-3002 : Step(119): len = 119862, overlap = 202.656
PHY-3002 : Step(120): len = 119402, overlap = 198.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.03331e-05
PHY-3002 : Step(121): len = 123076, overlap = 167.656
PHY-3002 : Step(122): len = 123076, overlap = 167.656
PHY-3002 : Step(123): len = 122350, overlap = 166.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.97428e-05
PHY-3002 : Step(124): len = 127701, overlap = 148.5
PHY-3002 : Step(125): len = 128894, overlap = 145.344
PHY-3002 : Step(126): len = 131061, overlap = 124.062
PHY-3002 : Step(127): len = 130748, overlap = 122.688
PHY-3002 : Step(128): len = 130671, overlap = 122.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000199486
PHY-3002 : Step(129): len = 131891, overlap = 118.281
PHY-3002 : Step(130): len = 132595, overlap = 117.844
PHY-3002 : Step(131): len = 133130, overlap = 119.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000398971
PHY-3002 : Step(132): len = 133905, overlap = 106.594
PHY-3002 : Step(133): len = 134517, overlap = 104
PHY-3002 : Step(134): len = 136970, overlap = 103.469
PHY-3002 : Step(135): len = 136635, overlap = 105.188
PHY-3002 : Step(136): len = 136453, overlap = 103.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000797942
PHY-3002 : Step(137): len = 137026, overlap = 103
PHY-3002 : Step(138): len = 137801, overlap = 103.594
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22512, tnet num: 5841, tinst num: 4788, tnode num: 28024, tedge num: 37310.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.123515s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (100.1%)

RUN-1004 : used memory is 239 MB, reserved memory is 216 MB, peak memory is 249 MB
OPT-1001 : Total overflow 358.34 peak overflow 4.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 162544, over cnt = 704(2%), over = 3027, worst = 21
PHY-1001 : End global iterations;  0.325417s wall, 0.515625s user + 0.125000s system = 0.640625s CPU (196.9%)

PHY-1001 : Congestion index: top1 = 46.53, top5 = 35.30, top10 = 29.09, top15 = 25.02.
PHY-1001 : End incremental global routing;  0.416933s wall, 0.609375s user + 0.125000s system = 0.734375s CPU (176.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138406s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.651822s wall, 0.843750s user + 0.125000s system = 0.968750s CPU (148.6%)

OPT-1001 : Current memory(MB): used = 275, reserve = 253, peak = 275.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4256/5843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 162544, over cnt = 704(2%), over = 3027, worst = 21
PHY-1002 : len = 178320, over cnt = 504(1%), over = 1511, worst = 21
PHY-1002 : len = 186440, over cnt = 286(0%), over = 835, worst = 21
PHY-1002 : len = 195848, over cnt = 21(0%), over = 28, worst = 4
PHY-1002 : len = 196320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.414625s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 40.22, top5 = 32.19, top10 = 28.13, top15 = 25.20.
OPT-1001 : End congestion update;  0.502208s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (133.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.105716s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.5%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.608071s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (128.5%)

OPT-1001 : Current memory(MB): used = 279, reserve = 257, peak = 279.
OPT-1001 : End physical optimization;  2.428962s wall, 2.750000s user + 0.156250s system = 2.906250s CPU (119.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1964 LUT to BLE ...
SYN-4008 : Packed 1964 LUT and 836 SEQ to BLE.
SYN-4003 : Packing 863 remaining SEQ's ...
SYN-4005 : Packed 460 SEQ with LUT/SLICE
SYN-4006 : 791 single LUT's are left
SYN-4006 : 403 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2367/4404 primitive instances ...
PHY-3001 : End packing;  0.218323s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2463 instances
RUN-1001 : 1146 mslices, 1147 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5060 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3257 nets have 2 pins
RUN-1001 : 1227 nets have [3 - 5] pins
RUN-1001 : 430 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 2461 instances, 2293 slices, 176 macros(956 instances: 616 mslices 340 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 138633, Over = 143.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19642, tnet num: 5058, tinst num: 2461, tnode num: 23675, tedge num: 33920.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.210474s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 263 MB, peak memory is 284 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.319623s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34839e-05
PHY-3002 : Step(139): len = 135900, overlap = 144.25
PHY-3002 : Step(140): len = 134890, overlap = 146
PHY-3002 : Step(141): len = 131356, overlap = 154
PHY-3002 : Step(142): len = 129299, overlap = 161.25
PHY-3002 : Step(143): len = 128959, overlap = 160.25
PHY-3002 : Step(144): len = 127621, overlap = 167.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.69677e-05
PHY-3002 : Step(145): len = 130161, overlap = 162.25
PHY-3002 : Step(146): len = 130913, overlap = 161.75
PHY-3002 : Step(147): len = 133466, overlap = 153
PHY-3002 : Step(148): len = 134444, overlap = 148.75
PHY-3002 : Step(149): len = 134796, overlap = 144.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.39354e-05
PHY-3002 : Step(150): len = 139116, overlap = 137
PHY-3002 : Step(151): len = 139989, overlap = 134.25
PHY-3002 : Step(152): len = 141562, overlap = 127
PHY-3002 : Step(153): len = 141991, overlap = 124
PHY-3002 : Step(154): len = 143144, overlap = 112
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.323756s wall, 0.328125s user + 0.500000s system = 0.828125s CPU (255.8%)

PHY-3001 : Trial Legalized: Len = 178053
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.098582s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177604
PHY-3002 : Step(155): len = 166879, overlap = 11
PHY-3002 : Step(156): len = 158844, overlap = 31.5
PHY-3002 : Step(157): len = 155618, overlap = 35.75
PHY-3002 : Step(158): len = 154621, overlap = 38
PHY-3002 : Step(159): len = 152942, overlap = 45
PHY-3002 : Step(160): len = 152550, overlap = 45.25
PHY-3002 : Step(161): len = 151370, overlap = 48.5
PHY-3002 : Step(162): len = 150956, overlap = 48.25
PHY-3002 : Step(163): len = 150857, overlap = 48.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000355207
PHY-3002 : Step(164): len = 152174, overlap = 45.75
PHY-3002 : Step(165): len = 153344, overlap = 45
PHY-3002 : Step(166): len = 153839, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000710414
PHY-3002 : Step(167): len = 154646, overlap = 40.75
PHY-3002 : Step(168): len = 155533, overlap = 37.25
PHY-3002 : Step(169): len = 156804, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 166113, Over = 0
PHY-3001 : Spreading special nets. 28 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.2%)

PHY-3001 : 34 instances has been re-located, deltaX = 7, deltaY = 26, maxDist = 2.
PHY-3001 : Final: Len = 167073, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19642, tnet num: 5058, tinst num: 2461, tnode num: 23675, tedge num: 33920.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.243583s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.5%)

RUN-1004 : used memory is 281 MB, reserved memory is 260 MB, peak memory is 288 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/5060.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 204040, over cnt = 506(1%), over = 853, worst = 8
PHY-1002 : len = 207872, over cnt = 263(0%), over = 363, worst = 5
PHY-1002 : len = 210736, over cnt = 101(0%), over = 125, worst = 4
PHY-1002 : len = 212016, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 212192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.619019s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (128.7%)

PHY-1001 : Congestion index: top1 = 32.00, top5 = 27.84, top10 = 25.17, top15 = 23.24.
PHY-1001 : End incremental global routing;  0.741366s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (126.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129864s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.968904s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (119.3%)

OPT-1001 : Current memory(MB): used = 290, reserve = 269, peak = 290.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4293/5060.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 212192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024467s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.7%)

PHY-1001 : Congestion index: top1 = 32.00, top5 = 27.84, top10 = 25.17, top15 = 23.24.
OPT-1001 : End congestion update;  0.122376s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.096200s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.5%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.218714s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 293, reserve = 272, peak = 293.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.094923s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4293/5060.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 212192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024482s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.6%)

PHY-1001 : Congestion index: top1 = 32.00, top5 = 27.84, top10 = 25.17, top15 = 23.24.
PHY-1001 : End incremental global routing;  0.121691s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124665s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4293/5060.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 212192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.1%)

PHY-1001 : Congestion index: top1 = 32.00, top5 = 27.84, top10 = 25.17, top15 = 23.24.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.094886s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.620690
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.033584s wall, 3.218750s user + 0.000000s system = 3.218750s CPU (106.1%)

RUN-1003 : finish command "place" in  14.875430s wall, 23.390625s user + 7.328125s system = 30.718750s CPU (206.5%)

RUN-1004 : used memory is 259 MB, reserved memory is 237 MB, peak memory is 295 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2463 instances
RUN-1001 : 1146 mslices, 1147 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5060 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3257 nets have 2 pins
RUN-1001 : 1227 nets have [3 - 5] pins
RUN-1001 : 430 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 63 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19642, tnet num: 5058, tinst num: 2461, tnode num: 23675, tedge num: 33920.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.199685s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.3%)

RUN-1004 : used memory is 283 MB, reserved memory is 264 MB, peak memory is 319 MB
PHY-1001 : 1146 mslices, 1147 lslices, 144 pads, 10 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 201840, over cnt = 534(1%), over = 876, worst = 8
PHY-1002 : len = 205840, over cnt = 285(0%), over = 385, worst = 5
PHY-1002 : len = 209240, over cnt = 81(0%), over = 98, worst = 3
PHY-1002 : len = 210456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.612449s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 31.72, top5 = 27.61, top10 = 25.05, top15 = 23.13.
PHY-1001 : End global routing;  0.724561s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (138.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 325, reserve = 305, peak = 325.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 577, reserve = 561, peak = 577.
PHY-1001 : End build detailed router design. 4.037589s wall, 3.984375s user + 0.046875s system = 4.031250s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 61784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.119589s wall, 5.109375s user + 0.000000s system = 5.109375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 611, reserve = 596, peak = 611.
PHY-1001 : End phase 1; 5.127380s wall, 5.125000s user + 0.000000s system = 5.125000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 2208 net; 2.105154s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.2%)

PHY-1022 : len = 519480, over cnt = 220(0%), over = 220, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 601, reserve = 599, peak = 611.
PHY-1001 : End initial routed; 6.798682s wall, 9.515625s user + 0.062500s system = 9.578125s CPU (140.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4197(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.452276s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 607, reserve = 605, peak = 611.
PHY-1001 : End phase 2; 8.251025s wall, 10.968750s user + 0.062500s system = 11.031250s CPU (133.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 519480, over cnt = 220(0%), over = 220, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.019312s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 518424, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.262272s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (125.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 518736, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.075486s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (124.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 518776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052633s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4197(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.451232s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 44 feed throughs used by 37 nets
PHY-1001 : End commit to database; 0.553721s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.6%)

PHY-1001 : Current memory(MB): used = 634, reserve = 633, peak = 634.
PHY-1001 : End phase 3; 2.579982s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (103.0%)

PHY-1003 : Routed, final wirelength = 518776
PHY-1001 : Current memory(MB): used = 636, reserve = 634, peak = 636.
PHY-1001 : End export database. 0.020021s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (156.1%)

PHY-1001 : End detail routing;  20.278711s wall, 23.000000s user + 0.125000s system = 23.125000s CPU (114.0%)

RUN-1003 : finish command "route" in  22.418119s wall, 25.375000s user + 0.171875s system = 25.546875s CPU (114.0%)

RUN-1004 : used memory is 612 MB, reserved memory is 603 MB, peak memory is 636 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     3935   out of  19600   20.08%
#reg                     1723   out of  19600    8.79%
#le                      4338
  #lut only              2615   out of   4338   60.28%
  #reg only               403   out of   4338    9.29%
  #lut&reg               1320   out of   4338   30.43%
#dsp                        7   out of     29   24.14%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                               Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                                    706
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                                 175
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                                 43
#4        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                                 23
#5        u_camera_init/divider2[8]                                GCLK               mslice             u_camera_init/reg3_syn_60.q1                                         22
#6        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                                     18
#7        u_camera_init/divider2[7]                                GCLK               mslice             u_camera_init/reg3_syn_60.q0                                         18
#8        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/u_Gesture_detech/fingertip_data_b2_n404_syn_78.f0    10
#9        u_image_process/wrreq                                    GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f0                            9
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                                 0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4338   |2978    |957     |1723    |10      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |707    |465     |136     |401     |2       |0       |
|    command1                          |command                                    |54     |53      |0       |47      |0       |0       |
|    control1                          |control_interface                          |95     |63      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |17     |17      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |133    |64      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |133    |64      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |16      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |26      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |76      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |76      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |21      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |27      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |67      |44      |22      |0       |0       |
|  u_camera_init                       |camera_init                                |578    |563     |15      |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |170     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |89     |43      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |2757   |1765    |740     |1095    |8       |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |110     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |102     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |172    |111     |45      |77      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |107     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |956    |657     |261     |255     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |728    |438     |235     |278     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |302     |190     |139     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |72     |42      |30      |15      |0       |0       |
|      u_three_martix                  |three_martix                               |231    |136     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |125    |69      |34      |67      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |427    |234     |120     |186     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |204    |126     |75      |52      |0       |0       |
|      u_three_martix_2                |three_martix                               |223    |108     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |38     |38      |0       |23      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |31     |10      |5       |23      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3176  
    #2          2       536   
    #3          3       485   
    #4          4       153   
    #5        5-10      437   
    #6        11-50     114   
    #7       51-100      10   
    #8       101-500     1    
    #9        >500       1    
  Average     2.72            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2461
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5060, pip num: 42857
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 44
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2175 valid insts, and 132620 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.367779s wall, 47.078125s user + 0.421875s system = 47.500000s CPU (1087.5%)

RUN-1004 : used memory is 612 MB, reserved memory is 604 MB, peak memory is 796 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_204158.log"
