/// Auto-generated bit field definitions for TIM3
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::tim3 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TIM3 Bit Field Definitions
// ============================================================================

/// CR1 - control register 1
namespace cr1 {
    /// Counter enable
    /// Position: 0, Width: 1
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Update disable
    /// Position: 1, Width: 1
    using UDIS = BitField<1, 1>;
    constexpr uint32_t UDIS_Pos = 1;
    constexpr uint32_t UDIS_Msk = UDIS::mask;

    /// Update request source
    /// Position: 2, Width: 1
    using URS = BitField<2, 1>;
    constexpr uint32_t URS_Pos = 2;
    constexpr uint32_t URS_Msk = URS::mask;

    /// One-pulse mode
    /// Position: 3, Width: 1
    using OPM = BitField<3, 1>;
    constexpr uint32_t OPM_Pos = 3;
    constexpr uint32_t OPM_Msk = OPM::mask;

    /// Direction
    /// Position: 4, Width: 1
    using DIR = BitField<4, 1>;
    constexpr uint32_t DIR_Pos = 4;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Center-aligned mode selection
    /// Position: 5, Width: 2
    using CMS = BitField<5, 2>;
    constexpr uint32_t CMS_Pos = 5;
    constexpr uint32_t CMS_Msk = CMS::mask;

    /// Auto-reload preload enable
    /// Position: 7, Width: 1
    using ARPE = BitField<7, 1>;
    constexpr uint32_t ARPE_Pos = 7;
    constexpr uint32_t ARPE_Msk = ARPE::mask;

    /// Clock division
    /// Position: 8, Width: 2
    using CKD = BitField<8, 2>;
    constexpr uint32_t CKD_Pos = 8;
    constexpr uint32_t CKD_Msk = CKD::mask;

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
    /// Capture/compare DMA selection
    /// Position: 3, Width: 1
    using CCDS = BitField<3, 1>;
    constexpr uint32_t CCDS_Pos = 3;
    constexpr uint32_t CCDS_Msk = CCDS::mask;

    /// Master mode selection
    /// Position: 4, Width: 3
    using MMS = BitField<4, 3>;
    constexpr uint32_t MMS_Pos = 4;
    constexpr uint32_t MMS_Msk = MMS::mask;

    /// TI1 selection
    /// Position: 7, Width: 1
    using TI1S = BitField<7, 1>;
    constexpr uint32_t TI1S_Pos = 7;
    constexpr uint32_t TI1S_Msk = TI1S::mask;

}  // namespace cr2

/// SMCR - slave mode control register
namespace smcr {
    /// Slave mode selection
    /// Position: 0, Width: 3
    using SMS = BitField<0, 3>;
    constexpr uint32_t SMS_Pos = 0;
    constexpr uint32_t SMS_Msk = SMS::mask;

    /// Trigger selection
    /// Position: 4, Width: 3
    using TS = BitField<4, 3>;
    constexpr uint32_t TS_Pos = 4;
    constexpr uint32_t TS_Msk = TS::mask;

    /// Master/Slave mode
    /// Position: 7, Width: 1
    using MSM = BitField<7, 1>;
    constexpr uint32_t MSM_Pos = 7;
    constexpr uint32_t MSM_Msk = MSM::mask;

    /// External trigger filter
    /// Position: 8, Width: 4
    using ETF = BitField<8, 4>;
    constexpr uint32_t ETF_Pos = 8;
    constexpr uint32_t ETF_Msk = ETF::mask;

    /// External trigger prescaler
    /// Position: 12, Width: 2
    using ETPS = BitField<12, 2>;
    constexpr uint32_t ETPS_Pos = 12;
    constexpr uint32_t ETPS_Msk = ETPS::mask;

    /// External clock enable
    /// Position: 14, Width: 1
    using ECE = BitField<14, 1>;
    constexpr uint32_t ECE_Pos = 14;
    constexpr uint32_t ECE_Msk = ECE::mask;

    /// External trigger polarity
    /// Position: 15, Width: 1
    using ETP = BitField<15, 1>;
    constexpr uint32_t ETP_Pos = 15;
    constexpr uint32_t ETP_Msk = ETP::mask;

}  // namespace smcr

/// DIER - DMA/Interrupt enable register
namespace dier {
    /// Update interrupt enable
    /// Position: 0, Width: 1
    using UIE = BitField<0, 1>;
    constexpr uint32_t UIE_Pos = 0;
    constexpr uint32_t UIE_Msk = UIE::mask;

    /// Capture/Compare 1 interrupt enable
    /// Position: 1, Width: 1
    using CC1IE = BitField<1, 1>;
    constexpr uint32_t CC1IE_Pos = 1;
    constexpr uint32_t CC1IE_Msk = CC1IE::mask;

    /// Capture/Compare 2 interrupt enable
    /// Position: 2, Width: 1
    using CC2IE = BitField<2, 1>;
    constexpr uint32_t CC2IE_Pos = 2;
    constexpr uint32_t CC2IE_Msk = CC2IE::mask;

    /// Capture/Compare 3 interrupt enable
    /// Position: 3, Width: 1
    using CC3IE = BitField<3, 1>;
    constexpr uint32_t CC3IE_Pos = 3;
    constexpr uint32_t CC3IE_Msk = CC3IE::mask;

    /// Capture/Compare 4 interrupt enable
    /// Position: 4, Width: 1
    using CC4IE = BitField<4, 1>;
    constexpr uint32_t CC4IE_Pos = 4;
    constexpr uint32_t CC4IE_Msk = CC4IE::mask;

    /// Trigger interrupt enable
    /// Position: 6, Width: 1
    using TIE = BitField<6, 1>;
    constexpr uint32_t TIE_Pos = 6;
    constexpr uint32_t TIE_Msk = TIE::mask;

    /// Update DMA request enable
    /// Position: 8, Width: 1
    using UDE = BitField<8, 1>;
    constexpr uint32_t UDE_Pos = 8;
    constexpr uint32_t UDE_Msk = UDE::mask;

    /// Capture/Compare 1 DMA request enable
    /// Position: 9, Width: 1
    using CC1DE = BitField<9, 1>;
    constexpr uint32_t CC1DE_Pos = 9;
    constexpr uint32_t CC1DE_Msk = CC1DE::mask;

    /// Capture/Compare 2 DMA request enable
    /// Position: 10, Width: 1
    using CC2DE = BitField<10, 1>;
    constexpr uint32_t CC2DE_Pos = 10;
    constexpr uint32_t CC2DE_Msk = CC2DE::mask;

    /// Capture/Compare 3 DMA request enable
    /// Position: 11, Width: 1
    using CC3DE = BitField<11, 1>;
    constexpr uint32_t CC3DE_Pos = 11;
    constexpr uint32_t CC3DE_Msk = CC3DE::mask;

    /// Capture/Compare 4 DMA request enable
    /// Position: 12, Width: 1
    using CC4DE = BitField<12, 1>;
    constexpr uint32_t CC4DE_Pos = 12;
    constexpr uint32_t CC4DE_Msk = CC4DE::mask;

    /// Trigger DMA request enable
    /// Position: 14, Width: 1
    using TDE = BitField<14, 1>;
    constexpr uint32_t TDE_Pos = 14;
    constexpr uint32_t TDE_Msk = TDE::mask;

}  // namespace dier

/// SR - status register
namespace sr {
    /// Update interrupt flag
    /// Position: 0, Width: 1
    using UIF = BitField<0, 1>;
    constexpr uint32_t UIF_Pos = 0;
    constexpr uint32_t UIF_Msk = UIF::mask;

    /// Capture/compare 1 interrupt flag
    /// Position: 1, Width: 1
    using CC1IF = BitField<1, 1>;
    constexpr uint32_t CC1IF_Pos = 1;
    constexpr uint32_t CC1IF_Msk = CC1IF::mask;

    /// Capture/Compare 2 interrupt flag
    /// Position: 2, Width: 1
    using CC2IF = BitField<2, 1>;
    constexpr uint32_t CC2IF_Pos = 2;
    constexpr uint32_t CC2IF_Msk = CC2IF::mask;

    /// Capture/Compare 3 interrupt flag
    /// Position: 3, Width: 1
    using CC3IF = BitField<3, 1>;
    constexpr uint32_t CC3IF_Pos = 3;
    constexpr uint32_t CC3IF_Msk = CC3IF::mask;

    /// Capture/Compare 4 interrupt flag
    /// Position: 4, Width: 1
    using CC4IF = BitField<4, 1>;
    constexpr uint32_t CC4IF_Pos = 4;
    constexpr uint32_t CC4IF_Msk = CC4IF::mask;

    /// Trigger interrupt flag
    /// Position: 6, Width: 1
    using TIF = BitField<6, 1>;
    constexpr uint32_t TIF_Pos = 6;
    constexpr uint32_t TIF_Msk = TIF::mask;

    /// Capture/Compare 1 overcapture flag
    /// Position: 9, Width: 1
    using CC1OF = BitField<9, 1>;
    constexpr uint32_t CC1OF_Pos = 9;
    constexpr uint32_t CC1OF_Msk = CC1OF::mask;

    /// Capture/compare 2 overcapture flag
    /// Position: 10, Width: 1
    using CC2OF = BitField<10, 1>;
    constexpr uint32_t CC2OF_Pos = 10;
    constexpr uint32_t CC2OF_Msk = CC2OF::mask;

    /// Capture/Compare 3 overcapture flag
    /// Position: 11, Width: 1
    using CC3OF = BitField<11, 1>;
    constexpr uint32_t CC3OF_Pos = 11;
    constexpr uint32_t CC3OF_Msk = CC3OF::mask;

    /// Capture/Compare 4 overcapture flag
    /// Position: 12, Width: 1
    using CC4OF = BitField<12, 1>;
    constexpr uint32_t CC4OF_Pos = 12;
    constexpr uint32_t CC4OF_Msk = CC4OF::mask;

}  // namespace sr

/// EGR - event generation register
namespace egr {
    /// Update generation
    /// Position: 0, Width: 1
    using UG = BitField<0, 1>;
    constexpr uint32_t UG_Pos = 0;
    constexpr uint32_t UG_Msk = UG::mask;

    /// Capture/compare 1 generation
    /// Position: 1, Width: 1
    using CC1G = BitField<1, 1>;
    constexpr uint32_t CC1G_Pos = 1;
    constexpr uint32_t CC1G_Msk = CC1G::mask;

    /// Capture/compare 2 generation
    /// Position: 2, Width: 1
    using CC2G = BitField<2, 1>;
    constexpr uint32_t CC2G_Pos = 2;
    constexpr uint32_t CC2G_Msk = CC2G::mask;

    /// Capture/compare 3 generation
    /// Position: 3, Width: 1
    using CC3G = BitField<3, 1>;
    constexpr uint32_t CC3G_Pos = 3;
    constexpr uint32_t CC3G_Msk = CC3G::mask;

    /// Capture/compare 4 generation
    /// Position: 4, Width: 1
    using CC4G = BitField<4, 1>;
    constexpr uint32_t CC4G_Pos = 4;
    constexpr uint32_t CC4G_Msk = CC4G::mask;

    /// Trigger generation
    /// Position: 6, Width: 1
    using TG = BitField<6, 1>;
    constexpr uint32_t TG_Pos = 6;
    constexpr uint32_t TG_Msk = TG::mask;

}  // namespace egr

/// CCMR1_Output - capture/compare mode register 1 (output mode)
namespace ccmr1_output {
    /// CC1S
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// OC1FE
    /// Position: 2, Width: 1
    using OC1FE = BitField<2, 1>;
    constexpr uint32_t OC1FE_Pos = 2;
    constexpr uint32_t OC1FE_Msk = OC1FE::mask;

    /// OC1PE
    /// Position: 3, Width: 1
    using OC1PE = BitField<3, 1>;
    constexpr uint32_t OC1PE_Pos = 3;
    constexpr uint32_t OC1PE_Msk = OC1PE::mask;

    /// OC1M
    /// Position: 4, Width: 3
    using OC1M = BitField<4, 3>;
    constexpr uint32_t OC1M_Pos = 4;
    constexpr uint32_t OC1M_Msk = OC1M::mask;

    /// OC1CE
    /// Position: 7, Width: 1
    using OC1CE = BitField<7, 1>;
    constexpr uint32_t OC1CE_Pos = 7;
    constexpr uint32_t OC1CE_Msk = OC1CE::mask;

    /// CC2S
    /// Position: 8, Width: 2
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;

    /// OC2FE
    /// Position: 10, Width: 1
    using OC2FE = BitField<10, 1>;
    constexpr uint32_t OC2FE_Pos = 10;
    constexpr uint32_t OC2FE_Msk = OC2FE::mask;

    /// OC2PE
    /// Position: 11, Width: 1
    using OC2PE = BitField<11, 1>;
    constexpr uint32_t OC2PE_Pos = 11;
    constexpr uint32_t OC2PE_Msk = OC2PE::mask;

    /// OC2M
    /// Position: 12, Width: 3
    using OC2M = BitField<12, 3>;
    constexpr uint32_t OC2M_Pos = 12;
    constexpr uint32_t OC2M_Msk = OC2M::mask;

    /// OC2CE
    /// Position: 15, Width: 1
    using OC2CE = BitField<15, 1>;
    constexpr uint32_t OC2CE_Pos = 15;
    constexpr uint32_t OC2CE_Msk = OC2CE::mask;

}  // namespace ccmr1_output

/// CCMR1_Input - capture/compare mode register 1 (input mode)
namespace ccmr1_input {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Input capture 1 prescaler
    /// Position: 2, Width: 2
    using ICPCS = BitField<2, 2>;
    constexpr uint32_t ICPCS_Pos = 2;
    constexpr uint32_t ICPCS_Msk = ICPCS::mask;

    /// Input capture 1 filter
    /// Position: 4, Width: 4
    using IC1F = BitField<4, 4>;
    constexpr uint32_t IC1F_Pos = 4;
    constexpr uint32_t IC1F_Msk = IC1F::mask;

    /// Capture/Compare 2 selection
    /// Position: 8, Width: 2
    using CC2S = BitField<8, 2>;
    constexpr uint32_t CC2S_Pos = 8;
    constexpr uint32_t CC2S_Msk = CC2S::mask;

    /// Input capture 2 prescaler
    /// Position: 10, Width: 2
    using IC2PCS = BitField<10, 2>;
    constexpr uint32_t IC2PCS_Pos = 10;
    constexpr uint32_t IC2PCS_Msk = IC2PCS::mask;

    /// Input capture 2 filter
    /// Position: 12, Width: 4
    using IC2F = BitField<12, 4>;
    constexpr uint32_t IC2F_Pos = 12;
    constexpr uint32_t IC2F_Msk = IC2F::mask;

}  // namespace ccmr1_input

/// CCMR2_Output - capture/compare mode register 2 (output mode)
namespace ccmr2_output {
    /// CC3S
    /// Position: 0, Width: 2
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;

    /// OC3FE
    /// Position: 2, Width: 1
    using OC3FE = BitField<2, 1>;
    constexpr uint32_t OC3FE_Pos = 2;
    constexpr uint32_t OC3FE_Msk = OC3FE::mask;

    /// OC3PE
    /// Position: 3, Width: 1
    using OC3PE = BitField<3, 1>;
    constexpr uint32_t OC3PE_Pos = 3;
    constexpr uint32_t OC3PE_Msk = OC3PE::mask;

    /// OC3M
    /// Position: 4, Width: 3
    using OC3M = BitField<4, 3>;
    constexpr uint32_t OC3M_Pos = 4;
    constexpr uint32_t OC3M_Msk = OC3M::mask;

    /// OC3CE
    /// Position: 7, Width: 1
    using OC3CE = BitField<7, 1>;
    constexpr uint32_t OC3CE_Pos = 7;
    constexpr uint32_t OC3CE_Msk = OC3CE::mask;

    /// CC4S
    /// Position: 8, Width: 2
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;

    /// OC4FE
    /// Position: 10, Width: 1
    using OC4FE = BitField<10, 1>;
    constexpr uint32_t OC4FE_Pos = 10;
    constexpr uint32_t OC4FE_Msk = OC4FE::mask;

    /// OC4PE
    /// Position: 11, Width: 1
    using OC4PE = BitField<11, 1>;
    constexpr uint32_t OC4PE_Pos = 11;
    constexpr uint32_t OC4PE_Msk = OC4PE::mask;

    /// OC4M
    /// Position: 12, Width: 3
    using OC4M = BitField<12, 3>;
    constexpr uint32_t OC4M_Pos = 12;
    constexpr uint32_t OC4M_Msk = OC4M::mask;

    /// O24CE
    /// Position: 15, Width: 1
    using O24CE = BitField<15, 1>;
    constexpr uint32_t O24CE_Pos = 15;
    constexpr uint32_t O24CE_Msk = O24CE::mask;

}  // namespace ccmr2_output

/// CCMR2_Input - capture/compare mode register 2 (input mode)
namespace ccmr2_input {
    /// Capture/compare 3 selection
    /// Position: 0, Width: 2
    using CC3S = BitField<0, 2>;
    constexpr uint32_t CC3S_Pos = 0;
    constexpr uint32_t CC3S_Msk = CC3S::mask;

    /// Input capture 3 prescaler
    /// Position: 2, Width: 2
    using IC3PSC = BitField<2, 2>;
    constexpr uint32_t IC3PSC_Pos = 2;
    constexpr uint32_t IC3PSC_Msk = IC3PSC::mask;

    /// Input capture 3 filter
    /// Position: 4, Width: 4
    using IC3F = BitField<4, 4>;
    constexpr uint32_t IC3F_Pos = 4;
    constexpr uint32_t IC3F_Msk = IC3F::mask;

    /// Capture/Compare 4 selection
    /// Position: 8, Width: 2
    using CC4S = BitField<8, 2>;
    constexpr uint32_t CC4S_Pos = 8;
    constexpr uint32_t CC4S_Msk = CC4S::mask;

    /// Input capture 4 prescaler
    /// Position: 10, Width: 2
    using IC4PSC = BitField<10, 2>;
    constexpr uint32_t IC4PSC_Pos = 10;
    constexpr uint32_t IC4PSC_Msk = IC4PSC::mask;

    /// Input capture 4 filter
    /// Position: 12, Width: 4
    using IC4F = BitField<12, 4>;
    constexpr uint32_t IC4F_Pos = 12;
    constexpr uint32_t IC4F_Msk = IC4F::mask;

}  // namespace ccmr2_input

/// CCER - capture/compare enable register
namespace ccer {
    /// Capture/Compare 1 output enable
    /// Position: 0, Width: 1
    using CC1E = BitField<0, 1>;
    constexpr uint32_t CC1E_Pos = 0;
    constexpr uint32_t CC1E_Msk = CC1E::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 1, Width: 1
    using CC1P = BitField<1, 1>;
    constexpr uint32_t CC1P_Pos = 1;
    constexpr uint32_t CC1P_Msk = CC1P::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 3, Width: 1
    using CC1NP = BitField<3, 1>;
    constexpr uint32_t CC1NP_Pos = 3;
    constexpr uint32_t CC1NP_Msk = CC1NP::mask;

    /// Capture/Compare 2 output enable
    /// Position: 4, Width: 1
    using CC2E = BitField<4, 1>;
    constexpr uint32_t CC2E_Pos = 4;
    constexpr uint32_t CC2E_Msk = CC2E::mask;

    /// Capture/Compare 2 output Polarity
    /// Position: 5, Width: 1
    using CC2P = BitField<5, 1>;
    constexpr uint32_t CC2P_Pos = 5;
    constexpr uint32_t CC2P_Msk = CC2P::mask;

    /// Capture/Compare 2 output Polarity
    /// Position: 7, Width: 1
    using CC2NP = BitField<7, 1>;
    constexpr uint32_t CC2NP_Pos = 7;
    constexpr uint32_t CC2NP_Msk = CC2NP::mask;

    /// Capture/Compare 3 output enable
    /// Position: 8, Width: 1
    using CC3E = BitField<8, 1>;
    constexpr uint32_t CC3E_Pos = 8;
    constexpr uint32_t CC3E_Msk = CC3E::mask;

    /// Capture/Compare 3 output Polarity
    /// Position: 9, Width: 1
    using CC3P = BitField<9, 1>;
    constexpr uint32_t CC3P_Pos = 9;
    constexpr uint32_t CC3P_Msk = CC3P::mask;

    /// Capture/Compare 3 output Polarity
    /// Position: 11, Width: 1
    using CC3NP = BitField<11, 1>;
    constexpr uint32_t CC3NP_Pos = 11;
    constexpr uint32_t CC3NP_Msk = CC3NP::mask;

    /// Capture/Compare 4 output enable
    /// Position: 12, Width: 1
    using CC4E = BitField<12, 1>;
    constexpr uint32_t CC4E_Pos = 12;
    constexpr uint32_t CC4E_Msk = CC4E::mask;

    /// Capture/Compare 3 output Polarity
    /// Position: 13, Width: 1
    using CC4P = BitField<13, 1>;
    constexpr uint32_t CC4P_Pos = 13;
    constexpr uint32_t CC4P_Msk = CC4P::mask;

    /// Capture/Compare 4 output Polarity
    /// Position: 15, Width: 1
    using CC4NP = BitField<15, 1>;
    constexpr uint32_t CC4NP_Pos = 15;
    constexpr uint32_t CC4NP_Msk = CC4NP::mask;

}  // namespace ccer

/// CNT - counter
namespace cnt {
    /// Low counter value
    /// Position: 0, Width: 16
    using CNT_L = BitField<0, 16>;
    constexpr uint32_t CNT_L_Pos = 0;
    constexpr uint32_t CNT_L_Msk = CNT_L::mask;

    /// High counter value
    /// Position: 16, Width: 16
    using CNT_H = BitField<16, 16>;
    constexpr uint32_t CNT_H_Pos = 16;
    constexpr uint32_t CNT_H_Msk = CNT_H::mask;

}  // namespace cnt

/// PSC - prescaler
namespace psc {
    /// Prescaler value
    /// Position: 0, Width: 16
    using PSC = BitField<0, 16>;
    constexpr uint32_t PSC_Pos = 0;
    constexpr uint32_t PSC_Msk = PSC::mask;

}  // namespace psc

/// ARR - auto-reload register
namespace arr {
    /// Low Auto-reload value
    /// Position: 0, Width: 16
    using ARR_L = BitField<0, 16>;
    constexpr uint32_t ARR_L_Pos = 0;
    constexpr uint32_t ARR_L_Msk = ARR_L::mask;

    /// High Auto-reload value
    /// Position: 16, Width: 16
    using ARR_H = BitField<16, 16>;
    constexpr uint32_t ARR_H_Pos = 16;
    constexpr uint32_t ARR_H_Msk = ARR_H::mask;

}  // namespace arr

/// CCR1 - capture/compare register 1
namespace ccr1 {
    /// Low Capture/Compare 1 value
    /// Position: 0, Width: 16
    using CCR1_L = BitField<0, 16>;
    constexpr uint32_t CCR1_L_Pos = 0;
    constexpr uint32_t CCR1_L_Msk = CCR1_L::mask;

    /// High Capture/Compare 1 value
    /// Position: 16, Width: 16
    using CCR1_H = BitField<16, 16>;
    constexpr uint32_t CCR1_H_Pos = 16;
    constexpr uint32_t CCR1_H_Msk = CCR1_H::mask;

}  // namespace ccr1

/// CCR2 - capture/compare register 2
namespace ccr2 {
    /// Low Capture/Compare 2 value
    /// Position: 0, Width: 16
    using CCR2_L = BitField<0, 16>;
    constexpr uint32_t CCR2_L_Pos = 0;
    constexpr uint32_t CCR2_L_Msk = CCR2_L::mask;

    /// High Capture/Compare 2 value
    /// Position: 16, Width: 16
    using CCR2_H = BitField<16, 16>;
    constexpr uint32_t CCR2_H_Pos = 16;
    constexpr uint32_t CCR2_H_Msk = CCR2_H::mask;

}  // namespace ccr2

/// CCR3 - capture/compare register 3
namespace ccr3 {
    /// Low Capture/Compare value
    /// Position: 0, Width: 16
    using CCR3_L = BitField<0, 16>;
    constexpr uint32_t CCR3_L_Pos = 0;
    constexpr uint32_t CCR3_L_Msk = CCR3_L::mask;

    /// High Capture/Compare value
    /// Position: 16, Width: 16
    using CCR3_H = BitField<16, 16>;
    constexpr uint32_t CCR3_H_Pos = 16;
    constexpr uint32_t CCR3_H_Msk = CCR3_H::mask;

}  // namespace ccr3

/// CCR4 - capture/compare register 4
namespace ccr4 {
    /// Low Capture/Compare value
    /// Position: 0, Width: 16
    using CCR4_L = BitField<0, 16>;
    constexpr uint32_t CCR4_L_Pos = 0;
    constexpr uint32_t CCR4_L_Msk = CCR4_L::mask;

    /// High Capture/Compare value
    /// Position: 16, Width: 16
    using CCR4_H = BitField<16, 16>;
    constexpr uint32_t CCR4_H_Pos = 16;
    constexpr uint32_t CCR4_H_Msk = CCR4_H::mask;

}  // namespace ccr4

/// DCR - DMA control register
namespace dcr {
    /// DMA base address
    /// Position: 0, Width: 5
    using DBA = BitField<0, 5>;
    constexpr uint32_t DBA_Pos = 0;
    constexpr uint32_t DBA_Msk = DBA::mask;

    /// DMA burst length
    /// Position: 8, Width: 5
    using DBL = BitField<8, 5>;
    constexpr uint32_t DBL_Pos = 8;
    constexpr uint32_t DBL_Msk = DBL::mask;

}  // namespace dcr

/// DMAR - DMA address for full transfer
namespace dmar {
    /// DMA register for burst accesses
    /// Position: 0, Width: 16
    using DMAB = BitField<0, 16>;
    constexpr uint32_t DMAB_Pos = 0;
    constexpr uint32_t DMAB_Msk = DMAB::mask;

}  // namespace dmar

}  // namespace alloy::hal::st::stm32f4::tim3
