<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4898" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4898{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4898{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4898{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4898{left:80px;bottom:998px;letter-spacing:-0.17px;}
#t5_4898{left:136px;bottom:998px;letter-spacing:-0.17px;}
#t6_4898{left:180px;bottom:998px;letter-spacing:-0.15px;}
#t7_4898{left:400px;bottom:998px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t8_4898{left:400px;bottom:981px;letter-spacing:-0.11px;}
#t9_4898{left:475px;bottom:998px;letter-spacing:-0.14px;}
#ta_4898{left:567px;bottom:998px;letter-spacing:-0.12px;}
#tb_4898{left:567px;bottom:976px;letter-spacing:-0.12px;}
#tc_4898{left:567px;bottom:959px;letter-spacing:-0.12px;}
#td_4898{left:208px;bottom:935px;letter-spacing:-0.13px;}
#te_4898{left:567px;bottom:935px;letter-spacing:-0.1px;word-spacing:-0.92px;}
#tf_4898{left:567px;bottom:918px;letter-spacing:-0.11px;}
#tg_4898{left:567px;bottom:901px;letter-spacing:-0.11px;}
#th_4898{left:80px;bottom:877px;letter-spacing:-0.17px;}
#ti_4898{left:136px;bottom:877px;letter-spacing:-0.17px;}
#tj_4898{left:180px;bottom:877px;letter-spacing:-0.16px;}
#tk_4898{left:400px;bottom:877px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tl_4898{left:400px;bottom:860px;letter-spacing:-0.11px;}
#tm_4898{left:475px;bottom:877px;letter-spacing:-0.14px;}
#tn_4898{left:567px;bottom:877px;letter-spacing:-0.13px;}
#to_4898{left:567px;bottom:855px;letter-spacing:-0.12px;}
#tp_4898{left:567px;bottom:839px;letter-spacing:-0.12px;}
#tq_4898{left:208px;bottom:814px;letter-spacing:-0.13px;}
#tr_4898{left:567px;bottom:814px;letter-spacing:-0.1px;word-spacing:-0.92px;}
#ts_4898{left:567px;bottom:797px;letter-spacing:-0.11px;}
#tt_4898{left:567px;bottom:781px;letter-spacing:-0.11px;}
#tu_4898{left:80px;bottom:756px;letter-spacing:-0.17px;}
#tv_4898{left:136px;bottom:756px;letter-spacing:-0.17px;}
#tw_4898{left:180px;bottom:756px;letter-spacing:-0.16px;}
#tx_4898{left:400px;bottom:756px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#ty_4898{left:400px;bottom:739px;letter-spacing:-0.11px;}
#tz_4898{left:475px;bottom:756px;letter-spacing:-0.12px;}
#t10_4898{left:567px;bottom:756px;letter-spacing:-0.12px;}
#t11_4898{left:567px;bottom:735px;letter-spacing:-0.12px;}
#t12_4898{left:567px;bottom:718px;letter-spacing:-0.12px;}
#t13_4898{left:208px;bottom:694px;letter-spacing:-0.13px;}
#t14_4898{left:567px;bottom:694px;letter-spacing:-0.1px;word-spacing:-0.92px;}
#t15_4898{left:567px;bottom:677px;letter-spacing:-0.11px;}
#t16_4898{left:567px;bottom:660px;letter-spacing:-0.11px;}
#t17_4898{left:80px;bottom:635px;letter-spacing:-0.17px;}
#t18_4898{left:136px;bottom:635px;letter-spacing:-0.17px;}
#t19_4898{left:180px;bottom:635px;letter-spacing:-0.16px;}
#t1a_4898{left:400px;bottom:635px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1b_4898{left:400px;bottom:619px;letter-spacing:-0.11px;}
#t1c_4898{left:475px;bottom:635px;letter-spacing:-0.12px;}
#t1d_4898{left:567px;bottom:635px;letter-spacing:-0.13px;}
#t1e_4898{left:567px;bottom:614px;letter-spacing:-0.12px;}
#t1f_4898{left:567px;bottom:597px;letter-spacing:-0.12px;}
#t1g_4898{left:208px;bottom:573px;letter-spacing:-0.13px;}
#t1h_4898{left:567px;bottom:573px;letter-spacing:-0.1px;word-spacing:-0.92px;}
#t1i_4898{left:567px;bottom:556px;letter-spacing:-0.11px;}
#t1j_4898{left:567px;bottom:539px;letter-spacing:-0.11px;}
#t1k_4898{left:80px;bottom:515px;letter-spacing:-0.17px;}
#t1l_4898{left:136px;bottom:515px;letter-spacing:-0.17px;}
#t1m_4898{left:180px;bottom:515px;letter-spacing:-0.15px;}
#t1n_4898{left:400px;bottom:515px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1o_4898{left:400px;bottom:498px;letter-spacing:-0.11px;}
#t1p_4898{left:475px;bottom:515px;letter-spacing:-0.14px;}
#t1q_4898{left:567px;bottom:515px;letter-spacing:-0.12px;}
#t1r_4898{left:567px;bottom:493px;letter-spacing:-0.12px;}
#t1s_4898{left:567px;bottom:477px;letter-spacing:-0.12px;}
#t1t_4898{left:208px;bottom:452px;letter-spacing:-0.13px;}
#t1u_4898{left:567px;bottom:452px;letter-spacing:-0.1px;word-spacing:-0.92px;}
#t1v_4898{left:567px;bottom:435px;letter-spacing:-0.11px;}
#t1w_4898{left:567px;bottom:419px;letter-spacing:-0.11px;}
#t1x_4898{left:79px;bottom:394px;letter-spacing:-0.17px;}
#t1y_4898{left:137px;bottom:394px;letter-spacing:-0.18px;}
#t1z_4898{left:180px;bottom:394px;letter-spacing:-0.16px;}
#t20_4898{left:400px;bottom:394px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t21_4898{left:400px;bottom:377px;letter-spacing:-0.11px;}
#t22_4898{left:475px;bottom:394px;letter-spacing:-0.13px;}
#t23_4898{left:567px;bottom:394px;letter-spacing:-0.12px;}
#t24_4898{left:567px;bottom:373px;letter-spacing:-0.12px;}
#t25_4898{left:567px;bottom:356px;letter-spacing:-0.12px;}
#t26_4898{left:208px;bottom:331px;}
#t27_4898{left:567px;bottom:331px;letter-spacing:-0.17px;}
#t28_4898{left:567px;bottom:310px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t29_4898{left:567px;bottom:293px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t2a_4898{left:567px;bottom:276px;letter-spacing:-0.11px;}
#t2b_4898{left:567px;bottom:255px;letter-spacing:-0.11px;}
#t2c_4898{left:567px;bottom:238px;letter-spacing:-0.1px;word-spacing:-0.43px;}
#t2d_4898{left:567px;bottom:221px;letter-spacing:-0.11px;}
#t2e_4898{left:567px;bottom:205px;letter-spacing:-0.12px;}
#t2f_4898{left:208px;bottom:180px;letter-spacing:-0.14px;}
#t2g_4898{left:567px;bottom:180px;letter-spacing:-0.14px;}
#t2h_4898{left:76px;bottom:156px;letter-spacing:-0.12px;word-spacing:-1.36px;}
#t2i_4898{left:80px;bottom:139px;letter-spacing:-0.15px;}
#t2j_4898{left:134px;bottom:156px;letter-spacing:-0.12px;}
#t2k_4898{left:136px;bottom:139px;letter-spacing:-0.17px;}
#t2l_4898{left:180px;bottom:156px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_4898{left:180px;bottom:139px;letter-spacing:-0.15px;}
#t2n_4898{left:567px;bottom:156px;letter-spacing:-0.14px;}
#t2o_4898{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2p_4898{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2q_4898{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t2r_4898{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t2s_4898{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t2t_4898{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2u_4898{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_4898{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t2w_4898{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t2x_4898{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t2y_4898{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t2z_4898{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t30_4898{left:534px;bottom:1053px;}
#t31_4898{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t32_4898{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t33_4898{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4898{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4898{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4898{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4898{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4898{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4898{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4898" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4898Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4898" style="-webkit-user-select: none;"><object width="935" height="1210" data="4898/4898.svg" type="image/svg+xml" id="pdf4898" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4898" class="t s1_4898">2-376 </span><span id="t2_4898" class="t s1_4898">Vol. 4 </span>
<span id="t3_4898" class="t s2_4898">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4898" class="t s3_4898">185H </span><span id="t5_4898" class="t s3_4898">389 </span><span id="t6_4898" class="t s3_4898">MSR_MCG_RDI </span><span id="t7_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="t8_4898" class="t s3_4898">4, 6 </span>
<span id="t9_4898" class="t s3_4898">Unique </span><span id="ta_4898" class="t s3_4898">Machine Check EDI/RDI Save State </span>
<span id="tb_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="tc_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="td_4898" class="t s3_4898">63:0 </span><span id="te_4898" class="t s3_4898">Contains register state at time of machine check </span>
<span id="tf_4898" class="t s3_4898">error. When in non-64-bit modes at the time of </span>
<span id="tg_4898" class="t s3_4898">the error, bits 63-32 do not contain valid data. </span>
<span id="th_4898" class="t s3_4898">186H </span><span id="ti_4898" class="t s3_4898">390 </span><span id="tj_4898" class="t s3_4898">MSR_MCG_RBP </span><span id="tk_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="tl_4898" class="t s3_4898">4, 6 </span>
<span id="tm_4898" class="t s3_4898">Unique </span><span id="tn_4898" class="t s3_4898">Machine Check EBP/RBP Save State </span>
<span id="to_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="tp_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="tq_4898" class="t s3_4898">63:0 </span><span id="tr_4898" class="t s3_4898">Contains register state at time of machine check </span>
<span id="ts_4898" class="t s3_4898">error. When in non-64-bit modes at the time of </span>
<span id="tt_4898" class="t s3_4898">the error, bits 63-32 do not contain valid data. </span>
<span id="tu_4898" class="t s3_4898">187H </span><span id="tv_4898" class="t s3_4898">391 </span><span id="tw_4898" class="t s3_4898">MSR_MCG_RSP </span><span id="tx_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="ty_4898" class="t s3_4898">4, 6 </span>
<span id="tz_4898" class="t s3_4898">Unique </span><span id="t10_4898" class="t s3_4898">Machine Check ESP/RSP Save State </span>
<span id="t11_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t12_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="t13_4898" class="t s3_4898">63:0 </span><span id="t14_4898" class="t s3_4898">Contains register state at time of machine check </span>
<span id="t15_4898" class="t s3_4898">error. When in non-64-bit modes at the time of </span>
<span id="t16_4898" class="t s3_4898">the error, bits 63-32 do not contain valid data. </span>
<span id="t17_4898" class="t s3_4898">188H </span><span id="t18_4898" class="t s3_4898">392 </span><span id="t19_4898" class="t s3_4898">MSR_MCG_RFLAGS </span><span id="t1a_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="t1b_4898" class="t s3_4898">4, 6 </span>
<span id="t1c_4898" class="t s3_4898">Unique </span><span id="t1d_4898" class="t s3_4898">Machine Check EFLAGS/RFLAG Save State </span>
<span id="t1e_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1f_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="t1g_4898" class="t s3_4898">63:0 </span><span id="t1h_4898" class="t s3_4898">Contains register state at time of machine check </span>
<span id="t1i_4898" class="t s3_4898">error. When in non-64-bit modes at the time of </span>
<span id="t1j_4898" class="t s3_4898">the error, bits 63-32 do not contain valid data. </span>
<span id="t1k_4898" class="t s3_4898">189H </span><span id="t1l_4898" class="t s3_4898">393 </span><span id="t1m_4898" class="t s3_4898">MSR_MCG_RIP </span><span id="t1n_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="t1o_4898" class="t s3_4898">4, 6 </span>
<span id="t1p_4898" class="t s3_4898">Unique </span><span id="t1q_4898" class="t s3_4898">Machine Check EIP/RIP Save State </span>
<span id="t1r_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1s_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="t1t_4898" class="t s3_4898">63:0 </span><span id="t1u_4898" class="t s3_4898">Contains register state at time of machine check </span>
<span id="t1v_4898" class="t s3_4898">error. When in non-64-bit modes at the time of </span>
<span id="t1w_4898" class="t s3_4898">the error, bits 63-32 do not contain valid data. </span>
<span id="t1x_4898" class="t s3_4898">18AH </span><span id="t1y_4898" class="t s3_4898">394 </span><span id="t1z_4898" class="t s3_4898">MSR_MCG_MISC </span><span id="t20_4898" class="t s3_4898">0, 1, 2, 3, </span>
<span id="t21_4898" class="t s3_4898">4, 6 </span>
<span id="t22_4898" class="t s3_4898">Unique </span><span id="t23_4898" class="t s3_4898">Machine Check Miscellaneous </span>
<span id="t24_4898" class="t s3_4898">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t25_4898" class="t s3_4898">Machine Check State MSRs.” </span>
<span id="t26_4898" class="t s3_4898">0 </span><span id="t27_4898" class="t s3_4898">DS </span>
<span id="t28_4898" class="t s3_4898">When set, the bit indicates that a page assist or </span>
<span id="t29_4898" class="t s3_4898">page fault occurred during DS normal operation. </span>
<span id="t2a_4898" class="t s3_4898">The processors response is to shut down. </span>
<span id="t2b_4898" class="t s3_4898">The bit is used as an aid for debugging DS </span>
<span id="t2c_4898" class="t s3_4898">handling code. It is the responsibility of the user </span>
<span id="t2d_4898" class="t s3_4898">(BIOS or operating system) to clear this bit for </span>
<span id="t2e_4898" class="t s3_4898">normal operation. </span>
<span id="t2f_4898" class="t s3_4898">63:1 </span><span id="t2g_4898" class="t s3_4898">Reserved </span>
<span id="t2h_4898" class="t s3_4898">18BH - </span>
<span id="t2i_4898" class="t s3_4898">18FH </span>
<span id="t2j_4898" class="t s3_4898">395- </span>
<span id="t2k_4898" class="t s3_4898">399 </span>
<span id="t2l_4898" class="t s3_4898">MSR_MCG_RESERVED1 - </span>
<span id="t2m_4898" class="t s3_4898">MSR_MCG_RESERVED5 </span>
<span id="t2n_4898" class="t s3_4898">Reserved </span>
<span id="t2o_4898" class="t s4_4898">Table 2-55. </span><span id="t2p_4898" class="t s4_4898">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2q_4898" class="t s4_4898">(Contd.) </span>
<span id="t2r_4898" class="t s5_4898">Register </span>
<span id="t2s_4898" class="t s5_4898">Address </span>
<span id="t2t_4898" class="t s5_4898">Register Name </span>
<span id="t2u_4898" class="t s5_4898">Fields and Flags </span>
<span id="t2v_4898" class="t s5_4898">Model </span>
<span id="t2w_4898" class="t s5_4898">Avail- </span>
<span id="t2x_4898" class="t s5_4898">ability </span>
<span id="t2y_4898" class="t s5_4898">Shared/ </span>
<span id="t2z_4898" class="t s5_4898">Unique </span>
<span id="t30_4898" class="t s6_4898">1 </span>
<span id="t31_4898" class="t s5_4898">Bit Description </span>
<span id="t32_4898" class="t s5_4898">Hex </span><span id="t33_4898" class="t s5_4898">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
