
pomad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000984  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08000b4c  08000b4c  00010b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b9c  08000b9c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000b9c  08000b9c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b9c  08000b9c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b9c  08000b9c  00010b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000ba0  08000ba0  00010ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000ba8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000ba8  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001daf  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000674  00000000  00000000  00021de3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000180  00000000  00000000  00022458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000118  00000000  00000000  000225d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c455  00000000  00000000  000226f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001ad6  00000000  00000000  0003eb45  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009ac88  00000000  00000000  0004061b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000db2a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000043c  00000000  00000000  000db320  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000b34 	.word	0x08000b34

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08000b34 	.word	0x08000b34

08000208 <main>:
uint16_t	TIM6_UIF;

// Main program

void main()
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	// Configure System Clock
	SystemClock_Config();
 800020c:	f000 f81c 	bl	8000248 <SystemClock_Config>

	// Initialize Console
	BSP_Console_Init();
 8000210:	f000 fb52 	bl	80008b8 <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8000214:	4809      	ldr	r0, [pc, #36]	; (800023c <main+0x34>)
 8000216:	f000 fa79 	bl	800070c <my_printf>

	// Initialize Timer for delays
	BSP_DELAY_TIM_init();
 800021a:	f000 fc21 	bl	8000a60 <BSP_DELAY_TIM_init>

	// Initialize Timer for Input Capture
	BSP_TIMER_IC_Init();
 800021e:	f000 fba3 	bl	8000968 <BSP_TIMER_IC_Init>
		//my_printf("CNT->%05d Fall->%05d Rise->%05d\r", TIM3->CNT, TIM3->CCR1, TIM3->CCR2 );


		//3.3. Dual edges capture with slave reset
		 // Report TIM3 status (CNT, CCR1 and CCR2 registers)
		my_printf("CNT->%05d Start->%05d length->%05d\r", TIM3->CNT, TIM3->CCR1, TIM3->CCR2 );
 8000222:	4b07      	ldr	r3, [pc, #28]	; (8000240 <main+0x38>)
 8000224:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000226:	4b06      	ldr	r3, [pc, #24]	; (8000240 <main+0x38>)
 8000228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800022a:	4b05      	ldr	r3, [pc, #20]	; (8000240 <main+0x38>)
 800022c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800022e:	4805      	ldr	r0, [pc, #20]	; (8000244 <main+0x3c>)
 8000230:	f000 fa6c 	bl	800070c <my_printf>

		// Wait for 100ms
		BSP_DELAY_TIM_ms(100);
 8000234:	2064      	movs	r0, #100	; 0x64
 8000236:	f000 fc33 	bl	8000aa0 <BSP_DELAY_TIM_ms>
		my_printf("CNT->%05d Start->%05d length->%05d\r", TIM3->CNT, TIM3->CCR1, TIM3->CCR2 );
 800023a:	e7f2      	b.n	8000222 <main+0x1a>
 800023c:	08000b4c 	.word	0x08000b4c
 8000240:	40000400 	.word	0x40000400
 8000244:	08000b60 	.word	0x08000b60

08000248 <SystemClock_Config>:
	}
}

 void SystemClock_Config(void){
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	 * HSI CONF to get 48MHZ using PLL  48=16/10*240/8/1/1
	 */
		uint32_t 	HSI_Status;
		uint32_t	PLL_Status;
		uint32_t	SW_Status;
		uint32_t	timeout = 0;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]

		timeout = 1000000;
 8000252:	4b43      	ldr	r3, [pc, #268]	; (8000360 <SystemClock_Config+0x118>)
 8000254:	60fb      	str	r3, [r7, #12]

		// Start HSI

		RCC->CR |= RCC_CR_HSION;
 8000256:	4b43      	ldr	r3, [pc, #268]	; (8000364 <SystemClock_Config+0x11c>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a42      	ldr	r2, [pc, #264]	; (8000364 <SystemClock_Config+0x11c>)
 800025c:	f043 0301 	orr.w	r3, r3, #1
 8000260:	6013      	str	r3, [r2, #0]


		do
			{
				HSI_Status = RCC->CR & RCC_CR_HSIRDY_Msk;
 8000262:	4b40      	ldr	r3, [pc, #256]	; (8000364 <SystemClock_Config+0x11c>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	f003 0302 	and.w	r3, r3, #2
 800026a:	60bb      	str	r3, [r7, #8]
				timeout--;
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	3b01      	subs	r3, #1
 8000270:	60fb      	str	r3, [r7, #12]
			} while ((HSI_Status == 0) && (timeout > 0));
 8000272:	68bb      	ldr	r3, [r7, #8]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d102      	bne.n	800027e <SystemClock_Config+0x36>
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d1f1      	bne.n	8000262 <SystemClock_Config+0x1a>

		// Main PLL Configuration PLLM/10 PLLNx240 PLLP/8


		//PLLM
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800027e:	4b39      	ldr	r3, [pc, #228]	; (8000364 <SystemClock_Config+0x11c>)
 8000280:	685b      	ldr	r3, [r3, #4]
 8000282:	4a38      	ldr	r2, [pc, #224]	; (8000364 <SystemClock_Config+0x11c>)
 8000284:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000288:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0xA <<RCC_PLLCFGR_PLLM_Pos);
 800028a:	4b36      	ldr	r3, [pc, #216]	; (8000364 <SystemClock_Config+0x11c>)
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	4a35      	ldr	r2, [pc, #212]	; (8000364 <SystemClock_Config+0x11c>)
 8000290:	f043 030a 	orr.w	r3, r3, #10
 8000294:	6053      	str	r3, [r2, #4]

		//PLLN
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000296:	4b33      	ldr	r3, [pc, #204]	; (8000364 <SystemClock_Config+0x11c>)
 8000298:	685a      	ldr	r2, [r3, #4]
 800029a:	4932      	ldr	r1, [pc, #200]	; (8000364 <SystemClock_Config+0x11c>)
 800029c:	4b32      	ldr	r3, [pc, #200]	; (8000368 <SystemClock_Config+0x120>)
 800029e:	4013      	ands	r3, r2
 80002a0:	604b      	str	r3, [r1, #4]
		RCC->PLLCFGR |= (0xF0 <<RCC_PLLCFGR_PLLN_Pos);
 80002a2:	4b30      	ldr	r3, [pc, #192]	; (8000364 <SystemClock_Config+0x11c>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	4a2f      	ldr	r2, [pc, #188]	; (8000364 <SystemClock_Config+0x11c>)
 80002a8:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 80002ac:	6053      	str	r3, [r2, #4]

		//PLLP
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80002ae:	4b2d      	ldr	r3, [pc, #180]	; (8000364 <SystemClock_Config+0x11c>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	4a2c      	ldr	r2, [pc, #176]	; (8000364 <SystemClock_Config+0x11c>)
 80002b4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80002b8:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0x3 <<RCC_PLLCFGR_PLLP_Pos);
 80002ba:	4b2a      	ldr	r3, [pc, #168]	; (8000364 <SystemClock_Config+0x11c>)
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	4a29      	ldr	r2, [pc, #164]	; (8000364 <SystemClock_Config+0x11c>)
 80002c0:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80002c4:	6053      	str	r3, [r2, #4]

		// Main PLL activation

		RCC->CR |= RCC_CR_PLLON;
 80002c6:	4b27      	ldr	r3, [pc, #156]	; (8000364 <SystemClock_Config+0x11c>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	4a26      	ldr	r2, [pc, #152]	; (8000364 <SystemClock_Config+0x11c>)
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]
		do
				{
					PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 80002d2:	4b24      	ldr	r3, [pc, #144]	; (8000364 <SystemClock_Config+0x11c>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002da:	607b      	str	r3, [r7, #4]
					timeout--;
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	3b01      	subs	r3, #1
 80002e0:	60fb      	str	r3, [r7, #12]
				} while ((PLL_Status == 0) && (timeout > 0));
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d102      	bne.n	80002ee <SystemClock_Config+0xa6>
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d1f1      	bne.n	80002d2 <SystemClock_Config+0x8a>


		//APB1 and AHB1 Conf /1 /1
		RCC->CFGR &= RCC_CFGR_PPRE1_Msk;
 80002ee:	4b1d      	ldr	r3, [pc, #116]	; (8000364 <SystemClock_Config+0x11c>)
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	4a1c      	ldr	r2, [pc, #112]	; (8000364 <SystemClock_Config+0x11c>)
 80002f4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80002f8:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 80002fa:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <SystemClock_Config+0x11c>)
 80002fc:	4a19      	ldr	r2, [pc, #100]	; (8000364 <SystemClock_Config+0x11c>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	6093      	str	r3, [r2, #8]

		RCC->CFGR &= RCC_CFGR_HPRE_Msk;
 8000302:	4b18      	ldr	r3, [pc, #96]	; (8000364 <SystemClock_Config+0x11c>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	4a17      	ldr	r2, [pc, #92]	; (8000364 <SystemClock_Config+0x11c>)
 8000308:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800030c:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800030e:	4b15      	ldr	r3, [pc, #84]	; (8000364 <SystemClock_Config+0x11c>)
 8000310:	4a14      	ldr	r2, [pc, #80]	; (8000364 <SystemClock_Config+0x11c>)
 8000312:	689b      	ldr	r3, [r3, #8]
 8000314:	6093      	str	r3, [r2, #8]

		// Enable FLASH Prefetch Buffer and set Flash Latency
		FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY;
 8000316:	4b15      	ldr	r3, [pc, #84]	; (800036c <SystemClock_Config+0x124>)
 8000318:	f240 120f 	movw	r2, #271	; 0x10f
 800031c:	601a      	str	r2, [r3, #0]

		/* --- Until this point, MCU was still clocked by HSI at 8MHz ---*/
		/* --- Switching to PLL at 48MHz Now!  Fasten your seat belt! ---*/

		// Select the main PLL as system clock source
		RCC->CFGR &= ~RCC_CFGR_SW;
 800031e:	4b11      	ldr	r3, [pc, #68]	; (8000364 <SystemClock_Config+0x11c>)
 8000320:	689b      	ldr	r3, [r3, #8]
 8000322:	4a10      	ldr	r2, [pc, #64]	; (8000364 <SystemClock_Config+0x11c>)
 8000324:	f023 0303 	bic.w	r3, r3, #3
 8000328:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_SW_PLL;
 800032a:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <SystemClock_Config+0x11c>)
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	4a0d      	ldr	r2, [pc, #52]	; (8000364 <SystemClock_Config+0x11c>)
 8000330:	f043 0302 	orr.w	r3, r3, #2
 8000334:	6093      	str	r3, [r2, #8]
//
		// Wait until PLL becomes main switch input
		do
		{
			SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 8000336:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <SystemClock_Config+0x11c>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	f003 030c 	and.w	r3, r3, #12
 800033e:	603b      	str	r3, [r7, #0]
			timeout--;
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	3b01      	subs	r3, #1
 8000344:	60fb      	str	r3, [r7, #12]
		} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	2b08      	cmp	r3, #8
 800034a:	d002      	beq.n	8000352 <SystemClock_Config+0x10a>
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d1f1      	bne.n	8000336 <SystemClock_Config+0xee>
//		GPIOA->AFR[1] &= ~(0x0000000F);
//		GPIOA->AFR[1] |=  (0x00000000);
//

//		// Update SystemCoreClock global variable
		SystemCoreClockUpdate();
 8000352:	f000 fa0d 	bl	8000770 <SystemCoreClockUpdate>

}
 8000356:	bf00      	nop
 8000358:	3710      	adds	r7, #16
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	000f4240 	.word	0x000f4240
 8000364:	40023800 	.word	0x40023800
 8000368:	ffff803f 	.word	0xffff803f
 800036c:	40023c00 	.word	0x40023c00

08000370 <printchar>:
*/

#include <stdarg.h>
#include "stm32f7xx.h"
static void printchar(char **str, int c)
{
 8000370:	b480      	push	{r7}
 8000372:	b083      	sub	sp, #12
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
 8000378:	6039      	str	r1, [r7, #0]
	extern int putchar(int c);

	if (str) {
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d00a      	beq.n	8000396 <printchar+0x26>
		**str = c;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	683a      	ldr	r2, [r7, #0]
 8000386:	b2d2      	uxtb	r2, r2
 8000388:	701a      	strb	r2, [r3, #0]
		++(*str);
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	1c5a      	adds	r2, r3, #1
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	601a      	str	r2, [r3, #0]
	else
		{
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
			USART3->TDR = c;
		}
}
 8000394:	e009      	b.n	80003aa <printchar+0x3a>
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
 8000396:	bf00      	nop
 8000398:	4b07      	ldr	r3, [pc, #28]	; (80003b8 <printchar+0x48>)
 800039a:	69db      	ldr	r3, [r3, #28]
 800039c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003a0:	2b40      	cmp	r3, #64	; 0x40
 80003a2:	d1f9      	bne.n	8000398 <printchar+0x28>
			USART3->TDR = c;
 80003a4:	4a04      	ldr	r2, [pc, #16]	; (80003b8 <printchar+0x48>)
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	6293      	str	r3, [r2, #40]	; 0x28
}
 80003aa:	bf00      	nop
 80003ac:	370c      	adds	r7, #12
 80003ae:	46bd      	mov	sp, r7
 80003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop
 80003b8:	40004800 	.word	0x40004800

080003bc <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80003bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c0:	b084      	sub	sp, #16
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	60f8      	str	r0, [r7, #12]
 80003c6:	60b9      	str	r1, [r7, #8]
 80003c8:	607a      	str	r2, [r7, #4]
 80003ca:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 80003cc:	2400      	movs	r4, #0
 80003ce:	f04f 0820 	mov.w	r8, #32

	if (width > 0) {
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	dd17      	ble.n	8000408 <prints+0x4c>
		register int len = 0;
 80003d8:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80003da:	68be      	ldr	r6, [r7, #8]
 80003dc:	e001      	b.n	80003e2 <prints+0x26>
 80003de:	3501      	adds	r5, #1
 80003e0:	3601      	adds	r6, #1
 80003e2:	7833      	ldrb	r3, [r6, #0]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d1fa      	bne.n	80003de <prints+0x22>
		if (len >= width) width = 0;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	429d      	cmp	r5, r3
 80003ec:	db02      	blt.n	80003f4 <prints+0x38>
 80003ee:	2300      	movs	r3, #0
 80003f0:	607b      	str	r3, [r7, #4]
 80003f2:	e002      	b.n	80003fa <prints+0x3e>
		else width -= len;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	1b5b      	subs	r3, r3, r5
 80003f8:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 80003fa:	683b      	ldr	r3, [r7, #0]
 80003fc:	f003 0302 	and.w	r3, r3, #2
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <prints+0x4c>
 8000404:	f04f 0830 	mov.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 8000408:	683b      	ldr	r3, [r7, #0]
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	2b00      	cmp	r3, #0
 8000410:	d116      	bne.n	8000440 <prints+0x84>
		for ( ; width > 0; --width) {
 8000412:	e007      	b.n	8000424 <prints+0x68>
			printchar (out, padchar);
 8000414:	4641      	mov	r1, r8
 8000416:	68f8      	ldr	r0, [r7, #12]
 8000418:	f7ff ffaa 	bl	8000370 <printchar>
			++pc;
 800041c:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	3b01      	subs	r3, #1
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2b00      	cmp	r3, #0
 8000428:	dcf4      	bgt.n	8000414 <prints+0x58>
		}
	}
	for ( ; *string ; ++string) {
 800042a:	e009      	b.n	8000440 <prints+0x84>
		printchar (out, *string);
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	4619      	mov	r1, r3
 8000432:	68f8      	ldr	r0, [r7, #12]
 8000434:	f7ff ff9c 	bl	8000370 <printchar>
		++pc;
 8000438:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 800043a:	68bb      	ldr	r3, [r7, #8]
 800043c:	3301      	adds	r3, #1
 800043e:	60bb      	str	r3, [r7, #8]
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d1f1      	bne.n	800042c <prints+0x70>
	}
	for ( ; width > 0; --width) {
 8000448:	e007      	b.n	800045a <prints+0x9e>
		printchar (out, padchar);
 800044a:	4641      	mov	r1, r8
 800044c:	68f8      	ldr	r0, [r7, #12]
 800044e:	f7ff ff8f 	bl	8000370 <printchar>
		++pc;
 8000452:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	3b01      	subs	r3, #1
 8000458:	607b      	str	r3, [r7, #4]
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2b00      	cmp	r3, #0
 800045e:	dcf4      	bgt.n	800044a <prints+0x8e>
	}

	return pc;
 8000460:	4623      	mov	r3, r4
}
 8000462:	4618      	mov	r0, r3
 8000464:	3710      	adds	r7, #16
 8000466:	46bd      	mov	sp, r7
 8000468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800046c <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 800046c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000470:	b089      	sub	sp, #36	; 0x24
 8000472:	af00      	add	r7, sp, #0
 8000474:	60f8      	str	r0, [r7, #12]
 8000476:	60b9      	str	r1, [r7, #8]
 8000478:	607a      	str	r2, [r7, #4]
 800047a:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 800047c:	f04f 0900 	mov.w	r9, #0
 8000480:	2600      	movs	r6, #0
	register unsigned int u = i;
 8000482:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	2b00      	cmp	r3, #0
 8000488:	d10c      	bne.n	80004a4 <printi+0x38>
		print_buf[0] = '0';
 800048a:	2330      	movs	r3, #48	; 0x30
 800048c:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 800048e:	2300      	movs	r3, #0
 8000490:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 8000492:	f107 0114 	add.w	r1, r7, #20
 8000496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000498:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800049a:	68f8      	ldr	r0, [r7, #12]
 800049c:	f7ff ff8e 	bl	80003bc <prints>
 80004a0:	4603      	mov	r3, r0
 80004a2:	e04a      	b.n	800053a <printi+0xce>
	}

	if (sg && b == 10 && i < 0) {
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d00a      	beq.n	80004c0 <printi+0x54>
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	2b0a      	cmp	r3, #10
 80004ae:	d107      	bne.n	80004c0 <printi+0x54>
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	da04      	bge.n	80004c0 <printi+0x54>
		neg = 1;
 80004b6:	f04f 0901 	mov.w	r9, #1
		u = -i;
 80004ba:	68bb      	ldr	r3, [r7, #8]
 80004bc:	425b      	negs	r3, r3
 80004be:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 80004c0:	f107 0414 	add.w	r4, r7, #20
 80004c4:	340b      	adds	r4, #11
	*s = '\0';
 80004c6:	2300      	movs	r3, #0
 80004c8:	7023      	strb	r3, [r4, #0]

	while (u) {
 80004ca:	e015      	b.n	80004f8 <printi+0x8c>
		t = u % b;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	fbb5 f2f3 	udiv	r2, r5, r3
 80004d2:	fb03 f302 	mul.w	r3, r3, r2
 80004d6:	1aeb      	subs	r3, r5, r3
 80004d8:	4698      	mov	r8, r3
		if( t >= 10 )
 80004da:	f1b8 0f09 	cmp.w	r8, #9
 80004de:	dd02      	ble.n	80004e6 <printi+0x7a>
			t += letbase - '0' - 10;
 80004e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80004e2:	3b3a      	subs	r3, #58	; 0x3a
 80004e4:	4498      	add	r8, r3
		*--s = t + '0';
 80004e6:	fa5f f388 	uxtb.w	r3, r8
 80004ea:	3c01      	subs	r4, #1
 80004ec:	3330      	adds	r3, #48	; 0x30
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	7023      	strb	r3, [r4, #0]
		u /= b;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	fbb5 f5f3 	udiv	r5, r5, r3
	while (u) {
 80004f8:	2d00      	cmp	r5, #0
 80004fa:	d1e7      	bne.n	80004cc <printi+0x60>
	}

	if (neg) {
 80004fc:	f1b9 0f00 	cmp.w	r9, #0
 8000500:	d013      	beq.n	800052a <printi+0xbe>
		if( width && (pad & PAD_ZERO) ) {
 8000502:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000504:	2b00      	cmp	r3, #0
 8000506:	d00d      	beq.n	8000524 <printi+0xb8>
 8000508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800050a:	f003 0302 	and.w	r3, r3, #2
 800050e:	2b00      	cmp	r3, #0
 8000510:	d008      	beq.n	8000524 <printi+0xb8>
			printchar (out, '-');
 8000512:	212d      	movs	r1, #45	; 0x2d
 8000514:	68f8      	ldr	r0, [r7, #12]
 8000516:	f7ff ff2b 	bl	8000370 <printchar>
			++pc;
 800051a:	3601      	adds	r6, #1
			--width;
 800051c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800051e:	3b01      	subs	r3, #1
 8000520:	643b      	str	r3, [r7, #64]	; 0x40
 8000522:	e002      	b.n	800052a <printi+0xbe>
		}
		else {
			*--s = '-';
 8000524:	3c01      	subs	r4, #1
 8000526:	232d      	movs	r3, #45	; 0x2d
 8000528:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 800052a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800052c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800052e:	4621      	mov	r1, r4
 8000530:	68f8      	ldr	r0, [r7, #12]
 8000532:	f7ff ff43 	bl	80003bc <prints>
 8000536:	4603      	mov	r3, r0
 8000538:	4433      	add	r3, r6
}
 800053a:	4618      	mov	r0, r3
 800053c:	3724      	adds	r7, #36	; 0x24
 800053e:	46bd      	mov	sp, r7
 8000540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000544 <print>:

static int print(char **out, const char *format, va_list args )
{
 8000544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000548:	b08a      	sub	sp, #40	; 0x28
 800054a:	af04      	add	r7, sp, #16
 800054c:	60f8      	str	r0, [r7, #12]
 800054e:	60b9      	str	r1, [r7, #8]
 8000550:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 8000552:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8000554:	e0c4      	b.n	80006e0 <print+0x19c>
		if (*format == '%') {
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	2b25      	cmp	r3, #37	; 0x25
 800055c:	f040 80b3 	bne.w	80006c6 <print+0x182>
			++format;
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	3301      	adds	r3, #1
 8000564:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 8000566:	2600      	movs	r6, #0
 8000568:	4635      	mov	r5, r6
			if (*format == '\0') break;
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2b00      	cmp	r3, #0
 8000570:	f000 80bc 	beq.w	80006ec <print+0x1a8>
			if (*format == '%') goto out;
 8000574:	68bb      	ldr	r3, [r7, #8]
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	2b25      	cmp	r3, #37	; 0x25
 800057a:	f000 80a6 	beq.w	80006ca <print+0x186>
			if (*format == '-') {
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b2d      	cmp	r3, #45	; 0x2d
 8000584:	d109      	bne.n	800059a <print+0x56>
				++format;
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	3301      	adds	r3, #1
 800058a:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 800058c:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 800058e:	e004      	b.n	800059a <print+0x56>
				++format;
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	3301      	adds	r3, #1
 8000594:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 8000596:	f046 0602 	orr.w	r6, r6, #2
			while (*format == '0') {
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b30      	cmp	r3, #48	; 0x30
 80005a0:	d0f6      	beq.n	8000590 <print+0x4c>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80005a2:	e00b      	b.n	80005bc <print+0x78>
				width *= 10;
 80005a4:	462b      	mov	r3, r5
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	442b      	add	r3, r5
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	461d      	mov	r5, r3
				width += *format - '0';
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	3b30      	subs	r3, #48	; 0x30
 80005b4:	441d      	add	r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	3301      	adds	r3, #1
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b2f      	cmp	r3, #47	; 0x2f
 80005c2:	d903      	bls.n	80005cc <print+0x88>
 80005c4:	68bb      	ldr	r3, [r7, #8]
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b39      	cmp	r3, #57	; 0x39
 80005ca:	d9eb      	bls.n	80005a4 <print+0x60>
			}
			if( *format == 's' ) {
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	2b73      	cmp	r3, #115	; 0x73
 80005d2:	d112      	bne.n	80005fa <print+0xb6>
				register char *s = (char *)va_arg( args, int );
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	1d1a      	adds	r2, r3, #4
 80005d8:	607a      	str	r2, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 80005de:	f1b8 0f00 	cmp.w	r8, #0
 80005e2:	d001      	beq.n	80005e8 <print+0xa4>
 80005e4:	4641      	mov	r1, r8
 80005e6:	e000      	b.n	80005ea <print+0xa6>
 80005e8:	4947      	ldr	r1, [pc, #284]	; (8000708 <print+0x1c4>)
 80005ea:	4633      	mov	r3, r6
 80005ec:	462a      	mov	r2, r5
 80005ee:	68f8      	ldr	r0, [r7, #12]
 80005f0:	f7ff fee4 	bl	80003bc <prints>
 80005f4:	4603      	mov	r3, r0
 80005f6:	441c      	add	r4, r3
				continue;
 80005f8:	e06f      	b.n	80006da <print+0x196>
			}
			if( *format == 'd' ) {
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b64      	cmp	r3, #100	; 0x64
 8000600:	d10f      	bne.n	8000622 <print+0xde>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	1d1a      	adds	r2, r3, #4
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	6819      	ldr	r1, [r3, #0]
 800060a:	2361      	movs	r3, #97	; 0x61
 800060c:	9302      	str	r3, [sp, #8]
 800060e:	9601      	str	r6, [sp, #4]
 8000610:	9500      	str	r5, [sp, #0]
 8000612:	2301      	movs	r3, #1
 8000614:	220a      	movs	r2, #10
 8000616:	68f8      	ldr	r0, [r7, #12]
 8000618:	f7ff ff28 	bl	800046c <printi>
 800061c:	4603      	mov	r3, r0
 800061e:	441c      	add	r4, r3
				continue;
 8000620:	e05b      	b.n	80006da <print+0x196>
			}
			if( *format == 'x' ) {
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b78      	cmp	r3, #120	; 0x78
 8000628:	d10f      	bne.n	800064a <print+0x106>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	1d1a      	adds	r2, r3, #4
 800062e:	607a      	str	r2, [r7, #4]
 8000630:	6819      	ldr	r1, [r3, #0]
 8000632:	2361      	movs	r3, #97	; 0x61
 8000634:	9302      	str	r3, [sp, #8]
 8000636:	9601      	str	r6, [sp, #4]
 8000638:	9500      	str	r5, [sp, #0]
 800063a:	2300      	movs	r3, #0
 800063c:	2210      	movs	r2, #16
 800063e:	68f8      	ldr	r0, [r7, #12]
 8000640:	f7ff ff14 	bl	800046c <printi>
 8000644:	4603      	mov	r3, r0
 8000646:	441c      	add	r4, r3
				continue;
 8000648:	e047      	b.n	80006da <print+0x196>
			}
			if( *format == 'X' ) {
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b58      	cmp	r3, #88	; 0x58
 8000650:	d10f      	bne.n	8000672 <print+0x12e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	1d1a      	adds	r2, r3, #4
 8000656:	607a      	str	r2, [r7, #4]
 8000658:	6819      	ldr	r1, [r3, #0]
 800065a:	2341      	movs	r3, #65	; 0x41
 800065c:	9302      	str	r3, [sp, #8]
 800065e:	9601      	str	r6, [sp, #4]
 8000660:	9500      	str	r5, [sp, #0]
 8000662:	2300      	movs	r3, #0
 8000664:	2210      	movs	r2, #16
 8000666:	68f8      	ldr	r0, [r7, #12]
 8000668:	f7ff ff00 	bl	800046c <printi>
 800066c:	4603      	mov	r3, r0
 800066e:	441c      	add	r4, r3
				continue;
 8000670:	e033      	b.n	80006da <print+0x196>
			}
			if( *format == 'u' ) {
 8000672:	68bb      	ldr	r3, [r7, #8]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b75      	cmp	r3, #117	; 0x75
 8000678:	d10f      	bne.n	800069a <print+0x156>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	1d1a      	adds	r2, r3, #4
 800067e:	607a      	str	r2, [r7, #4]
 8000680:	6819      	ldr	r1, [r3, #0]
 8000682:	2361      	movs	r3, #97	; 0x61
 8000684:	9302      	str	r3, [sp, #8]
 8000686:	9601      	str	r6, [sp, #4]
 8000688:	9500      	str	r5, [sp, #0]
 800068a:	2300      	movs	r3, #0
 800068c:	220a      	movs	r2, #10
 800068e:	68f8      	ldr	r0, [r7, #12]
 8000690:	f7ff feec 	bl	800046c <printi>
 8000694:	4603      	mov	r3, r0
 8000696:	441c      	add	r4, r3
				continue;
 8000698:	e01f      	b.n	80006da <print+0x196>
			}
			if( *format == 'c' ) {
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b63      	cmp	r3, #99	; 0x63
 80006a0:	d11b      	bne.n	80006da <print+0x196>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	1d1a      	adds	r2, r3, #4
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 80006ae:	2300      	movs	r3, #0
 80006b0:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 80006b2:	f107 0114 	add.w	r1, r7, #20
 80006b6:	4633      	mov	r3, r6
 80006b8:	462a      	mov	r2, r5
 80006ba:	68f8      	ldr	r0, [r7, #12]
 80006bc:	f7ff fe7e 	bl	80003bc <prints>
 80006c0:	4603      	mov	r3, r0
 80006c2:	441c      	add	r4, r3
				continue;
 80006c4:	e009      	b.n	80006da <print+0x196>
			}
		}
		else {
		out:
 80006c6:	bf00      	nop
 80006c8:	e000      	b.n	80006cc <print+0x188>
			if (*format == '%') goto out;
 80006ca:	bf00      	nop
			printchar (out, *format);
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	68f8      	ldr	r0, [r7, #12]
 80006d4:	f7ff fe4c 	bl	8000370 <printchar>
			++pc;
 80006d8:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	3301      	adds	r3, #1
 80006de:	60bb      	str	r3, [r7, #8]
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	f47f af36 	bne.w	8000556 <print+0x12>
 80006ea:	e000      	b.n	80006ee <print+0x1aa>
			if (*format == '\0') break;
 80006ec:	bf00      	nop
		}
	}
	if (out) **out = '\0';
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d003      	beq.n	80006fc <print+0x1b8>
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 80006fc:	4623      	mov	r3, r4
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3718      	adds	r7, #24
 8000702:	46bd      	mov	sp, r7
 8000704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000708:	08000b84 	.word	0x08000b84

0800070c <my_printf>:

int my_printf(const char *format, ...)
{
 800070c:	b40f      	push	{r0, r1, r2, r3}
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
        va_list args;

        va_start( args, format );
 8000714:	f107 0314 	add.w	r3, r7, #20
 8000718:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	6939      	ldr	r1, [r7, #16]
 800071e:	2000      	movs	r0, #0
 8000720:	f7ff ff10 	bl	8000544 <print>
 8000724:	4603      	mov	r3, r0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000730:	b004      	add	sp, #16
 8000732:	4770      	bx	lr

08000734 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  // HAL_IncTick();
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
	...

08000744 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <SystemInit+0x28>)
 800074a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800074e:	4a07      	ldr	r2, [pc, #28]	; (800076c <SystemInit+0x28>)
 8000750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <SystemInit+0x28>)
 800075a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800075e:	609a      	str	r2, [r3, #8]
#endif
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000770:	b480      	push	{r7}
 8000772:	b087      	sub	sp, #28
 8000774:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
 800077e:	2302      	movs	r3, #2
 8000780:	60fb      	str	r3, [r7, #12]
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	2302      	movs	r3, #2
 8000788:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800078a:	4b31      	ldr	r3, [pc, #196]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	f003 030c 	and.w	r3, r3, #12
 8000792:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	2b04      	cmp	r3, #4
 8000798:	d007      	beq.n	80007aa <SystemCoreClockUpdate+0x3a>
 800079a:	2b08      	cmp	r3, #8
 800079c:	d009      	beq.n	80007b2 <SystemCoreClockUpdate+0x42>
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d13d      	bne.n	800081e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80007a2:	4b2c      	ldr	r3, [pc, #176]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 80007a4:	4a2c      	ldr	r2, [pc, #176]	; (8000858 <SystemCoreClockUpdate+0xe8>)
 80007a6:	601a      	str	r2, [r3, #0]
      break;
 80007a8:	e03d      	b.n	8000826 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80007aa:	4b2a      	ldr	r3, [pc, #168]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 80007ac:	4a2b      	ldr	r2, [pc, #172]	; (800085c <SystemCoreClockUpdate+0xec>)
 80007ae:	601a      	str	r2, [r3, #0]
      break;
 80007b0:	e039      	b.n	8000826 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80007b2:	4b27      	ldr	r3, [pc, #156]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	0d9b      	lsrs	r3, r3, #22
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80007be:	4b24      	ldr	r3, [pc, #144]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80007c6:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d00c      	beq.n	80007e8 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80007ce:	4a23      	ldr	r2, [pc, #140]	; (800085c <SystemCoreClockUpdate+0xec>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d6:	4a1e      	ldr	r2, [pc, #120]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 80007d8:	6852      	ldr	r2, [r2, #4]
 80007da:	0992      	lsrs	r2, r2, #6
 80007dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80007e0:	fb02 f303 	mul.w	r3, r2, r3
 80007e4:	617b      	str	r3, [r7, #20]
 80007e6:	e00b      	b.n	8000800 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80007e8:	4a1b      	ldr	r2, [pc, #108]	; (8000858 <SystemCoreClockUpdate+0xe8>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80007f0:	4a17      	ldr	r2, [pc, #92]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 80007f2:	6852      	ldr	r2, [r2, #4]
 80007f4:	0992      	lsrs	r2, r2, #6
 80007f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80007fa:	fb02 f303 	mul.w	r3, r2, r3
 80007fe:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	0c1b      	lsrs	r3, r3, #16
 8000806:	f003 0303 	and.w	r3, r3, #3
 800080a:	3301      	adds	r3, #1
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000810:	697a      	ldr	r2, [r7, #20]
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	fbb2 f3f3 	udiv	r3, r2, r3
 8000818:	4a0e      	ldr	r2, [pc, #56]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 800081a:	6013      	str	r3, [r2, #0]
      break;
 800081c:	e003      	b.n	8000826 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 8000820:	4a0d      	ldr	r2, [pc, #52]	; (8000858 <SystemCoreClockUpdate+0xe8>)
 8000822:	601a      	str	r2, [r3, #0]
      break;
 8000824:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000826:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <SystemCoreClockUpdate+0xe0>)
 8000828:	689b      	ldr	r3, [r3, #8]
 800082a:	091b      	lsrs	r3, r3, #4
 800082c:	f003 030f 	and.w	r3, r3, #15
 8000830:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <SystemCoreClockUpdate+0xf0>)
 8000832:	5cd3      	ldrb	r3, [r2, r3]
 8000834:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000836:	4b07      	ldr	r3, [pc, #28]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	fa22 f303 	lsr.w	r3, r2, r3
 8000840:	4a04      	ldr	r2, [pc, #16]	; (8000854 <SystemCoreClockUpdate+0xe4>)
 8000842:	6013      	str	r3, [r2, #0]
}
 8000844:	bf00      	nop
 8000846:	371c      	adds	r7, #28
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40023800 	.word	0x40023800
 8000854:	20000000 	.word	0x20000000
 8000858:	00f42400 	.word	0x00f42400
 800085c:	017d7840 	.word	0x017d7840
 8000860:	08000b8c 	.word	0x08000b8c

08000864 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000864:	f8df d034 	ldr.w	sp, [pc, #52]	; 800089c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000868:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800086a:	e003      	b.n	8000874 <LoopCopyDataInit>

0800086c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800086c:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800086e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000870:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000872:	3104      	adds	r1, #4

08000874 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000874:	480b      	ldr	r0, [pc, #44]	; (80008a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000878:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800087a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800087c:	d3f6      	bcc.n	800086c <CopyDataInit>
  ldr  r2, =_sbss
 800087e:	4a0b      	ldr	r2, [pc, #44]	; (80008ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000880:	e002      	b.n	8000888 <LoopFillZerobss>

08000882 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000882:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000884:	f842 3b04 	str.w	r3, [r2], #4

08000888 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800088a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800088c:	d3f9      	bcc.n	8000882 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800088e:	f7ff ff59 	bl	8000744 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000892:	f000 f92b 	bl	8000aec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000896:	f7ff fcb7 	bl	8000208 <main>
  bx  lr    
 800089a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800089c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80008a0:	08000ba4 	.word	0x08000ba4
  ldr  r0, =_sdata
 80008a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80008a8:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 80008ac:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80008b0:	20000020 	.word	0x20000020

080008b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008b4:	e7fe      	b.n	80008b4 <ADC_IRQHandler>
	...

080008b8 <BSP_Console_Init>:
 * TX -> PD8 (AF7)
 * RX -> PD9 (AF7)
 */

void BSP_Console_Init()
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 80008bc:	4b27      	ldr	r3, [pc, #156]	; (800095c <BSP_Console_Init+0xa4>)
 80008be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c0:	4a26      	ldr	r2, [pc, #152]	; (800095c <BSP_Console_Init+0xa4>)
 80008c2:	f043 0308 	orr.w	r3, r3, #8
 80008c6:	6313      	str	r3, [r2, #48]	; 0x30

//	// Configure PD8 and PD9 as Alternate function
	GPIOD->MODER &= ~(GPIO_MODER_MODER8_Msk | GPIO_MODER_MODER9_Msk);
 80008c8:	4b25      	ldr	r3, [pc, #148]	; (8000960 <BSP_Console_Init+0xa8>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a24      	ldr	r2, [pc, #144]	; (8000960 <BSP_Console_Init+0xa8>)
 80008ce:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80008d2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (0x02 <<GPIO_MODER_MODER8_Pos) | (0x02 <<GPIO_MODER_MODER9_Pos);
 80008d4:	4b22      	ldr	r3, [pc, #136]	; (8000960 <BSP_Console_Init+0xa8>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a21      	ldr	r2, [pc, #132]	; (8000960 <BSP_Console_Init+0xa8>)
 80008da:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 80008de:	6013      	str	r3, [r2, #0]

//	// Set PD8 and PD9 to AF7 (USART3)
	GPIOD->AFR[1] &=  ~(0x000000FF);
 80008e0:	4b1f      	ldr	r3, [pc, #124]	; (8000960 <BSP_Console_Init+0xa8>)
 80008e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e4:	4a1e      	ldr	r2, [pc, #120]	; (8000960 <BSP_Console_Init+0xa8>)
 80008e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80008ea:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |=   (0x00000077);
 80008ec:	4b1c      	ldr	r3, [pc, #112]	; (8000960 <BSP_Console_Init+0xa8>)
 80008ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008f0:	4a1b      	ldr	r2, [pc, #108]	; (8000960 <BSP_Console_Init+0xa8>)
 80008f2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80008f6:	6253      	str	r3, [r2, #36]	; 0x24
//
	// Enable USART3 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 80008f8:	4b18      	ldr	r3, [pc, #96]	; (800095c <BSP_Console_Init+0xa4>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	4a17      	ldr	r2, [pc, #92]	; (800095c <BSP_Console_Init+0xa4>)
 80008fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000902:	6413      	str	r3, [r2, #64]	; 0x40
//
	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART3->CR1 = 0x00000000;
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <BSP_Console_Init+0xac>)
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
	USART3->CR2 = 0x00000000;
 800090a:	4b16      	ldr	r3, [pc, #88]	; (8000964 <BSP_Console_Init+0xac>)
 800090c:	2200      	movs	r2, #0
 800090e:	605a      	str	r2, [r3, #4]
	USART3->CR3 = 0x00000000;
 8000910:	4b14      	ldr	r3, [pc, #80]	; (8000964 <BSP_Console_Init+0xac>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
//
	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_USART3SEL_Msk;
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <BSP_Console_Init+0xa4>)
 8000918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800091c:	4a0f      	ldr	r2, [pc, #60]	; (800095c <BSP_Console_Init+0xa4>)
 800091e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000922:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)
//
	USART3->CR1 |= USART_CR1_OVER8;
 8000926:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <BSP_Console_Init+0xac>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a0e      	ldr	r2, [pc, #56]	; (8000964 <BSP_Console_Init+0xac>)
 800092c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000930:	6013      	str	r3, [r2, #0]
	USART3->BRR = 833;
 8000932:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <BSP_Console_Init+0xac>)
 8000934:	f240 3241 	movw	r2, #833	; 0x341
 8000938:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART3->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800093a:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <BSP_Console_Init+0xac>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a09      	ldr	r2, [pc, #36]	; (8000964 <BSP_Console_Init+0xac>)
 8000940:	f043 030c 	orr.w	r3, r3, #12
 8000944:	6013      	str	r3, [r2, #0]

	// Enable USART3
	USART3->CR1 |= USART_CR1_UE;
 8000946:	4b07      	ldr	r3, [pc, #28]	; (8000964 <BSP_Console_Init+0xac>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a06      	ldr	r2, [pc, #24]	; (8000964 <BSP_Console_Init+0xac>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6013      	str	r3, [r2, #0]
}
 8000952:	bf00      	nop
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	40023800 	.word	0x40023800
 8000960:	40020c00 	.word	0x40020c00
 8000964:	40004800 	.word	0x40004800

08000968 <BSP_TIMER_IC_Init>:
 * TIM3 as Input Capture
 * Channel 1 -> PC6 (AF2)
 */

void BSP_TIMER_IC_Init()
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
	// Enable GPIOC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 800096c:	4b39      	ldr	r3, [pc, #228]	; (8000a54 <BSP_TIMER_IC_Init+0xec>)
 800096e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000970:	4a38      	ldr	r2, [pc, #224]	; (8000a54 <BSP_TIMER_IC_Init+0xec>)
 8000972:	f043 0304 	orr.w	r3, r3, #4
 8000976:	6313      	str	r3, [r2, #48]	; 0x30

	// Configure PC6 as Alternate function
	GPIOC->MODER &= ~(GPIO_MODER_MODER6_Msk);
 8000978:	4b37      	ldr	r3, [pc, #220]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a36      	ldr	r2, [pc, #216]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 800097e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000982:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (0x02 <<GPIO_MODER_MODER6_Pos);
 8000984:	4b34      	ldr	r3, [pc, #208]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a33      	ldr	r2, [pc, #204]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 800098a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800098e:	6013      	str	r3, [r2, #0]

	// Set PC6 to AF2 (TIM3_CH1)
	GPIOC->AFR[0] &= (0000<<GPIO_AFRL_AFRL6_Pos);
 8000990:	4b31      	ldr	r3, [pc, #196]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	4b30      	ldr	r3, [pc, #192]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 8000996:	2200      	movs	r2, #0
 8000998:	621a      	str	r2, [r3, #32]
	GPIOC->AFR[0] |= (0b0010<<GPIO_AFRL_AFRL6_Pos);
 800099a:	4b2f      	ldr	r3, [pc, #188]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 800099c:	6a1b      	ldr	r3, [r3, #32]
 800099e:	4a2e      	ldr	r2, [pc, #184]	; (8000a58 <BSP_TIMER_IC_Init+0xf0>)
 80009a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009a4:	6213      	str	r3, [r2, #32]

	// Enable TIM3 clock
	RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 80009a6:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <BSP_TIMER_IC_Init+0xec>)
 80009a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009aa:	4a2a      	ldr	r2, [pc, #168]	; (8000a54 <BSP_TIMER_IC_Init+0xec>)
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	6413      	str	r3, [r2, #64]	; 0x40

	// Reset TIM3 configuration
	TIM3->CR1  = 0x0000;
 80009b2:	4b2a      	ldr	r3, [pc, #168]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
	TIM3->CR2  = 0x0000;
 80009b8:	4b28      	ldr	r3, [pc, #160]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
	TIM3->CCER = 0x0000;
 80009be:	4b27      	ldr	r3, [pc, #156]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]

	// Set TIM3 prescaler
	// Fck = 48MHz -> /48000 = 1KHz counting frequency
	TIM3->PSC = (uint16_t) 48000 -1;
 80009c4:	4b25      	ldr	r3, [pc, #148]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009c6:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80009ca:	629a      	str	r2, [r3, #40]	; 0x28

	// Set Auto-Reload to maximum value
	TIM3->ARR = (uint16_t) 0xFFFF;
 80009cc:	4b23      	ldr	r3, [pc, #140]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009d2:	62da      	str	r2, [r3, #44]	; 0x2c
//
//
		//3.3. Dual edges capture with slave reset

	// Setup Input Capture
		TIM3->CCMR1 = 0x0000;
 80009d4:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	619a      	str	r2, [r3, #24]
		TIM3->CCMR2 = 0x0000;
 80009da:	4b20      	ldr	r3, [pc, #128]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009dc:	2200      	movs	r2, #0
 80009de:	61da      	str	r2, [r3, #28]

		// Channel 1 input on TI1
		TIM3->CCMR1 |= (0x01 <<TIM_CCMR1_CC1S_Pos);
 80009e0:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	4a1d      	ldr	r2, [pc, #116]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009e6:	f043 0301 	orr.w	r3, r3, #1
 80009ea:	6193      	str	r3, [r2, #24]

		// Channel 2 input also on TI1
		TIM3->CCMR1 |= (0x02 <<TIM_CCMR1_CC2S_Pos);
 80009ec:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	4a1a      	ldr	r2, [pc, #104]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009f6:	6193      	str	r3, [r2, #24]

		// Filter with N=8
		TIM3->CCMR1 |= (0x03 <<TIM_CCMR1_IC1F_Pos) | (0x03 <<TIM_CCMR1_IC2F_Pos);
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009fa:	699a      	ldr	r2, [r3, #24]
 80009fc:	4917      	ldr	r1, [pc, #92]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 80009fe:	f243 0330 	movw	r3, #12336	; 0x3030
 8000a02:	4313      	orrs	r3, r2
 8000a04:	618b      	str	r3, [r1, #24]

		// Select falling edge for channel 1
		TIM3->CCER |= (0x00 <<TIM_CCER_CC1NP_Pos) | (0x01 <<TIM_CCER_CC1P_Pos);
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a08:	6a1b      	ldr	r3, [r3, #32]
 8000a0a:	4a14      	ldr	r2, [pc, #80]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a0c:	f043 0302 	orr.w	r3, r3, #2
 8000a10:	6213      	str	r3, [r2, #32]

		// Select rising edge for channel 2
		TIM3->CCER |= (0x00 <<TIM_CCER_CC2NP_Pos) | (0x00 <<TIM_CCER_CC2P_Pos);
 8000a12:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a14:	4a11      	ldr	r2, [pc, #68]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	6213      	str	r3, [r2, #32]

		// Enable capture on channel 1 & channel 2
		TIM3->CCER |= (0x01 <<TIM_CCER_CC1E_Pos) | (0x01 <<TIM_CCER_CC2E_Pos);
 8000a1a:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a1c:	6a1b      	ldr	r3, [r3, #32]
 8000a1e:	4a0f      	ldr	r2, [pc, #60]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a20:	f043 0311 	orr.w	r3, r3, #17
 8000a24:	6213      	str	r3, [r2, #32]

		// Choose Channel 1 as trigger input
		TIM3->SMCR |= (0x05 <<TIM_SMCR_TS_Pos);
 8000a26:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	4a0c      	ldr	r2, [pc, #48]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a2c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a30:	6093      	str	r3, [r2, #8]

		// Slave mode -> Resets counter when trigger occurs
		TIM3->SMCR |= (0x4 <<TIM_SMCR_SMS_Pos);
 8000a32:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a34:	689b      	ldr	r3, [r3, #8]
 8000a36:	4a09      	ldr	r2, [pc, #36]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6093      	str	r3, [r2, #8]

		// Enable TIM3
		TIM3->CR1 |= TIM_CR1_CEN;
 8000a3e:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a06      	ldr	r2, [pc, #24]	; (8000a5c <BSP_TIMER_IC_Init+0xf4>)
 8000a44:	f043 0301 	orr.w	r3, r3, #1
 8000a48:	6013      	str	r3, [r2, #0]
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	40023800 	.word	0x40023800
 8000a58:	40020800 	.word	0x40020800
 8000a5c:	40000400 	.word	0x40000400

08000a60 <BSP_DELAY_TIM_init>:
 * Initialize TIM6 with 1ms counting period
 * ARR is set to maximum value -> delay [2ms-65s]
 */

void BSP_DELAY_TIM_init(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
	// Enable TIM6 clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <BSP_DELAY_TIM_init+0x38>)
 8000a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a68:	4a0b      	ldr	r2, [pc, #44]	; (8000a98 <BSP_DELAY_TIM_init+0x38>)
 8000a6a:	f043 0310 	orr.w	r3, r3, #16
 8000a6e:	6413      	str	r3, [r2, #64]	; 0x40

	// Reset TIM6 configuration
	TIM6->CR1 = 0x0000;
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <BSP_DELAY_TIM_init+0x3c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
	TIM6->CR2 = 0x0000;
 8000a76:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <BSP_DELAY_TIM_init+0x3c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]

	// Set TIM6 prescaler
	// Fck = 48MHz -> /48000 = 1KHz counting frequency
	TIM6->PSC = (uint16_t) 48000 -1;
 8000a7c:	4b07      	ldr	r3, [pc, #28]	; (8000a9c <BSP_DELAY_TIM_init+0x3c>)
 8000a7e:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000a82:	629a      	str	r2, [r3, #40]	; 0x28

	// Set ARR to maximum value
	TIM6->ARR = (uint16_t) 0xFFFF;
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <BSP_DELAY_TIM_init+0x3c>)
 8000a86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a8a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40001000 	.word	0x40001000

08000aa0 <BSP_DELAY_TIM_ms>:
 * timer_delay_ms(uint16_t ms)
 * waits here for ms
 */

void BSP_DELAY_TIM_ms(uint16_t ms)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
	// Resets TIM6 counter
	TIM6->EGR |= TIM_EGR_UG;
 8000aaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	4a0e      	ldr	r2, [pc, #56]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6153      	str	r3, [r2, #20]

	// Start TIM6 counter
	TIM6->CR1 |= TIM_CR1_CEN;
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6013      	str	r3, [r2, #0]

	// Wait until TIM6 counter reaches delay
	while(TIM6->CNT < ms);
 8000ac2:	bf00      	nop
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000ac6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ac8:	88fb      	ldrh	r3, [r7, #6]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d3fa      	bcc.n	8000ac4 <BSP_DELAY_TIM_ms+0x24>

	// Stop TIM6 counter
	TIM6->CR1 &= ~TIM_CR1_CEN;
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a05      	ldr	r2, [pc, #20]	; (8000ae8 <BSP_DELAY_TIM_ms+0x48>)
 8000ad4:	f023 0301 	bic.w	r3, r3, #1
 8000ad8:	6013      	str	r3, [r2, #0]
}
 8000ada:	bf00      	nop
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	40001000 	.word	0x40001000

08000aec <__libc_init_array>:
 8000aec:	b570      	push	{r4, r5, r6, lr}
 8000aee:	4e0d      	ldr	r6, [pc, #52]	; (8000b24 <__libc_init_array+0x38>)
 8000af0:	4c0d      	ldr	r4, [pc, #52]	; (8000b28 <__libc_init_array+0x3c>)
 8000af2:	1ba4      	subs	r4, r4, r6
 8000af4:	10a4      	asrs	r4, r4, #2
 8000af6:	2500      	movs	r5, #0
 8000af8:	42a5      	cmp	r5, r4
 8000afa:	d109      	bne.n	8000b10 <__libc_init_array+0x24>
 8000afc:	4e0b      	ldr	r6, [pc, #44]	; (8000b2c <__libc_init_array+0x40>)
 8000afe:	4c0c      	ldr	r4, [pc, #48]	; (8000b30 <__libc_init_array+0x44>)
 8000b00:	f000 f818 	bl	8000b34 <_init>
 8000b04:	1ba4      	subs	r4, r4, r6
 8000b06:	10a4      	asrs	r4, r4, #2
 8000b08:	2500      	movs	r5, #0
 8000b0a:	42a5      	cmp	r5, r4
 8000b0c:	d105      	bne.n	8000b1a <__libc_init_array+0x2e>
 8000b0e:	bd70      	pop	{r4, r5, r6, pc}
 8000b10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b14:	4798      	blx	r3
 8000b16:	3501      	adds	r5, #1
 8000b18:	e7ee      	b.n	8000af8 <__libc_init_array+0xc>
 8000b1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b1e:	4798      	blx	r3
 8000b20:	3501      	adds	r5, #1
 8000b22:	e7f2      	b.n	8000b0a <__libc_init_array+0x1e>
 8000b24:	08000b9c 	.word	0x08000b9c
 8000b28:	08000b9c 	.word	0x08000b9c
 8000b2c:	08000b9c 	.word	0x08000b9c
 8000b30:	08000ba0 	.word	0x08000ba0

08000b34 <_init>:
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	bf00      	nop
 8000b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b3a:	bc08      	pop	{r3}
 8000b3c:	469e      	mov	lr, r3
 8000b3e:	4770      	bx	lr

08000b40 <_fini>:
 8000b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b42:	bf00      	nop
 8000b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b46:	bc08      	pop	{r3}
 8000b48:	469e      	mov	lr, r3
 8000b4a:	4770      	bx	lr
