 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Wed May 15 21:06:48 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     58
    Unconnected ports (LINT-28)                                    58

Cells                                                              62
    Connected to power or ground (LINT-32)                         58
    Nets connected to multiple pins on same cell (LINT-33)          4

Designs                                                             1
    Black box (LINT-55)                                             1
--------------------------------------------------------------------------------

Warning: In design 'router', port 'portA_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'router', port 'portB_writtenTo' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_0', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_3', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_2', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[7]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[6]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'destinationAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[5]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[4]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[3]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[2]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[1]' is not connected to any nets. (LINT-28)
Warning: In design 'incomingPortHandler_1', port 'requesterAddressIn[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Node', a pin on submodule 'rtr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'portA_writtenTo' is connected to logic 0. 
Warning: In design 'Node', a pin on submodule 'rtr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'portB_writtenTo' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inNorth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inSouth' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inEast' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[7]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[6]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'destinationAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[5]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[4]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[3]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[2]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[1]' is connected to logic 0. 
Warning: In design 'router', a pin on submodule 'inWest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'requesterAddressIn[0]' is connected to logic 0. 
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inNorth'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inSouth'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inEast'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Warning: In design 'router', the same net is connected to more than one pin on submodule 'inWest'. (LINT-33)
   Net '*Logic0*' is connected to pins 'destinationAddressIn[7]', 'destinationAddressIn[6]'', 'destinationAddressIn[5]', 'destinationAddressIn[4]', 'destinationAddressIn[3]', 'destinationAddressIn[2]', 'destinationAddressIn[1]', 'destinationAddressIn[0]', 'requesterAddressIn[5]', 'requesterAddressIn[4]', 'requesterAddressIn[3]', 'requesterAddressIn[2]', 'requesterAddressIn[1]', 'requesterAddressIn[0]'.
Information: Design 'cacheBank' does not contain any cells or nets. (LINT-55)
1
 
****************************************
Report : area
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:48 2019
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                          440
Number of nets:                           657
Number of cells:                           71
Number of combinational cells:             69
Number of sequential cells:                 1
Number of macros/black boxes:               0
Number of buf/inv:                         69
Number of references:                       3

Combinational area:             132998.403904
Buf/Inv area:                    46681.921852
Noncombinational area:           94197.603294
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                227196.007199
Total area:                 undefined
1
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
Node                                      0.335    5.312 2.51e+05    5.648 100.0
  localCacheBank (cacheBank)           1.45e-03    0.000    0.000 1.45e-03   0.0
  rtr (router)                            0.333    5.311 2.51e+05    5.644  99.9
    outWest (outputPortArbiter_1)      4.89e-02    0.956 4.91e+04    1.005  17.8
    outEast (outputPortArbiter_2)      4.66e-02    0.958 4.96e+04    1.004  17.8
    outSouth (outputPortArbiter_3)     8.96e-02    1.060 4.93e+04    1.149  20.3
    outNorth (outputPortArbiter_0)     8.91e-02    1.056 4.87e+04    1.145  20.3
    cacheController (cacheAccessArbiter)
                                       2.71e-02    0.791 4.18e+04    0.818  14.5
    inWest (incomingPortHandler_1)     9.35e-04 9.13e-03  422.920 1.01e-02   0.2
    inEast (incomingPortHandler_2)     1.00e-03 1.33e-02  451.634 1.43e-02   0.3
    inSouth (incomingPortHandler_3)    9.73e-04 2.00e-02  508.862 2.10e-02   0.4
    inNorth (incomingPortHandler_0)    9.84e-04 1.54e-02  471.129 1.64e-02   0.3
1
 
****************************************
Report : design
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U5                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U6                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U7                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U8                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U9                        INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U10                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U11                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U12                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U13                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U14                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U15                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U16                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U17                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U18                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U19                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U20                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U21                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U22                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U23                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U24                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U25                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U26                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U27                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U28                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U29                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U30                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U31                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U32                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U33                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U34                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U35                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U36                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U37                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U38                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U39                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U40                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U41                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U42                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U43                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U44                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U45                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U46                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U47                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U48                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U49                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U50                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U51                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U52                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U53                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U54                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U55                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U56                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U57                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U58                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U59                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U60                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U61                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U62                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U63                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U64                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U65                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U66                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U67                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U68                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U69                       INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
localCacheBank            cacheBank                       0.000000  b, so
rtr                       router                          226897.927187
                                                                    h, n
--------------------------------------------------------------------------------
Total 71 cells                                            227196.007199
1
 
****************************************
Report : port
        -verbose
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --       0.00   --         d
dataIn_EAST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[5] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[6] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[7] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[8] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[9] in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[10]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[11]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[12]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[13]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[14]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[15]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[16]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[17]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[18]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[19]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[20]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[21]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[22]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[23]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[24]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[25]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[26]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[27]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[28]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[29]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[30]
               in      0.0000   0.0000   --       0.00   --         
dataIn_EAST[31]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[6]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[7]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[8]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[9]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[10]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[11]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[12]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[13]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[14]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[15]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[16]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[17]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[18]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[19]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[20]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[21]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[22]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[23]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[24]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[25]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[26]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[27]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[28]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[29]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[30]
               in      0.0000   0.0000   --       0.00   --         
dataIn_NORTH[31]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[6]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[7]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[8]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[9]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[10]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[11]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[12]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[13]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[14]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[15]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[16]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[17]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[18]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[19]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[20]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[21]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[22]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[23]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[24]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[25]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[26]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[27]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[28]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[29]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[30]
               in      0.0000   0.0000   --       0.00   --         
dataIn_SOUTH[31]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[0] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[1] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[2] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[3] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[4] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[5] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[6] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[7] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[8] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[9] in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[10]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[11]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[12]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[13]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[14]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[15]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[16]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[17]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[18]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[19]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[20]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[21]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[22]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[23]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[24]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[25]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[26]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[27]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[28]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[29]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[30]
               in      0.0000   0.0000   --       0.00   --         
dataIn_WEST[31]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[12]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_EAST[13]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[12]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_NORTH[13]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[12]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_SOUTH[13]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[4]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[5]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[6]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[7]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[8]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[9]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[10]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[11]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[12]
               in      0.0000   0.0000   --       0.00   --         
destinationAddressIn_WEST[13]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[0]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[1]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[2]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[3]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[4]
               in      0.0000   0.0000   --       0.00   --         
localRouterAddress[5]
               in      0.0000   0.0000   --       0.00   --         
readIn_EAST    in      0.0000   0.0000   --       0.00   --         
readIn_NORTH   in      0.0000   0.0000   --       0.00   --         
readIn_SOUTH   in      0.0000   0.0000   --       0.00   --         
readIn_WEST    in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[4]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_EAST[5]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[4]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_NORTH[5]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[4]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_SOUTH[5]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[0]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[1]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[2]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[3]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[4]
               in      0.0000   0.0000   --       0.00   --         
requesterAddressIn_WEST[5]
               in      0.0000   0.0000   --       0.00   --         
reset          in      0.0000   0.0000   --       0.00   --         
writeIn_EAST   in      0.0000   0.0000   --       0.00   --         
writeIn_NORTH  in      0.0000   0.0000   --       0.00   --         
writeIn_SOUTH  in      0.0000   0.0000   --       0.00   --         
writeIn_WEST   in      0.0000   0.0000   --       0.00   --         
dataOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[6]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[7]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[8]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[9]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[10]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[11]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[12]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[13]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[14]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[15]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[16]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[17]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[18]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[19]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[20]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[21]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[22]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[23]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[24]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[25]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[26]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[27]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[28]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[29]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[30]
               out     0.0010   0.0000   --      --      --         
dataOut_EAST[31]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[6]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[7]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[8]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[9]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[10]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[11]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[12]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[13]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[14]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[15]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[16]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[17]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[18]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[19]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[20]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[21]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[22]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[23]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[24]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[25]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[26]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[27]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[28]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[29]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[30]
               out     0.0010   0.0000   --      --      --         
dataOut_NORTH[31]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[6]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[7]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[8]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[9]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[10]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[11]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[12]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[13]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[14]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[15]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[16]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[17]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[18]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[19]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[20]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[21]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[22]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[23]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[24]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[25]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[26]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[27]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[28]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[29]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[30]
               out     0.0010   0.0000   --      --      --         
dataOut_SOUTH[31]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[6]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[7]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[8]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[9]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[10]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[11]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[12]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[13]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[14]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[15]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[16]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[17]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[18]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[19]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[20]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[21]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[22]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[23]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[24]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[25]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[26]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[27]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[28]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[29]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[30]
               out     0.0010   0.0000   --      --      --         
dataOut_WEST[31]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[12]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_EAST[13]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[12]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_NORTH[13]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[12]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_SOUTH[13]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[6]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[7]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[8]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[9]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[10]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[11]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[12]
               out     0.0010   0.0000   --      --      --         
destinationAddressOut_WEST[13]
               out     0.0010   0.0000   --      --      --         
readOut_EAST   out     0.0010   0.0000   --      --      --         
readOut_NORTH  out     0.0010   0.0000   --      --      --         
readOut_SOUTH  out     0.0010   0.0000   --      --      --         
readOut_WEST   out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[4]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_EAST[5]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[4]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_NORTH[5]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[4]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_SOUTH[5]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[0]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[1]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[2]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[3]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[4]
               out     0.0010   0.0000   --      --      --         
requesterAddressOut_WEST[5]
               out     0.0010   0.0000   --      --      --         
writeOut_EAST  out     0.0010   0.0000   --      --      --         
writeOut_NORTH out     0.0010   0.0000   --      --      --         
writeOut_SOUTH out     0.0010   0.0000   --      --      --         
writeOut_WEST  out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
dataIn_EAST[0]
                   1      --              --              --        -- 
dataIn_EAST[1]
                   1      --              --              --        -- 
dataIn_EAST[2]
                   1      --              --              --        -- 
dataIn_EAST[3]
                   1      --              --              --        -- 
dataIn_EAST[4]
                   1      --              --              --        -- 
dataIn_EAST[5]
                   1      --              --              --        -- 
dataIn_EAST[6]
                   1      --              --              --        -- 
dataIn_EAST[7]
                   1      --              --              --        -- 
dataIn_EAST[8]
                   1      --              --              --        -- 
dataIn_EAST[9]
                   1      --              --              --        -- 
dataIn_EAST[10]
                   1      --              --              --        -- 
dataIn_EAST[11]
                   1      --              --              --        -- 
dataIn_EAST[12]
                   1      --              --              --        -- 
dataIn_EAST[13]
                   1      --              --              --        -- 
dataIn_EAST[14]
                   1      --              --              --        -- 
dataIn_EAST[15]
                   1      --              --              --        -- 
dataIn_EAST[16]
                   1      --              --              --        -- 
dataIn_EAST[17]
                   1      --              --              --        -- 
dataIn_EAST[18]
                   1      --              --              --        -- 
dataIn_EAST[19]
                   1      --              --              --        -- 
dataIn_EAST[20]
                   1      --              --              --        -- 
dataIn_EAST[21]
                   1      --              --              --        -- 
dataIn_EAST[22]
                   1      --              --              --        -- 
dataIn_EAST[23]
                   1      --              --              --        -- 
dataIn_EAST[24]
                   1      --              --              --        -- 
dataIn_EAST[25]
                   1      --              --              --        -- 
dataIn_EAST[26]
                   1      --              --              --        -- 
dataIn_EAST[27]
                   1      --              --              --        -- 
dataIn_EAST[28]
                   1      --              --              --        -- 
dataIn_EAST[29]
                   1      --              --              --        -- 
dataIn_EAST[30]
                   1      --              --              --        -- 
dataIn_EAST[31]
                   1      --              --              --        -- 
dataIn_NORTH[0]
                   1      --              --              --        -- 
dataIn_NORTH[1]
                   1      --              --              --        -- 
dataIn_NORTH[2]
                   1      --              --              --        -- 
dataIn_NORTH[3]
                   1      --              --              --        -- 
dataIn_NORTH[4]
                   1      --              --              --        -- 
dataIn_NORTH[5]
                   1      --              --              --        -- 
dataIn_NORTH[6]
                   1      --              --              --        -- 
dataIn_NORTH[7]
                   1      --              --              --        -- 
dataIn_NORTH[8]
                   1      --              --              --        -- 
dataIn_NORTH[9]
                   1      --              --              --        -- 
dataIn_NORTH[10]
                   1      --              --              --        -- 
dataIn_NORTH[11]
                   1      --              --              --        -- 
dataIn_NORTH[12]
                   1      --              --              --        -- 
dataIn_NORTH[13]
                   1      --              --              --        -- 
dataIn_NORTH[14]
                   1      --              --              --        -- 
dataIn_NORTH[15]
                   1      --              --              --        -- 
dataIn_NORTH[16]
                   1      --              --              --        -- 
dataIn_NORTH[17]
                   1      --              --              --        -- 
dataIn_NORTH[18]
                   1      --              --              --        -- 
dataIn_NORTH[19]
                   1      --              --              --        -- 
dataIn_NORTH[20]
                   1      --              --              --        -- 
dataIn_NORTH[21]
                   1      --              --              --        -- 
dataIn_NORTH[22]
                   1      --              --              --        -- 
dataIn_NORTH[23]
                   1      --              --              --        -- 
dataIn_NORTH[24]
                   1      --              --              --        -- 
dataIn_NORTH[25]
                   1      --              --              --        -- 
dataIn_NORTH[26]
                   1      --              --              --        -- 
dataIn_NORTH[27]
                   1      --              --              --        -- 
dataIn_NORTH[28]
                   1      --              --              --        -- 
dataIn_NORTH[29]
                   1      --              --              --        -- 
dataIn_NORTH[30]
                   1      --              --              --        -- 
dataIn_NORTH[31]
                   1      --              --              --        -- 
dataIn_SOUTH[0]
                   1      --              --              --        -- 
dataIn_SOUTH[1]
                   1      --              --              --        -- 
dataIn_SOUTH[2]
                   1      --              --              --        -- 
dataIn_SOUTH[3]
                   1      --              --              --        -- 
dataIn_SOUTH[4]
                   1      --              --              --        -- 
dataIn_SOUTH[5]
                   1      --              --              --        -- 
dataIn_SOUTH[6]
                   1      --              --              --        -- 
dataIn_SOUTH[7]
                   1      --              --              --        -- 
dataIn_SOUTH[8]
                   1      --              --              --        -- 
dataIn_SOUTH[9]
                   1      --              --              --        -- 
dataIn_SOUTH[10]
                   1      --              --              --        -- 
dataIn_SOUTH[11]
                   1      --              --              --        -- 
dataIn_SOUTH[12]
                   1      --              --              --        -- 
dataIn_SOUTH[13]
                   1      --              --              --        -- 
dataIn_SOUTH[14]
                   1      --              --              --        -- 
dataIn_SOUTH[15]
                   1      --              --              --        -- 
dataIn_SOUTH[16]
                   1      --              --              --        -- 
dataIn_SOUTH[17]
                   1      --              --              --        -- 
dataIn_SOUTH[18]
                   1      --              --              --        -- 
dataIn_SOUTH[19]
                   1      --              --              --        -- 
dataIn_SOUTH[20]
                   1      --              --              --        -- 
dataIn_SOUTH[21]
                   1      --              --              --        -- 
dataIn_SOUTH[22]
                   1      --              --              --        -- 
dataIn_SOUTH[23]
                   1      --              --              --        -- 
dataIn_SOUTH[24]
                   1      --              --              --        -- 
dataIn_SOUTH[25]
                   1      --              --              --        -- 
dataIn_SOUTH[26]
                   1      --              --              --        -- 
dataIn_SOUTH[27]
                   1      --              --              --        -- 
dataIn_SOUTH[28]
                   1      --              --              --        -- 
dataIn_SOUTH[29]
                   1      --              --              --        -- 
dataIn_SOUTH[30]
                   1      --              --              --        -- 
dataIn_SOUTH[31]
                   1      --              --              --        -- 
dataIn_WEST[0]
                   1      --              --              --        -- 
dataIn_WEST[1]
                   1      --              --              --        -- 
dataIn_WEST[2]
                   1      --              --              --        -- 
dataIn_WEST[3]
                   1      --              --              --        -- 
dataIn_WEST[4]
                   1      --              --              --        -- 
dataIn_WEST[5]
                   1      --              --              --        -- 
dataIn_WEST[6]
                   1      --              --              --        -- 
dataIn_WEST[7]
                   1      --              --              --        -- 
dataIn_WEST[8]
                   1      --              --              --        -- 
dataIn_WEST[9]
                   1      --              --              --        -- 
dataIn_WEST[10]
                   1      --              --              --        -- 
dataIn_WEST[11]
                   1      --              --              --        -- 
dataIn_WEST[12]
                   1      --              --              --        -- 
dataIn_WEST[13]
                   1      --              --              --        -- 
dataIn_WEST[14]
                   1      --              --              --        -- 
dataIn_WEST[15]
                   1      --              --              --        -- 
dataIn_WEST[16]
                   1      --              --              --        -- 
dataIn_WEST[17]
                   1      --              --              --        -- 
dataIn_WEST[18]
                   1      --              --              --        -- 
dataIn_WEST[19]
                   1      --              --              --        -- 
dataIn_WEST[20]
                   1      --              --              --        -- 
dataIn_WEST[21]
                   1      --              --              --        -- 
dataIn_WEST[22]
                   1      --              --              --        -- 
dataIn_WEST[23]
                   1      --              --              --        -- 
dataIn_WEST[24]
                   1      --              --              --        -- 
dataIn_WEST[25]
                   1      --              --              --        -- 
dataIn_WEST[26]
                   1      --              --              --        -- 
dataIn_WEST[27]
                   1      --              --              --        -- 
dataIn_WEST[28]
                   1      --              --              --        -- 
dataIn_WEST[29]
                   1      --              --              --        -- 
dataIn_WEST[30]
                   1      --              --              --        -- 
dataIn_WEST[31]
                   1      --              --              --        -- 
destinationAddressIn_EAST[0]
                   1      --              --              --        -- 
destinationAddressIn_EAST[1]
                   1      --              --              --        -- 
destinationAddressIn_EAST[2]
                   1      --              --              --        -- 
destinationAddressIn_EAST[3]
                   1      --              --              --        -- 
destinationAddressIn_EAST[4]
                   1      --              --              --        -- 
destinationAddressIn_EAST[5]
                   1      --              --              --        -- 
destinationAddressIn_EAST[6]
                   1      --              --              --        -- 
destinationAddressIn_EAST[7]
                   1      --              --              --        -- 
destinationAddressIn_EAST[8]
                   1      --              --              --        -- 
destinationAddressIn_EAST[9]
                   1      --              --              --        -- 
destinationAddressIn_EAST[10]
                   1      --              --              --        -- 
destinationAddressIn_EAST[11]
                   1      --              --              --        -- 
destinationAddressIn_EAST[12]
                   1      --              --              --        -- 
destinationAddressIn_EAST[13]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[0]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[1]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[2]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[3]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[4]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[5]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[6]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[7]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[8]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[9]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[10]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[11]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[12]
                   1      --              --              --        -- 
destinationAddressIn_NORTH[13]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[12]
                   1      --              --              --        -- 
destinationAddressIn_SOUTH[13]
                   1      --              --              --        -- 
destinationAddressIn_WEST[0]
                   1      --              --              --        -- 
destinationAddressIn_WEST[1]
                   1      --              --              --        -- 
destinationAddressIn_WEST[2]
                   1      --              --              --        -- 
destinationAddressIn_WEST[3]
                   1      --              --              --        -- 
destinationAddressIn_WEST[4]
                   1      --              --              --        -- 
destinationAddressIn_WEST[5]
                   1      --              --              --        -- 
destinationAddressIn_WEST[6]
                   1      --              --              --        -- 
destinationAddressIn_WEST[7]
                   1      --              --              --        -- 
destinationAddressIn_WEST[8]
                   1      --              --              --        -- 
destinationAddressIn_WEST[9]
                   1      --              --              --        -- 
destinationAddressIn_WEST[10]
                   1      --              --              --        -- 
destinationAddressIn_WEST[11]
                   1      --              --              --        -- 
destinationAddressIn_WEST[12]
                   1      --              --              --        -- 
destinationAddressIn_WEST[13]
                   1      --              --              --        -- 
localRouterAddress[0]
                   1      --              --              --        -- 
localRouterAddress[1]
                   1      --              --              --        -- 
localRouterAddress[2]
                   1      --              --              --        -- 
localRouterAddress[3]
                   1      --              --              --        -- 
localRouterAddress[4]
                   1      --              --              --        -- 
localRouterAddress[5]
                   1      --              --              --        -- 
readIn_EAST        1      --              --              --        -- 
readIn_NORTH       1      --              --              --        -- 
readIn_SOUTH       1      --              --              --        -- 
readIn_WEST        1      --              --              --        -- 
requesterAddressIn_EAST[0]
                   1      --              --              --        -- 
requesterAddressIn_EAST[1]
                   1      --              --              --        -- 
requesterAddressIn_EAST[2]
                   1      --              --              --        -- 
requesterAddressIn_EAST[3]
                   1      --              --              --        -- 
requesterAddressIn_EAST[4]
                   1      --              --              --        -- 
requesterAddressIn_EAST[5]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[0]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[1]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[2]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[3]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[4]
                   1      --              --              --        -- 
requesterAddressIn_NORTH[5]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[4]
                   1      --              --              --        -- 
requesterAddressIn_SOUTH[5]
                   1      --              --              --        -- 
requesterAddressIn_WEST[0]
                   1      --              --              --        -- 
requesterAddressIn_WEST[1]
                   1      --              --              --        -- 
requesterAddressIn_WEST[2]
                   1      --              --              --        -- 
requesterAddressIn_WEST[3]
                   1      --              --              --        -- 
requesterAddressIn_WEST[4]
                   1      --              --              --        -- 
requesterAddressIn_WEST[5]
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
writeIn_EAST       1      --              --              --        -- 
writeIn_NORTH      1      --              --              --        -- 
writeIn_SOUTH      1      --              --              --        -- 
writeIn_WEST       1      --              --              --        -- 
dataOut_EAST[0]
                   1      --              --              --        -- 
dataOut_EAST[1]
                   1      --              --              --        -- 
dataOut_EAST[2]
                   1      --              --              --        -- 
dataOut_EAST[3]
                   1      --              --              --        -- 
dataOut_EAST[4]
                   1      --              --              --        -- 
dataOut_EAST[5]
                   1      --              --              --        -- 
dataOut_EAST[6]
                   1      --              --              --        -- 
dataOut_EAST[7]
                   1      --              --              --        -- 
dataOut_EAST[8]
                   1      --              --              --        -- 
dataOut_EAST[9]
                   1      --              --              --        -- 
dataOut_EAST[10]
                   1      --              --              --        -- 
dataOut_EAST[11]
                   1      --              --              --        -- 
dataOut_EAST[12]
                   1      --              --              --        -- 
dataOut_EAST[13]
                   1      --              --              --        -- 
dataOut_EAST[14]
                   1      --              --              --        -- 
dataOut_EAST[15]
                   1      --              --              --        -- 
dataOut_EAST[16]
                   1      --              --              --        -- 
dataOut_EAST[17]
                   1      --              --              --        -- 
dataOut_EAST[18]
                   1      --              --              --        -- 
dataOut_EAST[19]
                   1      --              --              --        -- 
dataOut_EAST[20]
                   1      --              --              --        -- 
dataOut_EAST[21]
                   1      --              --              --        -- 
dataOut_EAST[22]
                   1      --              --              --        -- 
dataOut_EAST[23]
                   1      --              --              --        -- 
dataOut_EAST[24]
                   1      --              --              --        -- 
dataOut_EAST[25]
                   1      --              --              --        -- 
dataOut_EAST[26]
                   1      --              --              --        -- 
dataOut_EAST[27]
                   1      --              --              --        -- 
dataOut_EAST[28]
                   1      --              --              --        -- 
dataOut_EAST[29]
                   1      --              --              --        -- 
dataOut_EAST[30]
                   1      --              --              --        -- 
dataOut_EAST[31]
                   1      --              --              --        -- 
dataOut_NORTH[0]
                   1      --              --              --        -- 
dataOut_NORTH[1]
                   1      --              --              --        -- 
dataOut_NORTH[2]
                   1      --              --              --        -- 
dataOut_NORTH[3]
                   1      --              --              --        -- 
dataOut_NORTH[4]
                   1      --              --              --        -- 
dataOut_NORTH[5]
                   1      --              --              --        -- 
dataOut_NORTH[6]
                   1      --              --              --        -- 
dataOut_NORTH[7]
                   1      --              --              --        -- 
dataOut_NORTH[8]
                   1      --              --              --        -- 
dataOut_NORTH[9]
                   1      --              --              --        -- 
dataOut_NORTH[10]
                   1      --              --              --        -- 
dataOut_NORTH[11]
                   1      --              --              --        -- 
dataOut_NORTH[12]
                   1      --              --              --        -- 
dataOut_NORTH[13]
                   1      --              --              --        -- 
dataOut_NORTH[14]
                   1      --              --              --        -- 
dataOut_NORTH[15]
                   1      --              --              --        -- 
dataOut_NORTH[16]
                   1      --              --              --        -- 
dataOut_NORTH[17]
                   1      --              --              --        -- 
dataOut_NORTH[18]
                   1      --              --              --        -- 
dataOut_NORTH[19]
                   1      --              --              --        -- 
dataOut_NORTH[20]
                   1      --              --              --        -- 
dataOut_NORTH[21]
                   1      --              --              --        -- 
dataOut_NORTH[22]
                   1      --              --              --        -- 
dataOut_NORTH[23]
                   1      --              --              --        -- 
dataOut_NORTH[24]
                   1      --              --              --        -- 
dataOut_NORTH[25]
                   1      --              --              --        -- 
dataOut_NORTH[26]
                   1      --              --              --        -- 
dataOut_NORTH[27]
                   1      --              --              --        -- 
dataOut_NORTH[28]
                   1      --              --              --        -- 
dataOut_NORTH[29]
                   1      --              --              --        -- 
dataOut_NORTH[30]
                   1      --              --              --        -- 
dataOut_NORTH[31]
                   1      --              --              --        -- 
dataOut_SOUTH[0]
                   1      --              --              --        -- 
dataOut_SOUTH[1]
                   1      --              --              --        -- 
dataOut_SOUTH[2]
                   1      --              --              --        -- 
dataOut_SOUTH[3]
                   1      --              --              --        -- 
dataOut_SOUTH[4]
                   1      --              --              --        -- 
dataOut_SOUTH[5]
                   1      --              --              --        -- 
dataOut_SOUTH[6]
                   1      --              --              --        -- 
dataOut_SOUTH[7]
                   1      --              --              --        -- 
dataOut_SOUTH[8]
                   1      --              --              --        -- 
dataOut_SOUTH[9]
                   1      --              --              --        -- 
dataOut_SOUTH[10]
                   1      --              --              --        -- 
dataOut_SOUTH[11]
                   1      --              --              --        -- 
dataOut_SOUTH[12]
                   1      --              --              --        -- 
dataOut_SOUTH[13]
                   1      --              --              --        -- 
dataOut_SOUTH[14]
                   1      --              --              --        -- 
dataOut_SOUTH[15]
                   1      --              --              --        -- 
dataOut_SOUTH[16]
                   1      --              --              --        -- 
dataOut_SOUTH[17]
                   1      --              --              --        -- 
dataOut_SOUTH[18]
                   1      --              --              --        -- 
dataOut_SOUTH[19]
                   1      --              --              --        -- 
dataOut_SOUTH[20]
                   1      --              --              --        -- 
dataOut_SOUTH[21]
                   1      --              --              --        -- 
dataOut_SOUTH[22]
                   1      --              --              --        -- 
dataOut_SOUTH[23]
                   1      --              --              --        -- 
dataOut_SOUTH[24]
                   1      --              --              --        -- 
dataOut_SOUTH[25]
                   1      --              --              --        -- 
dataOut_SOUTH[26]
                   1      --              --              --        -- 
dataOut_SOUTH[27]
                   1      --              --              --        -- 
dataOut_SOUTH[28]
                   1      --              --              --        -- 
dataOut_SOUTH[29]
                   1      --              --              --        -- 
dataOut_SOUTH[30]
                   1      --              --              --        -- 
dataOut_SOUTH[31]
                   1      --              --              --        -- 
dataOut_WEST[0]
                   1      --              --              --        -- 
dataOut_WEST[1]
                   1      --              --              --        -- 
dataOut_WEST[2]
                   1      --              --              --        -- 
dataOut_WEST[3]
                   1      --              --              --        -- 
dataOut_WEST[4]
                   1      --              --              --        -- 
dataOut_WEST[5]
                   1      --              --              --        -- 
dataOut_WEST[6]
                   1      --              --              --        -- 
dataOut_WEST[7]
                   1      --              --              --        -- 
dataOut_WEST[8]
                   1      --              --              --        -- 
dataOut_WEST[9]
                   1      --              --              --        -- 
dataOut_WEST[10]
                   1      --              --              --        -- 
dataOut_WEST[11]
                   1      --              --              --        -- 
dataOut_WEST[12]
                   1      --              --              --        -- 
dataOut_WEST[13]
                   1      --              --              --        -- 
dataOut_WEST[14]
                   1      --              --              --        -- 
dataOut_WEST[15]
                   1      --              --              --        -- 
dataOut_WEST[16]
                   1      --              --              --        -- 
dataOut_WEST[17]
                   1      --              --              --        -- 
dataOut_WEST[18]
                   1      --              --              --        -- 
dataOut_WEST[19]
                   1      --              --              --        -- 
dataOut_WEST[20]
                   1      --              --              --        -- 
dataOut_WEST[21]
                   1      --              --              --        -- 
dataOut_WEST[22]
                   1      --              --              --        -- 
dataOut_WEST[23]
                   1      --              --              --        -- 
dataOut_WEST[24]
                   1      --              --              --        -- 
dataOut_WEST[25]
                   1      --              --              --        -- 
dataOut_WEST[26]
                   1      --              --              --        -- 
dataOut_WEST[27]
                   1      --              --              --        -- 
dataOut_WEST[28]
                   1      --              --              --        -- 
dataOut_WEST[29]
                   1      --              --              --        -- 
dataOut_WEST[30]
                   1      --              --              --        -- 
dataOut_WEST[31]
                   1      --              --              --        -- 
destinationAddressOut_EAST[0]
                   1      --              --              --        -- 
destinationAddressOut_EAST[1]
                   1      --              --              --        -- 
destinationAddressOut_EAST[2]
                   1      --              --              --        -- 
destinationAddressOut_EAST[3]
                   1      --              --              --        -- 
destinationAddressOut_EAST[4]
                   1      --              --              --        -- 
destinationAddressOut_EAST[5]
                   1      --              --              --        -- 
destinationAddressOut_EAST[6]
                   1      --              --              --        -- 
destinationAddressOut_EAST[7]
                   1      --              --              --        -- 
destinationAddressOut_EAST[8]
                   1      --              --              --        -- 
destinationAddressOut_EAST[9]
                   1      --              --              --        -- 
destinationAddressOut_EAST[10]
                   1      --              --              --        -- 
destinationAddressOut_EAST[11]
                   1      --              --              --        -- 
destinationAddressOut_EAST[12]
                   1      --              --              --        -- 
destinationAddressOut_EAST[13]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[0]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[1]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[2]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[3]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[4]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[5]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[6]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[7]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[8]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[9]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[10]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[11]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[12]
                   1      --              --              --        -- 
destinationAddressOut_NORTH[13]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[0]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[1]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[2]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[3]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[4]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[5]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[6]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[7]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[8]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[9]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[10]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[11]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[12]
                   1      --              --              --        -- 
destinationAddressOut_SOUTH[13]
                   1      --              --              --        -- 
destinationAddressOut_WEST[0]
                   1      --              --              --        -- 
destinationAddressOut_WEST[1]
                   1      --              --              --        -- 
destinationAddressOut_WEST[2]
                   1      --              --              --        -- 
destinationAddressOut_WEST[3]
                   1      --              --              --        -- 
destinationAddressOut_WEST[4]
                   1      --              --              --        -- 
destinationAddressOut_WEST[5]
                   1      --              --              --        -- 
destinationAddressOut_WEST[6]
                   1      --              --              --        -- 
destinationAddressOut_WEST[7]
                   1      --              --              --        -- 
destinationAddressOut_WEST[8]
                   1      --              --              --        -- 
destinationAddressOut_WEST[9]
                   1      --              --              --        -- 
destinationAddressOut_WEST[10]
                   1      --              --              --        -- 
destinationAddressOut_WEST[11]
                   1      --              --              --        -- 
destinationAddressOut_WEST[12]
                   1      --              --              --        -- 
destinationAddressOut_WEST[13]
                   1      --              --              --        -- 
readOut_EAST       1      --              --              --        -- 
readOut_NORTH      1      --              --              --        -- 
readOut_SOUTH      1      --              --              --        -- 
readOut_WEST       1      --              --              --        -- 
requesterAddressOut_EAST[0]
                   1      --              --              --        -- 
requesterAddressOut_EAST[1]
                   1      --              --              --        -- 
requesterAddressOut_EAST[2]
                   1      --              --              --        -- 
requesterAddressOut_EAST[3]
                   1      --              --              --        -- 
requesterAddressOut_EAST[4]
                   1      --              --              --        -- 
requesterAddressOut_EAST[5]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[0]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[1]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[2]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[3]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[4]
                   1      --              --              --        -- 
requesterAddressOut_NORTH[5]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[0]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[1]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[2]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[3]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[4]
                   1      --              --              --        -- 
requesterAddressOut_SOUTH[5]
                   1      --              --              --        -- 
requesterAddressOut_WEST[0]
                   1      --              --              --        -- 
requesterAddressOut_WEST[1]
                   1      --              --              --        -- 
requesterAddressOut_WEST[2]
                   1      --              --              --        -- 
requesterAddressOut_WEST[3]
                   1      --              --              --        -- 
requesterAddressOut_WEST[4]
                   1      --              --              --        -- 
requesterAddressOut_WEST[5]
                   1      --              --              --        -- 
writeOut_EAST      1      --              --              --        -- 
writeOut_NORTH
                   1      --              --              --        -- 
writeOut_SOUTH
                   1      --              --              --        -- 
writeOut_WEST      1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      2.00
dataIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[12]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[13]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[14]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[15]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[16]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[17]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[18]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[19]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[20]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[21]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[22]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[23]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[24]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[25]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[26]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[27]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[28]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[29]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[30]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_EAST[31]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[12]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[13]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[14]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[15]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[16]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[17]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[18]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[19]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[20]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[21]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[22]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[23]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[24]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[25]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[26]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[27]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[28]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[29]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[30]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_NORTH[31]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[12]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[13]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[14]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[15]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[16]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[17]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[18]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[19]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[20]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[21]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[22]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[23]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[24]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[25]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[26]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[27]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[28]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[29]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[30]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_SOUTH[31]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[12]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[13]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[14]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[15]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[16]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[17]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[18]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[19]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[20]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[21]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[22]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[23]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[24]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[25]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[26]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[27]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[28]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[29]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[30]
              0.00    0.00    0.00    0.00  clk       2.00  
dataIn_WEST[31]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[12]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_EAST[13]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[12]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_NORTH[13]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[12]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_SOUTH[13]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[6]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[7]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[8]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[9]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[10]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[11]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[12]
              0.00    0.00    0.00    0.00  clk       2.00  
destinationAddressIn_WEST[13]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[0]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[1]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[2]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[3]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[4]
              0.00    0.00    0.00    0.00  clk       2.00  
localRouterAddress[5]
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_EAST   0.00    0.00    0.00    0.00  clk       2.00  
readIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
readIn_WEST   0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_EAST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_NORTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[4]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_SOUTH[5]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[0]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[1]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[2]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[3]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[4]
              0.00    0.00    0.00    0.00  clk       2.00  
requesterAddressIn_WEST[5]
              0.00    0.00    0.00    0.00  clk       2.00  
reset         0.00    0.00    0.00    0.00  clk       2.00  
writeIn_EAST
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_NORTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_SOUTH
              0.00    0.00    0.00    0.00  clk       2.00  
writeIn_WEST
              0.00    0.00    0.00    0.00  clk       2.00  


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
dataIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[6]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[7]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[8]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[9]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[10]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[11]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[12]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[13]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[14]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[15]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[16]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[17]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[18]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[19]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[20]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[21]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[22]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[23]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[24]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[25]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[26]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[27]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[28]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[29]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[30]
              --      --     --      --     --      --     --     --        -- 
dataIn_EAST[31]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[6]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[7]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[8]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[9]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[10]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[11]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[12]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[13]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[14]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[15]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[16]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[17]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[18]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[19]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[20]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[21]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[22]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[23]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[24]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[25]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[26]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[27]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[28]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[29]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[30]
              --      --     --      --     --      --     --     --        -- 
dataIn_NORTH[31]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[6]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[7]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[8]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[9]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[10]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[11]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[12]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[13]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[14]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[15]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[16]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[17]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[18]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[19]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[20]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[21]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[22]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[23]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[24]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[25]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[26]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[27]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[28]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[29]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[30]
              --      --     --      --     --      --     --     --        -- 
dataIn_SOUTH[31]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[6]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[7]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[8]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[9]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[10]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[11]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[12]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[13]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[14]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[15]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[16]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[17]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[18]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[19]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[20]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[21]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[22]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[23]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[24]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[25]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[26]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[27]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[28]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[29]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[30]
              --      --     --      --     --      --     --     --        -- 
dataIn_WEST[31]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[12]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_EAST[13]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[12]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_NORTH[13]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[12]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_SOUTH[13]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[6]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[7]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[8]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[9]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[10]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[11]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[12]
              --      --     --      --     --      --     --     --        -- 
destinationAddressIn_WEST[13]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[0]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[1]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[2]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[3]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[4]
              --      --     --      --     --      --     --     --        -- 
localRouterAddress[5]
              --      --     --      --     --      --     --     --        -- 
readIn_EAST   --      --     --      --     --      --     --     --        -- 
readIn_NORTH
              --      --     --      --     --      --     --     --        -- 
readIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
readIn_WEST   --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[4]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_EAST[5]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[4]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_NORTH[5]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[4]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_SOUTH[5]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[0]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[1]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[2]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[3]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[4]
              --      --     --      --     --      --     --     --        -- 
requesterAddressIn_WEST[5]
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 
writeIn_EAST
              --      --     --      --     --      --     --     --        -- 
writeIn_NORTH
              --      --     --      --     --      --     --     --        -- 
writeIn_SOUTH
              --      --     --      --     --      --     --     --        -- 
writeIn_WEST
              --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
dataIn_EAST[0]
              --      --      --      -- 
dataIn_EAST[1]
              --      --      --      -- 
dataIn_EAST[2]
              --      --      --      -- 
dataIn_EAST[3]
              --      --      --      -- 
dataIn_EAST[4]
              --      --      --      -- 
dataIn_EAST[5]
              --      --      --      -- 
dataIn_EAST[6]
              --      --      --      -- 
dataIn_EAST[7]
              --      --      --      -- 
dataIn_EAST[8]
              --      --      --      -- 
dataIn_EAST[9]
              --      --      --      -- 
dataIn_EAST[10]
              --      --      --      -- 
dataIn_EAST[11]
              --      --      --      -- 
dataIn_EAST[12]
              --      --      --      -- 
dataIn_EAST[13]
              --      --      --      -- 
dataIn_EAST[14]
              --      --      --      -- 
dataIn_EAST[15]
              --      --      --      -- 
dataIn_EAST[16]
              --      --      --      -- 
dataIn_EAST[17]
              --      --      --      -- 
dataIn_EAST[18]
              --      --      --      -- 
dataIn_EAST[19]
              --      --      --      -- 
dataIn_EAST[20]
              --      --      --      -- 
dataIn_EAST[21]
              --      --      --      -- 
dataIn_EAST[22]
              --      --      --      -- 
dataIn_EAST[23]
              --      --      --      -- 
dataIn_EAST[24]
              --      --      --      -- 
dataIn_EAST[25]
              --      --      --      -- 
dataIn_EAST[26]
              --      --      --      -- 
dataIn_EAST[27]
              --      --      --      -- 
dataIn_EAST[28]
              --      --      --      -- 
dataIn_EAST[29]
              --      --      --      -- 
dataIn_EAST[30]
              --      --      --      -- 
dataIn_EAST[31]
              --      --      --      -- 
dataIn_NORTH[0]
              --      --      --      -- 
dataIn_NORTH[1]
              --      --      --      -- 
dataIn_NORTH[2]
              --      --      --      -- 
dataIn_NORTH[3]
              --      --      --      -- 
dataIn_NORTH[4]
              --      --      --      -- 
dataIn_NORTH[5]
              --      --      --      -- 
dataIn_NORTH[6]
              --      --      --      -- 
dataIn_NORTH[7]
              --      --      --      -- 
dataIn_NORTH[8]
              --      --      --      -- 
dataIn_NORTH[9]
              --      --      --      -- 
dataIn_NORTH[10]
              --      --      --      -- 
dataIn_NORTH[11]
              --      --      --      -- 
dataIn_NORTH[12]
              --      --      --      -- 
dataIn_NORTH[13]
              --      --      --      -- 
dataIn_NORTH[14]
              --      --      --      -- 
dataIn_NORTH[15]
              --      --      --      -- 
dataIn_NORTH[16]
              --      --      --      -- 
dataIn_NORTH[17]
              --      --      --      -- 
dataIn_NORTH[18]
              --      --      --      -- 
dataIn_NORTH[19]
              --      --      --      -- 
dataIn_NORTH[20]
              --      --      --      -- 
dataIn_NORTH[21]
              --      --      --      -- 
dataIn_NORTH[22]
              --      --      --      -- 
dataIn_NORTH[23]
              --      --      --      -- 
dataIn_NORTH[24]
              --      --      --      -- 
dataIn_NORTH[25]
              --      --      --      -- 
dataIn_NORTH[26]
              --      --      --      -- 
dataIn_NORTH[27]
              --      --      --      -- 
dataIn_NORTH[28]
              --      --      --      -- 
dataIn_NORTH[29]
              --      --      --      -- 
dataIn_NORTH[30]
              --      --      --      -- 
dataIn_NORTH[31]
              --      --      --      -- 
dataIn_SOUTH[0]
              --      --      --      -- 
dataIn_SOUTH[1]
              --      --      --      -- 
dataIn_SOUTH[2]
              --      --      --      -- 
dataIn_SOUTH[3]
              --      --      --      -- 
dataIn_SOUTH[4]
              --      --      --      -- 
dataIn_SOUTH[5]
              --      --      --      -- 
dataIn_SOUTH[6]
              --      --      --      -- 
dataIn_SOUTH[7]
              --      --      --      -- 
dataIn_SOUTH[8]
              --      --      --      -- 
dataIn_SOUTH[9]
              --      --      --      -- 
dataIn_SOUTH[10]
              --      --      --      -- 
dataIn_SOUTH[11]
              --      --      --      -- 
dataIn_SOUTH[12]
              --      --      --      -- 
dataIn_SOUTH[13]
              --      --      --      -- 
dataIn_SOUTH[14]
              --      --      --      -- 
dataIn_SOUTH[15]
              --      --      --      -- 
dataIn_SOUTH[16]
              --      --      --      -- 
dataIn_SOUTH[17]
              --      --      --      -- 
dataIn_SOUTH[18]
              --      --      --      -- 
dataIn_SOUTH[19]
              --      --      --      -- 
dataIn_SOUTH[20]
              --      --      --      -- 
dataIn_SOUTH[21]
              --      --      --      -- 
dataIn_SOUTH[22]
              --      --      --      -- 
dataIn_SOUTH[23]
              --      --      --      -- 
dataIn_SOUTH[24]
              --      --      --      -- 
dataIn_SOUTH[25]
              --      --      --      -- 
dataIn_SOUTH[26]
              --      --      --      -- 
dataIn_SOUTH[27]
              --      --      --      -- 
dataIn_SOUTH[28]
              --      --      --      -- 
dataIn_SOUTH[29]
              --      --      --      -- 
dataIn_SOUTH[30]
              --      --      --      -- 
dataIn_SOUTH[31]
              --      --      --      -- 
dataIn_WEST[0]
              --      --      --      -- 
dataIn_WEST[1]
              --      --      --      -- 
dataIn_WEST[2]
              --      --      --      -- 
dataIn_WEST[3]
              --      --      --      -- 
dataIn_WEST[4]
              --      --      --      -- 
dataIn_WEST[5]
              --      --      --      -- 
dataIn_WEST[6]
              --      --      --      -- 
dataIn_WEST[7]
              --      --      --      -- 
dataIn_WEST[8]
              --      --      --      -- 
dataIn_WEST[9]
              --      --      --      -- 
dataIn_WEST[10]
              --      --      --      -- 
dataIn_WEST[11]
              --      --      --      -- 
dataIn_WEST[12]
              --      --      --      -- 
dataIn_WEST[13]
              --      --      --      -- 
dataIn_WEST[14]
              --      --      --      -- 
dataIn_WEST[15]
              --      --      --      -- 
dataIn_WEST[16]
              --      --      --      -- 
dataIn_WEST[17]
              --      --      --      -- 
dataIn_WEST[18]
              --      --      --      -- 
dataIn_WEST[19]
              --      --      --      -- 
dataIn_WEST[20]
              --      --      --      -- 
dataIn_WEST[21]
              --      --      --      -- 
dataIn_WEST[22]
              --      --      --      -- 
dataIn_WEST[23]
              --      --      --      -- 
dataIn_WEST[24]
              --      --      --      -- 
dataIn_WEST[25]
              --      --      --      -- 
dataIn_WEST[26]
              --      --      --      -- 
dataIn_WEST[27]
              --      --      --      -- 
dataIn_WEST[28]
              --      --      --      -- 
dataIn_WEST[29]
              --      --      --      -- 
dataIn_WEST[30]
              --      --      --      -- 
dataIn_WEST[31]
              --      --      --      -- 
destinationAddressIn_EAST[0]
              --      --      --      -- 
destinationAddressIn_EAST[1]
              --      --      --      -- 
destinationAddressIn_EAST[2]
              --      --      --      -- 
destinationAddressIn_EAST[3]
              --      --      --      -- 
destinationAddressIn_EAST[4]
              --      --      --      -- 
destinationAddressIn_EAST[5]
              --      --      --      -- 
destinationAddressIn_EAST[6]
              --      --      --      -- 
destinationAddressIn_EAST[7]
              --      --      --      -- 
destinationAddressIn_EAST[8]
              --      --      --      -- 
destinationAddressIn_EAST[9]
              --      --      --      -- 
destinationAddressIn_EAST[10]
              --      --      --      -- 
destinationAddressIn_EAST[11]
              --      --      --      -- 
destinationAddressIn_EAST[12]
              --      --      --      -- 
destinationAddressIn_EAST[13]
              --      --      --      -- 
destinationAddressIn_NORTH[0]
              --      --      --      -- 
destinationAddressIn_NORTH[1]
              --      --      --      -- 
destinationAddressIn_NORTH[2]
              --      --      --      -- 
destinationAddressIn_NORTH[3]
              --      --      --      -- 
destinationAddressIn_NORTH[4]
              --      --      --      -- 
destinationAddressIn_NORTH[5]
              --      --      --      -- 
destinationAddressIn_NORTH[6]
              --      --      --      -- 
destinationAddressIn_NORTH[7]
              --      --      --      -- 
destinationAddressIn_NORTH[8]
              --      --      --      -- 
destinationAddressIn_NORTH[9]
              --      --      --      -- 
destinationAddressIn_NORTH[10]
              --      --      --      -- 
destinationAddressIn_NORTH[11]
              --      --      --      -- 
destinationAddressIn_NORTH[12]
              --      --      --      -- 
destinationAddressIn_NORTH[13]
              --      --      --      -- 
destinationAddressIn_SOUTH[0]
              --      --      --      -- 
destinationAddressIn_SOUTH[1]
              --      --      --      -- 
destinationAddressIn_SOUTH[2]
              --      --      --      -- 
destinationAddressIn_SOUTH[3]
              --      --      --      -- 
destinationAddressIn_SOUTH[4]
              --      --      --      -- 
destinationAddressIn_SOUTH[5]
              --      --      --      -- 
destinationAddressIn_SOUTH[6]
              --      --      --      -- 
destinationAddressIn_SOUTH[7]
              --      --      --      -- 
destinationAddressIn_SOUTH[8]
              --      --      --      -- 
destinationAddressIn_SOUTH[9]
              --      --      --      -- 
destinationAddressIn_SOUTH[10]
              --      --      --      -- 
destinationAddressIn_SOUTH[11]
              --      --      --      -- 
destinationAddressIn_SOUTH[12]
              --      --      --      -- 
destinationAddressIn_SOUTH[13]
              --      --      --      -- 
destinationAddressIn_WEST[0]
              --      --      --      -- 
destinationAddressIn_WEST[1]
              --      --      --      -- 
destinationAddressIn_WEST[2]
              --      --      --      -- 
destinationAddressIn_WEST[3]
              --      --      --      -- 
destinationAddressIn_WEST[4]
              --      --      --      -- 
destinationAddressIn_WEST[5]
              --      --      --      -- 
destinationAddressIn_WEST[6]
              --      --      --      -- 
destinationAddressIn_WEST[7]
              --      --      --      -- 
destinationAddressIn_WEST[8]
              --      --      --      -- 
destinationAddressIn_WEST[9]
              --      --      --      -- 
destinationAddressIn_WEST[10]
              --      --      --      -- 
destinationAddressIn_WEST[11]
              --      --      --      -- 
destinationAddressIn_WEST[12]
              --      --      --      -- 
destinationAddressIn_WEST[13]
              --      --      --      -- 
localRouterAddress[0]
              --      --      --      -- 
localRouterAddress[1]
              --      --      --      -- 
localRouterAddress[2]
              --      --      --      -- 
localRouterAddress[3]
              --      --      --      -- 
localRouterAddress[4]
              --      --      --      -- 
localRouterAddress[5]
              --      --      --      -- 
readIn_EAST   --      --      --      -- 
readIn_NORTH
              --      --      --      -- 
readIn_SOUTH
              --      --      --      -- 
readIn_WEST   --      --      --      -- 
requesterAddressIn_EAST[0]
              --      --      --      -- 
requesterAddressIn_EAST[1]
              --      --      --      -- 
requesterAddressIn_EAST[2]
              --      --      --      -- 
requesterAddressIn_EAST[3]
              --      --      --      -- 
requesterAddressIn_EAST[4]
              --      --      --      -- 
requesterAddressIn_EAST[5]
              --      --      --      -- 
requesterAddressIn_NORTH[0]
              --      --      --      -- 
requesterAddressIn_NORTH[1]
              --      --      --      -- 
requesterAddressIn_NORTH[2]
              --      --      --      -- 
requesterAddressIn_NORTH[3]
              --      --      --      -- 
requesterAddressIn_NORTH[4]
              --      --      --      -- 
requesterAddressIn_NORTH[5]
              --      --      --      -- 
requesterAddressIn_SOUTH[0]
              --      --      --      -- 
requesterAddressIn_SOUTH[1]
              --      --      --      -- 
requesterAddressIn_SOUTH[2]
              --      --      --      -- 
requesterAddressIn_SOUTH[3]
              --      --      --      -- 
requesterAddressIn_SOUTH[4]
              --      --      --      -- 
requesterAddressIn_SOUTH[5]
              --      --      --      -- 
requesterAddressIn_WEST[0]
              --      --      --      -- 
requesterAddressIn_WEST[1]
              --      --      --      -- 
requesterAddressIn_WEST[2]
              --      --      --      -- 
requesterAddressIn_WEST[3]
              --      --      --      -- 
requesterAddressIn_WEST[4]
              --      --      --      -- 
requesterAddressIn_WEST[5]
              --      --      --      -- 
reset         --      --      --      -- 
writeIn_EAST
              --      --      --      -- 
writeIn_NORTH
              --      --      --      -- 
writeIn_SOUTH
              --      --      --      -- 
writeIn_WEST
              --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
dataOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[12]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[13]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[14]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[15]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[16]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[17]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[18]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[19]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[20]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[21]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[22]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[23]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[24]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[25]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[26]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[27]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[28]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[29]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[30]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_EAST[31]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[12]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[13]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[14]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[15]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[16]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[17]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[18]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[19]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[20]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[21]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[22]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[23]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[24]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[25]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[26]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[27]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[28]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[29]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[30]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_NORTH[31]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[12]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[13]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[14]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[15]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[16]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[17]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[18]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[19]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[20]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[21]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[22]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[23]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[24]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[25]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[26]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[27]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[28]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[29]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[30]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_SOUTH[31]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[12]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[13]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[14]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[15]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[16]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[17]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[18]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[19]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[20]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[21]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[22]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[23]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[24]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[25]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[26]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[27]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[28]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[29]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[30]
              3.00    3.00    3.00    3.00  clk       0.00  
dataOut_WEST[31]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[12]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_EAST[13]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[12]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_NORTH[13]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[12]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_SOUTH[13]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[6]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[7]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[8]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[9]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[10]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[11]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[12]
              3.00    3.00    3.00    3.00  clk       0.00  
destinationAddressOut_WEST[13]
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
readOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_EAST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_NORTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[4]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_SOUTH[5]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[0]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[1]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[2]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[3]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[4]
              3.00    3.00    3.00    3.00  clk       0.00  
requesterAddressOut_WEST[5]
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_EAST
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_NORTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_SOUTH
              3.00    3.00    3.00    3.00  clk       0.00  
writeOut_WEST
              3.00    3.00    3.00    3.00  clk       0.00  

1
 
****************************************
Report : compile_options
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
Node                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

router                                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_0                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_3                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_2                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

incomingPortHandler_1                    flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

cacheAccessArbiter                       flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_0                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_3                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_2                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

outputPortArbiter_1                      flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:50 2019
****************************************


  Startpoint: dataIn_EAST[23]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[23] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[23]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[23]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[22]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[22] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[22]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[22]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[21]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[21] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[21]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[21]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[20]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[20] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[20]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[20]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[19]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[19] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[19]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[19]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[18]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[18] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[18]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[18]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[17]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[17] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[17]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[17]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[16]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[16] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[16]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[16]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[15]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[15] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[15]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[15]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[14]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[14] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[14]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[14]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[13]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[13] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[13]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[13]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[12]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[12] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[12]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[12]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[11]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[11] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[11]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[11]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[10]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[10] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[10]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[10]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[9]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[9] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[9]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[9]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[8]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[8] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[8]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[8]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[7]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[7] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[7]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[7]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[6]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[6] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[6]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[6]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[5]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[5] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[5]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[5]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[4]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[4] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[4]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[4]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[3]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[3] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[3]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[3]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[2]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[2] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[2]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[2]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[1]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[1] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[1]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[1]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[0]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[0] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[0]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[0]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[5]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[5] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[4]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[4] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[3] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[2] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[1] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_WEST[0] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_WEST_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_WEST_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[3] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[0] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[22]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[22] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[22]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[22]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[21]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[21] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[21]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[21]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[20]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[20] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[20]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[20]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[19]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[19] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[19]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[19]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[18]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[18] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[18]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[18]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[17]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[17] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[17]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[17]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[16]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[16] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[16]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[16]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[15]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[15] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[15]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[15]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[14]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[14] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[14]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[14]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[13]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[13] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[13]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[13]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[12]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[12] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[12]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[12]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[9]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[9] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[9]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[9]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[1]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[1] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[1]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[1]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[5] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[4] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[3] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[2] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[1] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_SOUTH[0] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_SOUTH_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_SOUTH_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[5] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[4] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[2] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_NORTH[1] (in)                        0.00       0.00 f
  rtr/requesterAddressInBuffer_NORTH_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_NORTH_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[5]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[5] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[4]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[4] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[3] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[2] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[1] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: requesterAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: rtr/requesterAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  requesterAddressIn_EAST[0] (in)                         0.00       0.00 f
  rtr/requesterAddressInBuffer_EAST_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/requesterAddressInBuffer_EAST_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[12]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[12] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[12]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[12]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[7]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[7] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[7]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[7]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[6]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[6] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[6]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[6]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[5]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[5] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[4]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[4] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[3]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[3] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[2]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[2] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[1]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[1] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_WEST[0]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[0] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_WEST_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[12]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[12] (in)                     0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[12]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[12]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[7]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[7] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[7]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[7]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[6]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[6] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[6]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[6]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[5] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[4] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[3] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[2] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[1] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[0] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_SOUTH_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[12]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[12] (in)                     0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[12]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[12]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[7]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[7] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[7]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[7]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[6]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[6] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[6]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[6]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[5] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[4] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[3] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[2] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[1] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[0] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_NORTH_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[12]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[12] (in)                      0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[12]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[12]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[7]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[7] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[7]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[7]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[6]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[6] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[6]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[6]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[5]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[5] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[5]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[5]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[4]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[4] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[4]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[4]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[3]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[3] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[3]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[3]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[2]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[2] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[2]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[2]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[1]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[1] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[1]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[1]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: destinationAddressIn_EAST[0]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[0] (in)                       0.00       0.00 f
  rtr/destinationAddressInBuffer_EAST_reg[0]/D (DFFTRX2TS)
                                                          0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[31]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[31] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[31]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[31]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[30]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[30] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[30]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[30]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[29]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[29] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[29]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[29]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[28]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[28] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[28]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[28]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[27]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[27] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[27]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[27]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[26]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[26] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[26]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[26]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[25]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[25] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[25]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[25]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[24]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[24] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[24]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[24]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[23]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[23] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[23]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[23]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[11]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[11] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[11]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[11]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[10]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[10] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[10]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[10]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[8]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[8] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[8]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[8]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[7]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[7] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[7]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[7]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[6]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[6] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[6]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[6]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[5]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[5] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[5]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[5]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[4]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[4] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[4]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[4]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[3]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[3] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[3]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[3]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[2]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[2] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[2]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[2]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_WEST[0]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_WEST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_WEST[0] (in)                                     0.00       0.00 f
  rtr/dataInBuffer_WEST_reg[0]/D (DFFTRX2TS)              0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_WEST_reg[0]/CK (DFFTRX2TS)             0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[31]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[31] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[31]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[31]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[30]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[30] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[30]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[30]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[29]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[29] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[29]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[29]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[28]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[28] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[28]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[28]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[27]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[27] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[27]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[27]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[26]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[26] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[26]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[26]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[25]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[25] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[25]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[25]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[24]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[24] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[24]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[24]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[23]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[23] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[23]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[23]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[22]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[22] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[22]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[22]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[21]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[21] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[21]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[21]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[20]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[20] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[20]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[20]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[19]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[19] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[19]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[19]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[18]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[18] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[18]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[18]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[17]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[17] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[17]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[17]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[16]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[16] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[16]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[16]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[15]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[15] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[15]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[15]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[14]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[14] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[14]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[14]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[13]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[13] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[13]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[13]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[12]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[12] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[12]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[12]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[11]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[11] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[11]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[11]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[10]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[10] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[10]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[10]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[9]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[9] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[9]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[9]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[8]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[8] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[8]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[8]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[7]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[7] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[7]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[7]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[6]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[6] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[6]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[6]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[5]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[5] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[5]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[5]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[4]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[4] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[4]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[4]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[3]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[3] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[3]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[3]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[2]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[2] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[2]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[2]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[1]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[1] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[1]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[1]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_SOUTH[0]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_SOUTH[0] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_SOUTH_reg[0]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[0]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[31]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[31] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[31]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[31]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[30]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[30] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[30]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[30]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[29]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[29] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[29]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[29]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[28]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[28] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[28]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[28]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[27]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[27] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[27]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[27]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[26]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[26] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[26]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[26]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[25]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[25] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[25]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[25]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[24]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[24] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[24]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[24]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[23]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[23] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[23]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[23]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[22]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[22] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[22]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[22]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[21]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[21] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[21]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[21]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[20]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[20] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[20]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[20]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[19]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[19] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[19]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[19]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[18]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[18] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[18]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[18]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[17]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[17] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[17]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[17]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[16]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[16] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[16]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[16]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[15]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[15] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[15]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[15]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[14]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[14] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[14]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[14]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[13]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[13] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[13]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[13]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[12]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[12] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[12]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[12]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[11]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[11] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[11]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[11]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[10]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[10] (in)                                   0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[10]/D (DFFTRX2TS)            0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[10]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[9]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[9] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[9]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[9]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[8]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[8] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[8]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[8]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[7]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[7] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[7]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[7]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[6]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[6] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[6]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[6]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[5]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[5] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[5]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[5]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[4]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[4] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[4]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[4]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[3]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[3] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[3]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[3]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[2]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[2] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[2]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[2]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[1]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[1] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[1]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[1]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_NORTH[0]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_NORTH[0] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_NORTH_reg[0]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[0]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[31]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[31] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[31]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[31]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[30]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[30] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[30]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[30]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[29]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[29] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[29]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[29]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[28]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[28] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[28]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[28]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[27]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[27] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[27]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[27]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[26]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[26] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[26]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[26]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[25]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[25] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[25]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[25]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: dataIn_EAST[24]
              (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_EAST_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  dataIn_EAST[24] (in)                                    0.00       0.00 f
  rtr/dataInBuffer_EAST_reg[24]/D (DFFTRX2TS)             0.00       0.00 f
  data arrival time                                                  0.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_EAST_reg[24]/CK (DFFTRX2TS)            0.00       0.00 r
  library hold time                                       0.50       0.50
  data required time                                                 0.50
  --------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: reset (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  U1/Y (INVXLTS)                                          0.08       0.08 f
  rtr/destinationAddressInBuffer_EAST_reg[0]/RN (DFFTRX2TS)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[0]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: reset (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_SOUTH_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  U1/Y (INVXLTS)                                          0.08       0.08 f
  rtr/dataInBuffer_SOUTH_reg[21]/RN (DFFTRX2TS)           0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_SOUTH_reg[21]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: reset (input port clocked by clk)
  Endpoint: rtr/dataInBuffer_NORTH_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  reset (in)                                              0.00       0.00 r
  U1/Y (INVXLTS)                                          0.08       0.08 f
  rtr/dataInBuffer_NORTH_reg[19]/RN (DFFTRX2TS)           0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/dataInBuffer_NORTH_reg[19]/CK (DFFTRX2TS)           0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: destinationAddressIn_WEST[13]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[13] (in)                      0.00       0.00 f
  U2/Y (INVXLTS)                                          0.08       0.08 r
  U3/Y (INVXLTS)                                          0.11       0.19 f
  rtr/destinationAddressInBuffer_WEST_reg[13]/D (DFFTRX2TS)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[13]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: destinationAddressIn_SOUTH[13]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[13] (in)                     0.00       0.00 f
  U6/Y (INVXLTS)                                          0.08       0.08 r
  U7/Y (INVXLTS)                                          0.11       0.19 f
  rtr/destinationAddressInBuffer_SOUTH_reg[13]/D (DFFTRX2TS)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[13]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: destinationAddressIn_NORTH[13]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[13] (in)                     0.00       0.00 f
  U8/Y (INVXLTS)                                          0.08       0.08 r
  U9/Y (INVXLTS)                                          0.11       0.19 f
  rtr/destinationAddressInBuffer_NORTH_reg[13]/D (DFFTRX2TS)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[13]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: destinationAddressIn_EAST[13]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[13] (in)                      0.00       0.00 f
  U4/Y (INVXLTS)                                          0.08       0.08 r
  U5/Y (INVXLTS)                                          0.11       0.19 f
  rtr/destinationAddressInBuffer_EAST_reg[13]/D (DFFTRX2TS)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[13]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: destinationAddressIn_WEST[11]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[11] (in)                      0.00       0.00 f
  U10/Y (INVXLTS)                                         0.08       0.08 r
  U11/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_WEST_reg[11]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[11]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: destinationAddressIn_SOUTH[11]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[11] (in)                     0.00       0.00 f
  U14/Y (INVXLTS)                                         0.08       0.08 r
  U15/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_SOUTH_reg[11]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[11]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: destinationAddressIn_NORTH[11]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[11] (in)                     0.00       0.00 f
  U16/Y (INVXLTS)                                         0.08       0.08 r
  U17/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_NORTH_reg[11]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[11]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: destinationAddressIn_EAST[11]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[11] (in)                      0.00       0.00 f
  U12/Y (INVXLTS)                                         0.08       0.08 r
  U13/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_EAST_reg[11]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[11]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: writeIn_WEST
              (input port clocked by clk)
  Endpoint: rtr/writeInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_WEST (in)                                       0.00       0.00 f
  U18/Y (INVXLTS)                                         0.08       0.08 r
  U19/Y (INVXLTS)                                         0.12       0.20 f
  rtr/writeInBuffer_WEST_reg/D (DFFTRX2TS)                0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/writeInBuffer_WEST_reg/CK (DFFTRX2TS)               0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: writeIn_SOUTH
              (input port clocked by clk)
  Endpoint: rtr/writeInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_SOUTH (in)                                      0.00       0.00 f
  U22/Y (INVXLTS)                                         0.08       0.08 r
  U23/Y (INVXLTS)                                         0.12       0.20 f
  rtr/writeInBuffer_SOUTH_reg/D (DFFTRX2TS)               0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/writeInBuffer_SOUTH_reg/CK (DFFTRX2TS)              0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: writeIn_NORTH
              (input port clocked by clk)
  Endpoint: rtr/writeInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_NORTH (in)                                      0.00       0.00 f
  U24/Y (INVXLTS)                                         0.08       0.08 r
  U25/Y (INVXLTS)                                         0.12       0.20 f
  rtr/writeInBuffer_NORTH_reg/D (DFFTRX2TS)               0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/writeInBuffer_NORTH_reg/CK (DFFTRX2TS)              0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: writeIn_EAST
              (input port clocked by clk)
  Endpoint: rtr/writeInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  writeIn_EAST (in)                                       0.00       0.00 f
  U20/Y (INVXLTS)                                         0.08       0.08 r
  U21/Y (INVXLTS)                                         0.12       0.20 f
  rtr/writeInBuffer_EAST_reg/D (DFFTRX2TS)                0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/writeInBuffer_EAST_reg/CK (DFFTRX2TS)               0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: readIn_WEST
              (input port clocked by clk)
  Endpoint: rtr/readInBuffer_WEST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  readIn_WEST (in)                                        0.00       0.00 f
  U26/Y (INVXLTS)                                         0.08       0.08 r
  U27/Y (INVXLTS)                                         0.12       0.20 f
  rtr/readInBuffer_WEST_reg/D (DFFTRX2TS)                 0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/readInBuffer_WEST_reg/CK (DFFTRX2TS)                0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: readIn_SOUTH
              (input port clocked by clk)
  Endpoint: rtr/readInBuffer_SOUTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  readIn_SOUTH (in)                                       0.00       0.00 f
  U30/Y (INVXLTS)                                         0.08       0.08 r
  U31/Y (INVXLTS)                                         0.12       0.20 f
  rtr/readInBuffer_SOUTH_reg/D (DFFTRX2TS)                0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/readInBuffer_SOUTH_reg/CK (DFFTRX2TS)               0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: readIn_NORTH
              (input port clocked by clk)
  Endpoint: rtr/readInBuffer_NORTH_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  readIn_NORTH (in)                                       0.00       0.00 f
  U32/Y (INVXLTS)                                         0.08       0.08 r
  U33/Y (INVXLTS)                                         0.12       0.20 f
  rtr/readInBuffer_NORTH_reg/D (DFFTRX2TS)                0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/readInBuffer_NORTH_reg/CK (DFFTRX2TS)               0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: readIn_EAST
              (input port clocked by clk)
  Endpoint: rtr/readInBuffer_EAST_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  readIn_EAST (in)                                        0.00       0.00 f
  U28/Y (INVXLTS)                                         0.08       0.08 r
  U29/Y (INVXLTS)                                         0.12       0.20 f
  rtr/readInBuffer_EAST_reg/D (DFFTRX2TS)                 0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/readInBuffer_EAST_reg/CK (DFFTRX2TS)                0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: destinationAddressIn_WEST[8]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[8] (in)                       0.00       0.00 f
  U34/Y (INVXLTS)                                         0.08       0.08 r
  U35/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_WEST_reg[8]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[8]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: destinationAddressIn_SOUTH[8]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[8] (in)                      0.00       0.00 f
  U38/Y (INVXLTS)                                         0.08       0.08 r
  U39/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_SOUTH_reg[8]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[8]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: destinationAddressIn_NORTH[8]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[8] (in)                      0.00       0.00 f
  U40/Y (INVXLTS)                                         0.08       0.08 r
  U41/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_NORTH_reg[8]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[8]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: destinationAddressIn_EAST[8]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[8] (in)                       0.00       0.00 f
  U36/Y (INVXLTS)                                         0.08       0.08 r
  U37/Y (INVXLTS)                                         0.12       0.20 f
  rtr/destinationAddressInBuffer_EAST_reg[8]/D (DFFTRX2TS)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[8]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.45       0.45
  data required time                                                 0.45
  --------------------------------------------------------------------------
  data required time                                                 0.45
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: destinationAddressIn_WEST[9]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[9] (in)                       0.00       0.00 f
  U46/Y (INVXLTS)                                         0.08       0.08 r
  U47/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_WEST_reg[9]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[9]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: destinationAddressIn_SOUTH[9]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[9] (in)                      0.00       0.00 f
  U50/Y (INVXLTS)                                         0.08       0.08 r
  U51/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_SOUTH_reg[9]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[9]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: destinationAddressIn_NORTH[9]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[9] (in)                      0.00       0.00 f
  U52/Y (INVXLTS)                                         0.08       0.08 r
  U53/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_NORTH_reg[9]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[9]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: destinationAddressIn_EAST[9]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[9] (in)                       0.00       0.00 f
  U48/Y (INVXLTS)                                         0.08       0.08 r
  U49/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_EAST_reg[9]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[9]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.44       0.44
  data required time                                                 0.44
  --------------------------------------------------------------------------
  data required time                                                 0.44
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: destinationAddressIn_WEST[10]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_WEST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_WEST[10] (in)                      0.00       0.00 f
  U56/Y (INVXLTS)                                         0.08       0.08 r
  U57/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_WEST_reg[10]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_WEST_reg[10]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.43       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: destinationAddressIn_SOUTH[10]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_SOUTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_SOUTH[10] (in)                     0.00       0.00 f
  U60/Y (INVXLTS)                                         0.08       0.08 r
  U61/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_SOUTH_reg[10]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_SOUTH_reg[10]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.43       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: destinationAddressIn_NORTH[10]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_NORTH_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_NORTH[10] (in)                     0.00       0.00 f
  U62/Y (INVXLTS)                                         0.08       0.08 r
  U63/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_NORTH_reg[10]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_NORTH_reg[10]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.43       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: destinationAddressIn_EAST[10]
              (input port clocked by clk)
  Endpoint: rtr/destinationAddressInBuffer_EAST_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  destinationAddressIn_EAST[10] (in)                      0.00       0.00 f
  U58/Y (INVXLTS)                                         0.08       0.08 r
  U59/Y (INVXLTS)                                         0.14       0.22 f
  rtr/destinationAddressInBuffer_EAST_reg[10]/D (DFFTRX2TS)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/destinationAddressInBuffer_EAST_reg[10]/CK (DFFTRX2TS)
                                                          0.00       0.00 r
  library hold time                                       0.43       0.43
  data required time                                                 0.43
  --------------------------------------------------------------------------
  data required time                                                 0.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


    Net: destinationAddressIn_EAST[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: localRouterAddress[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: readIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: reset

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_EAST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_NORTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_SOUTH

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: writeIn_WEST

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_EAST[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_NORTH[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_SOUTH[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: dataIn_WEST[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_EAST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_NORTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_SOUTH[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: destinationAddressIn_WEST[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_EAST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_NORTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_SOUTH[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: requesterAddressIn_WEST[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Design: Node

    max_area               0.00
  - Current Area       227196.00
  ------------------------------
    Slack              -227196.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : Node
Version: J-2014.09-SP2
Date   : Wed May 15 21:06:51 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][1]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2836/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U759/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][3]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2832/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U757/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][2]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2834/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U758/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][4]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2830/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U756/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][1]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2836/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U759/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][3]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2832/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U757/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][2]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2834/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U758/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][4]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.15 f
  rtr/outNorth/U2830/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U756/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][1]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2836/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U759/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][3]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2832/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U757/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][2]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2834/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U758/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][4]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2830/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U756/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][1]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2836/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U759/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][3]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2832/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U757/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][2]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2834/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U758/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][4]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2830/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U756/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][1]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2836/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U759/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][1]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][3]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2832/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U757/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][3]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][2]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2834/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U758/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][2]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rtr/inNorth/outputPortSelect_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rtr/outNorth/requesterAddressbuffer_reg[6][4]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rtr/inNorth/outputPortSelect_reg[0]/CK (DFFHQX1TS)      0.00 #     0.00 r
  rtr/inNorth/outputPortSelect_reg[0]/Q (DFFHQX1TS)       0.84       0.84 r
  rtr/inNorth/outputPortSelect[0] (incomingPortHandler_0)
                                                          0.00       0.84 r
  rtr/outNorth/selectBit_NORTH (outputPortArbiter_0)      0.00       0.84 r
  rtr/outNorth/U479/Y (INVX2TS)                           0.11       0.95 f
  rtr/outNorth/U132/Y (OR2X2TS)                           0.28       1.23 f
  rtr/outNorth/U203/Y (INVX1TS)                           0.15       1.38 r
  rtr/outNorth/U2686/Y (OAI2BB2XLTS)                      0.27       1.64 r
  rtr/outNorth/U131/Y (CLKAND2X2TS)                       0.30       1.95 r
  rtr/outNorth/U195/Y (INVXLTS)                           0.10       2.05 f
  rtr/outNorth/U472/Y (INVX2TS)                           0.10       2.15 r
  rtr/outNorth/U593/Y (NAND2X1TS)                         0.15       2.30 f
  rtr/outNorth/U58/Y (NAND2X1TS)                          0.18       2.48 r
  rtr/outNorth/U64/Y (NOR2X1TS)                           0.14       2.62 f
  rtr/outNorth/U598/Y (NOR2BX1TS)                         0.31       2.93 f
  rtr/outNorth/U80/Y (NOR3X1TS)                           0.23       3.16 r
  rtr/outNorth/U1944/Y (OA22X1TS)                         0.42       3.58 r
  rtr/outNorth/U1448/Y (CLKBUFX2TS)                       0.24       3.82 r
  rtr/outNorth/U186/Y (AOI21X1TS)                         0.10       3.92 f
  rtr/outNorth/U2/Y (NAND2XLTS)                           0.26       4.17 r
  rtr/outNorth/U274/Y (INVXLTS)                           0.24       4.41 f
  rtr/outNorth/U55/Y (CLKBUFX2TS)                         0.27       4.68 f
  rtr/outNorth/U1235/Y (CLKBUFX2TS)                       0.23       4.91 f
  rtr/outNorth/U1163/Y (CLKBUFX2TS)                       0.23       5.14 f
  rtr/outNorth/U2830/Y (AOI222XLTS)                       0.53       5.68 r
  rtr/outNorth/U756/Y (OAI211XLTS)                        0.28       5.96 f
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/D (DFFNSRXLTS)
                                                          0.00       5.96 f
  data arrival time                                                  5.96

  clock clk (fall edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  rtr/outNorth/requesterAddressbuffer_reg[6][4]/CKN (DFFNSRXLTS)
                                                          0.00       6.00 f
  library setup time                                     -0.04       5.96
  data required time                                                 5.96
  --------------------------------------------------------------------------
  data required time                                                 5.96
  data arrival time                                                 -5.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
