# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ProiectBun.srcs/sources_1/ip/blk_mem_gen_0_3/sim/blk_mem_gen_0.v" \
"../../../../ProiectBun.srcs/sources_1/ip/mem_filter_1/sim/mem_filter.v" \
"../../../../ProiectBun.srcs/sources_1/ip/ROM/sim/ROM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
