NDFramePage.OnPageTitleLoaded("File15:uvm_sequence_item.svh","uvm_sequence_item.svh");NDSummary.OnSummaryLoaded("File15:uvm_sequence_item.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[990,0,0,"uvm_sequence_item","uvm_sequence_item"],[991,0,1,"new","uvm_sequence_item.new"],[992,0,1,"get_sequence_id","uvm_sequence_item.get_sequence_id"],[993,0,1,"set_item_context","uvm_sequence_item.set_item_context"],[994,0,1,"set_use_sequence_info","uvm_sequence_item.set_use_sequence_info"],[995,0,1,"get_use_sequence_info","uvm_sequence_item.get_use_sequence_info"],[996,0,1,"set_id_info","uvm_sequence_item.set_id_info"],[997,0,1,"set_sequencer","uvm_sequence_item.set_sequencer"],[998,0,1,"get_sequencer","uvm_sequence_item.get_sequencer"],[999,0,1,"set_parent_sequence","uvm_sequence_item.set_parent_sequence"],[1000,0,1,"get_parent_sequence","uvm_sequence_item.get_parent_sequence"],[1001,0,1,"set_depth","uvm_sequence_item.set_depth"],[1002,0,1,"get_depth","uvm_sequence_item.get_depth"],[1003,0,1,"is_item","uvm_sequence_item.is_item"],[1004,0,1,"get_root_sequence_name","uvm_sequence_item.get_root_sequence_name"],[1005,0,1,"get_root_sequence","uvm_sequence_item.get_root_sequence"],[1006,0,1,"get_sequence_path","uvm_sequence_item.get_sequence_path"],[1007,0,2,"Reporting Interface","uvm_sequence_item.Reporting_Interface"],[1008,0,1,"uvm_report_info","uvm_sequence_item.uvm_report_info"],[1009,0,1,"uvm_report_warning","uvm_sequence_item.uvm_report_warning"],[1010,0,1,"uvm_report_error","uvm_sequence_item.uvm_report_error"],[1011,0,1,"uvm_report_fatal","uvm_sequence_item.uvm_report_fatal"]]);