// Seed: 676901843
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2
);
  wire id_4;
  ;
  parameter id_5 = 1'd0;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd82,
    parameter id_3  = 32'd57,
    parameter id_4  = 32'd88,
    parameter id_9  = 32'd76
) (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    input tri _id_3,
    input supply1 _id_4,
    input tri0 id_5,
    input tri1 id_6
    , _id_12,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 _id_9
    , id_13,
    input tri0 id_10
);
  wire id_14;
  wire [-1 : id_12] id_15;
  logic [id_4 : id_3] id_16;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_1
  );
  wire [1 : id_9] id_17;
endmodule
