0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.srcs/sim_1/new/CLA_tb.v,1688546049,verilog,,,,CLA_tb,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.srcs/sources_1/new/CLA.v,1688546062,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_final/cla_final.srcs/sim_1/new/CLA_tb.v,,CLA,,,,,,,,
