Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 100e81e0c6024c8ebff16613cb41a7fe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_by_4.v" Line 1. Module add_by_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_to_ImmExt.v" Line 1. Module add_to_ImmExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/PC.v" Line 3. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/reg_file.v" Line 4. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/imm_ext.v" Line 3. Module imm_ext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu.v" Line 8. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/ctrl_unit.v" Line 1. Module ctrl_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/main_decoder.v" Line 3. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu_decoder.v" Line 3. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/instr_mem.v" Line 3. Module instr_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/data_mem.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_by_4.v" Line 1. Module add_by_4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/add_to_ImmExt.v" Line 1. Module add_to_ImmExt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/PC.v" Line 3. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/reg_file.v" Line 4. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/imm_ext.v" Line 3. Module imm_ext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu.v" Line 8. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/mux_2.v" Line 1. Module mux_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/ctrl_unit.v" Line 1. Module ctrl_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/main_decoder.v" Line 3. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/alu_decoder.v" Line 3. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/instr_mem.v" Line 3. Module instr_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "G:/DIC ITI/RISC-V/riscv-vivado/risc-v/risc-v.srcs/sources_1/imports/risc-v/data_mem.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_by_4
Compiling module xil_defaultlib.add_to_ImmExt
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_ext
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
