Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:\Dropbox\numerical-fpga-thesis\sockit --output-directory=E:\Dropbox\numerical-fpga-thesis\sockit\memory_io --report-file=bsf:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\memory_io.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8 --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=E:\Dropbox\numerical-fpga-thesis\sockit\memory_io.qsys --remove-qsys-generate-warning
Progress: Loading sockit/memory_io.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding data_control_0 [data_control 1.0]
Progress: Parameterizing module data_control_0
Progress: Adding data_in_0 [data_in 1.0]
Progress: Parameterizing module data_in_0
Progress: Adding data_out_0 [data_out 1.0]
Progress: Parameterizing module data_out_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: memory_io.hps_0: HPS Main PLL counter settings: n = 0  m = 47
Info: memory_io.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: memory_io.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:\Dropbox\numerical-fpga-thesis\sockit --output-directory=E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\synthesis --file-set=QUARTUS_SYNTH --report-file=html:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\memory_io.html --report-file=sopcinfo:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io.sopcinfo --report-file=cmp:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\memory_io.cmp --report-file=qip:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\synthesis\memory_io.qip --report-file=svd:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\synthesis\memory_io.svd --report-file=regmap:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\synthesis\memory_io.regmap --report-file=xml:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\memory_io.xml --report-file=debuginfo:E:\Dropbox\numerical-fpga-thesis\sockit\memory_io\synthesis\memory_io.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8 --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=E:\Dropbox\numerical-fpga-thesis\sockit\memory_io.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading sockit/memory_io.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding data_control_0 [data_control 1.0]
Progress: Parameterizing module data_control_0
Progress: Adding data_in_0 [data_in 1.0]
Progress: Parameterizing module data_in_0
Progress: Adding data_out_0 [data_out 1.0]
Progress: Parameterizing module data_out_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: memory_io.hps_0: HPS Main PLL counter settings: n = 0  m = 47
Info: memory_io.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: memory_io.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: memory_io: Generating memory_io "memory_io" for QUARTUS_SYNTH
Info: data_control_0: "memory_io" instantiated data_control "data_control_0"
Info: data_in_0: "memory_io" instantiated data_in "data_in_0"
Info: data_out_0: "memory_io" instantiated data_out "data_out_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 47
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "memory_io" instantiated altera_hps "hps_0"
Info: mm_interconnect_0: "memory_io" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "memory_io" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: data_out_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "data_out_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: data_out_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "data_out_0_avalon_slave_0_agent"
Info: data_out_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "data_out_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_sc_fifo.v
Info: data_out_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "data_out_0_avalon_slave_0_burst_adapter"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: memory_io: Done "memory_io" with 22 modules, 76 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
