Classic Timing Analyzer report for PIC
Tue Dec 17 23:16:24 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.244 ns                         ; nrst                       ; pc_reg:inst10|stack_popped[10]        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 25.310 ns                        ; port_io:inst12|latch[1]    ; next_pc[6]                            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 6.018 ns                         ; portb[2]                   ; port_io:inst12|latch[2]               ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 27.78 MHz ( period = 35.996 ns ) ; port_io:inst12|latch[1]    ; controller:inst3|presState.fetch_only ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ram_mem:inst14|mem1[23][7] ; ram_mem:inst14|dbus_out[7]$latch      ; clk        ; clk      ; 2036         ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                                       ;            ;          ; 2036         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+---------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 27.78 MHz ( period = 35.996 ns )                    ; port_io:inst12|latch[1]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.367 ns                ;
; N/A                                     ; 27.84 MHz ( period = 35.918 ns )                    ; port_io:inst12|latch[0]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 27.88 MHz ( period = 35.872 ns )                    ; port_io:inst13|latch[0]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.659 ns                ;
; N/A                                     ; 27.98 MHz ( period = 35.742 ns )                    ; port_io:inst12|latch[4]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.226 ns                ;
; N/A                                     ; 28.12 MHz ( period = 35.564 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.995 ns                ;
; N/A                                     ; 28.18 MHz ( period = 35.490 ns )                    ; port_io:inst12|latch[3]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.138 ns                ;
; N/A                                     ; 28.18 MHz ( period = 35.484 ns )                    ; port_io:inst12|latch[2]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.130 ns                ;
; N/A                                     ; 28.18 MHz ( period = 35.482 ns )                    ; port_io:inst13|latch[1]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 28.19 MHz ( period = 35.478 ns )                    ; port_io:inst13|latch[4]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.453 ns                ;
; N/A                                     ; 28.28 MHz ( period = 35.360 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.361 ns                ;
; N/A                                     ; 28.29 MHz ( period = 35.352 ns )                    ; port_io:inst13|latch[2]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.421 ns                ;
; N/A                                     ; 28.30 MHz ( period = 35.338 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 28.33 MHz ( period = 35.294 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 28.34 MHz ( period = 35.282 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.306 ns                ;
; N/A                                     ; 28.35 MHz ( period = 35.278 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 28.36 MHz ( period = 35.260 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.321 ns                ;
; N/A                                     ; 28.38 MHz ( period = 35.236 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.653 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.214 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 28.40 MHz ( period = 35.206 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.355 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.200 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.200 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 28.45 MHz ( period = 35.154 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 28.47 MHz ( period = 35.128 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 28.49 MHz ( period = 35.106 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.220 ns                ;
; N/A                                     ; 28.50 MHz ( period = 35.084 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.235 ns                ;
; N/A                                     ; 28.50 MHz ( period = 35.082 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.647 ns                ;
; N/A                                     ; 28.53 MHz ( period = 35.046 ns )                    ; ram_mem:inst14|dbus_out[5]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.732 ns                ;
; N/A                                     ; 28.54 MHz ( period = 35.036 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.199 ns                ;
; N/A                                     ; 28.55 MHz ( period = 35.024 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.864 ns                ;
; N/A                                     ; 28.56 MHz ( period = 35.008 ns )                    ; port_io:inst12|latch[5]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 28.57 MHz ( period = 35.004 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.209 ns                ;
; N/A                                     ; 28.57 MHz ( period = 35.000 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 28.57 MHz ( period = 34.998 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.859 ns                ;
; N/A                                     ; 28.58 MHz ( period = 34.990 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 28.58 MHz ( period = 34.990 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.860 ns                ;
; N/A                                     ; 28.61 MHz ( period = 34.958 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.144 ns                ;
; N/A                                     ; 28.61 MHz ( period = 34.956 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 7.844 ns                ;
; N/A                                     ; 28.61 MHz ( period = 34.952 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.214 ns                ;
; N/A                                     ; 28.61 MHz ( period = 34.952 ns )                    ; ram_mem:inst14|dbus_out[6]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.686 ns                ;
; N/A                                     ; 28.62 MHz ( period = 34.940 ns )                    ; port_io:inst12|latch[1]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 28.63 MHz ( period = 34.928 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 28.63 MHz ( period = 34.926 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.154 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.922 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.805 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.920 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.804 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.914 ns )                    ; port_io:inst12|latch[1]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.912 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.491 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.912 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.805 ns                ;
; N/A                                     ; 28.64 MHz ( period = 34.912 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.805 ns                ;
; N/A                                     ; 28.65 MHz ( period = 34.906 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 28.66 MHz ( period = 34.886 ns )                    ; ram_mem:inst14|dbus_out[3]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 28.67 MHz ( period = 34.880 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.501 ns                ;
; N/A                                     ; 28.67 MHz ( period = 34.878 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 7.789 ns                ;
; N/A                                     ; 28.67 MHz ( period = 34.876 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 28.67 MHz ( period = 34.874 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 28.68 MHz ( period = 34.866 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 28.68 MHz ( period = 34.866 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; port_io:inst12|latch[0]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 7.769 ns                ;
; N/A                                     ; 28.69 MHz ( period = 34.854 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.132 ns                ;
; N/A                                     ; 28.69 MHz ( period = 34.850 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[37][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.791 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.848 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.124 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.846 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.633 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.846 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.474 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.844 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.174 ns                ;
; N/A                                     ; 28.70 MHz ( period = 34.842 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 28.71 MHz ( period = 34.836 ns )                    ; port_io:inst12|latch[0]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 28.71 MHz ( period = 34.832 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.136 ns                ;
; N/A                                     ; 28.71 MHz ( period = 34.832 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.147 ns                ;
; N/A                                     ; 28.71 MHz ( period = 34.826 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.139 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.824 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.820 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.462 ns                ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; port_io:inst13|latch[0]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 8.116 ns                ;
; N/A                                     ; 28.73 MHz ( period = 34.808 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 28.74 MHz ( period = 34.800 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[28][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.760 ns                ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[20][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 28.74 MHz ( period = 34.790 ns )                    ; port_io:inst13|latch[0]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.802 ns                ;
; N/A                                     ; 28.75 MHz ( period = 34.784 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[16][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.769 ns                ;
; N/A                                     ; 28.75 MHz ( period = 34.782 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.058 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.776 ns )                    ; ram_mem:inst14|dbus_out[0]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.599 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.774 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.983 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.772 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.776 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.772 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[37][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.768 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.766 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.768 ns                ;
; N/A                                     ; 28.76 MHz ( period = 34.766 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.119 ns                ;
; N/A                                     ; 28.77 MHz ( period = 34.764 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 28.77 MHz ( period = 34.760 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.091 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.068 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.750 ns )                    ; port_io:inst13|latch[3]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.121 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.746 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 28.78 MHz ( period = 34.744 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.718 ns                ;
; N/A                                     ; 28.79 MHz ( period = 34.736 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 28.79 MHz ( period = 34.736 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[37][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.083 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[36][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.722 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[28][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.466 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[41][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.750 ns                ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[20][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.704 ns                ;
; N/A                                     ; 28.81 MHz ( period = 34.716 ns )                    ; port_io:inst13|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.415 ns                ;
; N/A                                     ; 28.81 MHz ( period = 34.706 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[16][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 28.82 MHz ( period = 34.702 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 28.82 MHz ( period = 34.700 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.126 ns                ;
; N/A                                     ; 28.82 MHz ( period = 34.694 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.118 ns                ;
; N/A                                     ; 28.82 MHz ( period = 34.694 ns )                    ; port_io:inst13|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.430 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.692 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.468 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.690 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.688 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.441 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.688 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.686 ns )                    ; port_io:inst12|latch[4]          ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 28.83 MHz ( period = 34.684 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem0[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 28.84 MHz ( period = 34.676 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[28][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.052 ns                ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[20][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 28.85 MHz ( period = 34.660 ns )                    ; port_io:inst12|latch[4]          ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 8.369 ns                ;
; N/A                                     ; 28.85 MHz ( period = 34.660 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem0[16][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.061 ns                ;
; N/A                                     ; 28.85 MHz ( period = 34.658 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 28.86 MHz ( period = 34.648 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[16][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.694 ns                ;
; N/A                                     ; 28.86 MHz ( period = 34.648 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[48][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.694 ns                ;
; N/A                                     ; 28.86 MHz ( period = 34.648 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[36][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.644 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.642 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[41][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.695 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.638 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[45][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.683 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.636 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.866 ns                ;
; N/A                                     ; 28.87 MHz ( period = 34.634 ns )                    ; port_io:inst13|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 28.89 MHz ( period = 34.610 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 28.90 MHz ( period = 34.604 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 28.90 MHz ( period = 34.602 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem0[36][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.015 ns                ;
; N/A                                     ; 28.90 MHz ( period = 34.598 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[46][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.676 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.596 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem1[41][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.042 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.596 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[37][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.596 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[52][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.656 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.594 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[55][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.638 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.594 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[26][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.594 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[18][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.650 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.590 ns )                    ; port_io:inst12|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.580 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[24][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.576 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.495 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.574 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[12][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.649 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.572 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a0~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.572 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.837 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.570 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[16][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.570 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[48][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.568 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 8.488 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.566 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.487 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.564 ns )                    ; port_io:inst13|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a7~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.997 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.564 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.815 ns                ;
; N/A                                     ; 28.93 MHz ( period = 34.562 ns )                    ; port_io:inst13|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.409 ns                ;
; N/A                                     ; 28.94 MHz ( period = 34.560 ns )                    ; port_io:inst12|latch[6]          ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 7.634 ns                ;
; N/A                                     ; 28.94 MHz ( period = 34.560 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[45][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 28.94 MHz ( period = 34.558 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.488 ns                ;
; N/A                                     ; 28.94 MHz ( period = 34.558 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 8.488 ns                ;
; N/A                                     ; 28.94 MHz ( period = 34.554 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem0[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.626 ns                ;
; N/A                                     ; 28.95 MHz ( period = 34.546 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[28][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.619 ns                ;
; N/A                                     ; 28.95 MHz ( period = 34.544 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[20][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 28.95 MHz ( period = 34.542 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 8.830 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.534 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a9~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.054 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.532 ns )                    ; ram_mem:inst14|dbus_out[7]$latch ; controller:inst3|presState.fetch_only                                                                             ; clk        ; clk      ; None                        ; None                      ; 8.345 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.532 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem2[69][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.632 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.530 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.530 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem0[16][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.528 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[13][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 28.96 MHz ( period = 34.526 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[45][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.633 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.524 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.524 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.962 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.524 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[16][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.524 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[48][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.986 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.522 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.520 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[46][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.621 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.518 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.518 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[52][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.516 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[55][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.583 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.516 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[26][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.516 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem1[18][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.514 ns )                    ; port_io:inst13|latch[0]          ; ram_mem:inst14|mem2[45][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.975 ns                ;
; N/A                                     ; 28.97 MHz ( period = 34.514 ns )                    ; port_io:inst12|latch[4]          ; ram_mem:inst14|mem2[44][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.606 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.512 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.510 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem0[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.508 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; status_reg:inst4|mem_reg[2]                                                                                       ; clk        ; clk      ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.506 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[10][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.646 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.504 ns )                    ; ram_mem:inst14|dbus_out[2]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a2~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.845 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.502 ns )                    ; port_io:inst12|latch[1]          ; ram_mem:inst14|mem1[74][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.644 ns                ;
; N/A                                     ; 28.98 MHz ( period = 34.502 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem0[24][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.588 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.500 ns )                    ; port_io:inst12|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a11~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 7.931 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.498 ns )                    ; port_io:inst12|latch[3]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.980 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.496 ns )                    ; port_io:inst12|latch[0]          ; ram_mem:inst14|mem2[12][6]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.594 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.494 ns )                    ; port_io:inst12|latch[0]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a0~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 7.996 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.494 ns )                    ; port_io:inst12|latch[3]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.492 ns )                    ; port_io:inst12|latch[2]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 7.972 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.492 ns )                    ; port_io:inst12|latch[3]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 28.99 MHz ( period = 34.490 ns )                    ; port_io:inst13|latch[1]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.322 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.488 ns )                    ; port_io:inst12|latch[2]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.623 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.486 ns )                    ; port_io:inst13|latch[4]          ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a10~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 8.295 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.486 ns )                    ; port_io:inst12|latch[2]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.622 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.486 ns )                    ; port_io:inst13|latch[1]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.973 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.484 ns )                    ; port_io:inst12|latch[3]          ; ram_mem:inst14|mem1[27][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.484 ns )                    ; port_io:inst12|latch[3]          ; ram_mem:inst14|mem1[75][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.484 ns )                    ; port_io:inst13|latch[1]          ; ram_mem:inst14|mem2[24][5]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 7.972 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.482 ns )                    ; ram_mem:inst14|dbus_out[1]$latch ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|ram_block1a8~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.482 ns )                    ; ram_mem:inst14|dbus_out[4]$latch ; controller:inst3|presState.fetch_dec_ex                                                                           ; clk        ; clk      ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 29.00 MHz ( period = 34.482 ns )                    ; port_io:inst13|latch[4]          ; ram_mem:inst14|mem2[8][5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 7.946 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.135 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[27][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[51][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[3][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[2]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[55][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[25][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[30][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[18][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[79][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[28][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[24][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[75][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.207 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[25][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[24][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[30][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[11][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[26][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[28][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[10][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[30][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[20][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[26][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[53][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[19][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[21][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem_com[7][3]                                                            ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[27][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[3][7]                                                               ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 3.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[31][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[22][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1] ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[17][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[28][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[47][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[23][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[18][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[29][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[51][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[31][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[17][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 3.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[79][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[50][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[23][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[22][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[21][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[53][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[39][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[30][0]                                                              ; ram_mem:inst14|dbus_out[0]$latch ; clk        ; clk      ; None                       ; None                       ; 4.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[27][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[53][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][6]                                                               ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem_com[7][4]                                                            ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[6]                                                             ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1] ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[11][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[55][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[30][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[63][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[3][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[14][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[24][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[7][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[23][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[22][5]                                                              ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[20][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[28][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][4]                                                               ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[71][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[11][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[17][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[27][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[14][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[16][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[79][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[20][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; status_reg:inst4|mem_reg[7]                                                             ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][2]                                                              ; ram_mem:inst14|dbus_out[2]$latch ; clk        ; clk      ; None                       ; None                       ; 4.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[15][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[74][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[1]                                                                ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 3.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[15][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][6]                                                              ; ram_mem:inst14|dbus_out[6]$latch ; clk        ; clk      ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[29][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[53][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[21][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[78][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[29][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[5][5]                                                               ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 4.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[24][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem0[28][3]                                                              ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[24][1]                                                              ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[0]                                                                ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1] ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2] ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[7][1]                                                               ; ram_mem:inst14|dbus_out[1]$latch ; clk        ; clk      ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem_com[3][3]                                                            ; ram_mem:inst14|dbus_out[3]$latch ; clk        ; clk      ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[19][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; fsr_reg:inst6|mem_reg[6]                                                                ; ram_mem:inst14|dbus_out[5]$latch ; clk        ; clk      ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem2[31][7]                                                              ; ram_mem:inst14|dbus_out[7]$latch ; clk        ; clk      ; None                       ; None                       ; 4.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_mem:inst14|mem1[26][4]                                                              ; ram_mem:inst14|dbus_out[4]$latch ; clk        ; clk      ; None                       ; None                       ; 4.568 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                     ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------+
; tsu                                                                                      ;
+-------+--------------+------------+----------+--------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                             ; To Clock ;
+-------+--------------+------------+----------+--------------------------------+----------+
; N/A   ; None         ; 3.244 ns   ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
; N/A   ; None         ; 3.244 ns   ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
; N/A   ; None         ; 2.485 ns   ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A   ; None         ; 2.485 ns   ; nrst     ; pc_reg:inst10|stack_popped[12] ; clk      ;
; N/A   ; None         ; 2.473 ns   ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A   ; None         ; 2.473 ns   ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A   ; None         ; 2.473 ns   ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A   ; None         ; 2.473 ns   ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A   ; None         ; 2.388 ns   ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
; N/A   ; None         ; 2.380 ns   ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
; N/A   ; None         ; 2.144 ns   ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A   ; None         ; 2.144 ns   ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A   ; None         ; 1.374 ns   ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A   ; None         ; 0.239 ns   ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A   ; None         ; 0.083 ns   ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
; N/A   ; None         ; -0.170 ns  ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A   ; None         ; -0.501 ns  ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A   ; None         ; -0.515 ns  ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A   ; None         ; -0.609 ns  ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A   ; None         ; -0.612 ns  ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A   ; None         ; -0.635 ns  ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A   ; None         ; -0.655 ns  ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A   ; None         ; -0.677 ns  ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A   ; None         ; -0.686 ns  ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A   ; None         ; -0.701 ns  ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A   ; None         ; -0.774 ns  ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A   ; None         ; -0.803 ns  ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A   ; None         ; -0.804 ns  ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A   ; None         ; -0.878 ns  ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
+-------+--------------+------------+----------+--------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                     ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 25.310 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.271 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.248 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.183 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.094 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.057 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.054 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.053 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 25.051 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.988 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.959 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.912 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.835 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.816 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.755 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.700 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.687 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.511 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.472 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.471 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.449 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.388 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.384 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.303 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 24.295 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.275 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.258 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.255 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.254 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.252 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.251 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.189 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.180 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 24.160 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.157 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 24.149 ns  ; port_io:inst12|latch[1]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 24.113 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 24.110 ns  ; port_io:inst12|latch[0]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 24.087 ns  ; port_io:inst13|latch[0]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 24.063 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 24.046 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 24.022 ns  ; port_io:inst12|latch[4]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 24.010 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.956 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.933 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.922 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.905 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.905 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.901 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.896 ns  ; port_io:inst12|latch[3]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.895 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.893 ns  ; port_io:inst12|latch[2]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.892 ns  ; port_io:inst13|latch[1]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.890 ns  ; port_io:inst13|latch[4]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.888 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.886 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.882 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.866 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.843 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.841 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.828 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.827 ns  ; port_io:inst13|latch[2]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.798 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.751 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.732 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.724 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.705 ns  ; port_io:inst12|latch[5]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.686 ns  ; port_io:inst12|latch[6]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.674 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.673 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.655 ns  ; port_io:inst12|latch[5]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.649 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.648 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.627 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.609 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.594 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.588 ns  ; port_io:inst12|latch[7]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.584 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.583 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.554 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.539 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.526 ns  ; port_io:inst13|latch[3]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.516 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.507 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.431 ns  ; port_io:inst12|latch[6]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.417 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.390 ns  ; port_io:inst13|latch[7]                                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.363 ns  ; ram_mem:inst14|dbus_out[7]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.333 ns  ; port_io:inst13|latch[6]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.295 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 23.277 ns  ; port_io:inst13|latch[5]                                                                  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.264 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.241 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.234 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.227 ns  ; port_io:inst13|latch[5]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.220 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.211 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.202 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.195 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.183 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 23.179 ns  ; port_io:inst13|latch[0]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.172 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.147 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.144 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 23.131 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.125 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[13] ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 23.121 ns  ; port_io:inst13|latch[0]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 23.114 ns  ; port_io:inst12|latch[4]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.096 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.088 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.081 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.078 ns  ; port_io:inst13|latch[6]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 23.056 ns  ; port_io:inst12|latch[4]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 23.056 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 23.052 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 23.042 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.029 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 23.025 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 23.003 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.988 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.985 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.984 ns  ; port_io:inst13|latch[1]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.982 ns  ; port_io:inst13|latch[4]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.977 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.967 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.962 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.933 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.930 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.927 ns  ; port_io:inst12|latch[2]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.926 ns  ; port_io:inst13|latch[1]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.924 ns  ; port_io:inst13|latch[4]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.919 ns  ; port_io:inst13|latch[2]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.902 ns  ; controller:inst3|presState.fetch_dec_ex                                                  ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.902 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.893 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.890 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.888 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.874 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]  ; next_pc[5] ; clk        ;
; N/A                                     ; None                                                ; 22.873 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.861 ns  ; port_io:inst13|latch[2]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.849 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.843 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.836 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.834 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.832 ns  ; ram_mem:inst14|dbus_out[2]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.830 ns  ; port_io:inst13|latch[4]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.821 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.799 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.785 ns  ; ram_mem:inst14|dbus_out[1]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.766 ns  ; ram_mem:inst14|dbus_out[5]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.760 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.754 ns  ; port_io:inst12|latch[7]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.747 ns  ; port_io:inst12|latch[5]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.737 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.734 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.725 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.705 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.700 ns  ; port_io:inst12|latch[7]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.686 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.680 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.667 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.666 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]  ; next_pc[0] ; clk        ;
; N/A                                     ; None                                                ; 22.666 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.658 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.643 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.631 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.628 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.624 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.618 ns  ; port_io:inst13|latch[3]                                                                  ; alu_r[6]   ; clk        ;
; N/A                                     ; None                                                ; 22.605 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.591 ns  ; ram_mem:inst14|dbus_out[3]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.578 ns  ; port_io:inst12|latch[4]                                                                  ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.573 ns  ; ram_mem:inst14|dbus_out[0]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.571 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.560 ns  ; port_io:inst13|latch[3]                                                                  ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.556 ns  ; port_io:inst13|latch[7]                                                                  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.554 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.554 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; alu_r[5]   ; clk        ;
; N/A                                     ; None                                                ; 22.546 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.543 ns  ; port_io:inst12|latch[2]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.542 ns  ; port_io:inst13|latch[1]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.523 ns  ; port_io:inst13|latch[3]                                                                  ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.519 ns  ; port_io:inst12|latch[0]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.517 ns  ; port_io:inst12|latch[1]                                                                  ; alu_r[3]   ; clk        ;
; N/A                                     ; None                                                ; 22.515 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.513 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[11] ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.512 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]  ; alu_z      ; clk        ;
; N/A                                     ; None                                                ; 22.511 ns  ; port_io:inst12|latch[1]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.502 ns  ; port_io:inst13|latch[7]                                                                  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.498 ns  ; port_io:inst12|latch[3]                                                                  ; alu_r[3]   ; clk        ;
; N/A                                     ; None                                                ; 22.496 ns  ; port_io:inst13|latch[0]                                                                  ; next_pc[1] ; clk        ;
; N/A                                     ; None                                                ; 22.492 ns  ; port_io:inst13|latch[0]                                                                  ; alu_r[4]   ; clk        ;
; N/A                                     ; None                                                ; 22.490 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]  ; next_pc[3] ; clk        ;
; N/A                                     ; None                                                ; 22.489 ns  ; ram_mem:inst14|dbus_out[4]$latch                                                         ; next_pc[7] ; clk        ;
; N/A                                     ; None                                                ; 22.478 ns  ; port_io:inst12|latch[0]                                                                  ; alu_r[3]   ; clk        ;
; N/A                                     ; None                                                ; 22.477 ns  ; port_io:inst13|latch[2]                                                                  ; next_pc[4] ; clk        ;
; N/A                                     ; None                                                ; 22.455 ns  ; port_io:inst13|latch[0]                                                                  ; alu_r[3]   ; clk        ;
; N/A                                     ; None                                                ; 22.455 ns  ; rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[10] ; next_pc[6] ; clk        ;
; N/A                                     ; None                                                ; 22.454 ns  ; ram_mem:inst14|dbus_out[6]$latch                                                         ; next_pc[2] ; clk        ;
; N/A                                     ; None                                                ; 22.452 ns  ; port_io:inst12|latch[3]                                                                  ; next_pc[7] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                          ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; th                                                                                             ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                             ; To Clock ;
+---------------+-------------+-----------+----------+--------------------------------+----------+
; N/A           ; None        ; 6.018 ns  ; portb[2] ; port_io:inst12|latch[2]        ; clk      ;
; N/A           ; None        ; 5.991 ns  ; portb[6] ; port_io:inst12|latch[6]        ; clk      ;
; N/A           ; None        ; 5.918 ns  ; portb[5] ; port_io:inst12|latch[5]        ; clk      ;
; N/A           ; None        ; 5.835 ns  ; portb[1] ; port_io:inst12|latch[1]        ; clk      ;
; N/A           ; None        ; 5.734 ns  ; portb[4] ; port_io:inst12|latch[4]        ; clk      ;
; N/A           ; None        ; 5.553 ns  ; portb[7] ; port_io:inst12|latch[7]        ; clk      ;
; N/A           ; None        ; 5.541 ns  ; portb[3] ; port_io:inst12|latch[3]        ; clk      ;
; N/A           ; None        ; 5.471 ns  ; porta[5] ; port_io:inst13|latch[5]        ; clk      ;
; N/A           ; None        ; 5.467 ns  ; porta[1] ; port_io:inst13|latch[1]        ; clk      ;
; N/A           ; None        ; 5.459 ns  ; porta[3] ; port_io:inst13|latch[3]        ; clk      ;
; N/A           ; None        ; 5.445 ns  ; porta[2] ; port_io:inst13|latch[2]        ; clk      ;
; N/A           ; None        ; 5.442 ns  ; porta[6] ; port_io:inst13|latch[6]        ; clk      ;
; N/A           ; None        ; 5.394 ns  ; porta[7] ; port_io:inst13|latch[7]        ; clk      ;
; N/A           ; None        ; 5.106 ns  ; portb[0] ; port_io:inst12|latch[0]        ; clk      ;
; N/A           ; None        ; 4.803 ns  ; porta[4] ; port_io:inst13|latch[4]        ; clk      ;
; N/A           ; None        ; 4.571 ns  ; porta[0] ; port_io:inst13|latch[0]        ; clk      ;
; N/A           ; None        ; -1.144 ns ; nrst     ; pc_reg:inst10|stack_popped[9]  ; clk      ;
; N/A           ; None        ; -1.914 ns ; nrst     ; pc_reg:inst10|stack_popped[4]  ; clk      ;
; N/A           ; None        ; -1.914 ns ; nrst     ; pc_reg:inst10|stack_popped[6]  ; clk      ;
; N/A           ; None        ; -2.150 ns ; nrst     ; pc_reg:inst10|stack_popped[5]  ; clk      ;
; N/A           ; None        ; -2.158 ns ; nrst     ; pc_reg:inst10|stack_popped[2]  ; clk      ;
; N/A           ; None        ; -2.243 ns ; nrst     ; pc_reg:inst10|stack_popped[0]  ; clk      ;
; N/A           ; None        ; -2.243 ns ; nrst     ; pc_reg:inst10|stack_popped[1]  ; clk      ;
; N/A           ; None        ; -2.243 ns ; nrst     ; pc_reg:inst10|stack_popped[3]  ; clk      ;
; N/A           ; None        ; -2.243 ns ; nrst     ; pc_reg:inst10|stack_popped[8]  ; clk      ;
; N/A           ; None        ; -2.255 ns ; nrst     ; pc_reg:inst10|stack_popped[11] ; clk      ;
; N/A           ; None        ; -2.255 ns ; nrst     ; pc_reg:inst10|stack_popped[12] ; clk      ;
; N/A           ; None        ; -3.014 ns ; nrst     ; pc_reg:inst10|stack_popped[7]  ; clk      ;
; N/A           ; None        ; -3.014 ns ; nrst     ; pc_reg:inst10|stack_popped[10] ; clk      ;
+---------------+-------------+-----------+----------+--------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 17 23:16:23 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ram_mem:inst14|dbus_out[6]_15003" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[0]_14937" is a latch
    Warning: Node "port_io:inst13|latch[4]" is a latch
    Warning: Node "port_io:inst12|latch[4]" is a latch
    Warning: Node "port_io:inst13|latch[0]" is a latch
    Warning: Node "port_io:inst12|latch[0]" is a latch
    Warning: Node "port_io:inst13|latch[1]" is a latch
    Warning: Node "port_io:inst12|latch[1]" is a latch
    Warning: Node "port_io:inst13|latch[2]" is a latch
    Warning: Node "port_io:inst12|latch[2]" is a latch
    Warning: Node "port_io:inst13|latch[3]" is a latch
    Warning: Node "port_io:inst12|latch[3]" is a latch
    Warning: Node "port_io:inst13|latch[5]" is a latch
    Warning: Node "port_io:inst12|latch[5]" is a latch
    Warning: Node "port_io:inst12|latch[6]" is a latch
    Warning: Node "port_io:inst13|latch[6]" is a latch
    Warning: Node "port_io:inst13|latch[7]" is a latch
    Warning: Node "port_io:inst12|latch[7]" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[4]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[0]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[1]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[2]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[3]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[5]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[6]$latch" is a latch
    Warning: Node "ram_mem:inst14|dbus_out[7]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "port_io:inst12|Equal2~0" as buffer
    Info: Detected gated clock "port_io:inst12|latch~2" as buffer
    Info: Detected gated clock "port_io:inst13|latch~2" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[5]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[6]" as buffer
    Info: Detected ripple clock "status_reg:inst4|mem_reg[7]" as buffer
    Info: Detected gated clock "port_io:inst12|Equal0~0" as buffer
    Info: Detected gated clock "ram_mem:inst14|LessThan1~1" as buffer
    Info: Detected gated clock "pc_reg:inst10|Equal1~4" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[7]~8" as buffer
    Info: Detected gated clock "controller:inst3|rd_en~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[8]~6" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[7]" as buffer
    Info: Detected gated clock "ram_mem:inst14|WideNor1~0" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[5]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[6]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[3]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[4]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[1]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[2]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[11]" as buffer
    Info: Detected ripple clock "fsr_reg:inst6|mem_reg[0]" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~1" as buffer
    Info: Detected gated clock "addr_max:inst5|Equal0~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[5]~1" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[6]~0" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[3]~3" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[4]~2" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[1]~5" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[2]~7" as buffer
    Info: Detected gated clock "addr_max:inst5|abus_out[0]~4" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[5]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[2]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[1]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[0]" as buffer
    Info: Detected ripple clock "controller:inst3|presState.fetch_dec_ex" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[12]" as buffer
Info: Clock "clk" has Internal fmax of 27.78 MHz between source register "port_io:inst12|latch[1]" and destination register "controller:inst3|presState.fetch_only" (period= 35.996 ns)
    Info: + Longest register to register delay is 8.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12|latch[1]'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X21_Y26_N24; Fanout = 1; COMB Node = 'port_io:inst12|dbus_out[1]~9'
        Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 0.928 ns; Loc. = LCCOMB_X21_Y26_N8; Fanout = 2; COMB Node = 'status_reg:inst4|dbus_out[1]~28'
        Info: 4: + IC(1.282 ns) + CELL(0.150 ns) = 2.360 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 12; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5'
        Info: 5: + IC(0.269 ns) + CELL(0.393 ns) = 3.022 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 2; COMB Node = 'ula:inst2|Add0~18'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 2; COMB Node = 'ula:inst2|Add0~20'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 2; COMB Node = 'ula:inst2|Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 2; COMB Node = 'ula:inst2|Add0~24'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 2; COMB Node = 'ula:inst2|Add0~26'
        Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 3.465 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 2; COMB Node = 'ula:inst2|Add0~28'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.875 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 1; COMB Node = 'ula:inst2|Add0~30'
        Info: 12: + IC(0.435 ns) + CELL(0.150 ns) = 4.460 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 1; COMB Node = 'ula:inst2|Mux1~2'
        Info: 13: + IC(0.247 ns) + CELL(0.149 ns) = 4.856 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 267; COMB Node = 'ula:inst2|Mux1~11'
        Info: 14: + IC(0.818 ns) + CELL(0.275 ns) = 5.949 ns; Loc. = LCCOMB_X28_Y25_N24; Fanout = 1; COMB Node = 'ula:inst2|z_out~4'
        Info: 15: + IC(0.274 ns) + CELL(0.437 ns) = 6.660 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 4; COMB Node = 'ula:inst2|z_out~5'
        Info: 16: + IC(0.269 ns) + CELL(0.150 ns) = 7.079 ns; Loc. = LCCOMB_X28_Y25_N22; Fanout = 2; COMB Node = 'controller:inst3|Mux37~4'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 7.486 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 1; COMB Node = 'controller:inst3|Mux36~4'
        Info: 18: + IC(0.253 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 1; COMB Node = 'controller:inst3|Mux36~5'
        Info: 19: + IC(0.244 ns) + CELL(0.150 ns) = 8.283 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 1; COMB Node = 'controller:inst3|Selector0~0'
        Info: 20: + IC(0.000 ns) + CELL(0.084 ns) = 8.367 ns; Loc. = LCFF_X28_Y25_N5; Fanout = 2; REG Node = 'controller:inst3|presState.fetch_only'
        Info: Total cell delay = 3.516 ns ( 42.02 % )
        Info: Total interconnect delay = 4.851 ns ( 57.98 % )
    Info: - Smallest clock skew is -9.667 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.673 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X28_Y25_N5; Fanout = 2; REG Node = 'controller:inst3|presState.fetch_only'
            Info: Total cell delay = 1.536 ns ( 57.46 % )
            Info: Total interconnect delay = 1.137 ns ( 42.54 % )
        Info: - Longest clock path from clock "clk" to source register is 12.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]'
            Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~1'
            Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5|abus_out[1]~5'
            Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12|Equal0~0'
            Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12|Equal2~0'
            Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12|latch~2'
            Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~2clkctrl'
            Info: 9: + IC(1.333 ns) + CELL(0.150 ns) = 12.340 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12|latch[1]'
            Info: Total cell delay = 3.476 ns ( 28.17 % )
            Info: Total interconnect delay = 8.864 ns ( 71.83 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ram_mem:inst14|mem1[23][7]" and destination pin or register "ram_mem:inst14|dbus_out[7]$latch" for clock "clk" (Hold time is 6.905 ns)
    Info: + Largest clock skew is 8.981 ns
        Info: + Longest clock path from clock "clk" to destination register is 11.630 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(2.204 ns) + CELL(0.932 ns) = 4.135 ns; Loc. = M4K_X26_Y30; Fanout = 7; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[3]'
            Info: 3: + IC(0.962 ns) + CELL(0.150 ns) = 5.247 ns; Loc. = LCCOMB_X23_Y27_N16; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~0'
            Info: 4: + IC(1.207 ns) + CELL(0.271 ns) = 6.725 ns; Loc. = LCCOMB_X24_Y28_N30; Fanout = 27; COMB Node = 'addr_max:inst5|abus_out[5]~1'
            Info: 5: + IC(0.472 ns) + CELL(0.393 ns) = 7.590 ns; Loc. = LCCOMB_X23_Y28_N16; Fanout = 2; COMB Node = 'ram_mem:inst14|LessThan1~1'
            Info: 6: + IC(0.482 ns) + CELL(0.149 ns) = 8.221 ns; Loc. = LCCOMB_X23_Y28_N24; Fanout = 3; COMB Node = 'ram_mem:inst14|WideNor1~0'
            Info: 7: + IC(1.796 ns) + CELL(0.000 ns) = 10.017 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'ram_mem:inst14|WideNor1~0clkctrl'
            Info: 8: + IC(1.338 ns) + CELL(0.275 ns) = 11.630 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[7]$latch'
            Info: Total cell delay = 3.169 ns ( 27.25 % )
            Info: Total interconnect delay = 8.461 ns ( 72.75 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.649 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X22_Y27_N23; Fanout = 1; REG Node = 'ram_mem:inst14|mem1[23][7]'
            Info: Total cell delay = 1.536 ns ( 57.98 % )
            Info: Total interconnect delay = 1.113 ns ( 42.02 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y27_N23; Fanout = 1; REG Node = 'ram_mem:inst14|mem1[23][7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X22_Y27_N22; Fanout = 1; COMB Node = 'ram_mem:inst14|Selector0~148'
        Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 0.720 ns; Loc. = LCCOMB_X22_Y27_N20; Fanout = 1; COMB Node = 'ram_mem:inst14|Selector0~168'
        Info: 4: + IC(0.270 ns) + CELL(0.437 ns) = 1.427 ns; Loc. = LCCOMB_X22_Y27_N6; Fanout = 1; COMB Node = 'ram_mem:inst14|Selector0~169'
        Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 1.826 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; REG Node = 'ram_mem:inst14|dbus_out[7]$latch'
        Info: Total cell delay = 1.060 ns ( 58.05 % )
        Info: Total interconnect delay = 0.766 ns ( 41.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "pc_reg:inst10|stack_popped[7]" (data pin = "nrst", clock pin = "clk") is 3.244 ns
    Info: + Longest pin to register delay is 5.959 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'nrst'
        Info: 2: + IC(1.918 ns) + CELL(0.275 ns) = 3.192 ns; Loc. = LCCOMB_X31_Y29_N0; Fanout = 13; COMB Node = 'pc_reg:inst10|stack_popped[0]~0'
        Info: 3: + IC(2.107 ns) + CELL(0.660 ns) = 5.959 ns; Loc. = LCFF_X27_Y24_N5; Fanout = 1; REG Node = 'pc_reg:inst10|stack_popped[7]'
        Info: Total cell delay = 1.934 ns ( 32.46 % )
        Info: Total interconnect delay = 4.025 ns ( 67.54 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2259; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X27_Y24_N5; Fanout = 1; REG Node = 'pc_reg:inst10|stack_popped[7]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
Info: tco from clock "clk" to destination pin "next_pc[6]" through register "port_io:inst12|latch[1]" is 25.310 ns
    Info: + Longest clock path from clock "clk" to source register is 12.340 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]'
        Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~1'
        Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5|abus_out[1]~5'
        Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12|Equal0~0'
        Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12|Equal2~0'
        Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12|latch~2'
        Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~2clkctrl'
        Info: 9: + IC(1.333 ns) + CELL(0.150 ns) = 12.340 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12|latch[1]'
        Info: Total cell delay = 3.476 ns ( 28.17 % )
        Info: Total interconnect delay = 8.864 ns ( 71.83 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 12.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; REG Node = 'port_io:inst12|latch[1]'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X21_Y26_N24; Fanout = 1; COMB Node = 'port_io:inst12|dbus_out[1]~9'
        Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 0.928 ns; Loc. = LCCOMB_X21_Y26_N8; Fanout = 2; COMB Node = 'status_reg:inst4|dbus_out[1]~28'
        Info: 4: + IC(1.282 ns) + CELL(0.150 ns) = 2.360 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 12; COMB Node = 'busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[1]~5'
        Info: 5: + IC(0.269 ns) + CELL(0.393 ns) = 3.022 ns; Loc. = LCCOMB_X28_Y23_N4; Fanout = 2; COMB Node = 'ula:inst2|Add0~18'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.093 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 2; COMB Node = 'ula:inst2|Add0~20'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.164 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 2; COMB Node = 'ula:inst2|Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.235 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 2; COMB Node = 'ula:inst2|Add0~24'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.306 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 2; COMB Node = 'ula:inst2|Add0~26'
        Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 3.716 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 1; COMB Node = 'ula:inst2|Add0~27'
        Info: 11: + IC(0.751 ns) + CELL(0.275 ns) = 4.742 ns; Loc. = LCCOMB_X28_Y25_N28; Fanout = 2; COMB Node = 'ula:inst2|Mux2~31'
        Info: 12: + IC(0.748 ns) + CELL(0.149 ns) = 5.639 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 266; COMB Node = 'ula:inst2|Mux2~37'
        Info: 13: + IC(0.821 ns) + CELL(0.150 ns) = 6.610 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'pc_reg:inst10|nextpc_out[6]~22'
        Info: 14: + IC(0.246 ns) + CELL(0.150 ns) = 7.006 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 16; COMB Node = 'pc_reg:inst10|nextpc_out[6]~23'
        Info: 15: + IC(3.176 ns) + CELL(2.788 ns) = 12.970 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'next_pc[6]'
        Info: Total cell delay = 5.174 ns ( 39.89 % )
        Info: Total interconnect delay = 7.796 ns ( 60.11 % )
Info: th for register "port_io:inst12|latch[2]" (data pin = "portb[2]", clock pin = "clk") is 6.018 ns
    Info: + Longest clock path from clock "clk" to destination register is 12.321 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 169; CLK Node = 'clk'
        Info: 2: + IC(2.189 ns) + CELL(0.932 ns) = 4.120 ns; Loc. = M4K_X26_Y28; Fanout = 5; MEM Node = 'rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_cu71:auto_generated|q_a[4]'
        Info: 3: + IC(0.940 ns) + CELL(0.275 ns) = 5.335 ns; Loc. = LCCOMB_X23_Y27_N0; Fanout = 9; COMB Node = 'addr_max:inst5|Equal0~1'
        Info: 4: + IC(0.753 ns) + CELL(0.150 ns) = 6.238 ns; Loc. = LCCOMB_X23_Y26_N4; Fanout = 256; COMB Node = 'addr_max:inst5|abus_out[1]~5'
        Info: 5: + IC(0.786 ns) + CELL(0.275 ns) = 7.299 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 3; COMB Node = 'port_io:inst12|Equal0~0'
        Info: 6: + IC(1.079 ns) + CELL(0.275 ns) = 8.653 ns; Loc. = LCCOMB_X24_Y29_N8; Fanout = 2; COMB Node = 'port_io:inst12|Equal2~0'
        Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 9.324 ns; Loc. = LCCOMB_X24_Y29_N4; Fanout = 1; COMB Node = 'port_io:inst12|latch~2'
        Info: 8: + IC(1.533 ns) + CELL(0.000 ns) = 10.857 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'port_io:inst12|latch~2clkctrl'
        Info: 9: + IC(1.314 ns) + CELL(0.150 ns) = 12.321 ns; Loc. = LCCOMB_X23_Y27_N12; Fanout = 1; REG Node = 'port_io:inst12|latch[2]'
        Info: Total cell delay = 3.476 ns ( 28.21 % )
        Info: Total interconnect delay = 8.845 ns ( 71.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'portb[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'portb~5'
        Info: 3: + IC(5.202 ns) + CELL(0.271 ns) = 6.303 ns; Loc. = LCCOMB_X23_Y27_N12; Fanout = 1; REG Node = 'port_io:inst12|latch[2]'
        Info: Total cell delay = 1.101 ns ( 17.47 % )
        Info: Total interconnect delay = 5.202 ns ( 82.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Tue Dec 17 23:16:24 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


