#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 16 16:41:19 2020
# Process ID: 3540
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.runs/SecondIP_PWM_0_synth_1
# Command line: vivado.exe -log SecondIP_PWM_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SecondIP_PWM_0.tcl
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.runs/SecondIP_PWM_0_synth_1/SecondIP_PWM_0.vds
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.runs/SecondIP_PWM_0_synth_1\vivado.jou
#-----------------------------------------------------------
source SecondIP_PWM_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/ip_repo/SecondIP_PWM_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.cache/ip 
Command: synth_design -top SecondIP_PWM_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 757.328 ; gain = 177.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SecondIP_PWM_0' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/synth/SecondIP_PWM_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter dc_bits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SecondIP_PWM_v2_0' declared at 'c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0.vhd:5' bound to instance 'U0' of component 'SecondIP_PWM_v2_0' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/synth/SecondIP_PWM_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'SecondIP_PWM_v2_0' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0.vhd:49]
	Parameter dc_bits bound to: 16 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter dc_bits bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SecondIP_PWM_v2_0_S00_AXI' declared at 'c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:5' bound to instance 'SecondIP_PWM_v2_0_S00_AXI_inst' of component 'SecondIP_PWM_v2_0_S00_AXI' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'SecondIP_PWM_v2_0_S00_AXI' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:86]
	Parameter dc_bits bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:236]
INFO: [Synth 8-226] default block is never used [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:366]
	Parameter dc_bits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'pwm_simple' declared at 'c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/src/pwm_simple.vhd:8' bound to instance 'U1' of component 'pwm_simple' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'pwm_simple' [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/src/pwm_simple.vhd:26]
	Parameter dc_bits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_simple' (1#1) [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/src/pwm_simple.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'SecondIP_PWM_v2_0_S00_AXI' (2#1) [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'SecondIP_PWM_v2_0' (3#1) [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/hdl/SecondIP_PWM_v2_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'SecondIP_PWM_0' (4#1) [c:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/SecondIP_PWM_0/synth/SecondIP_PWM_0.vhd:83]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[31]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[30]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[29]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[28]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[27]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[26]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[25]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[24]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[23]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[22]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[21]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[20]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[19]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[18]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[17]
WARNING: [Synth 8-3331] design pwm_simple has unconnected port duty_cycle[16]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SecondIP_PWM_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 822.012 ; gain = 241.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 822.012 ; gain = 241.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 822.012 ; gain = 241.902
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 927.254 ; gain = 2.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_simple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module SecondIP_PWM_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design SecondIP_PWM_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SecondIP_PWM_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 927.254 ; gain = 347.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 927.961 ; gain = 347.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    38|
|6     |LUT6   |    36|
|7     |FDCE   |    17|
|8     |FDRE   |   167|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   275|
|2     |  U0                               |SecondIP_PWM_v2_0         |   275|
|3     |    SecondIP_PWM_v2_0_S00_AXI_inst |SecondIP_PWM_v2_0_S00_AXI |   275|
|4     |      U1                           |pwm_simple                |    45|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 943.781 ; gain = 363.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 943.781 ; gain = 258.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 943.781 ; gain = 363.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 960.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 960.848 ; gain = 650.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 960.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.runs/SecondIP_PWM_0_synth_1/SecondIP_PWM_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP SecondIP_PWM_0, cache-ID = f4fe6507252b1b6a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 960.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/Repaso_VIVADO/IP_custom2/managed_ip_project/managed_ip_project.runs/SecondIP_PWM_0_synth_1/SecondIP_PWM_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SecondIP_PWM_0_utilization_synth.rpt -pb SecondIP_PWM_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 16:42:16 2020...
