// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module OthersEntryVecMem_14(
  input          clock,
  input          reset,
  input          io_commonIn_flush_valid,
  input          io_commonIn_flush_bits_robIdx_flag,
  input  [7:0]   io_commonIn_flush_bits_robIdx_value,
  input          io_commonIn_flush_bits_level,
  input          io_commonIn_enq_valid,
  input          io_commonIn_enq_bits_status_robIdx_flag,
  input  [7:0]   io_commonIn_enq_bits_status_robIdx_value,
  input          io_commonIn_enq_bits_status_fuType_31,
  input          io_commonIn_enq_bits_status_fuType_32,
  input  [6:0]   io_commonIn_enq_bits_status_srcStatus_0_psrc,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_0_srcType,
  input          io_commonIn_enq_bits_status_srcStatus_0_srcState,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_0_dataSources_value,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2,
  input  [6:0]   io_commonIn_enq_bits_status_srcStatus_1_psrc,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_1_srcType,
  input          io_commonIn_enq_bits_status_srcStatus_1_srcState,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_1_dataSources_value,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2,
  input  [6:0]   io_commonIn_enq_bits_status_srcStatus_2_psrc,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_2_srcType,
  input          io_commonIn_enq_bits_status_srcStatus_2_srcState,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_2_dataSources_value,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_0,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_1,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_2,
  input  [6:0]   io_commonIn_enq_bits_status_srcStatus_3_psrc,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_3_srcType,
  input          io_commonIn_enq_bits_status_srcStatus_3_srcState,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_3_dataSources_value,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_0,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_1,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_2,
  input  [6:0]   io_commonIn_enq_bits_status_srcStatus_4_psrc,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_4_srcType,
  input          io_commonIn_enq_bits_status_srcStatus_4_srcState,
  input  [3:0]   io_commonIn_enq_bits_status_srcStatus_4_dataSources_value,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_0,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_1,
  input  [1:0]   io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_2,
  input          io_commonIn_enq_bits_status_issued,
  input  [1:0]   io_commonIn_enq_bits_status_issueTimer,
  input          io_commonIn_enq_bits_status_vecMem_sqIdx_flag,
  input  [5:0]   io_commonIn_enq_bits_status_vecMem_sqIdx_value,
  input          io_commonIn_enq_bits_status_vecMem_lqIdx_flag,
  input  [6:0]   io_commonIn_enq_bits_status_vecMem_lqIdx_value,
  input  [4:0]   io_commonIn_enq_bits_status_vecMem_numLsElem,
  input          io_commonIn_enq_bits_payload_ftqPtr_flag,
  input  [5:0]   io_commonIn_enq_bits_payload_ftqPtr_value,
  input  [3:0]   io_commonIn_enq_bits_payload_ftqOffset,
  input  [8:0]   io_commonIn_enq_bits_payload_fuOpType,
  input          io_commonIn_enq_bits_payload_vecWen,
  input          io_commonIn_enq_bits_payload_v0Wen,
  input          io_commonIn_enq_bits_payload_vpu_vma,
  input          io_commonIn_enq_bits_payload_vpu_vta,
  input  [1:0]   io_commonIn_enq_bits_payload_vpu_vsew,
  input  [2:0]   io_commonIn_enq_bits_payload_vpu_vlmul,
  input          io_commonIn_enq_bits_payload_vpu_vm,
  input  [7:0]   io_commonIn_enq_bits_payload_vpu_vstart,
  input  [127:0] io_commonIn_enq_bits_payload_vpu_vmask,
  input  [2:0]   io_commonIn_enq_bits_payload_vpu_nf,
  input  [1:0]   io_commonIn_enq_bits_payload_vpu_veew,
  input          io_commonIn_enq_bits_payload_vpu_isDependOldvd,
  input          io_commonIn_enq_bits_payload_vpu_isWritePartVd,
  input  [6:0]   io_commonIn_enq_bits_payload_uopIdx,
  input  [7:0]   io_commonIn_enq_bits_payload_pdest,
  input          io_commonIn_enq_bits_payload_lqIdx_flag,
  input  [6:0]   io_commonIn_enq_bits_payload_lqIdx_value,
  input          io_commonIn_enq_bits_payload_sqIdx_flag,
  input  [5:0]   io_commonIn_enq_bits_payload_sqIdx_value,
  input          io_commonIn_wakeUpFromWB_13_valid,
  input          io_commonIn_wakeUpFromWB_13_bits_vlWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_13_bits_pdest,
  input          io_commonIn_wakeUpFromWB_12_valid,
  input          io_commonIn_wakeUpFromWB_12_bits_vlWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_12_bits_pdest,
  input          io_commonIn_wakeUpFromWB_11_valid,
  input          io_commonIn_wakeUpFromWB_11_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_11_bits_pdest,
  input          io_commonIn_wakeUpFromWB_10_valid,
  input          io_commonIn_wakeUpFromWB_10_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_10_bits_pdest,
  input          io_commonIn_wakeUpFromWB_9_valid,
  input          io_commonIn_wakeUpFromWB_9_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_9_bits_pdest,
  input          io_commonIn_wakeUpFromWB_8_valid,
  input          io_commonIn_wakeUpFromWB_8_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_8_bits_pdest,
  input          io_commonIn_wakeUpFromWB_7_valid,
  input          io_commonIn_wakeUpFromWB_7_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_7_bits_pdest,
  input          io_commonIn_wakeUpFromWB_6_valid,
  input          io_commonIn_wakeUpFromWB_6_bits_v0Wen,
  input  [7:0]   io_commonIn_wakeUpFromWB_6_bits_pdest,
  input          io_commonIn_wakeUpFromWB_5_valid,
  input          io_commonIn_wakeUpFromWB_5_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_5_bits_pdest,
  input          io_commonIn_wakeUpFromWB_4_valid,
  input          io_commonIn_wakeUpFromWB_4_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_4_bits_pdest,
  input          io_commonIn_wakeUpFromWB_3_valid,
  input          io_commonIn_wakeUpFromWB_3_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_3_bits_pdest,
  input          io_commonIn_wakeUpFromWB_2_valid,
  input          io_commonIn_wakeUpFromWB_2_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_2_bits_pdest,
  input          io_commonIn_wakeUpFromWB_1_valid,
  input          io_commonIn_wakeUpFromWB_1_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_1_bits_pdest,
  input          io_commonIn_wakeUpFromWB_0_valid,
  input          io_commonIn_wakeUpFromWB_0_bits_vecWen,
  input  [7:0]   io_commonIn_wakeUpFromWB_0_bits_pdest,
  input          io_commonIn_vlIsZero,
  input          io_commonIn_vlIsVlmax,
  input          io_commonIn_ldCancel_0_ld2Cancel,
  input          io_commonIn_ldCancel_1_ld2Cancel,
  input          io_commonIn_ldCancel_2_ld2Cancel,
  input          io_commonIn_deqSel,
  input          io_commonIn_issueResp_valid,
  input  [1:0]   io_commonIn_issueResp_bits_resp,
  output         io_commonOut_valid,
  output         io_commonOut_issued,
  output         io_commonOut_canIssue,
  output [34:0]  io_commonOut_fuType,
  output [3:0]   io_commonOut_dataSource_0_value,
  output [3:0]   io_commonOut_dataSource_1_value,
  output [3:0]   io_commonOut_dataSource_2_value,
  output [3:0]   io_commonOut_dataSource_3_value,
  output [3:0]   io_commonOut_dataSource_4_value,
  output         io_commonOut_entry_bits_status_robIdx_flag,
  output [7:0]   io_commonOut_entry_bits_status_robIdx_value,
  output         io_commonOut_entry_bits_status_fuType_31,
  output         io_commonOut_entry_bits_status_fuType_32,
  output [6:0]   io_commonOut_entry_bits_status_srcStatus_0_psrc,
  output [6:0]   io_commonOut_entry_bits_status_srcStatus_1_psrc,
  output [6:0]   io_commonOut_entry_bits_status_srcStatus_2_psrc,
  output [6:0]   io_commonOut_entry_bits_status_srcStatus_3_psrc,
  output [6:0]   io_commonOut_entry_bits_status_srcStatus_4_psrc,
  output         io_commonOut_entry_bits_status_vecMem_sqIdx_flag,
  output [5:0]   io_commonOut_entry_bits_status_vecMem_sqIdx_value,
  output         io_commonOut_entry_bits_status_vecMem_lqIdx_flag,
  output [6:0]   io_commonOut_entry_bits_status_vecMem_lqIdx_value,
  output [4:0]   io_commonOut_entry_bits_status_vecMem_numLsElem,
  output         io_commonOut_entry_bits_payload_ftqPtr_flag,
  output [5:0]   io_commonOut_entry_bits_payload_ftqPtr_value,
  output [3:0]   io_commonOut_entry_bits_payload_ftqOffset,
  output [8:0]   io_commonOut_entry_bits_payload_fuOpType,
  output         io_commonOut_entry_bits_payload_vecWen,
  output         io_commonOut_entry_bits_payload_v0Wen,
  output         io_commonOut_entry_bits_payload_vpu_vma,
  output         io_commonOut_entry_bits_payload_vpu_vta,
  output [1:0]   io_commonOut_entry_bits_payload_vpu_vsew,
  output [2:0]   io_commonOut_entry_bits_payload_vpu_vlmul,
  output         io_commonOut_entry_bits_payload_vpu_vm,
  output [7:0]   io_commonOut_entry_bits_payload_vpu_vstart,
  output [127:0] io_commonOut_entry_bits_payload_vpu_vmask,
  output [2:0]   io_commonOut_entry_bits_payload_vpu_nf,
  output [1:0]   io_commonOut_entry_bits_payload_vpu_veew,
  output [6:0]   io_commonOut_entry_bits_payload_uopIdx,
  output [7:0]   io_commonOut_entry_bits_payload_pdest,
  output         io_commonOut_entry_bits_payload_lqIdx_flag,
  output [6:0]   io_commonOut_entry_bits_payload_lqIdx_value,
  output         io_commonOut_entry_bits_payload_sqIdx_flag,
  output [5:0]   io_commonOut_entry_bits_payload_sqIdx_value,
  output         io_commonOut_cancelBypass,
  output [1:0]   io_commonOut_issueTimerRead
);

  reg          validReg_last_REG;
  reg          entryReg_status_robIdx_flag;
  reg  [7:0]   entryReg_status_robIdx_value;
  reg          entryReg_status_fuType_31;
  reg          entryReg_status_fuType_32;
  reg  [6:0]   entryReg_status_srcStatus_0_psrc;
  reg  [3:0]   entryReg_status_srcStatus_0_srcType;
  reg          entryReg_status_srcStatus_0_srcState;
  reg  [3:0]   entryReg_status_srcStatus_0_dataSources_value;
  reg  [1:0]   entryReg_status_srcStatus_0_srcLoadDependency_0;
  reg  [1:0]   entryReg_status_srcStatus_0_srcLoadDependency_1;
  reg  [1:0]   entryReg_status_srcStatus_0_srcLoadDependency_2;
  reg  [6:0]   entryReg_status_srcStatus_1_psrc;
  reg  [3:0]   entryReg_status_srcStatus_1_srcType;
  reg          entryReg_status_srcStatus_1_srcState;
  reg  [3:0]   entryReg_status_srcStatus_1_dataSources_value;
  reg  [1:0]   entryReg_status_srcStatus_1_srcLoadDependency_0;
  reg  [1:0]   entryReg_status_srcStatus_1_srcLoadDependency_1;
  reg  [1:0]   entryReg_status_srcStatus_1_srcLoadDependency_2;
  reg  [6:0]   entryReg_status_srcStatus_2_psrc;
  reg  [3:0]   entryReg_status_srcStatus_2_srcType;
  reg          entryReg_status_srcStatus_2_srcState;
  reg  [3:0]   entryReg_status_srcStatus_2_dataSources_value;
  reg  [1:0]   entryReg_status_srcStatus_2_srcLoadDependency_0;
  reg  [1:0]   entryReg_status_srcStatus_2_srcLoadDependency_1;
  reg  [1:0]   entryReg_status_srcStatus_2_srcLoadDependency_2;
  reg  [6:0]   entryReg_status_srcStatus_3_psrc;
  reg  [3:0]   entryReg_status_srcStatus_3_srcType;
  reg          entryReg_status_srcStatus_3_srcState;
  reg  [3:0]   entryReg_status_srcStatus_3_dataSources_value;
  reg  [1:0]   entryReg_status_srcStatus_3_srcLoadDependency_0;
  reg  [1:0]   entryReg_status_srcStatus_3_srcLoadDependency_1;
  reg  [1:0]   entryReg_status_srcStatus_3_srcLoadDependency_2;
  reg  [6:0]   entryReg_status_srcStatus_4_psrc;
  reg  [3:0]   entryReg_status_srcStatus_4_srcType;
  reg          entryReg_status_srcStatus_4_srcState;
  reg  [3:0]   entryReg_status_srcStatus_4_dataSources_value;
  reg  [1:0]   entryReg_status_srcStatus_4_srcLoadDependency_0;
  reg  [1:0]   entryReg_status_srcStatus_4_srcLoadDependency_1;
  reg  [1:0]   entryReg_status_srcStatus_4_srcLoadDependency_2;
  reg          entryReg_status_issued;
  reg  [1:0]   entryReg_status_issueTimer;
  reg          entryReg_status_vecMem_sqIdx_flag;
  reg  [5:0]   entryReg_status_vecMem_sqIdx_value;
  reg          entryReg_status_vecMem_lqIdx_flag;
  reg  [6:0]   entryReg_status_vecMem_lqIdx_value;
  reg  [4:0]   entryReg_status_vecMem_numLsElem;
  reg          entryReg_payload_ftqPtr_flag;
  reg  [5:0]   entryReg_payload_ftqPtr_value;
  reg  [3:0]   entryReg_payload_ftqOffset;
  reg  [8:0]   entryReg_payload_fuOpType;
  reg          entryReg_payload_vecWen;
  reg          entryReg_payload_v0Wen;
  reg          entryReg_payload_vpu_vma;
  reg          entryReg_payload_vpu_vta;
  reg  [1:0]   entryReg_payload_vpu_vsew;
  reg  [2:0]   entryReg_payload_vpu_vlmul;
  reg          entryReg_payload_vpu_vm;
  reg  [7:0]   entryReg_payload_vpu_vstart;
  reg  [127:0] entryReg_payload_vpu_vmask;
  reg  [2:0]   entryReg_payload_vpu_nf;
  reg  [1:0]   entryReg_payload_vpu_veew;
  reg          entryReg_payload_vpu_isDependOldvd;
  reg          entryReg_payload_vpu_isWritePartVd;
  reg  [6:0]   entryReg_payload_uopIdx;
  reg  [7:0]   entryReg_payload_pdest;
  reg          entryReg_payload_lqIdx_flag;
  reg  [6:0]   entryReg_payload_lqIdx_value;
  reg          entryReg_payload_sqIdx_flag;
  reg  [5:0]   entryReg_payload_sqIdx_value;
  wire         common_flushed =
    io_commonIn_flush_valid
    & (io_commonIn_flush_bits_level
       & {entryReg_status_robIdx_flag,
          entryReg_status_robIdx_value} == {io_commonIn_flush_bits_robIdx_flag,
                                            io_commonIn_flush_bits_robIdx_value}
       | entryReg_status_robIdx_flag ^ io_commonIn_flush_bits_robIdx_flag
       ^ entryReg_status_robIdx_value > io_commonIn_flush_bits_robIdx_value);
  wire         common_srcLoadCancelVec_0 =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_2[1];
  wire         common_srcLoadCancelVec_1 =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_1_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_1_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_1_srcLoadDependency_2[1];
  wire         common_srcLoadCancelVec_2 =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_2_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_2_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_2_srcLoadDependency_2[1];
  wire         common_srcLoadCancelVec_3 =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_3_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_3_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_3_srcLoadDependency_2[1];
  wire         common_srcLoadCancelVec_4 =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_4_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_4_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_4_srcLoadDependency_2[1];
  always @(posedge clock or posedge reset) begin
    if (reset)
      validReg_last_REG <= 1'h0;
    else
      validReg_last_REG <=
        io_commonIn_enq_valid
        | ~(common_flushed | entryReg_status_issued & io_commonIn_issueResp_valid
            & (&io_commonIn_issueResp_bits_resp)
            & {common_srcLoadCancelVec_4,
               common_srcLoadCancelVec_3,
               common_srcLoadCancelVec_2,
               common_srcLoadCancelVec_1,
               common_srcLoadCancelVec_0} == 5'h0) & validReg_last_REG;
  end // always @(posedge, posedge)
  wire [7:0]   _GEN = {1'h0, entryReg_status_srcStatus_0_psrc};
  wire [7:0]   _GEN_0 = {1'h0, entryReg_status_srcStatus_1_psrc};
  wire [7:0]   _GEN_1 = {1'h0, entryReg_status_srcStatus_2_psrc};
  wire [7:0]   _GEN_2 = {1'h0, entryReg_status_srcStatus_3_psrc};
  wire [7:0]   _GEN_3 = {1'h0, entryReg_status_srcStatus_4_psrc};
  wire [1:0]   hi_hi_hi_4 =
    {io_commonIn_wakeUpFromWB_13_bits_pdest == _GEN_3
       & entryReg_status_srcStatus_4_srcType[2] & io_commonIn_wakeUpFromWB_13_bits_vlWen
       & io_commonIn_wakeUpFromWB_13_valid,
     io_commonIn_wakeUpFromWB_12_bits_pdest == _GEN_3
       & entryReg_status_srcStatus_4_srcType[2] & io_commonIn_wakeUpFromWB_12_bits_vlWen
       & io_commonIn_wakeUpFromWB_12_valid};
  wire         ignoreOldVd_2 =
    entryReg_status_srcStatus_2_srcType[2] & (|hi_hi_hi_4)
    & ~entryReg_payload_vpu_isDependOldvd & ~io_commonIn_vlIsZero
    & (io_commonIn_vlIsVlmax & (entryReg_payload_vpu_vm | entryReg_payload_vpu_vma)
       & ~entryReg_payload_vpu_isWritePartVd | ~io_commonIn_vlIsVlmax
       & (entryReg_payload_vpu_vm | entryReg_payload_vpu_vma) & entryReg_payload_vpu_vta);
  always @(posedge clock) begin
    if (io_commonIn_enq_valid) begin
      entryReg_status_robIdx_flag <= io_commonIn_enq_bits_status_robIdx_flag;
      entryReg_status_robIdx_value <= io_commonIn_enq_bits_status_robIdx_value;
      entryReg_status_fuType_31 <= io_commonIn_enq_bits_status_fuType_31;
      entryReg_status_fuType_32 <= io_commonIn_enq_bits_status_fuType_32;
      entryReg_status_srcStatus_0_psrc <= io_commonIn_enq_bits_status_srcStatus_0_psrc;
      entryReg_status_srcStatus_0_srcType <=
        io_commonIn_enq_bits_status_srcStatus_0_srcType;
      entryReg_status_srcStatus_0_srcState <=
        io_commonIn_enq_bits_status_srcStatus_0_srcState;
      entryReg_status_srcStatus_0_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_0_dataSources_value;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_0;
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_1;
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_0_srcLoadDependency_2;
      entryReg_status_srcStatus_1_psrc <= io_commonIn_enq_bits_status_srcStatus_1_psrc;
      entryReg_status_srcStatus_1_srcType <=
        io_commonIn_enq_bits_status_srcStatus_1_srcType;
      entryReg_status_srcStatus_1_srcState <=
        io_commonIn_enq_bits_status_srcStatus_1_srcState;
      entryReg_status_srcStatus_1_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_1_dataSources_value;
      entryReg_status_srcStatus_1_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_0;
      entryReg_status_srcStatus_1_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_1;
      entryReg_status_srcStatus_1_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_1_srcLoadDependency_2;
      entryReg_status_srcStatus_2_psrc <= io_commonIn_enq_bits_status_srcStatus_2_psrc;
      entryReg_status_srcStatus_2_srcType <=
        io_commonIn_enq_bits_status_srcStatus_2_srcType;
      entryReg_status_srcStatus_2_srcState <=
        io_commonIn_enq_bits_status_srcStatus_2_srcState;
      entryReg_status_srcStatus_2_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_2_dataSources_value;
      entryReg_status_srcStatus_2_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_0;
      entryReg_status_srcStatus_2_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_1;
      entryReg_status_srcStatus_2_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_2_srcLoadDependency_2;
      entryReg_status_srcStatus_3_psrc <= io_commonIn_enq_bits_status_srcStatus_3_psrc;
      entryReg_status_srcStatus_3_srcType <=
        io_commonIn_enq_bits_status_srcStatus_3_srcType;
      entryReg_status_srcStatus_3_srcState <=
        io_commonIn_enq_bits_status_srcStatus_3_srcState;
      entryReg_status_srcStatus_3_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_3_dataSources_value;
      entryReg_status_srcStatus_3_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_0;
      entryReg_status_srcStatus_3_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_1;
      entryReg_status_srcStatus_3_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_3_srcLoadDependency_2;
      entryReg_status_srcStatus_4_psrc <= io_commonIn_enq_bits_status_srcStatus_4_psrc;
      entryReg_status_srcStatus_4_srcType <=
        io_commonIn_enq_bits_status_srcStatus_4_srcType;
      entryReg_status_srcStatus_4_srcState <=
        io_commonIn_enq_bits_status_srcStatus_4_srcState;
      entryReg_status_srcStatus_4_dataSources_value <=
        io_commonIn_enq_bits_status_srcStatus_4_dataSources_value;
      entryReg_status_srcStatus_4_srcLoadDependency_0 <=
        io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_0;
      entryReg_status_srcStatus_4_srcLoadDependency_1 <=
        io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_1;
      entryReg_status_srcStatus_4_srcLoadDependency_2 <=
        io_commonIn_enq_bits_status_srcStatus_4_srcLoadDependency_2;
      entryReg_status_issued <= io_commonIn_enq_bits_status_issued;
      entryReg_status_issueTimer <= io_commonIn_enq_bits_status_issueTimer;
      entryReg_status_vecMem_sqIdx_flag <= io_commonIn_enq_bits_status_vecMem_sqIdx_flag;
      entryReg_status_vecMem_sqIdx_value <=
        io_commonIn_enq_bits_status_vecMem_sqIdx_value;
      entryReg_status_vecMem_lqIdx_flag <= io_commonIn_enq_bits_status_vecMem_lqIdx_flag;
      entryReg_status_vecMem_lqIdx_value <=
        io_commonIn_enq_bits_status_vecMem_lqIdx_value;
      entryReg_status_vecMem_numLsElem <= io_commonIn_enq_bits_status_vecMem_numLsElem;
      entryReg_payload_ftqPtr_flag <= io_commonIn_enq_bits_payload_ftqPtr_flag;
      entryReg_payload_ftqPtr_value <= io_commonIn_enq_bits_payload_ftqPtr_value;
      entryReg_payload_ftqOffset <= io_commonIn_enq_bits_payload_ftqOffset;
      entryReg_payload_fuOpType <= io_commonIn_enq_bits_payload_fuOpType;
      entryReg_payload_vecWen <= io_commonIn_enq_bits_payload_vecWen;
      entryReg_payload_v0Wen <= io_commonIn_enq_bits_payload_v0Wen;
      entryReg_payload_vpu_vma <= io_commonIn_enq_bits_payload_vpu_vma;
      entryReg_payload_vpu_vta <= io_commonIn_enq_bits_payload_vpu_vta;
      entryReg_payload_vpu_vsew <= io_commonIn_enq_bits_payload_vpu_vsew;
      entryReg_payload_vpu_vlmul <= io_commonIn_enq_bits_payload_vpu_vlmul;
      entryReg_payload_vpu_vm <= io_commonIn_enq_bits_payload_vpu_vm;
      entryReg_payload_vpu_vstart <= io_commonIn_enq_bits_payload_vpu_vstart;
      entryReg_payload_vpu_vmask <= io_commonIn_enq_bits_payload_vpu_vmask;
      entryReg_payload_vpu_nf <= io_commonIn_enq_bits_payload_vpu_nf;
      entryReg_payload_vpu_veew <= io_commonIn_enq_bits_payload_vpu_veew;
      entryReg_payload_vpu_isDependOldvd <=
        io_commonIn_enq_bits_payload_vpu_isDependOldvd;
      entryReg_payload_vpu_isWritePartVd <=
        io_commonIn_enq_bits_payload_vpu_isWritePartVd;
      entryReg_payload_uopIdx <= io_commonIn_enq_bits_payload_uopIdx;
      entryReg_payload_pdest <= io_commonIn_enq_bits_payload_pdest;
      entryReg_payload_lqIdx_flag <= io_commonIn_enq_bits_payload_lqIdx_flag;
      entryReg_payload_lqIdx_value <= io_commonIn_enq_bits_payload_lqIdx_value;
      entryReg_payload_sqIdx_flag <= io_commonIn_enq_bits_payload_sqIdx_flag;
      entryReg_payload_sqIdx_value <= io_commonIn_enq_bits_payload_sqIdx_value;
    end
    else begin
      entryReg_status_srcStatus_0_srcState <=
        ~common_srcLoadCancelVec_0
        & ((|{io_commonIn_wakeUpFromWB_5_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_5_bits_vecWen
                & io_commonIn_wakeUpFromWB_5_valid,
              io_commonIn_wakeUpFromWB_4_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_4_bits_vecWen
                & io_commonIn_wakeUpFromWB_4_valid,
              io_commonIn_wakeUpFromWB_3_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_3_bits_vecWen
                & io_commonIn_wakeUpFromWB_3_valid,
              io_commonIn_wakeUpFromWB_2_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_2_bits_vecWen
                & io_commonIn_wakeUpFromWB_2_valid,
              io_commonIn_wakeUpFromWB_1_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_1_bits_vecWen
                & io_commonIn_wakeUpFromWB_1_valid,
              io_commonIn_wakeUpFromWB_0_bits_pdest == _GEN
                & entryReg_status_srcStatus_0_srcType[2]
                & io_commonIn_wakeUpFromWB_0_bits_vecWen
                & io_commonIn_wakeUpFromWB_0_valid})
           | entryReg_status_srcStatus_0_srcState);
      if (entryReg_status_srcStatus_0_dataSources_value == 4'h2)
        entryReg_status_srcStatus_0_dataSources_value <= 4'h8;
      entryReg_status_srcStatus_0_srcLoadDependency_0 <=
        {entryReg_status_srcStatus_0_srcLoadDependency_0[0], 1'h0};
      entryReg_status_srcStatus_0_srcLoadDependency_1 <=
        {entryReg_status_srcStatus_0_srcLoadDependency_1[0], 1'h0};
      entryReg_status_srcStatus_0_srcLoadDependency_2 <=
        {entryReg_status_srcStatus_0_srcLoadDependency_2[0], 1'h0};
      entryReg_status_srcStatus_1_srcState <=
        ~common_srcLoadCancelVec_1
        & ((|{io_commonIn_wakeUpFromWB_5_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_5_bits_vecWen
                & io_commonIn_wakeUpFromWB_5_valid,
              io_commonIn_wakeUpFromWB_4_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_4_bits_vecWen
                & io_commonIn_wakeUpFromWB_4_valid,
              io_commonIn_wakeUpFromWB_3_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_3_bits_vecWen
                & io_commonIn_wakeUpFromWB_3_valid,
              io_commonIn_wakeUpFromWB_2_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_2_bits_vecWen
                & io_commonIn_wakeUpFromWB_2_valid,
              io_commonIn_wakeUpFromWB_1_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_1_bits_vecWen
                & io_commonIn_wakeUpFromWB_1_valid,
              io_commonIn_wakeUpFromWB_0_bits_pdest == _GEN_0
                & entryReg_status_srcStatus_1_srcType[2]
                & io_commonIn_wakeUpFromWB_0_bits_vecWen
                & io_commonIn_wakeUpFromWB_0_valid})
           | entryReg_status_srcStatus_1_srcState);
      if (entryReg_status_srcStatus_1_dataSources_value == 4'h2)
        entryReg_status_srcStatus_1_dataSources_value <= 4'h8;
      entryReg_status_srcStatus_1_srcLoadDependency_0 <=
        {entryReg_status_srcStatus_1_srcLoadDependency_0[0], 1'h0};
      entryReg_status_srcStatus_1_srcLoadDependency_1 <=
        {entryReg_status_srcStatus_1_srcLoadDependency_1[0], 1'h0};
      entryReg_status_srcStatus_1_srcLoadDependency_2 <=
        {entryReg_status_srcStatus_1_srcLoadDependency_2[0], 1'h0};
      if (ignoreOldVd_2)
        entryReg_status_srcStatus_2_srcType <= 4'h0;
      entryReg_status_srcStatus_2_srcState <=
        ~common_srcLoadCancelVec_2
        & ((|{io_commonIn_wakeUpFromWB_5_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_5_bits_vecWen
                & io_commonIn_wakeUpFromWB_5_valid,
              io_commonIn_wakeUpFromWB_4_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_4_bits_vecWen
                & io_commonIn_wakeUpFromWB_4_valid,
              io_commonIn_wakeUpFromWB_3_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_3_bits_vecWen
                & io_commonIn_wakeUpFromWB_3_valid,
              io_commonIn_wakeUpFromWB_2_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_2_bits_vecWen
                & io_commonIn_wakeUpFromWB_2_valid,
              io_commonIn_wakeUpFromWB_1_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_1_bits_vecWen
                & io_commonIn_wakeUpFromWB_1_valid,
              io_commonIn_wakeUpFromWB_0_bits_pdest == _GEN_1
                & entryReg_status_srcStatus_2_srcType[2]
                & io_commonIn_wakeUpFromWB_0_bits_vecWen
                & io_commonIn_wakeUpFromWB_0_valid})
           | entryReg_status_srcStatus_2_srcState | ignoreOldVd_2);
      if (entryReg_status_srcStatus_2_dataSources_value == 4'h2)
        entryReg_status_srcStatus_2_dataSources_value <= 4'h8;
      entryReg_status_srcStatus_2_srcLoadDependency_0 <=
        {entryReg_status_srcStatus_2_srcLoadDependency_0[0], 1'h0};
      entryReg_status_srcStatus_2_srcLoadDependency_1 <=
        {entryReg_status_srcStatus_2_srcLoadDependency_1[0], 1'h0};
      entryReg_status_srcStatus_2_srcLoadDependency_2 <=
        {entryReg_status_srcStatus_2_srcLoadDependency_2[0], 1'h0};
      entryReg_status_srcStatus_3_srcState <=
        ~common_srcLoadCancelVec_3
        & ((|{io_commonIn_wakeUpFromWB_11_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_11_bits_v0Wen
                & io_commonIn_wakeUpFromWB_11_valid,
              io_commonIn_wakeUpFromWB_10_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_10_bits_v0Wen
                & io_commonIn_wakeUpFromWB_10_valid,
              io_commonIn_wakeUpFromWB_9_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_9_bits_v0Wen
                & io_commonIn_wakeUpFromWB_9_valid,
              io_commonIn_wakeUpFromWB_8_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_8_bits_v0Wen
                & io_commonIn_wakeUpFromWB_8_valid,
              io_commonIn_wakeUpFromWB_7_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_7_bits_v0Wen
                & io_commonIn_wakeUpFromWB_7_valid,
              io_commonIn_wakeUpFromWB_6_bits_pdest == _GEN_2
                & entryReg_status_srcStatus_3_srcType[3]
                & io_commonIn_wakeUpFromWB_6_bits_v0Wen
                & io_commonIn_wakeUpFromWB_6_valid})
           | entryReg_status_srcStatus_3_srcState);
      if (entryReg_status_srcStatus_3_dataSources_value == 4'h2)
        entryReg_status_srcStatus_3_dataSources_value <= 4'h8;
      entryReg_status_srcStatus_3_srcLoadDependency_0 <=
        {entryReg_status_srcStatus_3_srcLoadDependency_0[0], 1'h0};
      entryReg_status_srcStatus_3_srcLoadDependency_1 <=
        {entryReg_status_srcStatus_3_srcLoadDependency_1[0], 1'h0};
      entryReg_status_srcStatus_3_srcLoadDependency_2 <=
        {entryReg_status_srcStatus_3_srcLoadDependency_2[0], 1'h0};
      entryReg_status_srcStatus_4_srcState <=
        ~common_srcLoadCancelVec_4
        & ((|hi_hi_hi_4) | entryReg_status_srcStatus_4_srcState);
      if (entryReg_status_srcStatus_4_dataSources_value == 4'h2)
        entryReg_status_srcStatus_4_dataSources_value <= 4'h8;
      entryReg_status_srcStatus_4_srcLoadDependency_0 <=
        {entryReg_status_srcStatus_4_srcLoadDependency_0[0], 1'h0};
      entryReg_status_srcStatus_4_srcLoadDependency_1 <=
        {entryReg_status_srcStatus_4_srcLoadDependency_1[0], 1'h0};
      entryReg_status_srcStatus_4_srcLoadDependency_2 <=
        {entryReg_status_srcStatus_4_srcLoadDependency_2[0], 1'h0};
      entryReg_status_issued <=
        ~((|{common_srcLoadCancelVec_4,
             common_srcLoadCancelVec_3,
             common_srcLoadCancelVec_2,
             common_srcLoadCancelVec_1,
             common_srcLoadCancelVec_0}) | io_commonIn_issueResp_valid
          & io_commonIn_issueResp_bits_resp == 2'h0)
        & (io_commonIn_deqSel
           | (&{entryReg_status_srcStatus_4_srcState,
                entryReg_status_srcStatus_3_srcState,
                entryReg_status_srcStatus_2_srcState,
                entryReg_status_srcStatus_1_srcState,
                entryReg_status_srcStatus_0_srcState}) & entryReg_status_issued);
      if (io_commonIn_deqSel)
        entryReg_status_issueTimer <= 2'h0;
      else if (entryReg_status_issued) begin
        if (~(&entryReg_status_issueTimer))
          entryReg_status_issueTimer <= 2'(entryReg_status_issueTimer + 2'h1);
      end
      else
        entryReg_status_issueTimer <= 2'h3;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:43];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validReg_last_REG = _RANDOM[6'h0][0];
        entryReg_status_robIdx_flag = _RANDOM[6'h0][1];
        entryReg_status_robIdx_value = _RANDOM[6'h0][9:2];
        entryReg_status_fuType_31 = _RANDOM[6'h1][9];
        entryReg_status_fuType_32 = _RANDOM[6'h1][10];
        entryReg_status_srcStatus_0_psrc = _RANDOM[6'h1][19:13];
        entryReg_status_srcStatus_0_srcType = _RANDOM[6'h1][23:20];
        entryReg_status_srcStatus_0_srcState = _RANDOM[6'h1][24];
        entryReg_status_srcStatus_0_dataSources_value = _RANDOM[6'h1][28:25];
        entryReg_status_srcStatus_0_srcLoadDependency_0 = _RANDOM[6'h1][30:29];
        entryReg_status_srcStatus_0_srcLoadDependency_1 =
          {_RANDOM[6'h1][31], _RANDOM[6'h2][0]};
        entryReg_status_srcStatus_0_srcLoadDependency_2 = _RANDOM[6'h2][2:1];
        entryReg_status_srcStatus_1_psrc = _RANDOM[6'h2][9:3];
        entryReg_status_srcStatus_1_srcType = _RANDOM[6'h2][13:10];
        entryReg_status_srcStatus_1_srcState = _RANDOM[6'h2][14];
        entryReg_status_srcStatus_1_dataSources_value = _RANDOM[6'h2][18:15];
        entryReg_status_srcStatus_1_srcLoadDependency_0 = _RANDOM[6'h2][20:19];
        entryReg_status_srcStatus_1_srcLoadDependency_1 = _RANDOM[6'h2][22:21];
        entryReg_status_srcStatus_1_srcLoadDependency_2 = _RANDOM[6'h2][24:23];
        entryReg_status_srcStatus_2_psrc = _RANDOM[6'h2][31:25];
        entryReg_status_srcStatus_2_srcType = _RANDOM[6'h3][3:0];
        entryReg_status_srcStatus_2_srcState = _RANDOM[6'h3][4];
        entryReg_status_srcStatus_2_dataSources_value = _RANDOM[6'h3][8:5];
        entryReg_status_srcStatus_2_srcLoadDependency_0 = _RANDOM[6'h3][10:9];
        entryReg_status_srcStatus_2_srcLoadDependency_1 = _RANDOM[6'h3][12:11];
        entryReg_status_srcStatus_2_srcLoadDependency_2 = _RANDOM[6'h3][14:13];
        entryReg_status_srcStatus_3_psrc = _RANDOM[6'h3][21:15];
        entryReg_status_srcStatus_3_srcType = _RANDOM[6'h3][25:22];
        entryReg_status_srcStatus_3_srcState = _RANDOM[6'h3][26];
        entryReg_status_srcStatus_3_dataSources_value = _RANDOM[6'h3][30:27];
        entryReg_status_srcStatus_3_srcLoadDependency_0 =
          {_RANDOM[6'h3][31], _RANDOM[6'h4][0]};
        entryReg_status_srcStatus_3_srcLoadDependency_1 = _RANDOM[6'h4][2:1];
        entryReg_status_srcStatus_3_srcLoadDependency_2 = _RANDOM[6'h4][4:3];
        entryReg_status_srcStatus_4_psrc = _RANDOM[6'h4][11:5];
        entryReg_status_srcStatus_4_srcType = _RANDOM[6'h4][15:12];
        entryReg_status_srcStatus_4_srcState = _RANDOM[6'h4][16];
        entryReg_status_srcStatus_4_dataSources_value = _RANDOM[6'h4][20:17];
        entryReg_status_srcStatus_4_srcLoadDependency_0 = _RANDOM[6'h4][22:21];
        entryReg_status_srcStatus_4_srcLoadDependency_1 = _RANDOM[6'h4][24:23];
        entryReg_status_srcStatus_4_srcLoadDependency_2 = _RANDOM[6'h4][26:25];
        entryReg_status_issued = _RANDOM[6'h4][28];
        entryReg_status_issueTimer = _RANDOM[6'h4][31:30];
        entryReg_status_vecMem_sqIdx_flag = _RANDOM[6'h5][1];
        entryReg_status_vecMem_sqIdx_value = _RANDOM[6'h5][7:2];
        entryReg_status_vecMem_lqIdx_flag = _RANDOM[6'h5][8];
        entryReg_status_vecMem_lqIdx_value = _RANDOM[6'h5][15:9];
        entryReg_status_vecMem_numLsElem = _RANDOM[6'h5][20:16];
        entryReg_payload_ftqPtr_flag = _RANDOM[6'h9][25];
        entryReg_payload_ftqPtr_value = _RANDOM[6'h9][31:26];
        entryReg_payload_ftqOffset = _RANDOM[6'hA][3:0];
        entryReg_payload_fuOpType = _RANDOM[6'hC][9:1];
        entryReg_payload_vecWen = _RANDOM[6'hC][12];
        entryReg_payload_v0Wen = _RANDOM[6'hC][13];
        entryReg_payload_vpu_vma = _RANDOM[6'hE][12];
        entryReg_payload_vpu_vta = _RANDOM[6'hE][13];
        entryReg_payload_vpu_vsew = _RANDOM[6'hE][15:14];
        entryReg_payload_vpu_vlmul = _RANDOM[6'hE][18:16];
        entryReg_payload_vpu_vm = _RANDOM[6'hE][27];
        entryReg_payload_vpu_vstart = {_RANDOM[6'hE][31:28], _RANDOM[6'hF][3:0]};
        entryReg_payload_vpu_vmask =
          {_RANDOM[6'hF][31:24],
           _RANDOM[6'h10],
           _RANDOM[6'h11],
           _RANDOM[6'h12],
           _RANDOM[6'h13][23:0]};
        entryReg_payload_vpu_nf = _RANDOM[6'h14][2:0];
        entryReg_payload_vpu_veew = _RANDOM[6'h14][4:3];
        entryReg_payload_vpu_isDependOldvd = _RANDOM[6'h14][11];
        entryReg_payload_vpu_isWritePartVd = _RANDOM[6'h14][12];
        entryReg_payload_uopIdx = _RANDOM[6'h14][22:16];
        entryReg_payload_pdest = _RANDOM[6'h17][29:22];
        entryReg_payload_lqIdx_flag = _RANDOM[6'h2B][12];
        entryReg_payload_lqIdx_value = _RANDOM[6'h2B][19:13];
        entryReg_payload_sqIdx_flag = _RANDOM[6'h2B][20];
        entryReg_payload_sqIdx_value = _RANDOM[6'h2B][26:21];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        validReg_last_REG = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_commonOut_valid = validReg_last_REG;
  assign io_commonOut_issued = entryReg_status_issued;
  assign io_commonOut_canIssue =
    validReg_last_REG
    & (&{entryReg_status_srcStatus_4_srcState,
         entryReg_status_srcStatus_3_srcState,
         entryReg_status_srcStatus_2_srcState,
         entryReg_status_srcStatus_1_srcState,
         entryReg_status_srcStatus_0_srcState}) & ~entryReg_status_issued
    & ~common_flushed;
  assign io_commonOut_fuType =
    {2'h0, entryReg_status_fuType_32, entryReg_status_fuType_31, 31'h0};
  assign io_commonOut_dataSource_0_value = entryReg_status_srcStatus_0_dataSources_value;
  assign io_commonOut_dataSource_1_value = entryReg_status_srcStatus_1_dataSources_value;
  assign io_commonOut_dataSource_2_value = entryReg_status_srcStatus_2_dataSources_value;
  assign io_commonOut_dataSource_3_value = entryReg_status_srcStatus_3_dataSources_value;
  assign io_commonOut_dataSource_4_value = entryReg_status_srcStatus_4_dataSources_value;
  assign io_commonOut_entry_bits_status_robIdx_flag = entryReg_status_robIdx_flag;
  assign io_commonOut_entry_bits_status_robIdx_value = entryReg_status_robIdx_value;
  assign io_commonOut_entry_bits_status_fuType_31 = entryReg_status_fuType_31;
  assign io_commonOut_entry_bits_status_fuType_32 = entryReg_status_fuType_32;
  assign io_commonOut_entry_bits_status_srcStatus_0_psrc =
    entryReg_status_srcStatus_0_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_1_psrc =
    entryReg_status_srcStatus_1_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_2_psrc =
    entryReg_status_srcStatus_2_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_3_psrc =
    entryReg_status_srcStatus_3_psrc;
  assign io_commonOut_entry_bits_status_srcStatus_4_psrc =
    entryReg_status_srcStatus_4_psrc;
  assign io_commonOut_entry_bits_status_vecMem_sqIdx_flag =
    entryReg_status_vecMem_sqIdx_flag;
  assign io_commonOut_entry_bits_status_vecMem_sqIdx_value =
    entryReg_status_vecMem_sqIdx_value;
  assign io_commonOut_entry_bits_status_vecMem_lqIdx_flag =
    entryReg_status_vecMem_lqIdx_flag;
  assign io_commonOut_entry_bits_status_vecMem_lqIdx_value =
    entryReg_status_vecMem_lqIdx_value;
  assign io_commonOut_entry_bits_status_vecMem_numLsElem =
    entryReg_status_vecMem_numLsElem;
  assign io_commonOut_entry_bits_payload_ftqPtr_flag = entryReg_payload_ftqPtr_flag;
  assign io_commonOut_entry_bits_payload_ftqPtr_value = entryReg_payload_ftqPtr_value;
  assign io_commonOut_entry_bits_payload_ftqOffset = entryReg_payload_ftqOffset;
  assign io_commonOut_entry_bits_payload_fuOpType = entryReg_payload_fuOpType;
  assign io_commonOut_entry_bits_payload_vecWen = entryReg_payload_vecWen;
  assign io_commonOut_entry_bits_payload_v0Wen = entryReg_payload_v0Wen;
  assign io_commonOut_entry_bits_payload_vpu_vma = entryReg_payload_vpu_vma;
  assign io_commonOut_entry_bits_payload_vpu_vta = entryReg_payload_vpu_vta;
  assign io_commonOut_entry_bits_payload_vpu_vsew = entryReg_payload_vpu_vsew;
  assign io_commonOut_entry_bits_payload_vpu_vlmul = entryReg_payload_vpu_vlmul;
  assign io_commonOut_entry_bits_payload_vpu_vm = entryReg_payload_vpu_vm;
  assign io_commonOut_entry_bits_payload_vpu_vstart = entryReg_payload_vpu_vstart;
  assign io_commonOut_entry_bits_payload_vpu_vmask = entryReg_payload_vpu_vmask;
  assign io_commonOut_entry_bits_payload_vpu_nf = entryReg_payload_vpu_nf;
  assign io_commonOut_entry_bits_payload_vpu_veew = entryReg_payload_vpu_veew;
  assign io_commonOut_entry_bits_payload_uopIdx = entryReg_payload_uopIdx;
  assign io_commonOut_entry_bits_payload_pdest = entryReg_payload_pdest;
  assign io_commonOut_entry_bits_payload_lqIdx_flag = entryReg_payload_lqIdx_flag;
  assign io_commonOut_entry_bits_payload_lqIdx_value = entryReg_payload_lqIdx_value;
  assign io_commonOut_entry_bits_payload_sqIdx_flag = entryReg_payload_sqIdx_flag;
  assign io_commonOut_entry_bits_payload_sqIdx_value = entryReg_payload_sqIdx_value;
  assign io_commonOut_cancelBypass =
    io_commonIn_ldCancel_0_ld2Cancel & entryReg_status_srcStatus_0_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_0_srcLoadDependency_2[1]
    | io_commonIn_ldCancel_0_ld2Cancel
    & entryReg_status_srcStatus_1_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_1_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_1_srcLoadDependency_2[1]
    | io_commonIn_ldCancel_0_ld2Cancel
    & entryReg_status_srcStatus_2_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_2_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_2_srcLoadDependency_2[1]
    | io_commonIn_ldCancel_0_ld2Cancel
    & entryReg_status_srcStatus_3_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_3_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_3_srcLoadDependency_2[1]
    | io_commonIn_ldCancel_0_ld2Cancel
    & entryReg_status_srcStatus_4_srcLoadDependency_0[1]
    | io_commonIn_ldCancel_1_ld2Cancel
    & entryReg_status_srcStatus_4_srcLoadDependency_1[1]
    | io_commonIn_ldCancel_2_ld2Cancel
    & entryReg_status_srcStatus_4_srcLoadDependency_2[1];
  assign io_commonOut_issueTimerRead = entryReg_status_issueTimer;
endmodule

