
UART_tutorial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         0000000c  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00002b36  00008010  00008010  00008010  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .fini         0000000c  0000ab48  0000ab48  0000ab48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000077  0000ab54  0000ab54  0000ab54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.exidx    00000008  0000abcc  0000abcc  0000abcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .eh_frame     00000004  0000abd4  0000abd4  0000abd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  0001abd8  0001abd8  0000abd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0001abdc  0001abdc  0000abdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  0001abe0  0001abe0  0000abe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  0001ac50  0001ac50  0000ac50  2**2
                  ALLOC
 10 .comment      0000007b  00000000  00000000  0000ac50  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000005e8  00000000  00000000  0000accb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00006701  00000000  00000000  0000b2b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001262  00000000  00000000  000119b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000052fe  00000000  00000000  00012c16  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001bc8  00000000  00000000  00017f14  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000c2900  00000000  00000000  00019adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000558  00000000  00000000  000dc3dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0001ffeb  00000000  00000000  000dc934  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .ARM.attributes 00000030  00000000  00000000  000fc91f  2**0
                  CONTENTS, READONLY

Disassembly of section .init:

00008000 <_init>:
    8000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8002:	bf00      	nop
    8004:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8006:	bc08      	pop	{r3}
    8008:	469e      	mov	lr, r3
    800a:	4770      	bx	lr

Disassembly of section .text:

00008010 <exit>:
    8010:	b508      	push	{r3, lr}
    8012:	4b07      	ldr	r3, [pc, #28]	; (8030 <exit+0x20>)
    8014:	4604      	mov	r4, r0
    8016:	b113      	cbz	r3, 801e <exit+0xe>
    8018:	2100      	movs	r1, #0
    801a:	f3af 8000 	nop.w
    801e:	4b05      	ldr	r3, [pc, #20]	; (8034 <exit+0x24>)
    8020:	6818      	ldr	r0, [r3, #0]
    8022:	6a83      	ldr	r3, [r0, #40]	; 0x28
    8024:	b103      	cbz	r3, 8028 <exit+0x18>
    8026:	4798      	blx	r3
    8028:	4620      	mov	r0, r4
    802a:	f002 fd8b 	bl	ab44 <_exit>
    802e:	bf00      	nop
    8030:	00000000 	.word	0x00000000
    8034:	0000ab94 	.word	0x0000ab94

00008038 <__do_global_dtors_aux>:
    8038:	b510      	push	{r4, lr}
    803a:	4c05      	ldr	r4, [pc, #20]	; (8050 <__do_global_dtors_aux+0x18>)
    803c:	7823      	ldrb	r3, [r4, #0]
    803e:	b933      	cbnz	r3, 804e <__do_global_dtors_aux+0x16>
    8040:	4b04      	ldr	r3, [pc, #16]	; (8054 <__do_global_dtors_aux+0x1c>)
    8042:	b113      	cbz	r3, 804a <__do_global_dtors_aux+0x12>
    8044:	4804      	ldr	r0, [pc, #16]	; (8058 <__do_global_dtors_aux+0x20>)
    8046:	f3af 8000 	nop.w
    804a:	2301      	movs	r3, #1
    804c:	7023      	strb	r3, [r4, #0]
    804e:	bd10      	pop	{r4, pc}
    8050:	0001ac50 	.word	0x0001ac50
    8054:	00000000 	.word	0x00000000
    8058:	0000abd4 	.word	0x0000abd4

0000805c <frame_dummy>:
    805c:	b508      	push	{r3, lr}
    805e:	4b03      	ldr	r3, [pc, #12]	; (806c <frame_dummy+0x10>)
    8060:	b11b      	cbz	r3, 806a <frame_dummy+0xe>
    8062:	4903      	ldr	r1, [pc, #12]	; (8070 <frame_dummy+0x14>)
    8064:	4803      	ldr	r0, [pc, #12]	; (8074 <frame_dummy+0x18>)
    8066:	f3af 8000 	nop.w
    806a:	bd08      	pop	{r3, pc}
    806c:	00000000 	.word	0x00000000
    8070:	0001ac54 	.word	0x0001ac54
    8074:	0000abd4 	.word	0x0000abd4

00008078 <_mainCRTStartup>:
    8078:	4b15      	ldr	r3, [pc, #84]	; (80d0 <_mainCRTStartup+0x58>)
    807a:	2b00      	cmp	r3, #0
    807c:	bf08      	it	eq
    807e:	4b13      	ldreq	r3, [pc, #76]	; (80cc <_mainCRTStartup+0x54>)
    8080:	469d      	mov	sp, r3
    8082:	f5a3 3a80 	sub.w	sl, r3, #65536	; 0x10000
    8086:	2100      	movs	r1, #0
    8088:	468b      	mov	fp, r1
    808a:	460f      	mov	r7, r1
    808c:	4813      	ldr	r0, [pc, #76]	; (80dc <_mainCRTStartup+0x64>)
    808e:	4a14      	ldr	r2, [pc, #80]	; (80e0 <_mainCRTStartup+0x68>)
    8090:	1a12      	subs	r2, r2, r0
    8092:	f001 ff69 	bl	9f68 <memset>
    8096:	4b0f      	ldr	r3, [pc, #60]	; (80d4 <_mainCRTStartup+0x5c>)
    8098:	2b00      	cmp	r3, #0
    809a:	d000      	beq.n	809e <_mainCRTStartup+0x26>
    809c:	4798      	blx	r3
    809e:	4b0e      	ldr	r3, [pc, #56]	; (80d8 <_mainCRTStartup+0x60>)
    80a0:	2b00      	cmp	r3, #0
    80a2:	d000      	beq.n	80a6 <_mainCRTStartup+0x2e>
    80a4:	4798      	blx	r3
    80a6:	2000      	movs	r0, #0
    80a8:	2100      	movs	r1, #0
    80aa:	0004      	movs	r4, r0
    80ac:	000d      	movs	r5, r1
    80ae:	480d      	ldr	r0, [pc, #52]	; (80e4 <_mainCRTStartup+0x6c>)
    80b0:	2800      	cmp	r0, #0
    80b2:	d002      	beq.n	80ba <_mainCRTStartup+0x42>
    80b4:	480c      	ldr	r0, [pc, #48]	; (80e8 <_mainCRTStartup+0x70>)
    80b6:	f3af 8000 	nop.w
    80ba:	f001 ff31 	bl	9f20 <__libc_init_array>
    80be:	0020      	movs	r0, r4
    80c0:	0029      	movs	r1, r5
    80c2:	f001 fd85 	bl	9bd0 <main>
    80c6:	f7ff ffa3 	bl	8010 <exit>
    80ca:	bf00      	nop
    80cc:	00080000 	.word	0x00080000
	...
    80dc:	0001ac50 	.word	0x0001ac50
    80e0:	0001ad20 	.word	0x0001ad20
	...

000080ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
    80ec:	b580      	push	{r7, lr}
    80ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
    80f0:	4b0e      	ldr	r3, [pc, #56]	; (812c <HAL_Init+0x40>)
    80f2:	681b      	ldr	r3, [r3, #0]
    80f4:	4a0d      	ldr	r2, [pc, #52]	; (812c <HAL_Init+0x40>)
    80f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    80fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
    80fc:	4b0b      	ldr	r3, [pc, #44]	; (812c <HAL_Init+0x40>)
    80fe:	681b      	ldr	r3, [r3, #0]
    8100:	4a0a      	ldr	r2, [pc, #40]	; (812c <HAL_Init+0x40>)
    8102:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    8106:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
    8108:	4b08      	ldr	r3, [pc, #32]	; (812c <HAL_Init+0x40>)
    810a:	681b      	ldr	r3, [r3, #0]
    810c:	4a07      	ldr	r2, [pc, #28]	; (812c <HAL_Init+0x40>)
    810e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    8112:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
    8114:	2003      	movs	r0, #3
    8116:	f000 f939 	bl	838c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
    811a:	2000      	movs	r0, #0
    811c:	f000 f808 	bl	8130 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
    8120:	f001 fe5c 	bl	9ddc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
    8124:	2300      	movs	r3, #0
}
    8126:	4618      	mov	r0, r3
    8128:	bd80      	pop	{r7, pc}
    812a:	bf00      	nop
    812c:	40023c00 	.word	0x40023c00

00008130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
    8130:	b580      	push	{r7, lr}
    8132:	b082      	sub	sp, #8
    8134:	af00      	add	r7, sp, #0
    8136:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
    8138:	4b12      	ldr	r3, [pc, #72]	; (8184 <HAL_InitTick+0x54>)
    813a:	681a      	ldr	r2, [r3, #0]
    813c:	4b12      	ldr	r3, [pc, #72]	; (8188 <HAL_InitTick+0x58>)
    813e:	781b      	ldrb	r3, [r3, #0]
    8140:	4619      	mov	r1, r3
    8142:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8146:	fbb3 f3f1 	udiv	r3, r3, r1
    814a:	fbb2 f3f3 	udiv	r3, r2, r3
    814e:	4618      	mov	r0, r3
    8150:	f000 f951 	bl	83f6 <HAL_SYSTICK_Config>
    8154:	4603      	mov	r3, r0
    8156:	2b00      	cmp	r3, #0
    8158:	d001      	beq.n	815e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
    815a:	2301      	movs	r3, #1
    815c:	e00e      	b.n	817c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
    815e:	687b      	ldr	r3, [r7, #4]
    8160:	2b0f      	cmp	r3, #15
    8162:	d80a      	bhi.n	817a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    8164:	2200      	movs	r2, #0
    8166:	6879      	ldr	r1, [r7, #4]
    8168:	f04f 30ff 	mov.w	r0, #4294967295
    816c:	f000 f919 	bl	83a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
    8170:	4a06      	ldr	r2, [pc, #24]	; (818c <HAL_InitTick+0x5c>)
    8172:	687b      	ldr	r3, [r7, #4]
    8174:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
    8176:	2300      	movs	r3, #0
    8178:	e000      	b.n	817c <HAL_InitTick+0x4c>
    return HAL_ERROR;
    817a:	2301      	movs	r3, #1
}
    817c:	4618      	mov	r0, r3
    817e:	3708      	adds	r7, #8
    8180:	46bd      	mov	sp, r7
    8182:	bd80      	pop	{r7, pc}
    8184:	0001abe8 	.word	0x0001abe8
    8188:	0001abe4 	.word	0x0001abe4
    818c:	0001abe0 	.word	0x0001abe0

00008190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
    8190:	b480      	push	{r7}
    8192:	af00      	add	r7, sp, #0
  return uwTick;
    8194:	4b03      	ldr	r3, [pc, #12]	; (81a4 <HAL_GetTick+0x14>)
    8196:	681b      	ldr	r3, [r3, #0]
}
    8198:	4618      	mov	r0, r3
    819a:	46bd      	mov	sp, r7
    819c:	f85d 7b04 	ldr.w	r7, [sp], #4
    81a0:	4770      	bx	lr
    81a2:	bf00      	nop
    81a4:	0001ac78 	.word	0x0001ac78

000081a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
    81a8:	b580      	push	{r7, lr}
    81aa:	b084      	sub	sp, #16
    81ac:	af00      	add	r7, sp, #0
    81ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
    81b0:	f7ff ffee 	bl	8190 <HAL_GetTick>
    81b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
    81b6:	687b      	ldr	r3, [r7, #4]
    81b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
    81ba:	68fb      	ldr	r3, [r7, #12]
    81bc:	f1b3 3fff 	cmp.w	r3, #4294967295
    81c0:	d005      	beq.n	81ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
    81c2:	4b09      	ldr	r3, [pc, #36]	; (81e8 <HAL_Delay+0x40>)
    81c4:	781b      	ldrb	r3, [r3, #0]
    81c6:	461a      	mov	r2, r3
    81c8:	68fb      	ldr	r3, [r7, #12]
    81ca:	4413      	add	r3, r2
    81cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
    81ce:	bf00      	nop
    81d0:	f7ff ffde 	bl	8190 <HAL_GetTick>
    81d4:	4602      	mov	r2, r0
    81d6:	68bb      	ldr	r3, [r7, #8]
    81d8:	1ad3      	subs	r3, r2, r3
    81da:	68fa      	ldr	r2, [r7, #12]
    81dc:	429a      	cmp	r2, r3
    81de:	d8f7      	bhi.n	81d0 <HAL_Delay+0x28>
  {
  }
}
    81e0:	bf00      	nop
    81e2:	3710      	adds	r7, #16
    81e4:	46bd      	mov	sp, r7
    81e6:	bd80      	pop	{r7, pc}
    81e8:	0001abe4 	.word	0x0001abe4

000081ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
    81ec:	b480      	push	{r7}
    81ee:	b085      	sub	sp, #20
    81f0:	af00      	add	r7, sp, #0
    81f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
    81f4:	687b      	ldr	r3, [r7, #4]
    81f6:	f003 0307 	and.w	r3, r3, #7
    81fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
    81fc:	4b0c      	ldr	r3, [pc, #48]	; (8230 <__NVIC_SetPriorityGrouping+0x44>)
    81fe:	68db      	ldr	r3, [r3, #12]
    8200:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
    8202:	68ba      	ldr	r2, [r7, #8]
    8204:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
    8208:	4013      	ands	r3, r2
    820a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
    820c:	68fb      	ldr	r3, [r7, #12]
    820e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    8210:	68bb      	ldr	r3, [r7, #8]
    8212:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
    8214:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    8218:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    821c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
    821e:	4a04      	ldr	r2, [pc, #16]	; (8230 <__NVIC_SetPriorityGrouping+0x44>)
    8220:	68bb      	ldr	r3, [r7, #8]
    8222:	60d3      	str	r3, [r2, #12]
}
    8224:	bf00      	nop
    8226:	3714      	adds	r7, #20
    8228:	46bd      	mov	sp, r7
    822a:	f85d 7b04 	ldr.w	r7, [sp], #4
    822e:	4770      	bx	lr
    8230:	e000ed00 	.word	0xe000ed00

00008234 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
    8234:	b480      	push	{r7}
    8236:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
    8238:	4b04      	ldr	r3, [pc, #16]	; (824c <__NVIC_GetPriorityGrouping+0x18>)
    823a:	68db      	ldr	r3, [r3, #12]
    823c:	0a1b      	lsrs	r3, r3, #8
    823e:	f003 0307 	and.w	r3, r3, #7
}
    8242:	4618      	mov	r0, r3
    8244:	46bd      	mov	sp, r7
    8246:	f85d 7b04 	ldr.w	r7, [sp], #4
    824a:	4770      	bx	lr
    824c:	e000ed00 	.word	0xe000ed00

00008250 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    8250:	b480      	push	{r7}
    8252:	b083      	sub	sp, #12
    8254:	af00      	add	r7, sp, #0
    8256:	4603      	mov	r3, r0
    8258:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    825a:	f997 3007 	ldrsb.w	r3, [r7, #7]
    825e:	2b00      	cmp	r3, #0
    8260:	db0b      	blt.n	827a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8262:	79fb      	ldrb	r3, [r7, #7]
    8264:	f003 021f 	and.w	r2, r3, #31
    8268:	4907      	ldr	r1, [pc, #28]	; (8288 <__NVIC_EnableIRQ+0x38>)
    826a:	f997 3007 	ldrsb.w	r3, [r7, #7]
    826e:	095b      	lsrs	r3, r3, #5
    8270:	2001      	movs	r0, #1
    8272:	fa00 f202 	lsl.w	r2, r0, r2
    8276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    827a:	bf00      	nop
    827c:	370c      	adds	r7, #12
    827e:	46bd      	mov	sp, r7
    8280:	f85d 7b04 	ldr.w	r7, [sp], #4
    8284:	4770      	bx	lr
    8286:	bf00      	nop
    8288:	e000e100 	.word	0xe000e100

0000828c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    828c:	b480      	push	{r7}
    828e:	b083      	sub	sp, #12
    8290:	af00      	add	r7, sp, #0
    8292:	4603      	mov	r3, r0
    8294:	6039      	str	r1, [r7, #0]
    8296:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    8298:	f997 3007 	ldrsb.w	r3, [r7, #7]
    829c:	2b00      	cmp	r3, #0
    829e:	db0a      	blt.n	82b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    82a0:	683b      	ldr	r3, [r7, #0]
    82a2:	b2da      	uxtb	r2, r3
    82a4:	490c      	ldr	r1, [pc, #48]	; (82d8 <__NVIC_SetPriority+0x4c>)
    82a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
    82aa:	0112      	lsls	r2, r2, #4
    82ac:	b2d2      	uxtb	r2, r2
    82ae:	440b      	add	r3, r1
    82b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
    82b4:	e00a      	b.n	82cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    82b6:	683b      	ldr	r3, [r7, #0]
    82b8:	b2da      	uxtb	r2, r3
    82ba:	4908      	ldr	r1, [pc, #32]	; (82dc <__NVIC_SetPriority+0x50>)
    82bc:	79fb      	ldrb	r3, [r7, #7]
    82be:	f003 030f 	and.w	r3, r3, #15
    82c2:	3b04      	subs	r3, #4
    82c4:	0112      	lsls	r2, r2, #4
    82c6:	b2d2      	uxtb	r2, r2
    82c8:	440b      	add	r3, r1
    82ca:	761a      	strb	r2, [r3, #24]
}
    82cc:	bf00      	nop
    82ce:	370c      	adds	r7, #12
    82d0:	46bd      	mov	sp, r7
    82d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    82d6:	4770      	bx	lr
    82d8:	e000e100 	.word	0xe000e100
    82dc:	e000ed00 	.word	0xe000ed00

000082e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
    82e0:	b480      	push	{r7}
    82e2:	b089      	sub	sp, #36	; 0x24
    82e4:	af00      	add	r7, sp, #0
    82e6:	60f8      	str	r0, [r7, #12]
    82e8:	60b9      	str	r1, [r7, #8]
    82ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
    82ec:	68fb      	ldr	r3, [r7, #12]
    82ee:	f003 0307 	and.w	r3, r3, #7
    82f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
    82f4:	69fb      	ldr	r3, [r7, #28]
    82f6:	f1c3 0307 	rsb	r3, r3, #7
    82fa:	2b04      	cmp	r3, #4
    82fc:	bf28      	it	cs
    82fe:	2304      	movcs	r3, #4
    8300:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
    8302:	69fb      	ldr	r3, [r7, #28]
    8304:	3304      	adds	r3, #4
    8306:	2b06      	cmp	r3, #6
    8308:	d902      	bls.n	8310 <NVIC_EncodePriority+0x30>
    830a:	69fb      	ldr	r3, [r7, #28]
    830c:	3b03      	subs	r3, #3
    830e:	e000      	b.n	8312 <NVIC_EncodePriority+0x32>
    8310:	2300      	movs	r3, #0
    8312:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
    8314:	f04f 32ff 	mov.w	r2, #4294967295
    8318:	69bb      	ldr	r3, [r7, #24]
    831a:	fa02 f303 	lsl.w	r3, r2, r3
    831e:	43da      	mvns	r2, r3
    8320:	68bb      	ldr	r3, [r7, #8]
    8322:	401a      	ands	r2, r3
    8324:	697b      	ldr	r3, [r7, #20]
    8326:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
    8328:	f04f 31ff 	mov.w	r1, #4294967295
    832c:	697b      	ldr	r3, [r7, #20]
    832e:	fa01 f303 	lsl.w	r3, r1, r3
    8332:	43d9      	mvns	r1, r3
    8334:	687b      	ldr	r3, [r7, #4]
    8336:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
    8338:	4313      	orrs	r3, r2
         );
}
    833a:	4618      	mov	r0, r3
    833c:	3724      	adds	r7, #36	; 0x24
    833e:	46bd      	mov	sp, r7
    8340:	f85d 7b04 	ldr.w	r7, [sp], #4
    8344:	4770      	bx	lr
	...

00008348 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
    8348:	b580      	push	{r7, lr}
    834a:	b082      	sub	sp, #8
    834c:	af00      	add	r7, sp, #0
    834e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    8350:	687b      	ldr	r3, [r7, #4]
    8352:	3b01      	subs	r3, #1
    8354:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    8358:	d301      	bcc.n	835e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
    835a:	2301      	movs	r3, #1
    835c:	e00f      	b.n	837e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    835e:	4a0a      	ldr	r2, [pc, #40]	; (8388 <SysTick_Config+0x40>)
    8360:	687b      	ldr	r3, [r7, #4]
    8362:	3b01      	subs	r3, #1
    8364:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
    8366:	210f      	movs	r1, #15
    8368:	f04f 30ff 	mov.w	r0, #4294967295
    836c:	f7ff ff8e 	bl	828c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    8370:	4b05      	ldr	r3, [pc, #20]	; (8388 <SysTick_Config+0x40>)
    8372:	2200      	movs	r2, #0
    8374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    8376:	4b04      	ldr	r3, [pc, #16]	; (8388 <SysTick_Config+0x40>)
    8378:	2207      	movs	r2, #7
    837a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
    837c:	2300      	movs	r3, #0
}
    837e:	4618      	mov	r0, r3
    8380:	3708      	adds	r7, #8
    8382:	46bd      	mov	sp, r7
    8384:	bd80      	pop	{r7, pc}
    8386:	bf00      	nop
    8388:	e000e010 	.word	0xe000e010

0000838c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
    838c:	b580      	push	{r7, lr}
    838e:	b082      	sub	sp, #8
    8390:	af00      	add	r7, sp, #0
    8392:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
    8394:	6878      	ldr	r0, [r7, #4]
    8396:	f7ff ff29 	bl	81ec <__NVIC_SetPriorityGrouping>
}
    839a:	bf00      	nop
    839c:	3708      	adds	r7, #8
    839e:	46bd      	mov	sp, r7
    83a0:	bd80      	pop	{r7, pc}

000083a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
    83a2:	b580      	push	{r7, lr}
    83a4:	b086      	sub	sp, #24
    83a6:	af00      	add	r7, sp, #0
    83a8:	4603      	mov	r3, r0
    83aa:	60b9      	str	r1, [r7, #8]
    83ac:	607a      	str	r2, [r7, #4]
    83ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
    83b0:	2300      	movs	r3, #0
    83b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
    83b4:	f7ff ff3e 	bl	8234 <__NVIC_GetPriorityGrouping>
    83b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
    83ba:	687a      	ldr	r2, [r7, #4]
    83bc:	68b9      	ldr	r1, [r7, #8]
    83be:	6978      	ldr	r0, [r7, #20]
    83c0:	f7ff ff8e 	bl	82e0 <NVIC_EncodePriority>
    83c4:	4602      	mov	r2, r0
    83c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    83ca:	4611      	mov	r1, r2
    83cc:	4618      	mov	r0, r3
    83ce:	f7ff ff5d 	bl	828c <__NVIC_SetPriority>
}
    83d2:	bf00      	nop
    83d4:	3718      	adds	r7, #24
    83d6:	46bd      	mov	sp, r7
    83d8:	bd80      	pop	{r7, pc}

000083da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
    83da:	b580      	push	{r7, lr}
    83dc:	b082      	sub	sp, #8
    83de:	af00      	add	r7, sp, #0
    83e0:	4603      	mov	r3, r0
    83e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
    83e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    83e8:	4618      	mov	r0, r3
    83ea:	f7ff ff31 	bl	8250 <__NVIC_EnableIRQ>
}
    83ee:	bf00      	nop
    83f0:	3708      	adds	r7, #8
    83f2:	46bd      	mov	sp, r7
    83f4:	bd80      	pop	{r7, pc}

000083f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
    83f6:	b580      	push	{r7, lr}
    83f8:	b082      	sub	sp, #8
    83fa:	af00      	add	r7, sp, #0
    83fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
    83fe:	6878      	ldr	r0, [r7, #4]
    8400:	f7ff ffa2 	bl	8348 <SysTick_Config>
    8404:	4603      	mov	r3, r0
}
    8406:	4618      	mov	r0, r3
    8408:	3708      	adds	r7, #8
    840a:	46bd      	mov	sp, r7
    840c:	bd80      	pop	{r7, pc}
	...

00008410 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
    8410:	b580      	push	{r7, lr}
    8412:	b086      	sub	sp, #24
    8414:	af00      	add	r7, sp, #0
    8416:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
    8418:	2300      	movs	r3, #0
    841a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
    841c:	f7ff feb8 	bl	8190 <HAL_GetTick>
    8420:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
    8422:	687b      	ldr	r3, [r7, #4]
    8424:	2b00      	cmp	r3, #0
    8426:	d101      	bne.n	842c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
    8428:	2301      	movs	r3, #1
    842a:	e099      	b.n	8560 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
    842c:	687b      	ldr	r3, [r7, #4]
    842e:	2200      	movs	r2, #0
    8430:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
    8434:	687b      	ldr	r3, [r7, #4]
    8436:	2202      	movs	r2, #2
    8438:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
    843c:	687b      	ldr	r3, [r7, #4]
    843e:	681b      	ldr	r3, [r3, #0]
    8440:	681a      	ldr	r2, [r3, #0]
    8442:	687b      	ldr	r3, [r7, #4]
    8444:	681b      	ldr	r3, [r3, #0]
    8446:	f022 0201 	bic.w	r2, r2, #1
    844a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
    844c:	e00f      	b.n	846e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
    844e:	f7ff fe9f 	bl	8190 <HAL_GetTick>
    8452:	4602      	mov	r2, r0
    8454:	693b      	ldr	r3, [r7, #16]
    8456:	1ad3      	subs	r3, r2, r3
    8458:	2b05      	cmp	r3, #5
    845a:	d908      	bls.n	846e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
    845c:	687b      	ldr	r3, [r7, #4]
    845e:	2220      	movs	r2, #32
    8460:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
    8462:	687b      	ldr	r3, [r7, #4]
    8464:	2203      	movs	r2, #3
    8466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
    846a:	2303      	movs	r3, #3
    846c:	e078      	b.n	8560 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
    846e:	687b      	ldr	r3, [r7, #4]
    8470:	681b      	ldr	r3, [r3, #0]
    8472:	681b      	ldr	r3, [r3, #0]
    8474:	f003 0301 	and.w	r3, r3, #1
    8478:	2b00      	cmp	r3, #0
    847a:	d1e8      	bne.n	844e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
    847c:	687b      	ldr	r3, [r7, #4]
    847e:	681b      	ldr	r3, [r3, #0]
    8480:	681b      	ldr	r3, [r3, #0]
    8482:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
    8484:	697a      	ldr	r2, [r7, #20]
    8486:	4b38      	ldr	r3, [pc, #224]	; (8568 <HAL_DMA_Init+0x158>)
    8488:	4013      	ands	r3, r2
    848a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
    848c:	687b      	ldr	r3, [r7, #4]
    848e:	685a      	ldr	r2, [r3, #4]
    8490:	687b      	ldr	r3, [r7, #4]
    8492:	689b      	ldr	r3, [r3, #8]
    8494:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
    8496:	687b      	ldr	r3, [r7, #4]
    8498:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
    849a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
    849c:	687b      	ldr	r3, [r7, #4]
    849e:	691b      	ldr	r3, [r3, #16]
    84a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
    84a2:	687b      	ldr	r3, [r7, #4]
    84a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
    84a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
    84a8:	687b      	ldr	r3, [r7, #4]
    84aa:	699b      	ldr	r3, [r3, #24]
    84ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
    84ae:	687b      	ldr	r3, [r7, #4]
    84b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
    84b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
    84b4:	687b      	ldr	r3, [r7, #4]
    84b6:	6a1b      	ldr	r3, [r3, #32]
    84b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
    84ba:	697a      	ldr	r2, [r7, #20]
    84bc:	4313      	orrs	r3, r2
    84be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
    84c0:	687b      	ldr	r3, [r7, #4]
    84c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    84c4:	2b04      	cmp	r3, #4
    84c6:	d107      	bne.n	84d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
    84c8:	687b      	ldr	r3, [r7, #4]
    84ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    84cc:	687b      	ldr	r3, [r7, #4]
    84ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    84d0:	4313      	orrs	r3, r2
    84d2:	697a      	ldr	r2, [r7, #20]
    84d4:	4313      	orrs	r3, r2
    84d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
    84d8:	687b      	ldr	r3, [r7, #4]
    84da:	681b      	ldr	r3, [r3, #0]
    84dc:	697a      	ldr	r2, [r7, #20]
    84de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
    84e0:	687b      	ldr	r3, [r7, #4]
    84e2:	681b      	ldr	r3, [r3, #0]
    84e4:	695b      	ldr	r3, [r3, #20]
    84e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
    84e8:	697b      	ldr	r3, [r7, #20]
    84ea:	f023 0307 	bic.w	r3, r3, #7
    84ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
    84f0:	687b      	ldr	r3, [r7, #4]
    84f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    84f4:	697a      	ldr	r2, [r7, #20]
    84f6:	4313      	orrs	r3, r2
    84f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
    84fa:	687b      	ldr	r3, [r7, #4]
    84fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    84fe:	2b04      	cmp	r3, #4
    8500:	d117      	bne.n	8532 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
    8502:	687b      	ldr	r3, [r7, #4]
    8504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8506:	697a      	ldr	r2, [r7, #20]
    8508:	4313      	orrs	r3, r2
    850a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
    850c:	687b      	ldr	r3, [r7, #4]
    850e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8510:	2b00      	cmp	r3, #0
    8512:	d00e      	beq.n	8532 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
    8514:	6878      	ldr	r0, [r7, #4]
    8516:	f000 f85f 	bl	85d8 <DMA_CheckFifoParam>
    851a:	4603      	mov	r3, r0
    851c:	2b00      	cmp	r3, #0
    851e:	d008      	beq.n	8532 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
    8520:	687b      	ldr	r3, [r7, #4]
    8522:	2240      	movs	r2, #64	; 0x40
    8524:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
    8526:	687b      	ldr	r3, [r7, #4]
    8528:	2201      	movs	r2, #1
    852a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
    852e:	2301      	movs	r3, #1
    8530:	e016      	b.n	8560 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
    8532:	687b      	ldr	r3, [r7, #4]
    8534:	681b      	ldr	r3, [r3, #0]
    8536:	697a      	ldr	r2, [r7, #20]
    8538:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
    853a:	6878      	ldr	r0, [r7, #4]
    853c:	f000 f816 	bl	856c <DMA_CalcBaseAndBitshift>
    8540:	4603      	mov	r3, r0
    8542:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
    8544:	687b      	ldr	r3, [r7, #4]
    8546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    8548:	223f      	movs	r2, #63	; 0x3f
    854a:	409a      	lsls	r2, r3
    854c:	68fb      	ldr	r3, [r7, #12]
    854e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    8550:	687b      	ldr	r3, [r7, #4]
    8552:	2200      	movs	r2, #0
    8554:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
    8556:	687b      	ldr	r3, [r7, #4]
    8558:	2201      	movs	r2, #1
    855a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
    855e:	2300      	movs	r3, #0
}
    8560:	4618      	mov	r0, r3
    8562:	3718      	adds	r7, #24
    8564:	46bd      	mov	sp, r7
    8566:	bd80      	pop	{r7, pc}
    8568:	f010803f 	.word	0xf010803f

0000856c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
    856c:	b480      	push	{r7}
    856e:	b085      	sub	sp, #20
    8570:	af00      	add	r7, sp, #0
    8572:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
    8574:	687b      	ldr	r3, [r7, #4]
    8576:	681b      	ldr	r3, [r3, #0]
    8578:	b2db      	uxtb	r3, r3
    857a:	3b10      	subs	r3, #16
    857c:	4a14      	ldr	r2, [pc, #80]	; (85d0 <DMA_CalcBaseAndBitshift+0x64>)
    857e:	fba2 2303 	umull	r2, r3, r2, r3
    8582:	091b      	lsrs	r3, r3, #4
    8584:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
    8586:	4a13      	ldr	r2, [pc, #76]	; (85d4 <DMA_CalcBaseAndBitshift+0x68>)
    8588:	68fb      	ldr	r3, [r7, #12]
    858a:	4413      	add	r3, r2
    858c:	781b      	ldrb	r3, [r3, #0]
    858e:	461a      	mov	r2, r3
    8590:	687b      	ldr	r3, [r7, #4]
    8592:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
    8594:	68fb      	ldr	r3, [r7, #12]
    8596:	2b03      	cmp	r3, #3
    8598:	d909      	bls.n	85ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
    859a:	687b      	ldr	r3, [r7, #4]
    859c:	681b      	ldr	r3, [r3, #0]
    859e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
    85a2:	f023 0303 	bic.w	r3, r3, #3
    85a6:	1d1a      	adds	r2, r3, #4
    85a8:	687b      	ldr	r3, [r7, #4]
    85aa:	659a      	str	r2, [r3, #88]	; 0x58
    85ac:	e007      	b.n	85be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
    85ae:	687b      	ldr	r3, [r7, #4]
    85b0:	681b      	ldr	r3, [r3, #0]
    85b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
    85b6:	f023 0303 	bic.w	r3, r3, #3
    85ba:	687a      	ldr	r2, [r7, #4]
    85bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
    85be:	687b      	ldr	r3, [r7, #4]
    85c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
    85c2:	4618      	mov	r0, r3
    85c4:	3714      	adds	r7, #20
    85c6:	46bd      	mov	sp, r7
    85c8:	f85d 7b04 	ldr.w	r7, [sp], #4
    85cc:	4770      	bx	lr
    85ce:	bf00      	nop
    85d0:	aaaaaaab 	.word	0xaaaaaaab
    85d4:	0000ab54 	.word	0x0000ab54

000085d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
    85d8:	b480      	push	{r7}
    85da:	b085      	sub	sp, #20
    85dc:	af00      	add	r7, sp, #0
    85de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
    85e0:	2300      	movs	r3, #0
    85e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
    85e4:	687b      	ldr	r3, [r7, #4]
    85e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    85e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
    85ea:	687b      	ldr	r3, [r7, #4]
    85ec:	699b      	ldr	r3, [r3, #24]
    85ee:	2b00      	cmp	r3, #0
    85f0:	d11f      	bne.n	8632 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
    85f2:	68bb      	ldr	r3, [r7, #8]
    85f4:	2b03      	cmp	r3, #3
    85f6:	d855      	bhi.n	86a4 <DMA_CheckFifoParam+0xcc>
    85f8:	a201      	add	r2, pc, #4	; (adr r2, 8600 <DMA_CheckFifoParam+0x28>)
    85fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    85fe:	bf00      	nop
    8600:	00008611 	.word	0x00008611
    8604:	00008623 	.word	0x00008623
    8608:	00008611 	.word	0x00008611
    860c:	000086a5 	.word	0x000086a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
    8610:	687b      	ldr	r3, [r7, #4]
    8612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8614:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    8618:	2b00      	cmp	r3, #0
    861a:	d045      	beq.n	86a8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
    861c:	2301      	movs	r3, #1
    861e:	73fb      	strb	r3, [r7, #15]
      }
      break;
    8620:	e042      	b.n	86a8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
    8622:	687b      	ldr	r3, [r7, #4]
    8624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8626:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
    862a:	d13f      	bne.n	86ac <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
    862c:	2301      	movs	r3, #1
    862e:	73fb      	strb	r3, [r7, #15]
      }
      break;
    8630:	e03c      	b.n	86ac <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
    8632:	687b      	ldr	r3, [r7, #4]
    8634:	699b      	ldr	r3, [r3, #24]
    8636:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    863a:	d121      	bne.n	8680 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
    863c:	68bb      	ldr	r3, [r7, #8]
    863e:	2b03      	cmp	r3, #3
    8640:	d836      	bhi.n	86b0 <DMA_CheckFifoParam+0xd8>
    8642:	a201      	add	r2, pc, #4	; (adr r2, 8648 <DMA_CheckFifoParam+0x70>)
    8644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8648:	00008659 	.word	0x00008659
    864c:	0000865f 	.word	0x0000865f
    8650:	00008659 	.word	0x00008659
    8654:	00008671 	.word	0x00008671
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
    8658:	2301      	movs	r3, #1
    865a:	73fb      	strb	r3, [r7, #15]
      break;
    865c:	e02f      	b.n	86be <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
    865e:	687b      	ldr	r3, [r7, #4]
    8660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8662:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    8666:	2b00      	cmp	r3, #0
    8668:	d024      	beq.n	86b4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
    866a:	2301      	movs	r3, #1
    866c:	73fb      	strb	r3, [r7, #15]
      }
      break;
    866e:	e021      	b.n	86b4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
    8670:	687b      	ldr	r3, [r7, #4]
    8672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8674:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
    8678:	d11e      	bne.n	86b8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
    867a:	2301      	movs	r3, #1
    867c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
    867e:	e01b      	b.n	86b8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
    8680:	68bb      	ldr	r3, [r7, #8]
    8682:	2b02      	cmp	r3, #2
    8684:	d902      	bls.n	868c <DMA_CheckFifoParam+0xb4>
    8686:	2b03      	cmp	r3, #3
    8688:	d003      	beq.n	8692 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
    868a:	e018      	b.n	86be <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
    868c:	2301      	movs	r3, #1
    868e:	73fb      	strb	r3, [r7, #15]
      break;
    8690:	e015      	b.n	86be <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
    8692:	687b      	ldr	r3, [r7, #4]
    8694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8696:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    869a:	2b00      	cmp	r3, #0
    869c:	d00e      	beq.n	86bc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
    869e:	2301      	movs	r3, #1
    86a0:	73fb      	strb	r3, [r7, #15]
      break;
    86a2:	e00b      	b.n	86bc <DMA_CheckFifoParam+0xe4>
      break;
    86a4:	bf00      	nop
    86a6:	e00a      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;
    86a8:	bf00      	nop
    86aa:	e008      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;
    86ac:	bf00      	nop
    86ae:	e006      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;
    86b0:	bf00      	nop
    86b2:	e004      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;
    86b4:	bf00      	nop
    86b6:	e002      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;   
    86b8:	bf00      	nop
    86ba:	e000      	b.n	86be <DMA_CheckFifoParam+0xe6>
      break;
    86bc:	bf00      	nop
    }
  } 
  
  return status; 
    86be:	7bfb      	ldrb	r3, [r7, #15]
}
    86c0:	4618      	mov	r0, r3
    86c2:	3714      	adds	r7, #20
    86c4:	46bd      	mov	sp, r7
    86c6:	f85d 7b04 	ldr.w	r7, [sp], #4
    86ca:	4770      	bx	lr

000086cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
    86cc:	b480      	push	{r7}
    86ce:	b089      	sub	sp, #36	; 0x24
    86d0:	af00      	add	r7, sp, #0
    86d2:	6078      	str	r0, [r7, #4]
    86d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
    86d6:	2300      	movs	r3, #0
    86d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
    86da:	2300      	movs	r3, #0
    86dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
    86de:	2300      	movs	r3, #0
    86e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
    86e2:	2300      	movs	r3, #0
    86e4:	61fb      	str	r3, [r7, #28]
    86e6:	e16b      	b.n	89c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    86e8:	2201      	movs	r2, #1
    86ea:	69fb      	ldr	r3, [r7, #28]
    86ec:	fa02 f303 	lsl.w	r3, r2, r3
    86f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
    86f2:	683b      	ldr	r3, [r7, #0]
    86f4:	681b      	ldr	r3, [r3, #0]
    86f6:	697a      	ldr	r2, [r7, #20]
    86f8:	4013      	ands	r3, r2
    86fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
    86fc:	693a      	ldr	r2, [r7, #16]
    86fe:	697b      	ldr	r3, [r7, #20]
    8700:	429a      	cmp	r2, r3
    8702:	f040 815a 	bne.w	89ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
    8706:	683b      	ldr	r3, [r7, #0]
    8708:	685b      	ldr	r3, [r3, #4]
    870a:	2b01      	cmp	r3, #1
    870c:	d00b      	beq.n	8726 <HAL_GPIO_Init+0x5a>
    870e:	683b      	ldr	r3, [r7, #0]
    8710:	685b      	ldr	r3, [r3, #4]
    8712:	2b02      	cmp	r3, #2
    8714:	d007      	beq.n	8726 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    8716:	683b      	ldr	r3, [r7, #0]
    8718:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
    871a:	2b11      	cmp	r3, #17
    871c:	d003      	beq.n	8726 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    871e:	683b      	ldr	r3, [r7, #0]
    8720:	685b      	ldr	r3, [r3, #4]
    8722:	2b12      	cmp	r3, #18
    8724:	d130      	bne.n	8788 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
    8726:	687b      	ldr	r3, [r7, #4]
    8728:	689b      	ldr	r3, [r3, #8]
    872a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
    872c:	69fb      	ldr	r3, [r7, #28]
    872e:	005b      	lsls	r3, r3, #1
    8730:	2203      	movs	r2, #3
    8732:	fa02 f303 	lsl.w	r3, r2, r3
    8736:	43db      	mvns	r3, r3
    8738:	69ba      	ldr	r2, [r7, #24]
    873a:	4013      	ands	r3, r2
    873c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
    873e:	683b      	ldr	r3, [r7, #0]
    8740:	68da      	ldr	r2, [r3, #12]
    8742:	69fb      	ldr	r3, [r7, #28]
    8744:	005b      	lsls	r3, r3, #1
    8746:	fa02 f303 	lsl.w	r3, r2, r3
    874a:	69ba      	ldr	r2, [r7, #24]
    874c:	4313      	orrs	r3, r2
    874e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
    8750:	687b      	ldr	r3, [r7, #4]
    8752:	69ba      	ldr	r2, [r7, #24]
    8754:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
    8756:	687b      	ldr	r3, [r7, #4]
    8758:	685b      	ldr	r3, [r3, #4]
    875a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
    875c:	2201      	movs	r2, #1
    875e:	69fb      	ldr	r3, [r7, #28]
    8760:	fa02 f303 	lsl.w	r3, r2, r3
    8764:	43db      	mvns	r3, r3
    8766:	69ba      	ldr	r2, [r7, #24]
    8768:	4013      	ands	r3, r2
    876a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
    876c:	683b      	ldr	r3, [r7, #0]
    876e:	685b      	ldr	r3, [r3, #4]
    8770:	091b      	lsrs	r3, r3, #4
    8772:	f003 0201 	and.w	r2, r3, #1
    8776:	69fb      	ldr	r3, [r7, #28]
    8778:	fa02 f303 	lsl.w	r3, r2, r3
    877c:	69ba      	ldr	r2, [r7, #24]
    877e:	4313      	orrs	r3, r2
    8780:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
    8782:	687b      	ldr	r3, [r7, #4]
    8784:	69ba      	ldr	r2, [r7, #24]
    8786:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
    8788:	687b      	ldr	r3, [r7, #4]
    878a:	68db      	ldr	r3, [r3, #12]
    878c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
    878e:	69fb      	ldr	r3, [r7, #28]
    8790:	005b      	lsls	r3, r3, #1
    8792:	2203      	movs	r2, #3
    8794:	fa02 f303 	lsl.w	r3, r2, r3
    8798:	43db      	mvns	r3, r3
    879a:	69ba      	ldr	r2, [r7, #24]
    879c:	4013      	ands	r3, r2
    879e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
    87a0:	683b      	ldr	r3, [r7, #0]
    87a2:	689a      	ldr	r2, [r3, #8]
    87a4:	69fb      	ldr	r3, [r7, #28]
    87a6:	005b      	lsls	r3, r3, #1
    87a8:	fa02 f303 	lsl.w	r3, r2, r3
    87ac:	69ba      	ldr	r2, [r7, #24]
    87ae:	4313      	orrs	r3, r2
    87b0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
    87b2:	687b      	ldr	r3, [r7, #4]
    87b4:	69ba      	ldr	r2, [r7, #24]
    87b6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
    87b8:	683b      	ldr	r3, [r7, #0]
    87ba:	685b      	ldr	r3, [r3, #4]
    87bc:	2b02      	cmp	r3, #2
    87be:	d003      	beq.n	87c8 <HAL_GPIO_Init+0xfc>
    87c0:	683b      	ldr	r3, [r7, #0]
    87c2:	685b      	ldr	r3, [r3, #4]
    87c4:	2b12      	cmp	r3, #18
    87c6:	d123      	bne.n	8810 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
    87c8:	69fb      	ldr	r3, [r7, #28]
    87ca:	08da      	lsrs	r2, r3, #3
    87cc:	687b      	ldr	r3, [r7, #4]
    87ce:	3208      	adds	r2, #8
    87d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    87d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
    87d6:	69fb      	ldr	r3, [r7, #28]
    87d8:	f003 0307 	and.w	r3, r3, #7
    87dc:	009b      	lsls	r3, r3, #2
    87de:	220f      	movs	r2, #15
    87e0:	fa02 f303 	lsl.w	r3, r2, r3
    87e4:	43db      	mvns	r3, r3
    87e6:	69ba      	ldr	r2, [r7, #24]
    87e8:	4013      	ands	r3, r2
    87ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
    87ec:	683b      	ldr	r3, [r7, #0]
    87ee:	691a      	ldr	r2, [r3, #16]
    87f0:	69fb      	ldr	r3, [r7, #28]
    87f2:	f003 0307 	and.w	r3, r3, #7
    87f6:	009b      	lsls	r3, r3, #2
    87f8:	fa02 f303 	lsl.w	r3, r2, r3
    87fc:	69ba      	ldr	r2, [r7, #24]
    87fe:	4313      	orrs	r3, r2
    8800:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
    8802:	69fb      	ldr	r3, [r7, #28]
    8804:	08da      	lsrs	r2, r3, #3
    8806:	687b      	ldr	r3, [r7, #4]
    8808:	3208      	adds	r2, #8
    880a:	69b9      	ldr	r1, [r7, #24]
    880c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
    8810:	687b      	ldr	r3, [r7, #4]
    8812:	681b      	ldr	r3, [r3, #0]
    8814:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
    8816:	69fb      	ldr	r3, [r7, #28]
    8818:	005b      	lsls	r3, r3, #1
    881a:	2203      	movs	r2, #3
    881c:	fa02 f303 	lsl.w	r3, r2, r3
    8820:	43db      	mvns	r3, r3
    8822:	69ba      	ldr	r2, [r7, #24]
    8824:	4013      	ands	r3, r2
    8826:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
    8828:	683b      	ldr	r3, [r7, #0]
    882a:	685b      	ldr	r3, [r3, #4]
    882c:	f003 0203 	and.w	r2, r3, #3
    8830:	69fb      	ldr	r3, [r7, #28]
    8832:	005b      	lsls	r3, r3, #1
    8834:	fa02 f303 	lsl.w	r3, r2, r3
    8838:	69ba      	ldr	r2, [r7, #24]
    883a:	4313      	orrs	r3, r2
    883c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
    883e:	687b      	ldr	r3, [r7, #4]
    8840:	69ba      	ldr	r2, [r7, #24]
    8842:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
    8844:	683b      	ldr	r3, [r7, #0]
    8846:	685b      	ldr	r3, [r3, #4]
    8848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    884c:	2b00      	cmp	r3, #0
    884e:	f000 80b4 	beq.w	89ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
    8852:	2300      	movs	r3, #0
    8854:	60fb      	str	r3, [r7, #12]
    8856:	4b5f      	ldr	r3, [pc, #380]	; (89d4 <HAL_GPIO_Init+0x308>)
    8858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    885a:	4a5e      	ldr	r2, [pc, #376]	; (89d4 <HAL_GPIO_Init+0x308>)
    885c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    8860:	6453      	str	r3, [r2, #68]	; 0x44
    8862:	4b5c      	ldr	r3, [pc, #368]	; (89d4 <HAL_GPIO_Init+0x308>)
    8864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    886a:	60fb      	str	r3, [r7, #12]
    886c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
    886e:	4a5a      	ldr	r2, [pc, #360]	; (89d8 <HAL_GPIO_Init+0x30c>)
    8870:	69fb      	ldr	r3, [r7, #28]
    8872:	089b      	lsrs	r3, r3, #2
    8874:	3302      	adds	r3, #2
    8876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    887a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
    887c:	69fb      	ldr	r3, [r7, #28]
    887e:	f003 0303 	and.w	r3, r3, #3
    8882:	009b      	lsls	r3, r3, #2
    8884:	220f      	movs	r2, #15
    8886:	fa02 f303 	lsl.w	r3, r2, r3
    888a:	43db      	mvns	r3, r3
    888c:	69ba      	ldr	r2, [r7, #24]
    888e:	4013      	ands	r3, r2
    8890:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
    8892:	687b      	ldr	r3, [r7, #4]
    8894:	4a51      	ldr	r2, [pc, #324]	; (89dc <HAL_GPIO_Init+0x310>)
    8896:	4293      	cmp	r3, r2
    8898:	d02b      	beq.n	88f2 <HAL_GPIO_Init+0x226>
    889a:	687b      	ldr	r3, [r7, #4]
    889c:	4a50      	ldr	r2, [pc, #320]	; (89e0 <HAL_GPIO_Init+0x314>)
    889e:	4293      	cmp	r3, r2
    88a0:	d025      	beq.n	88ee <HAL_GPIO_Init+0x222>
    88a2:	687b      	ldr	r3, [r7, #4]
    88a4:	4a4f      	ldr	r2, [pc, #316]	; (89e4 <HAL_GPIO_Init+0x318>)
    88a6:	4293      	cmp	r3, r2
    88a8:	d01f      	beq.n	88ea <HAL_GPIO_Init+0x21e>
    88aa:	687b      	ldr	r3, [r7, #4]
    88ac:	4a4e      	ldr	r2, [pc, #312]	; (89e8 <HAL_GPIO_Init+0x31c>)
    88ae:	4293      	cmp	r3, r2
    88b0:	d019      	beq.n	88e6 <HAL_GPIO_Init+0x21a>
    88b2:	687b      	ldr	r3, [r7, #4]
    88b4:	4a4d      	ldr	r2, [pc, #308]	; (89ec <HAL_GPIO_Init+0x320>)
    88b6:	4293      	cmp	r3, r2
    88b8:	d013      	beq.n	88e2 <HAL_GPIO_Init+0x216>
    88ba:	687b      	ldr	r3, [r7, #4]
    88bc:	4a4c      	ldr	r2, [pc, #304]	; (89f0 <HAL_GPIO_Init+0x324>)
    88be:	4293      	cmp	r3, r2
    88c0:	d00d      	beq.n	88de <HAL_GPIO_Init+0x212>
    88c2:	687b      	ldr	r3, [r7, #4]
    88c4:	4a4b      	ldr	r2, [pc, #300]	; (89f4 <HAL_GPIO_Init+0x328>)
    88c6:	4293      	cmp	r3, r2
    88c8:	d007      	beq.n	88da <HAL_GPIO_Init+0x20e>
    88ca:	687b      	ldr	r3, [r7, #4]
    88cc:	4a4a      	ldr	r2, [pc, #296]	; (89f8 <HAL_GPIO_Init+0x32c>)
    88ce:	4293      	cmp	r3, r2
    88d0:	d101      	bne.n	88d6 <HAL_GPIO_Init+0x20a>
    88d2:	2307      	movs	r3, #7
    88d4:	e00e      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88d6:	2308      	movs	r3, #8
    88d8:	e00c      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88da:	2306      	movs	r3, #6
    88dc:	e00a      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88de:	2305      	movs	r3, #5
    88e0:	e008      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88e2:	2304      	movs	r3, #4
    88e4:	e006      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88e6:	2303      	movs	r3, #3
    88e8:	e004      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88ea:	2302      	movs	r3, #2
    88ec:	e002      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88ee:	2301      	movs	r3, #1
    88f0:	e000      	b.n	88f4 <HAL_GPIO_Init+0x228>
    88f2:	2300      	movs	r3, #0
    88f4:	69fa      	ldr	r2, [r7, #28]
    88f6:	f002 0203 	and.w	r2, r2, #3
    88fa:	0092      	lsls	r2, r2, #2
    88fc:	4093      	lsls	r3, r2
    88fe:	69ba      	ldr	r2, [r7, #24]
    8900:	4313      	orrs	r3, r2
    8902:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
    8904:	4934      	ldr	r1, [pc, #208]	; (89d8 <HAL_GPIO_Init+0x30c>)
    8906:	69fb      	ldr	r3, [r7, #28]
    8908:	089b      	lsrs	r3, r3, #2
    890a:	3302      	adds	r3, #2
    890c:	69ba      	ldr	r2, [r7, #24]
    890e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
    8912:	4b3a      	ldr	r3, [pc, #232]	; (89fc <HAL_GPIO_Init+0x330>)
    8914:	681b      	ldr	r3, [r3, #0]
    8916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8918:	693b      	ldr	r3, [r7, #16]
    891a:	43db      	mvns	r3, r3
    891c:	69ba      	ldr	r2, [r7, #24]
    891e:	4013      	ands	r3, r2
    8920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
    8922:	683b      	ldr	r3, [r7, #0]
    8924:	685b      	ldr	r3, [r3, #4]
    8926:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    892a:	2b00      	cmp	r3, #0
    892c:	d003      	beq.n	8936 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
    892e:	69ba      	ldr	r2, [r7, #24]
    8930:	693b      	ldr	r3, [r7, #16]
    8932:	4313      	orrs	r3, r2
    8934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
    8936:	4a31      	ldr	r2, [pc, #196]	; (89fc <HAL_GPIO_Init+0x330>)
    8938:	69bb      	ldr	r3, [r7, #24]
    893a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
    893c:	4b2f      	ldr	r3, [pc, #188]	; (89fc <HAL_GPIO_Init+0x330>)
    893e:	685b      	ldr	r3, [r3, #4]
    8940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8942:	693b      	ldr	r3, [r7, #16]
    8944:	43db      	mvns	r3, r3
    8946:	69ba      	ldr	r2, [r7, #24]
    8948:	4013      	ands	r3, r2
    894a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
    894c:	683b      	ldr	r3, [r7, #0]
    894e:	685b      	ldr	r3, [r3, #4]
    8950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8954:	2b00      	cmp	r3, #0
    8956:	d003      	beq.n	8960 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
    8958:	69ba      	ldr	r2, [r7, #24]
    895a:	693b      	ldr	r3, [r7, #16]
    895c:	4313      	orrs	r3, r2
    895e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
    8960:	4a26      	ldr	r2, [pc, #152]	; (89fc <HAL_GPIO_Init+0x330>)
    8962:	69bb      	ldr	r3, [r7, #24]
    8964:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
    8966:	4b25      	ldr	r3, [pc, #148]	; (89fc <HAL_GPIO_Init+0x330>)
    8968:	689b      	ldr	r3, [r3, #8]
    896a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    896c:	693b      	ldr	r3, [r7, #16]
    896e:	43db      	mvns	r3, r3
    8970:	69ba      	ldr	r2, [r7, #24]
    8972:	4013      	ands	r3, r2
    8974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
    8976:	683b      	ldr	r3, [r7, #0]
    8978:	685b      	ldr	r3, [r3, #4]
    897a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    897e:	2b00      	cmp	r3, #0
    8980:	d003      	beq.n	898a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
    8982:	69ba      	ldr	r2, [r7, #24]
    8984:	693b      	ldr	r3, [r7, #16]
    8986:	4313      	orrs	r3, r2
    8988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
    898a:	4a1c      	ldr	r2, [pc, #112]	; (89fc <HAL_GPIO_Init+0x330>)
    898c:	69bb      	ldr	r3, [r7, #24]
    898e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
    8990:	4b1a      	ldr	r3, [pc, #104]	; (89fc <HAL_GPIO_Init+0x330>)
    8992:	68db      	ldr	r3, [r3, #12]
    8994:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
    8996:	693b      	ldr	r3, [r7, #16]
    8998:	43db      	mvns	r3, r3
    899a:	69ba      	ldr	r2, [r7, #24]
    899c:	4013      	ands	r3, r2
    899e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
    89a0:	683b      	ldr	r3, [r7, #0]
    89a2:	685b      	ldr	r3, [r3, #4]
    89a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    89a8:	2b00      	cmp	r3, #0
    89aa:	d003      	beq.n	89b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
    89ac:	69ba      	ldr	r2, [r7, #24]
    89ae:	693b      	ldr	r3, [r7, #16]
    89b0:	4313      	orrs	r3, r2
    89b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
    89b4:	4a11      	ldr	r2, [pc, #68]	; (89fc <HAL_GPIO_Init+0x330>)
    89b6:	69bb      	ldr	r3, [r7, #24]
    89b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
    89ba:	69fb      	ldr	r3, [r7, #28]
    89bc:	3301      	adds	r3, #1
    89be:	61fb      	str	r3, [r7, #28]
    89c0:	69fb      	ldr	r3, [r7, #28]
    89c2:	2b0f      	cmp	r3, #15
    89c4:	f67f ae90 	bls.w	86e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
    89c8:	bf00      	nop
    89ca:	3724      	adds	r7, #36	; 0x24
    89cc:	46bd      	mov	sp, r7
    89ce:	f85d 7b04 	ldr.w	r7, [sp], #4
    89d2:	4770      	bx	lr
    89d4:	40023800 	.word	0x40023800
    89d8:	40013800 	.word	0x40013800
    89dc:	40020000 	.word	0x40020000
    89e0:	40020400 	.word	0x40020400
    89e4:	40020800 	.word	0x40020800
    89e8:	40020c00 	.word	0x40020c00
    89ec:	40021000 	.word	0x40021000
    89f0:	40021400 	.word	0x40021400
    89f4:	40021800 	.word	0x40021800
    89f8:	40021c00 	.word	0x40021c00
    89fc:	40013c00 	.word	0x40013c00

00008a00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
    8a00:	b580      	push	{r7, lr}
    8a02:	b086      	sub	sp, #24
    8a04:	af00      	add	r7, sp, #0
    8a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
    8a08:	687b      	ldr	r3, [r7, #4]
    8a0a:	2b00      	cmp	r3, #0
    8a0c:	d101      	bne.n	8a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
    8a0e:	2301      	movs	r3, #1
    8a10:	e25b      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
    8a12:	687b      	ldr	r3, [r7, #4]
    8a14:	681b      	ldr	r3, [r3, #0]
    8a16:	f003 0301 	and.w	r3, r3, #1
    8a1a:	2b00      	cmp	r3, #0
    8a1c:	d075      	beq.n	8b0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
    8a1e:	4ba3      	ldr	r3, [pc, #652]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a20:	689b      	ldr	r3, [r3, #8]
    8a22:	f003 030c 	and.w	r3, r3, #12
    8a26:	2b04      	cmp	r3, #4
    8a28:	d00c      	beq.n	8a44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    8a2a:	4ba0      	ldr	r3, [pc, #640]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a2c:	689b      	ldr	r3, [r3, #8]
    8a2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
    8a32:	2b08      	cmp	r3, #8
    8a34:	d112      	bne.n	8a5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
    8a36:	4b9d      	ldr	r3, [pc, #628]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a38:	685b      	ldr	r3, [r3, #4]
    8a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    8a3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    8a42:	d10b      	bne.n	8a5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
    8a44:	4b99      	ldr	r3, [pc, #612]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a46:	681b      	ldr	r3, [r3, #0]
    8a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8a4c:	2b00      	cmp	r3, #0
    8a4e:	d05b      	beq.n	8b08 <HAL_RCC_OscConfig+0x108>
    8a50:	687b      	ldr	r3, [r7, #4]
    8a52:	685b      	ldr	r3, [r3, #4]
    8a54:	2b00      	cmp	r3, #0
    8a56:	d157      	bne.n	8b08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
    8a58:	2301      	movs	r3, #1
    8a5a:	e236      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
    8a5c:	687b      	ldr	r3, [r7, #4]
    8a5e:	685b      	ldr	r3, [r3, #4]
    8a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
    8a64:	d106      	bne.n	8a74 <HAL_RCC_OscConfig+0x74>
    8a66:	4b91      	ldr	r3, [pc, #580]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a68:	681b      	ldr	r3, [r3, #0]
    8a6a:	4a90      	ldr	r2, [pc, #576]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    8a70:	6013      	str	r3, [r2, #0]
    8a72:	e01d      	b.n	8ab0 <HAL_RCC_OscConfig+0xb0>
    8a74:	687b      	ldr	r3, [r7, #4]
    8a76:	685b      	ldr	r3, [r3, #4]
    8a78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
    8a7c:	d10c      	bne.n	8a98 <HAL_RCC_OscConfig+0x98>
    8a7e:	4b8b      	ldr	r3, [pc, #556]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a80:	681b      	ldr	r3, [r3, #0]
    8a82:	4a8a      	ldr	r2, [pc, #552]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    8a88:	6013      	str	r3, [r2, #0]
    8a8a:	4b88      	ldr	r3, [pc, #544]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a8c:	681b      	ldr	r3, [r3, #0]
    8a8e:	4a87      	ldr	r2, [pc, #540]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    8a94:	6013      	str	r3, [r2, #0]
    8a96:	e00b      	b.n	8ab0 <HAL_RCC_OscConfig+0xb0>
    8a98:	4b84      	ldr	r3, [pc, #528]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a9a:	681b      	ldr	r3, [r3, #0]
    8a9c:	4a83      	ldr	r2, [pc, #524]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    8aa2:	6013      	str	r3, [r2, #0]
    8aa4:	4b81      	ldr	r3, [pc, #516]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8aa6:	681b      	ldr	r3, [r3, #0]
    8aa8:	4a80      	ldr	r2, [pc, #512]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8aaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    8aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
    8ab0:	687b      	ldr	r3, [r7, #4]
    8ab2:	685b      	ldr	r3, [r3, #4]
    8ab4:	2b00      	cmp	r3, #0
    8ab6:	d013      	beq.n	8ae0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8ab8:	f7ff fb6a 	bl	8190 <HAL_GetTick>
    8abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    8abe:	e008      	b.n	8ad2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    8ac0:	f7ff fb66 	bl	8190 <HAL_GetTick>
    8ac4:	4602      	mov	r2, r0
    8ac6:	693b      	ldr	r3, [r7, #16]
    8ac8:	1ad3      	subs	r3, r2, r3
    8aca:	2b64      	cmp	r3, #100	; 0x64
    8acc:	d901      	bls.n	8ad2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
    8ace:	2303      	movs	r3, #3
    8ad0:	e1fb      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    8ad2:	4b76      	ldr	r3, [pc, #472]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8ad4:	681b      	ldr	r3, [r3, #0]
    8ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8ada:	2b00      	cmp	r3, #0
    8adc:	d0f0      	beq.n	8ac0 <HAL_RCC_OscConfig+0xc0>
    8ade:	e014      	b.n	8b0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8ae0:	f7ff fb56 	bl	8190 <HAL_GetTick>
    8ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
    8ae6:	e008      	b.n	8afa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
    8ae8:	f7ff fb52 	bl	8190 <HAL_GetTick>
    8aec:	4602      	mov	r2, r0
    8aee:	693b      	ldr	r3, [r7, #16]
    8af0:	1ad3      	subs	r3, r2, r3
    8af2:	2b64      	cmp	r3, #100	; 0x64
    8af4:	d901      	bls.n	8afa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
    8af6:	2303      	movs	r3, #3
    8af8:	e1e7      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
    8afa:	4b6c      	ldr	r3, [pc, #432]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8afc:	681b      	ldr	r3, [r3, #0]
    8afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8b02:	2b00      	cmp	r3, #0
    8b04:	d1f0      	bne.n	8ae8 <HAL_RCC_OscConfig+0xe8>
    8b06:	e000      	b.n	8b0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
    8b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
    8b0a:	687b      	ldr	r3, [r7, #4]
    8b0c:	681b      	ldr	r3, [r3, #0]
    8b0e:	f003 0302 	and.w	r3, r3, #2
    8b12:	2b00      	cmp	r3, #0
    8b14:	d063      	beq.n	8bde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
    8b16:	4b65      	ldr	r3, [pc, #404]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b18:	689b      	ldr	r3, [r3, #8]
    8b1a:	f003 030c 	and.w	r3, r3, #12
    8b1e:	2b00      	cmp	r3, #0
    8b20:	d00b      	beq.n	8b3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    8b22:	4b62      	ldr	r3, [pc, #392]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b24:	689b      	ldr	r3, [r3, #8]
    8b26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
    8b2a:	2b08      	cmp	r3, #8
    8b2c:	d11c      	bne.n	8b68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    8b2e:	4b5f      	ldr	r3, [pc, #380]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b30:	685b      	ldr	r3, [r3, #4]
    8b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    8b36:	2b00      	cmp	r3, #0
    8b38:	d116      	bne.n	8b68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
    8b3a:	4b5c      	ldr	r3, [pc, #368]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b3c:	681b      	ldr	r3, [r3, #0]
    8b3e:	f003 0302 	and.w	r3, r3, #2
    8b42:	2b00      	cmp	r3, #0
    8b44:	d005      	beq.n	8b52 <HAL_RCC_OscConfig+0x152>
    8b46:	687b      	ldr	r3, [r7, #4]
    8b48:	68db      	ldr	r3, [r3, #12]
    8b4a:	2b01      	cmp	r3, #1
    8b4c:	d001      	beq.n	8b52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
    8b4e:	2301      	movs	r3, #1
    8b50:	e1bb      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    8b52:	4b56      	ldr	r3, [pc, #344]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b54:	681b      	ldr	r3, [r3, #0]
    8b56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
    8b5a:	687b      	ldr	r3, [r7, #4]
    8b5c:	691b      	ldr	r3, [r3, #16]
    8b5e:	00db      	lsls	r3, r3, #3
    8b60:	4952      	ldr	r1, [pc, #328]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b62:	4313      	orrs	r3, r2
    8b64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
    8b66:	e03a      	b.n	8bde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
    8b68:	687b      	ldr	r3, [r7, #4]
    8b6a:	68db      	ldr	r3, [r3, #12]
    8b6c:	2b00      	cmp	r3, #0
    8b6e:	d020      	beq.n	8bb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
    8b70:	4b4f      	ldr	r3, [pc, #316]	; (8cb0 <HAL_RCC_OscConfig+0x2b0>)
    8b72:	2201      	movs	r2, #1
    8b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
    8b76:	f7ff fb0b 	bl	8190 <HAL_GetTick>
    8b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    8b7c:	e008      	b.n	8b90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    8b7e:	f7ff fb07 	bl	8190 <HAL_GetTick>
    8b82:	4602      	mov	r2, r0
    8b84:	693b      	ldr	r3, [r7, #16]
    8b86:	1ad3      	subs	r3, r2, r3
    8b88:	2b02      	cmp	r3, #2
    8b8a:	d901      	bls.n	8b90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
    8b8c:	2303      	movs	r3, #3
    8b8e:	e19c      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    8b90:	4b46      	ldr	r3, [pc, #280]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b92:	681b      	ldr	r3, [r3, #0]
    8b94:	f003 0302 	and.w	r3, r3, #2
    8b98:	2b00      	cmp	r3, #0
    8b9a:	d0f0      	beq.n	8b7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
    8b9c:	4b43      	ldr	r3, [pc, #268]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8b9e:	681b      	ldr	r3, [r3, #0]
    8ba0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
    8ba4:	687b      	ldr	r3, [r7, #4]
    8ba6:	691b      	ldr	r3, [r3, #16]
    8ba8:	00db      	lsls	r3, r3, #3
    8baa:	4940      	ldr	r1, [pc, #256]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8bac:	4313      	orrs	r3, r2
    8bae:	600b      	str	r3, [r1, #0]
    8bb0:	e015      	b.n	8bde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
    8bb2:	4b3f      	ldr	r3, [pc, #252]	; (8cb0 <HAL_RCC_OscConfig+0x2b0>)
    8bb4:	2200      	movs	r2, #0
    8bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
    8bb8:	f7ff faea 	bl	8190 <HAL_GetTick>
    8bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
    8bbe:	e008      	b.n	8bd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
    8bc0:	f7ff fae6 	bl	8190 <HAL_GetTick>
    8bc4:	4602      	mov	r2, r0
    8bc6:	693b      	ldr	r3, [r7, #16]
    8bc8:	1ad3      	subs	r3, r2, r3
    8bca:	2b02      	cmp	r3, #2
    8bcc:	d901      	bls.n	8bd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
    8bce:	2303      	movs	r3, #3
    8bd0:	e17b      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
    8bd2:	4b36      	ldr	r3, [pc, #216]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8bd4:	681b      	ldr	r3, [r3, #0]
    8bd6:	f003 0302 	and.w	r3, r3, #2
    8bda:	2b00      	cmp	r3, #0
    8bdc:	d1f0      	bne.n	8bc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
    8bde:	687b      	ldr	r3, [r7, #4]
    8be0:	681b      	ldr	r3, [r3, #0]
    8be2:	f003 0308 	and.w	r3, r3, #8
    8be6:	2b00      	cmp	r3, #0
    8be8:	d030      	beq.n	8c4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
    8bea:	687b      	ldr	r3, [r7, #4]
    8bec:	695b      	ldr	r3, [r3, #20]
    8bee:	2b00      	cmp	r3, #0
    8bf0:	d016      	beq.n	8c20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
    8bf2:	4b30      	ldr	r3, [pc, #192]	; (8cb4 <HAL_RCC_OscConfig+0x2b4>)
    8bf4:	2201      	movs	r2, #1
    8bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
    8bf8:	f7ff faca 	bl	8190 <HAL_GetTick>
    8bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
    8bfe:	e008      	b.n	8c12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    8c00:	f7ff fac6 	bl	8190 <HAL_GetTick>
    8c04:	4602      	mov	r2, r0
    8c06:	693b      	ldr	r3, [r7, #16]
    8c08:	1ad3      	subs	r3, r2, r3
    8c0a:	2b02      	cmp	r3, #2
    8c0c:	d901      	bls.n	8c12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
    8c0e:	2303      	movs	r3, #3
    8c10:	e15b      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
    8c12:	4b26      	ldr	r3, [pc, #152]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    8c16:	f003 0302 	and.w	r3, r3, #2
    8c1a:	2b00      	cmp	r3, #0
    8c1c:	d0f0      	beq.n	8c00 <HAL_RCC_OscConfig+0x200>
    8c1e:	e015      	b.n	8c4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
    8c20:	4b24      	ldr	r3, [pc, #144]	; (8cb4 <HAL_RCC_OscConfig+0x2b4>)
    8c22:	2200      	movs	r2, #0
    8c24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
    8c26:	f7ff fab3 	bl	8190 <HAL_GetTick>
    8c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
    8c2c:	e008      	b.n	8c40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
    8c2e:	f7ff faaf 	bl	8190 <HAL_GetTick>
    8c32:	4602      	mov	r2, r0
    8c34:	693b      	ldr	r3, [r7, #16]
    8c36:	1ad3      	subs	r3, r2, r3
    8c38:	2b02      	cmp	r3, #2
    8c3a:	d901      	bls.n	8c40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
    8c3c:	2303      	movs	r3, #3
    8c3e:	e144      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
    8c40:	4b1a      	ldr	r3, [pc, #104]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    8c44:	f003 0302 	and.w	r3, r3, #2
    8c48:	2b00      	cmp	r3, #0
    8c4a:	d1f0      	bne.n	8c2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
    8c4c:	687b      	ldr	r3, [r7, #4]
    8c4e:	681b      	ldr	r3, [r3, #0]
    8c50:	f003 0304 	and.w	r3, r3, #4
    8c54:	2b00      	cmp	r3, #0
    8c56:	f000 80a0 	beq.w	8d9a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
    8c5a:	2300      	movs	r3, #0
    8c5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    8c5e:	4b13      	ldr	r3, [pc, #76]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    8c66:	2b00      	cmp	r3, #0
    8c68:	d10f      	bne.n	8c8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
    8c6a:	2300      	movs	r3, #0
    8c6c:	60bb      	str	r3, [r7, #8]
    8c6e:	4b0f      	ldr	r3, [pc, #60]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8c72:	4a0e      	ldr	r2, [pc, #56]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    8c78:	6413      	str	r3, [r2, #64]	; 0x40
    8c7a:	4b0c      	ldr	r3, [pc, #48]	; (8cac <HAL_RCC_OscConfig+0x2ac>)
    8c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    8c82:	60bb      	str	r3, [r7, #8]
    8c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
    8c86:	2301      	movs	r3, #1
    8c88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8c8a:	4b0b      	ldr	r3, [pc, #44]	; (8cb8 <HAL_RCC_OscConfig+0x2b8>)
    8c8c:	681b      	ldr	r3, [r3, #0]
    8c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    8c92:	2b00      	cmp	r3, #0
    8c94:	d121      	bne.n	8cda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
    8c96:	4b08      	ldr	r3, [pc, #32]	; (8cb8 <HAL_RCC_OscConfig+0x2b8>)
    8c98:	681b      	ldr	r3, [r3, #0]
    8c9a:	4a07      	ldr	r2, [pc, #28]	; (8cb8 <HAL_RCC_OscConfig+0x2b8>)
    8c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    8ca0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
    8ca2:	f7ff fa75 	bl	8190 <HAL_GetTick>
    8ca6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8ca8:	e011      	b.n	8cce <HAL_RCC_OscConfig+0x2ce>
    8caa:	bf00      	nop
    8cac:	40023800 	.word	0x40023800
    8cb0:	42470000 	.word	0x42470000
    8cb4:	42470e80 	.word	0x42470e80
    8cb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
    8cbc:	f7ff fa68 	bl	8190 <HAL_GetTick>
    8cc0:	4602      	mov	r2, r0
    8cc2:	693b      	ldr	r3, [r7, #16]
    8cc4:	1ad3      	subs	r3, r2, r3
    8cc6:	2b02      	cmp	r3, #2
    8cc8:	d901      	bls.n	8cce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
    8cca:	2303      	movs	r3, #3
    8ccc:	e0fd      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    8cce:	4b81      	ldr	r3, [pc, #516]	; (8ed4 <HAL_RCC_OscConfig+0x4d4>)
    8cd0:	681b      	ldr	r3, [r3, #0]
    8cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
    8cd6:	2b00      	cmp	r3, #0
    8cd8:	d0f0      	beq.n	8cbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    8cda:	687b      	ldr	r3, [r7, #4]
    8cdc:	689b      	ldr	r3, [r3, #8]
    8cde:	2b01      	cmp	r3, #1
    8ce0:	d106      	bne.n	8cf0 <HAL_RCC_OscConfig+0x2f0>
    8ce2:	4b7d      	ldr	r3, [pc, #500]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8ce6:	4a7c      	ldr	r2, [pc, #496]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8ce8:	f043 0301 	orr.w	r3, r3, #1
    8cec:	6713      	str	r3, [r2, #112]	; 0x70
    8cee:	e01c      	b.n	8d2a <HAL_RCC_OscConfig+0x32a>
    8cf0:	687b      	ldr	r3, [r7, #4]
    8cf2:	689b      	ldr	r3, [r3, #8]
    8cf4:	2b05      	cmp	r3, #5
    8cf6:	d10c      	bne.n	8d12 <HAL_RCC_OscConfig+0x312>
    8cf8:	4b77      	ldr	r3, [pc, #476]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8cfc:	4a76      	ldr	r2, [pc, #472]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8cfe:	f043 0304 	orr.w	r3, r3, #4
    8d02:	6713      	str	r3, [r2, #112]	; 0x70
    8d04:	4b74      	ldr	r3, [pc, #464]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8d08:	4a73      	ldr	r2, [pc, #460]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d0a:	f043 0301 	orr.w	r3, r3, #1
    8d0e:	6713      	str	r3, [r2, #112]	; 0x70
    8d10:	e00b      	b.n	8d2a <HAL_RCC_OscConfig+0x32a>
    8d12:	4b71      	ldr	r3, [pc, #452]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8d16:	4a70      	ldr	r2, [pc, #448]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d18:	f023 0301 	bic.w	r3, r3, #1
    8d1c:	6713      	str	r3, [r2, #112]	; 0x70
    8d1e:	4b6e      	ldr	r3, [pc, #440]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8d22:	4a6d      	ldr	r2, [pc, #436]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d24:	f023 0304 	bic.w	r3, r3, #4
    8d28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    8d2a:	687b      	ldr	r3, [r7, #4]
    8d2c:	689b      	ldr	r3, [r3, #8]
    8d2e:	2b00      	cmp	r3, #0
    8d30:	d015      	beq.n	8d5e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
    8d32:	f7ff fa2d 	bl	8190 <HAL_GetTick>
    8d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
    8d38:	e00a      	b.n	8d50 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    8d3a:	f7ff fa29 	bl	8190 <HAL_GetTick>
    8d3e:	4602      	mov	r2, r0
    8d40:	693b      	ldr	r3, [r7, #16]
    8d42:	1ad3      	subs	r3, r2, r3
    8d44:	f241 3288 	movw	r2, #5000	; 0x1388
    8d48:	4293      	cmp	r3, r2
    8d4a:	d901      	bls.n	8d50 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
    8d4c:	2303      	movs	r3, #3
    8d4e:	e0bc      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
    8d50:	4b61      	ldr	r3, [pc, #388]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8d54:	f003 0302 	and.w	r3, r3, #2
    8d58:	2b00      	cmp	r3, #0
    8d5a:	d0ee      	beq.n	8d3a <HAL_RCC_OscConfig+0x33a>
    8d5c:	e014      	b.n	8d88 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
    8d5e:	f7ff fa17 	bl	8190 <HAL_GetTick>
    8d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    8d64:	e00a      	b.n	8d7c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
    8d66:	f7ff fa13 	bl	8190 <HAL_GetTick>
    8d6a:	4602      	mov	r2, r0
    8d6c:	693b      	ldr	r3, [r7, #16]
    8d6e:	1ad3      	subs	r3, r2, r3
    8d70:	f241 3288 	movw	r2, #5000	; 0x1388
    8d74:	4293      	cmp	r3, r2
    8d76:	d901      	bls.n	8d7c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
    8d78:	2303      	movs	r3, #3
    8d7a:	e0a6      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    8d7c:	4b56      	ldr	r3, [pc, #344]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    8d80:	f003 0302 	and.w	r3, r3, #2
    8d84:	2b00      	cmp	r3, #0
    8d86:	d1ee      	bne.n	8d66 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
    8d88:	7dfb      	ldrb	r3, [r7, #23]
    8d8a:	2b01      	cmp	r3, #1
    8d8c:	d105      	bne.n	8d9a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
    8d8e:	4b52      	ldr	r3, [pc, #328]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8d92:	4a51      	ldr	r2, [pc, #324]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8d94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    8d98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
    8d9a:	687b      	ldr	r3, [r7, #4]
    8d9c:	699b      	ldr	r3, [r3, #24]
    8d9e:	2b00      	cmp	r3, #0
    8da0:	f000 8092 	beq.w	8ec8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    8da4:	4b4c      	ldr	r3, [pc, #304]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8da6:	689b      	ldr	r3, [r3, #8]
    8da8:	f003 030c 	and.w	r3, r3, #12
    8dac:	2b08      	cmp	r3, #8
    8dae:	d05c      	beq.n	8e6a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
    8db0:	687b      	ldr	r3, [r7, #4]
    8db2:	699b      	ldr	r3, [r3, #24]
    8db4:	2b02      	cmp	r3, #2
    8db6:	d141      	bne.n	8e3c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
    8db8:	4b48      	ldr	r3, [pc, #288]	; (8edc <HAL_RCC_OscConfig+0x4dc>)
    8dba:	2200      	movs	r2, #0
    8dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8dbe:	f7ff f9e7 	bl	8190 <HAL_GetTick>
    8dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8dc4:	e008      	b.n	8dd8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    8dc6:	f7ff f9e3 	bl	8190 <HAL_GetTick>
    8dca:	4602      	mov	r2, r0
    8dcc:	693b      	ldr	r3, [r7, #16]
    8dce:	1ad3      	subs	r3, r2, r3
    8dd0:	2b02      	cmp	r3, #2
    8dd2:	d901      	bls.n	8dd8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
    8dd4:	2303      	movs	r3, #3
    8dd6:	e078      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8dd8:	4b3f      	ldr	r3, [pc, #252]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8dda:	681b      	ldr	r3, [r3, #0]
    8ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    8de0:	2b00      	cmp	r3, #0
    8de2:	d1f0      	bne.n	8dc6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
    8de4:	687b      	ldr	r3, [r7, #4]
    8de6:	69da      	ldr	r2, [r3, #28]
    8de8:	687b      	ldr	r3, [r7, #4]
    8dea:	6a1b      	ldr	r3, [r3, #32]
    8dec:	431a      	orrs	r2, r3
    8dee:	687b      	ldr	r3, [r7, #4]
    8df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8df2:	019b      	lsls	r3, r3, #6
    8df4:	431a      	orrs	r2, r3
    8df6:	687b      	ldr	r3, [r7, #4]
    8df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8dfa:	085b      	lsrs	r3, r3, #1
    8dfc:	3b01      	subs	r3, #1
    8dfe:	041b      	lsls	r3, r3, #16
    8e00:	431a      	orrs	r2, r3
    8e02:	687b      	ldr	r3, [r7, #4]
    8e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    8e06:	061b      	lsls	r3, r3, #24
    8e08:	4933      	ldr	r1, [pc, #204]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8e0a:	4313      	orrs	r3, r2
    8e0c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
    8e0e:	4b33      	ldr	r3, [pc, #204]	; (8edc <HAL_RCC_OscConfig+0x4dc>)
    8e10:	2201      	movs	r2, #1
    8e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8e14:	f7ff f9bc 	bl	8190 <HAL_GetTick>
    8e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    8e1a:	e008      	b.n	8e2e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    8e1c:	f7ff f9b8 	bl	8190 <HAL_GetTick>
    8e20:	4602      	mov	r2, r0
    8e22:	693b      	ldr	r3, [r7, #16]
    8e24:	1ad3      	subs	r3, r2, r3
    8e26:	2b02      	cmp	r3, #2
    8e28:	d901      	bls.n	8e2e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
    8e2a:	2303      	movs	r3, #3
    8e2c:	e04d      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    8e2e:	4b2a      	ldr	r3, [pc, #168]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8e30:	681b      	ldr	r3, [r3, #0]
    8e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    8e36:	2b00      	cmp	r3, #0
    8e38:	d0f0      	beq.n	8e1c <HAL_RCC_OscConfig+0x41c>
    8e3a:	e045      	b.n	8ec8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
    8e3c:	4b27      	ldr	r3, [pc, #156]	; (8edc <HAL_RCC_OscConfig+0x4dc>)
    8e3e:	2200      	movs	r2, #0
    8e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
    8e42:	f7ff f9a5 	bl	8190 <HAL_GetTick>
    8e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8e48:	e008      	b.n	8e5c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
    8e4a:	f7ff f9a1 	bl	8190 <HAL_GetTick>
    8e4e:	4602      	mov	r2, r0
    8e50:	693b      	ldr	r3, [r7, #16]
    8e52:	1ad3      	subs	r3, r2, r3
    8e54:	2b02      	cmp	r3, #2
    8e56:	d901      	bls.n	8e5c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
    8e58:	2303      	movs	r3, #3
    8e5a:	e036      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
    8e5c:	4b1e      	ldr	r3, [pc, #120]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8e5e:	681b      	ldr	r3, [r3, #0]
    8e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    8e64:	2b00      	cmp	r3, #0
    8e66:	d1f0      	bne.n	8e4a <HAL_RCC_OscConfig+0x44a>
    8e68:	e02e      	b.n	8ec8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
    8e6a:	687b      	ldr	r3, [r7, #4]
    8e6c:	699b      	ldr	r3, [r3, #24]
    8e6e:	2b01      	cmp	r3, #1
    8e70:	d101      	bne.n	8e76 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
    8e72:	2301      	movs	r3, #1
    8e74:	e029      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
    8e76:	4b18      	ldr	r3, [pc, #96]	; (8ed8 <HAL_RCC_OscConfig+0x4d8>)
    8e78:	685b      	ldr	r3, [r3, #4]
    8e7a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
    8e7c:	68fb      	ldr	r3, [r7, #12]
    8e7e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
    8e82:	687b      	ldr	r3, [r7, #4]
    8e84:	69db      	ldr	r3, [r3, #28]
    8e86:	429a      	cmp	r2, r3
    8e88:	d11c      	bne.n	8ec4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
    8e8a:	68fb      	ldr	r3, [r7, #12]
    8e8c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    8e90:	687b      	ldr	r3, [r7, #4]
    8e92:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
    8e94:	429a      	cmp	r2, r3
    8e96:	d115      	bne.n	8ec4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
    8e98:	68fa      	ldr	r2, [r7, #12]
    8e9a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
    8e9e:	4013      	ands	r3, r2
    8ea0:	687a      	ldr	r2, [r7, #4]
    8ea2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
    8ea4:	4293      	cmp	r3, r2
    8ea6:	d10d      	bne.n	8ec4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
    8ea8:	68fb      	ldr	r3, [r7, #12]
    8eaa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
    8eae:	687b      	ldr	r3, [r7, #4]
    8eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
    8eb2:	429a      	cmp	r2, r3
    8eb4:	d106      	bne.n	8ec4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
    8eb6:	68fb      	ldr	r3, [r7, #12]
    8eb8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
    8ebc:	687b      	ldr	r3, [r7, #4]
    8ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
    8ec0:	429a      	cmp	r2, r3
    8ec2:	d001      	beq.n	8ec8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
    8ec4:	2301      	movs	r3, #1
    8ec6:	e000      	b.n	8eca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
    8ec8:	2300      	movs	r3, #0
}
    8eca:	4618      	mov	r0, r3
    8ecc:	3718      	adds	r7, #24
    8ece:	46bd      	mov	sp, r7
    8ed0:	bd80      	pop	{r7, pc}
    8ed2:	bf00      	nop
    8ed4:	40007000 	.word	0x40007000
    8ed8:	40023800 	.word	0x40023800
    8edc:	42470060 	.word	0x42470060

00008ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
    8ee0:	b580      	push	{r7, lr}
    8ee2:	b084      	sub	sp, #16
    8ee4:	af00      	add	r7, sp, #0
    8ee6:	6078      	str	r0, [r7, #4]
    8ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
    8eea:	687b      	ldr	r3, [r7, #4]
    8eec:	2b00      	cmp	r3, #0
    8eee:	d101      	bne.n	8ef4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
    8ef0:	2301      	movs	r3, #1
    8ef2:	e0cc      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
    8ef4:	4b68      	ldr	r3, [pc, #416]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    8ef6:	681b      	ldr	r3, [r3, #0]
    8ef8:	f003 030f 	and.w	r3, r3, #15
    8efc:	683a      	ldr	r2, [r7, #0]
    8efe:	429a      	cmp	r2, r3
    8f00:	d90c      	bls.n	8f1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
    8f02:	4b65      	ldr	r3, [pc, #404]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    8f04:	683a      	ldr	r2, [r7, #0]
    8f06:	b2d2      	uxtb	r2, r2
    8f08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    8f0a:	4b63      	ldr	r3, [pc, #396]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    8f0c:	681b      	ldr	r3, [r3, #0]
    8f0e:	f003 030f 	and.w	r3, r3, #15
    8f12:	683a      	ldr	r2, [r7, #0]
    8f14:	429a      	cmp	r2, r3
    8f16:	d001      	beq.n	8f1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
    8f18:	2301      	movs	r3, #1
    8f1a:	e0b8      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
    8f1c:	687b      	ldr	r3, [r7, #4]
    8f1e:	681b      	ldr	r3, [r3, #0]
    8f20:	f003 0302 	and.w	r3, r3, #2
    8f24:	2b00      	cmp	r3, #0
    8f26:	d020      	beq.n	8f6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
    8f28:	687b      	ldr	r3, [r7, #4]
    8f2a:	681b      	ldr	r3, [r3, #0]
    8f2c:	f003 0304 	and.w	r3, r3, #4
    8f30:	2b00      	cmp	r3, #0
    8f32:	d005      	beq.n	8f40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
    8f34:	4b59      	ldr	r3, [pc, #356]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f36:	689b      	ldr	r3, [r3, #8]
    8f38:	4a58      	ldr	r2, [pc, #352]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
    8f3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
    8f40:	687b      	ldr	r3, [r7, #4]
    8f42:	681b      	ldr	r3, [r3, #0]
    8f44:	f003 0308 	and.w	r3, r3, #8
    8f48:	2b00      	cmp	r3, #0
    8f4a:	d005      	beq.n	8f58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
    8f4c:	4b53      	ldr	r3, [pc, #332]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f4e:	689b      	ldr	r3, [r3, #8]
    8f50:	4a52      	ldr	r2, [pc, #328]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
    8f56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    8f58:	4b50      	ldr	r3, [pc, #320]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f5a:	689b      	ldr	r3, [r3, #8]
    8f5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
    8f60:	687b      	ldr	r3, [r7, #4]
    8f62:	689b      	ldr	r3, [r3, #8]
    8f64:	494d      	ldr	r1, [pc, #308]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f66:	4313      	orrs	r3, r2
    8f68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    8f6a:	687b      	ldr	r3, [r7, #4]
    8f6c:	681b      	ldr	r3, [r3, #0]
    8f6e:	f003 0301 	and.w	r3, r3, #1
    8f72:	2b00      	cmp	r3, #0
    8f74:	d044      	beq.n	9000 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    8f76:	687b      	ldr	r3, [r7, #4]
    8f78:	685b      	ldr	r3, [r3, #4]
    8f7a:	2b01      	cmp	r3, #1
    8f7c:	d107      	bne.n	8f8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
    8f7e:	4b47      	ldr	r3, [pc, #284]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8f80:	681b      	ldr	r3, [r3, #0]
    8f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    8f86:	2b00      	cmp	r3, #0
    8f88:	d119      	bne.n	8fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    8f8a:	2301      	movs	r3, #1
    8f8c:	e07f      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
    8f8e:	687b      	ldr	r3, [r7, #4]
    8f90:	685b      	ldr	r3, [r3, #4]
    8f92:	2b02      	cmp	r3, #2
    8f94:	d003      	beq.n	8f9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    8f96:	687b      	ldr	r3, [r7, #4]
    8f98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
    8f9a:	2b03      	cmp	r3, #3
    8f9c:	d107      	bne.n	8fae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
    8f9e:	4b3f      	ldr	r3, [pc, #252]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8fa0:	681b      	ldr	r3, [r3, #0]
    8fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    8fa6:	2b00      	cmp	r3, #0
    8fa8:	d109      	bne.n	8fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    8faa:	2301      	movs	r3, #1
    8fac:	e06f      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
    8fae:	4b3b      	ldr	r3, [pc, #236]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8fb0:	681b      	ldr	r3, [r3, #0]
    8fb2:	f003 0302 	and.w	r3, r3, #2
    8fb6:	2b00      	cmp	r3, #0
    8fb8:	d101      	bne.n	8fbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
    8fba:	2301      	movs	r3, #1
    8fbc:	e067      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    8fbe:	4b37      	ldr	r3, [pc, #220]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8fc0:	689b      	ldr	r3, [r3, #8]
    8fc2:	f023 0203 	bic.w	r2, r3, #3
    8fc6:	687b      	ldr	r3, [r7, #4]
    8fc8:	685b      	ldr	r3, [r3, #4]
    8fca:	4934      	ldr	r1, [pc, #208]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8fcc:	4313      	orrs	r3, r2
    8fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
    8fd0:	f7ff f8de 	bl	8190 <HAL_GetTick>
    8fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    8fd6:	e00a      	b.n	8fee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
    8fd8:	f7ff f8da 	bl	8190 <HAL_GetTick>
    8fdc:	4602      	mov	r2, r0
    8fde:	68fb      	ldr	r3, [r7, #12]
    8fe0:	1ad3      	subs	r3, r2, r3
    8fe2:	f241 3288 	movw	r2, #5000	; 0x1388
    8fe6:	4293      	cmp	r3, r2
    8fe8:	d901      	bls.n	8fee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
    8fea:	2303      	movs	r3, #3
    8fec:	e04f      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
    8fee:	4b2b      	ldr	r3, [pc, #172]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    8ff0:	689b      	ldr	r3, [r3, #8]
    8ff2:	f003 020c 	and.w	r2, r3, #12
    8ff6:	687b      	ldr	r3, [r7, #4]
    8ff8:	685b      	ldr	r3, [r3, #4]
    8ffa:	009b      	lsls	r3, r3, #2
    8ffc:	429a      	cmp	r2, r3
    8ffe:	d1eb      	bne.n	8fd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
    9000:	4b25      	ldr	r3, [pc, #148]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    9002:	681b      	ldr	r3, [r3, #0]
    9004:	f003 030f 	and.w	r3, r3, #15
    9008:	683a      	ldr	r2, [r7, #0]
    900a:	429a      	cmp	r2, r3
    900c:	d20c      	bcs.n	9028 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
    900e:	4b22      	ldr	r3, [pc, #136]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    9010:	683a      	ldr	r2, [r7, #0]
    9012:	b2d2      	uxtb	r2, r2
    9014:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    9016:	4b20      	ldr	r3, [pc, #128]	; (9098 <HAL_RCC_ClockConfig+0x1b8>)
    9018:	681b      	ldr	r3, [r3, #0]
    901a:	f003 030f 	and.w	r3, r3, #15
    901e:	683a      	ldr	r2, [r7, #0]
    9020:	429a      	cmp	r2, r3
    9022:	d001      	beq.n	9028 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
    9024:	2301      	movs	r3, #1
    9026:	e032      	b.n	908e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
    9028:	687b      	ldr	r3, [r7, #4]
    902a:	681b      	ldr	r3, [r3, #0]
    902c:	f003 0304 	and.w	r3, r3, #4
    9030:	2b00      	cmp	r3, #0
    9032:	d008      	beq.n	9046 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
    9034:	4b19      	ldr	r3, [pc, #100]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    9036:	689b      	ldr	r3, [r3, #8]
    9038:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
    903c:	687b      	ldr	r3, [r7, #4]
    903e:	68db      	ldr	r3, [r3, #12]
    9040:	4916      	ldr	r1, [pc, #88]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    9042:	4313      	orrs	r3, r2
    9044:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
    9046:	687b      	ldr	r3, [r7, #4]
    9048:	681b      	ldr	r3, [r3, #0]
    904a:	f003 0308 	and.w	r3, r3, #8
    904e:	2b00      	cmp	r3, #0
    9050:	d009      	beq.n	9066 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
    9052:	4b12      	ldr	r3, [pc, #72]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    9054:	689b      	ldr	r3, [r3, #8]
    9056:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
    905a:	687b      	ldr	r3, [r7, #4]
    905c:	691b      	ldr	r3, [r3, #16]
    905e:	00db      	lsls	r3, r3, #3
    9060:	490e      	ldr	r1, [pc, #56]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    9062:	4313      	orrs	r3, r2
    9064:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
    9066:	f000 f821 	bl	90ac <HAL_RCC_GetSysClockFreq>
    906a:	4601      	mov	r1, r0
    906c:	4b0b      	ldr	r3, [pc, #44]	; (909c <HAL_RCC_ClockConfig+0x1bc>)
    906e:	689b      	ldr	r3, [r3, #8]
    9070:	091b      	lsrs	r3, r3, #4
    9072:	f003 030f 	and.w	r3, r3, #15
    9076:	4a0a      	ldr	r2, [pc, #40]	; (90a0 <HAL_RCC_ClockConfig+0x1c0>)
    9078:	5cd3      	ldrb	r3, [r2, r3]
    907a:	fa21 f303 	lsr.w	r3, r1, r3
    907e:	4a09      	ldr	r2, [pc, #36]	; (90a4 <HAL_RCC_ClockConfig+0x1c4>)
    9080:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
    9082:	4b09      	ldr	r3, [pc, #36]	; (90a8 <HAL_RCC_ClockConfig+0x1c8>)
    9084:	681b      	ldr	r3, [r3, #0]
    9086:	4618      	mov	r0, r3
    9088:	f7ff f852 	bl	8130 <HAL_InitTick>

  return HAL_OK;
    908c:	2300      	movs	r3, #0
}
    908e:	4618      	mov	r0, r3
    9090:	3710      	adds	r7, #16
    9092:	46bd      	mov	sp, r7
    9094:	bd80      	pop	{r7, pc}
    9096:	bf00      	nop
    9098:	40023c00 	.word	0x40023c00
    909c:	40023800 	.word	0x40023800
    90a0:	0000ab7c 	.word	0x0000ab7c
    90a4:	0001abe8 	.word	0x0001abe8
    90a8:	0001abe0 	.word	0x0001abe0

000090ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
    90ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    90ae:	b085      	sub	sp, #20
    90b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
    90b2:	2300      	movs	r3, #0
    90b4:	607b      	str	r3, [r7, #4]
    90b6:	2300      	movs	r3, #0
    90b8:	60fb      	str	r3, [r7, #12]
    90ba:	2300      	movs	r3, #0
    90bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
    90be:	2300      	movs	r3, #0
    90c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
    90c2:	4b50      	ldr	r3, [pc, #320]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    90c4:	689b      	ldr	r3, [r3, #8]
    90c6:	f003 030c 	and.w	r3, r3, #12
    90ca:	2b04      	cmp	r3, #4
    90cc:	d007      	beq.n	90de <HAL_RCC_GetSysClockFreq+0x32>
    90ce:	2b08      	cmp	r3, #8
    90d0:	d008      	beq.n	90e4 <HAL_RCC_GetSysClockFreq+0x38>
    90d2:	2b00      	cmp	r3, #0
    90d4:	f040 808d 	bne.w	91f2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
    90d8:	4b4b      	ldr	r3, [pc, #300]	; (9208 <HAL_RCC_GetSysClockFreq+0x15c>)
    90da:	60bb      	str	r3, [r7, #8]
       break;
    90dc:	e08c      	b.n	91f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
    90de:	4b4b      	ldr	r3, [pc, #300]	; (920c <HAL_RCC_GetSysClockFreq+0x160>)
    90e0:	60bb      	str	r3, [r7, #8]
      break;
    90e2:	e089      	b.n	91f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
    90e4:	4b47      	ldr	r3, [pc, #284]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    90e6:	685b      	ldr	r3, [r3, #4]
    90e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    90ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
    90ee:	4b45      	ldr	r3, [pc, #276]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    90f0:	685b      	ldr	r3, [r3, #4]
    90f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
    90f6:	2b00      	cmp	r3, #0
    90f8:	d023      	beq.n	9142 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
    90fa:	4b42      	ldr	r3, [pc, #264]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    90fc:	685b      	ldr	r3, [r3, #4]
    90fe:	099b      	lsrs	r3, r3, #6
    9100:	f04f 0400 	mov.w	r4, #0
    9104:	f240 11ff 	movw	r1, #511	; 0x1ff
    9108:	f04f 0200 	mov.w	r2, #0
    910c:	ea03 0501 	and.w	r5, r3, r1
    9110:	ea04 0602 	and.w	r6, r4, r2
    9114:	4a3d      	ldr	r2, [pc, #244]	; (920c <HAL_RCC_GetSysClockFreq+0x160>)
    9116:	fb02 f106 	mul.w	r1, r2, r6
    911a:	2200      	movs	r2, #0
    911c:	fb02 f205 	mul.w	r2, r2, r5
    9120:	440a      	add	r2, r1
    9122:	493a      	ldr	r1, [pc, #232]	; (920c <HAL_RCC_GetSysClockFreq+0x160>)
    9124:	fba5 0101 	umull	r0, r1, r5, r1
    9128:	1853      	adds	r3, r2, r1
    912a:	4619      	mov	r1, r3
    912c:	687b      	ldr	r3, [r7, #4]
    912e:	f04f 0400 	mov.w	r4, #0
    9132:	461a      	mov	r2, r3
    9134:	4623      	mov	r3, r4
    9136:	f001 fb77 	bl	a828 <__aeabi_uldivmod>
    913a:	4603      	mov	r3, r0
    913c:	460c      	mov	r4, r1
    913e:	60fb      	str	r3, [r7, #12]
    9140:	e049      	b.n	91d6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
    9142:	4b30      	ldr	r3, [pc, #192]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    9144:	685b      	ldr	r3, [r3, #4]
    9146:	099b      	lsrs	r3, r3, #6
    9148:	f04f 0400 	mov.w	r4, #0
    914c:	f240 11ff 	movw	r1, #511	; 0x1ff
    9150:	f04f 0200 	mov.w	r2, #0
    9154:	ea03 0501 	and.w	r5, r3, r1
    9158:	ea04 0602 	and.w	r6, r4, r2
    915c:	4629      	mov	r1, r5
    915e:	4632      	mov	r2, r6
    9160:	f04f 0300 	mov.w	r3, #0
    9164:	f04f 0400 	mov.w	r4, #0
    9168:	0154      	lsls	r4, r2, #5
    916a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
    916e:	014b      	lsls	r3, r1, #5
    9170:	4619      	mov	r1, r3
    9172:	4622      	mov	r2, r4
    9174:	1b49      	subs	r1, r1, r5
    9176:	eb62 0206 	sbc.w	r2, r2, r6
    917a:	f04f 0300 	mov.w	r3, #0
    917e:	f04f 0400 	mov.w	r4, #0
    9182:	0194      	lsls	r4, r2, #6
    9184:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
    9188:	018b      	lsls	r3, r1, #6
    918a:	1a5b      	subs	r3, r3, r1
    918c:	eb64 0402 	sbc.w	r4, r4, r2
    9190:	f04f 0100 	mov.w	r1, #0
    9194:	f04f 0200 	mov.w	r2, #0
    9198:	00e2      	lsls	r2, r4, #3
    919a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    919e:	00d9      	lsls	r1, r3, #3
    91a0:	460b      	mov	r3, r1
    91a2:	4614      	mov	r4, r2
    91a4:	195b      	adds	r3, r3, r5
    91a6:	eb44 0406 	adc.w	r4, r4, r6
    91aa:	f04f 0100 	mov.w	r1, #0
    91ae:	f04f 0200 	mov.w	r2, #0
    91b2:	02a2      	lsls	r2, r4, #10
    91b4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
    91b8:	0299      	lsls	r1, r3, #10
    91ba:	460b      	mov	r3, r1
    91bc:	4614      	mov	r4, r2
    91be:	4618      	mov	r0, r3
    91c0:	4621      	mov	r1, r4
    91c2:	687b      	ldr	r3, [r7, #4]
    91c4:	f04f 0400 	mov.w	r4, #0
    91c8:	461a      	mov	r2, r3
    91ca:	4623      	mov	r3, r4
    91cc:	f001 fb2c 	bl	a828 <__aeabi_uldivmod>
    91d0:	4603      	mov	r3, r0
    91d2:	460c      	mov	r4, r1
    91d4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
    91d6:	4b0b      	ldr	r3, [pc, #44]	; (9204 <HAL_RCC_GetSysClockFreq+0x158>)
    91d8:	685b      	ldr	r3, [r3, #4]
    91da:	0c1b      	lsrs	r3, r3, #16
    91dc:	f003 0303 	and.w	r3, r3, #3
    91e0:	3301      	adds	r3, #1
    91e2:	005b      	lsls	r3, r3, #1
    91e4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
    91e6:	68fa      	ldr	r2, [r7, #12]
    91e8:	683b      	ldr	r3, [r7, #0]
    91ea:	fbb2 f3f3 	udiv	r3, r2, r3
    91ee:	60bb      	str	r3, [r7, #8]
      break;
    91f0:	e002      	b.n	91f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
    91f2:	4b05      	ldr	r3, [pc, #20]	; (9208 <HAL_RCC_GetSysClockFreq+0x15c>)
    91f4:	60bb      	str	r3, [r7, #8]
      break;
    91f6:	bf00      	nop
    }
  }
  return sysclockfreq;
    91f8:	68bb      	ldr	r3, [r7, #8]
}
    91fa:	4618      	mov	r0, r3
    91fc:	3714      	adds	r7, #20
    91fe:	46bd      	mov	sp, r7
    9200:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9202:	bf00      	nop
    9204:	40023800 	.word	0x40023800
    9208:	00f42400 	.word	0x00f42400
    920c:	017d7840 	.word	0x017d7840

00009210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
    9210:	b480      	push	{r7}
    9212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
    9214:	4b03      	ldr	r3, [pc, #12]	; (9224 <HAL_RCC_GetHCLKFreq+0x14>)
    9216:	681b      	ldr	r3, [r3, #0]
}
    9218:	4618      	mov	r0, r3
    921a:	46bd      	mov	sp, r7
    921c:	f85d 7b04 	ldr.w	r7, [sp], #4
    9220:	4770      	bx	lr
    9222:	bf00      	nop
    9224:	0001abe8 	.word	0x0001abe8

00009228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
    9228:	b580      	push	{r7, lr}
    922a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
    922c:	f7ff fff0 	bl	9210 <HAL_RCC_GetHCLKFreq>
    9230:	4601      	mov	r1, r0
    9232:	4b05      	ldr	r3, [pc, #20]	; (9248 <HAL_RCC_GetPCLK1Freq+0x20>)
    9234:	689b      	ldr	r3, [r3, #8]
    9236:	0a9b      	lsrs	r3, r3, #10
    9238:	f003 0307 	and.w	r3, r3, #7
    923c:	4a03      	ldr	r2, [pc, #12]	; (924c <HAL_RCC_GetPCLK1Freq+0x24>)
    923e:	5cd3      	ldrb	r3, [r2, r3]
    9240:	fa21 f303 	lsr.w	r3, r1, r3
}
    9244:	4618      	mov	r0, r3
    9246:	bd80      	pop	{r7, pc}
    9248:	40023800 	.word	0x40023800
    924c:	0000ab8c 	.word	0x0000ab8c

00009250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
    9250:	b580      	push	{r7, lr}
    9252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
    9254:	f7ff ffdc 	bl	9210 <HAL_RCC_GetHCLKFreq>
    9258:	4601      	mov	r1, r0
    925a:	4b05      	ldr	r3, [pc, #20]	; (9270 <HAL_RCC_GetPCLK2Freq+0x20>)
    925c:	689b      	ldr	r3, [r3, #8]
    925e:	0b5b      	lsrs	r3, r3, #13
    9260:	f003 0307 	and.w	r3, r3, #7
    9264:	4a03      	ldr	r2, [pc, #12]	; (9274 <HAL_RCC_GetPCLK2Freq+0x24>)
    9266:	5cd3      	ldrb	r3, [r2, r3]
    9268:	fa21 f303 	lsr.w	r3, r1, r3
}
    926c:	4618      	mov	r0, r3
    926e:	bd80      	pop	{r7, pc}
    9270:	40023800 	.word	0x40023800
    9274:	0000ab8c 	.word	0x0000ab8c

00009278 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
    9278:	b580      	push	{r7, lr}
    927a:	b082      	sub	sp, #8
    927c:	af00      	add	r7, sp, #0
    927e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
    9280:	687b      	ldr	r3, [r7, #4]
    9282:	2b00      	cmp	r3, #0
    9284:	d101      	bne.n	928a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
    9286:	2301      	movs	r3, #1
    9288:	e03f      	b.n	930a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
    928a:	687b      	ldr	r3, [r7, #4]
    928c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
    9290:	b2db      	uxtb	r3, r3
    9292:	2b00      	cmp	r3, #0
    9294:	d106      	bne.n	92a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
    9296:	687b      	ldr	r3, [r7, #4]
    9298:	2200      	movs	r2, #0
    929a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
    929e:	6878      	ldr	r0, [r7, #4]
    92a0:	f000 fdc4 	bl	9e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
    92a4:	687b      	ldr	r3, [r7, #4]
    92a6:	2224      	movs	r2, #36	; 0x24
    92a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
    92ac:	687b      	ldr	r3, [r7, #4]
    92ae:	681b      	ldr	r3, [r3, #0]
    92b0:	68da      	ldr	r2, [r3, #12]
    92b2:	687b      	ldr	r3, [r7, #4]
    92b4:	681b      	ldr	r3, [r3, #0]
    92b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    92ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
    92bc:	6878      	ldr	r0, [r7, #4]
    92be:	f000 f90b 	bl	94d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
    92c2:	687b      	ldr	r3, [r7, #4]
    92c4:	681b      	ldr	r3, [r3, #0]
    92c6:	691a      	ldr	r2, [r3, #16]
    92c8:	687b      	ldr	r3, [r7, #4]
    92ca:	681b      	ldr	r3, [r3, #0]
    92cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
    92d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
    92d2:	687b      	ldr	r3, [r7, #4]
    92d4:	681b      	ldr	r3, [r3, #0]
    92d6:	695a      	ldr	r2, [r3, #20]
    92d8:	687b      	ldr	r3, [r7, #4]
    92da:	681b      	ldr	r3, [r3, #0]
    92dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
    92e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
    92e2:	687b      	ldr	r3, [r7, #4]
    92e4:	681b      	ldr	r3, [r3, #0]
    92e6:	68da      	ldr	r2, [r3, #12]
    92e8:	687b      	ldr	r3, [r7, #4]
    92ea:	681b      	ldr	r3, [r3, #0]
    92ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    92f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
    92f2:	687b      	ldr	r3, [r7, #4]
    92f4:	2200      	movs	r2, #0
    92f6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
    92f8:	687b      	ldr	r3, [r7, #4]
    92fa:	2220      	movs	r2, #32
    92fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
    9300:	687b      	ldr	r3, [r7, #4]
    9302:	2220      	movs	r2, #32
    9304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
    9308:	2300      	movs	r3, #0
}
    930a:	4618      	mov	r0, r3
    930c:	3708      	adds	r7, #8
    930e:	46bd      	mov	sp, r7
    9310:	bd80      	pop	{r7, pc}

00009312 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
    9312:	b580      	push	{r7, lr}
    9314:	b088      	sub	sp, #32
    9316:	af02      	add	r7, sp, #8
    9318:	60f8      	str	r0, [r7, #12]
    931a:	60b9      	str	r1, [r7, #8]
    931c:	603b      	str	r3, [r7, #0]
    931e:	4613      	mov	r3, r2
    9320:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
    9322:	2300      	movs	r3, #0
    9324:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
    9326:	68fb      	ldr	r3, [r7, #12]
    9328:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
    932c:	b2db      	uxtb	r3, r3
    932e:	2b20      	cmp	r3, #32
    9330:	f040 8083 	bne.w	943a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
    9334:	68bb      	ldr	r3, [r7, #8]
    9336:	2b00      	cmp	r3, #0
    9338:	d002      	beq.n	9340 <HAL_UART_Transmit+0x2e>
    933a:	88fb      	ldrh	r3, [r7, #6]
    933c:	2b00      	cmp	r3, #0
    933e:	d101      	bne.n	9344 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
    9340:	2301      	movs	r3, #1
    9342:	e07b      	b.n	943c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
    9344:	68fb      	ldr	r3, [r7, #12]
    9346:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    934a:	2b01      	cmp	r3, #1
    934c:	d101      	bne.n	9352 <HAL_UART_Transmit+0x40>
    934e:	2302      	movs	r3, #2
    9350:	e074      	b.n	943c <HAL_UART_Transmit+0x12a>
    9352:	68fb      	ldr	r3, [r7, #12]
    9354:	2201      	movs	r2, #1
    9356:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    935a:	68fb      	ldr	r3, [r7, #12]
    935c:	2200      	movs	r2, #0
    935e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
    9360:	68fb      	ldr	r3, [r7, #12]
    9362:	2221      	movs	r2, #33	; 0x21
    9364:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
    9368:	f7fe ff12 	bl	8190 <HAL_GetTick>
    936c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
    936e:	68fb      	ldr	r3, [r7, #12]
    9370:	88fa      	ldrh	r2, [r7, #6]
    9372:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
    9374:	68fb      	ldr	r3, [r7, #12]
    9376:	88fa      	ldrh	r2, [r7, #6]
    9378:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    937a:	68fb      	ldr	r3, [r7, #12]
    937c:	2200      	movs	r2, #0
    937e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
    9382:	e042      	b.n	940a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
    9384:	68fb      	ldr	r3, [r7, #12]
    9386:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    9388:	b29b      	uxth	r3, r3
    938a:	3b01      	subs	r3, #1
    938c:	b29a      	uxth	r2, r3
    938e:	68fb      	ldr	r3, [r7, #12]
    9390:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
    9392:	68fb      	ldr	r3, [r7, #12]
    9394:	689b      	ldr	r3, [r3, #8]
    9396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    939a:	d122      	bne.n	93e2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
    939c:	683b      	ldr	r3, [r7, #0]
    939e:	9300      	str	r3, [sp, #0]
    93a0:	697b      	ldr	r3, [r7, #20]
    93a2:	2200      	movs	r2, #0
    93a4:	2180      	movs	r1, #128	; 0x80
    93a6:	68f8      	ldr	r0, [r7, #12]
    93a8:	f000 f84c 	bl	9444 <UART_WaitOnFlagUntilTimeout>
    93ac:	4603      	mov	r3, r0
    93ae:	2b00      	cmp	r3, #0
    93b0:	d001      	beq.n	93b6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
    93b2:	2303      	movs	r3, #3
    93b4:	e042      	b.n	943c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
    93b6:	68bb      	ldr	r3, [r7, #8]
    93b8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
    93ba:	693b      	ldr	r3, [r7, #16]
    93bc:	881b      	ldrh	r3, [r3, #0]
    93be:	461a      	mov	r2, r3
    93c0:	68fb      	ldr	r3, [r7, #12]
    93c2:	681b      	ldr	r3, [r3, #0]
    93c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
    93c8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
    93ca:	68fb      	ldr	r3, [r7, #12]
    93cc:	691b      	ldr	r3, [r3, #16]
    93ce:	2b00      	cmp	r3, #0
    93d0:	d103      	bne.n	93da <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
    93d2:	68bb      	ldr	r3, [r7, #8]
    93d4:	3302      	adds	r3, #2
    93d6:	60bb      	str	r3, [r7, #8]
    93d8:	e017      	b.n	940a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
    93da:	68bb      	ldr	r3, [r7, #8]
    93dc:	3301      	adds	r3, #1
    93de:	60bb      	str	r3, [r7, #8]
    93e0:	e013      	b.n	940a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
    93e2:	683b      	ldr	r3, [r7, #0]
    93e4:	9300      	str	r3, [sp, #0]
    93e6:	697b      	ldr	r3, [r7, #20]
    93e8:	2200      	movs	r2, #0
    93ea:	2180      	movs	r1, #128	; 0x80
    93ec:	68f8      	ldr	r0, [r7, #12]
    93ee:	f000 f829 	bl	9444 <UART_WaitOnFlagUntilTimeout>
    93f2:	4603      	mov	r3, r0
    93f4:	2b00      	cmp	r3, #0
    93f6:	d001      	beq.n	93fc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
    93f8:	2303      	movs	r3, #3
    93fa:	e01f      	b.n	943c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
    93fc:	68bb      	ldr	r3, [r7, #8]
    93fe:	1c5a      	adds	r2, r3, #1
    9400:	60ba      	str	r2, [r7, #8]
    9402:	781a      	ldrb	r2, [r3, #0]
    9404:	68fb      	ldr	r3, [r7, #12]
    9406:	681b      	ldr	r3, [r3, #0]
    9408:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
    940a:	68fb      	ldr	r3, [r7, #12]
    940c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    940e:	b29b      	uxth	r3, r3
    9410:	2b00      	cmp	r3, #0
    9412:	d1b7      	bne.n	9384 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
    9414:	683b      	ldr	r3, [r7, #0]
    9416:	9300      	str	r3, [sp, #0]
    9418:	697b      	ldr	r3, [r7, #20]
    941a:	2200      	movs	r2, #0
    941c:	2140      	movs	r1, #64	; 0x40
    941e:	68f8      	ldr	r0, [r7, #12]
    9420:	f000 f810 	bl	9444 <UART_WaitOnFlagUntilTimeout>
    9424:	4603      	mov	r3, r0
    9426:	2b00      	cmp	r3, #0
    9428:	d001      	beq.n	942e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
    942a:	2303      	movs	r3, #3
    942c:	e006      	b.n	943c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
    942e:	68fb      	ldr	r3, [r7, #12]
    9430:	2220      	movs	r2, #32
    9432:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
    9436:	2300      	movs	r3, #0
    9438:	e000      	b.n	943c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
    943a:	2302      	movs	r3, #2
  }
}
    943c:	4618      	mov	r0, r3
    943e:	3718      	adds	r7, #24
    9440:	46bd      	mov	sp, r7
    9442:	bd80      	pop	{r7, pc}

00009444 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
    9444:	b580      	push	{r7, lr}
    9446:	b084      	sub	sp, #16
    9448:	af00      	add	r7, sp, #0
    944a:	60f8      	str	r0, [r7, #12]
    944c:	60b9      	str	r1, [r7, #8]
    944e:	603b      	str	r3, [r7, #0]
    9450:	4613      	mov	r3, r2
    9452:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
    9454:	e02c      	b.n	94b0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    9456:	69bb      	ldr	r3, [r7, #24]
    9458:	f1b3 3fff 	cmp.w	r3, #4294967295
    945c:	d028      	beq.n	94b0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
    945e:	69bb      	ldr	r3, [r7, #24]
    9460:	2b00      	cmp	r3, #0
    9462:	d007      	beq.n	9474 <UART_WaitOnFlagUntilTimeout+0x30>
    9464:	f7fe fe94 	bl	8190 <HAL_GetTick>
    9468:	4602      	mov	r2, r0
    946a:	683b      	ldr	r3, [r7, #0]
    946c:	1ad3      	subs	r3, r2, r3
    946e:	69ba      	ldr	r2, [r7, #24]
    9470:	429a      	cmp	r2, r3
    9472:	d21d      	bcs.n	94b0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
    9474:	68fb      	ldr	r3, [r7, #12]
    9476:	681b      	ldr	r3, [r3, #0]
    9478:	68da      	ldr	r2, [r3, #12]
    947a:	68fb      	ldr	r3, [r7, #12]
    947c:	681b      	ldr	r3, [r3, #0]
    947e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
    9482:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
    9484:	68fb      	ldr	r3, [r7, #12]
    9486:	681b      	ldr	r3, [r3, #0]
    9488:	695a      	ldr	r2, [r3, #20]
    948a:	68fb      	ldr	r3, [r7, #12]
    948c:	681b      	ldr	r3, [r3, #0]
    948e:	f022 0201 	bic.w	r2, r2, #1
    9492:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
    9494:	68fb      	ldr	r3, [r7, #12]
    9496:	2220      	movs	r2, #32
    9498:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
    949c:	68fb      	ldr	r3, [r7, #12]
    949e:	2220      	movs	r2, #32
    94a0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
    94a4:	68fb      	ldr	r3, [r7, #12]
    94a6:	2200      	movs	r2, #0
    94a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
    94ac:	2303      	movs	r3, #3
    94ae:	e00f      	b.n	94d0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
    94b0:	68fb      	ldr	r3, [r7, #12]
    94b2:	681b      	ldr	r3, [r3, #0]
    94b4:	681a      	ldr	r2, [r3, #0]
    94b6:	68bb      	ldr	r3, [r7, #8]
    94b8:	4013      	ands	r3, r2
    94ba:	68ba      	ldr	r2, [r7, #8]
    94bc:	429a      	cmp	r2, r3
    94be:	bf0c      	ite	eq
    94c0:	2301      	moveq	r3, #1
    94c2:	2300      	movne	r3, #0
    94c4:	b2db      	uxtb	r3, r3
    94c6:	461a      	mov	r2, r3
    94c8:	79fb      	ldrb	r3, [r7, #7]
    94ca:	429a      	cmp	r2, r3
    94cc:	d0c3      	beq.n	9456 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
    94ce:	2300      	movs	r3, #0
}
    94d0:	4618      	mov	r0, r3
    94d2:	3710      	adds	r7, #16
    94d4:	46bd      	mov	sp, r7
    94d6:	bd80      	pop	{r7, pc}

000094d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
    94d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94dc:	b085      	sub	sp, #20
    94de:	af00      	add	r7, sp, #0
    94e0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
    94e2:	687b      	ldr	r3, [r7, #4]
    94e4:	681b      	ldr	r3, [r3, #0]
    94e6:	691b      	ldr	r3, [r3, #16]
    94e8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
    94ec:	687b      	ldr	r3, [r7, #4]
    94ee:	68da      	ldr	r2, [r3, #12]
    94f0:	687b      	ldr	r3, [r7, #4]
    94f2:	681b      	ldr	r3, [r3, #0]
    94f4:	430a      	orrs	r2, r1
    94f6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
    94f8:	687b      	ldr	r3, [r7, #4]
    94fa:	689a      	ldr	r2, [r3, #8]
    94fc:	687b      	ldr	r3, [r7, #4]
    94fe:	691b      	ldr	r3, [r3, #16]
    9500:	431a      	orrs	r2, r3
    9502:	687b      	ldr	r3, [r7, #4]
    9504:	695b      	ldr	r3, [r3, #20]
    9506:	431a      	orrs	r2, r3
    9508:	687b      	ldr	r3, [r7, #4]
    950a:	69db      	ldr	r3, [r3, #28]
    950c:	4313      	orrs	r3, r2
    950e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
    9510:	687b      	ldr	r3, [r7, #4]
    9512:	681b      	ldr	r3, [r3, #0]
    9514:	68db      	ldr	r3, [r3, #12]
    9516:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
    951a:	f023 030c 	bic.w	r3, r3, #12
    951e:	687a      	ldr	r2, [r7, #4]
    9520:	6812      	ldr	r2, [r2, #0]
    9522:	68f9      	ldr	r1, [r7, #12]
    9524:	430b      	orrs	r3, r1
    9526:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
    9528:	687b      	ldr	r3, [r7, #4]
    952a:	681b      	ldr	r3, [r3, #0]
    952c:	695b      	ldr	r3, [r3, #20]
    952e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
    9532:	687b      	ldr	r3, [r7, #4]
    9534:	699a      	ldr	r2, [r3, #24]
    9536:	687b      	ldr	r3, [r7, #4]
    9538:	681b      	ldr	r3, [r3, #0]
    953a:	430a      	orrs	r2, r1
    953c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
    953e:	687b      	ldr	r3, [r7, #4]
    9540:	69db      	ldr	r3, [r3, #28]
    9542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9546:	f040 818b 	bne.w	9860 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
    954a:	687b      	ldr	r3, [r7, #4]
    954c:	681b      	ldr	r3, [r3, #0]
    954e:	4ac1      	ldr	r2, [pc, #772]	; (9854 <UART_SetConfig+0x37c>)
    9550:	4293      	cmp	r3, r2
    9552:	d005      	beq.n	9560 <UART_SetConfig+0x88>
    9554:	687b      	ldr	r3, [r7, #4]
    9556:	681b      	ldr	r3, [r3, #0]
    9558:	4abf      	ldr	r2, [pc, #764]	; (9858 <UART_SetConfig+0x380>)
    955a:	4293      	cmp	r3, r2
    955c:	f040 80bd 	bne.w	96da <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    9560:	f7ff fe76 	bl	9250 <HAL_RCC_GetPCLK2Freq>
    9564:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    9566:	68bb      	ldr	r3, [r7, #8]
    9568:	461d      	mov	r5, r3
    956a:	f04f 0600 	mov.w	r6, #0
    956e:	46a8      	mov	r8, r5
    9570:	46b1      	mov	r9, r6
    9572:	eb18 0308 	adds.w	r3, r8, r8
    9576:	eb49 0409 	adc.w	r4, r9, r9
    957a:	4698      	mov	r8, r3
    957c:	46a1      	mov	r9, r4
    957e:	eb18 0805 	adds.w	r8, r8, r5
    9582:	eb49 0906 	adc.w	r9, r9, r6
    9586:	f04f 0100 	mov.w	r1, #0
    958a:	f04f 0200 	mov.w	r2, #0
    958e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
    9592:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
    9596:	ea4f 01c8 	mov.w	r1, r8, lsl #3
    959a:	4688      	mov	r8, r1
    959c:	4691      	mov	r9, r2
    959e:	eb18 0005 	adds.w	r0, r8, r5
    95a2:	eb49 0106 	adc.w	r1, r9, r6
    95a6:	687b      	ldr	r3, [r7, #4]
    95a8:	685b      	ldr	r3, [r3, #4]
    95aa:	461d      	mov	r5, r3
    95ac:	f04f 0600 	mov.w	r6, #0
    95b0:	196b      	adds	r3, r5, r5
    95b2:	eb46 0406 	adc.w	r4, r6, r6
    95b6:	461a      	mov	r2, r3
    95b8:	4623      	mov	r3, r4
    95ba:	f001 f935 	bl	a828 <__aeabi_uldivmod>
    95be:	4603      	mov	r3, r0
    95c0:	460c      	mov	r4, r1
    95c2:	461a      	mov	r2, r3
    95c4:	4ba5      	ldr	r3, [pc, #660]	; (985c <UART_SetConfig+0x384>)
    95c6:	fba3 2302 	umull	r2, r3, r3, r2
    95ca:	095b      	lsrs	r3, r3, #5
    95cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
    95d0:	68bb      	ldr	r3, [r7, #8]
    95d2:	461d      	mov	r5, r3
    95d4:	f04f 0600 	mov.w	r6, #0
    95d8:	46a9      	mov	r9, r5
    95da:	46b2      	mov	sl, r6
    95dc:	eb19 0309 	adds.w	r3, r9, r9
    95e0:	eb4a 040a 	adc.w	r4, sl, sl
    95e4:	4699      	mov	r9, r3
    95e6:	46a2      	mov	sl, r4
    95e8:	eb19 0905 	adds.w	r9, r9, r5
    95ec:	eb4a 0a06 	adc.w	sl, sl, r6
    95f0:	f04f 0100 	mov.w	r1, #0
    95f4:	f04f 0200 	mov.w	r2, #0
    95f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    95fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    9600:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9604:	4689      	mov	r9, r1
    9606:	4692      	mov	sl, r2
    9608:	eb19 0005 	adds.w	r0, r9, r5
    960c:	eb4a 0106 	adc.w	r1, sl, r6
    9610:	687b      	ldr	r3, [r7, #4]
    9612:	685b      	ldr	r3, [r3, #4]
    9614:	461d      	mov	r5, r3
    9616:	f04f 0600 	mov.w	r6, #0
    961a:	196b      	adds	r3, r5, r5
    961c:	eb46 0406 	adc.w	r4, r6, r6
    9620:	461a      	mov	r2, r3
    9622:	4623      	mov	r3, r4
    9624:	f001 f900 	bl	a828 <__aeabi_uldivmod>
    9628:	4603      	mov	r3, r0
    962a:	460c      	mov	r4, r1
    962c:	461a      	mov	r2, r3
    962e:	4b8b      	ldr	r3, [pc, #556]	; (985c <UART_SetConfig+0x384>)
    9630:	fba3 1302 	umull	r1, r3, r3, r2
    9634:	095b      	lsrs	r3, r3, #5
    9636:	2164      	movs	r1, #100	; 0x64
    9638:	fb01 f303 	mul.w	r3, r1, r3
    963c:	1ad3      	subs	r3, r2, r3
    963e:	00db      	lsls	r3, r3, #3
    9640:	3332      	adds	r3, #50	; 0x32
    9642:	4a86      	ldr	r2, [pc, #536]	; (985c <UART_SetConfig+0x384>)
    9644:	fba2 2303 	umull	r2, r3, r2, r3
    9648:	095b      	lsrs	r3, r3, #5
    964a:	005b      	lsls	r3, r3, #1
    964c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
    9650:	4498      	add	r8, r3
    9652:	68bb      	ldr	r3, [r7, #8]
    9654:	461d      	mov	r5, r3
    9656:	f04f 0600 	mov.w	r6, #0
    965a:	46a9      	mov	r9, r5
    965c:	46b2      	mov	sl, r6
    965e:	eb19 0309 	adds.w	r3, r9, r9
    9662:	eb4a 040a 	adc.w	r4, sl, sl
    9666:	4699      	mov	r9, r3
    9668:	46a2      	mov	sl, r4
    966a:	eb19 0905 	adds.w	r9, r9, r5
    966e:	eb4a 0a06 	adc.w	sl, sl, r6
    9672:	f04f 0100 	mov.w	r1, #0
    9676:	f04f 0200 	mov.w	r2, #0
    967a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    967e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    9682:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9686:	4689      	mov	r9, r1
    9688:	4692      	mov	sl, r2
    968a:	eb19 0005 	adds.w	r0, r9, r5
    968e:	eb4a 0106 	adc.w	r1, sl, r6
    9692:	687b      	ldr	r3, [r7, #4]
    9694:	685b      	ldr	r3, [r3, #4]
    9696:	461d      	mov	r5, r3
    9698:	f04f 0600 	mov.w	r6, #0
    969c:	196b      	adds	r3, r5, r5
    969e:	eb46 0406 	adc.w	r4, r6, r6
    96a2:	461a      	mov	r2, r3
    96a4:	4623      	mov	r3, r4
    96a6:	f001 f8bf 	bl	a828 <__aeabi_uldivmod>
    96aa:	4603      	mov	r3, r0
    96ac:	460c      	mov	r4, r1
    96ae:	461a      	mov	r2, r3
    96b0:	4b6a      	ldr	r3, [pc, #424]	; (985c <UART_SetConfig+0x384>)
    96b2:	fba3 1302 	umull	r1, r3, r3, r2
    96b6:	095b      	lsrs	r3, r3, #5
    96b8:	2164      	movs	r1, #100	; 0x64
    96ba:	fb01 f303 	mul.w	r3, r1, r3
    96be:	1ad3      	subs	r3, r2, r3
    96c0:	00db      	lsls	r3, r3, #3
    96c2:	3332      	adds	r3, #50	; 0x32
    96c4:	4a65      	ldr	r2, [pc, #404]	; (985c <UART_SetConfig+0x384>)
    96c6:	fba2 2303 	umull	r2, r3, r2, r3
    96ca:	095b      	lsrs	r3, r3, #5
    96cc:	f003 0207 	and.w	r2, r3, #7
    96d0:	687b      	ldr	r3, [r7, #4]
    96d2:	681b      	ldr	r3, [r3, #0]
    96d4:	4442      	add	r2, r8
    96d6:	609a      	str	r2, [r3, #8]
    96d8:	e26f      	b.n	9bba <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    96da:	f7ff fda5 	bl	9228 <HAL_RCC_GetPCLK1Freq>
    96de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    96e0:	68bb      	ldr	r3, [r7, #8]
    96e2:	461d      	mov	r5, r3
    96e4:	f04f 0600 	mov.w	r6, #0
    96e8:	46a8      	mov	r8, r5
    96ea:	46b1      	mov	r9, r6
    96ec:	eb18 0308 	adds.w	r3, r8, r8
    96f0:	eb49 0409 	adc.w	r4, r9, r9
    96f4:	4698      	mov	r8, r3
    96f6:	46a1      	mov	r9, r4
    96f8:	eb18 0805 	adds.w	r8, r8, r5
    96fc:	eb49 0906 	adc.w	r9, r9, r6
    9700:	f04f 0100 	mov.w	r1, #0
    9704:	f04f 0200 	mov.w	r2, #0
    9708:	ea4f 02c9 	mov.w	r2, r9, lsl #3
    970c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
    9710:	ea4f 01c8 	mov.w	r1, r8, lsl #3
    9714:	4688      	mov	r8, r1
    9716:	4691      	mov	r9, r2
    9718:	eb18 0005 	adds.w	r0, r8, r5
    971c:	eb49 0106 	adc.w	r1, r9, r6
    9720:	687b      	ldr	r3, [r7, #4]
    9722:	685b      	ldr	r3, [r3, #4]
    9724:	461d      	mov	r5, r3
    9726:	f04f 0600 	mov.w	r6, #0
    972a:	196b      	adds	r3, r5, r5
    972c:	eb46 0406 	adc.w	r4, r6, r6
    9730:	461a      	mov	r2, r3
    9732:	4623      	mov	r3, r4
    9734:	f001 f878 	bl	a828 <__aeabi_uldivmod>
    9738:	4603      	mov	r3, r0
    973a:	460c      	mov	r4, r1
    973c:	461a      	mov	r2, r3
    973e:	4b47      	ldr	r3, [pc, #284]	; (985c <UART_SetConfig+0x384>)
    9740:	fba3 2302 	umull	r2, r3, r3, r2
    9744:	095b      	lsrs	r3, r3, #5
    9746:	ea4f 1803 	mov.w	r8, r3, lsl #4
    974a:	68bb      	ldr	r3, [r7, #8]
    974c:	461d      	mov	r5, r3
    974e:	f04f 0600 	mov.w	r6, #0
    9752:	46a9      	mov	r9, r5
    9754:	46b2      	mov	sl, r6
    9756:	eb19 0309 	adds.w	r3, r9, r9
    975a:	eb4a 040a 	adc.w	r4, sl, sl
    975e:	4699      	mov	r9, r3
    9760:	46a2      	mov	sl, r4
    9762:	eb19 0905 	adds.w	r9, r9, r5
    9766:	eb4a 0a06 	adc.w	sl, sl, r6
    976a:	f04f 0100 	mov.w	r1, #0
    976e:	f04f 0200 	mov.w	r2, #0
    9772:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    9776:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    977a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    977e:	4689      	mov	r9, r1
    9780:	4692      	mov	sl, r2
    9782:	eb19 0005 	adds.w	r0, r9, r5
    9786:	eb4a 0106 	adc.w	r1, sl, r6
    978a:	687b      	ldr	r3, [r7, #4]
    978c:	685b      	ldr	r3, [r3, #4]
    978e:	461d      	mov	r5, r3
    9790:	f04f 0600 	mov.w	r6, #0
    9794:	196b      	adds	r3, r5, r5
    9796:	eb46 0406 	adc.w	r4, r6, r6
    979a:	461a      	mov	r2, r3
    979c:	4623      	mov	r3, r4
    979e:	f001 f843 	bl	a828 <__aeabi_uldivmod>
    97a2:	4603      	mov	r3, r0
    97a4:	460c      	mov	r4, r1
    97a6:	461a      	mov	r2, r3
    97a8:	4b2c      	ldr	r3, [pc, #176]	; (985c <UART_SetConfig+0x384>)
    97aa:	fba3 1302 	umull	r1, r3, r3, r2
    97ae:	095b      	lsrs	r3, r3, #5
    97b0:	2164      	movs	r1, #100	; 0x64
    97b2:	fb01 f303 	mul.w	r3, r1, r3
    97b6:	1ad3      	subs	r3, r2, r3
    97b8:	00db      	lsls	r3, r3, #3
    97ba:	3332      	adds	r3, #50	; 0x32
    97bc:	4a27      	ldr	r2, [pc, #156]	; (985c <UART_SetConfig+0x384>)
    97be:	fba2 2303 	umull	r2, r3, r2, r3
    97c2:	095b      	lsrs	r3, r3, #5
    97c4:	005b      	lsls	r3, r3, #1
    97c6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
    97ca:	4498      	add	r8, r3
    97cc:	68bb      	ldr	r3, [r7, #8]
    97ce:	461d      	mov	r5, r3
    97d0:	f04f 0600 	mov.w	r6, #0
    97d4:	46a9      	mov	r9, r5
    97d6:	46b2      	mov	sl, r6
    97d8:	eb19 0309 	adds.w	r3, r9, r9
    97dc:	eb4a 040a 	adc.w	r4, sl, sl
    97e0:	4699      	mov	r9, r3
    97e2:	46a2      	mov	sl, r4
    97e4:	eb19 0905 	adds.w	r9, r9, r5
    97e8:	eb4a 0a06 	adc.w	sl, sl, r6
    97ec:	f04f 0100 	mov.w	r1, #0
    97f0:	f04f 0200 	mov.w	r2, #0
    97f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    97f8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    97fc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9800:	4689      	mov	r9, r1
    9802:	4692      	mov	sl, r2
    9804:	eb19 0005 	adds.w	r0, r9, r5
    9808:	eb4a 0106 	adc.w	r1, sl, r6
    980c:	687b      	ldr	r3, [r7, #4]
    980e:	685b      	ldr	r3, [r3, #4]
    9810:	461d      	mov	r5, r3
    9812:	f04f 0600 	mov.w	r6, #0
    9816:	196b      	adds	r3, r5, r5
    9818:	eb46 0406 	adc.w	r4, r6, r6
    981c:	461a      	mov	r2, r3
    981e:	4623      	mov	r3, r4
    9820:	f001 f802 	bl	a828 <__aeabi_uldivmod>
    9824:	4603      	mov	r3, r0
    9826:	460c      	mov	r4, r1
    9828:	461a      	mov	r2, r3
    982a:	4b0c      	ldr	r3, [pc, #48]	; (985c <UART_SetConfig+0x384>)
    982c:	fba3 1302 	umull	r1, r3, r3, r2
    9830:	095b      	lsrs	r3, r3, #5
    9832:	2164      	movs	r1, #100	; 0x64
    9834:	fb01 f303 	mul.w	r3, r1, r3
    9838:	1ad3      	subs	r3, r2, r3
    983a:	00db      	lsls	r3, r3, #3
    983c:	3332      	adds	r3, #50	; 0x32
    983e:	4a07      	ldr	r2, [pc, #28]	; (985c <UART_SetConfig+0x384>)
    9840:	fba2 2303 	umull	r2, r3, r2, r3
    9844:	095b      	lsrs	r3, r3, #5
    9846:	f003 0207 	and.w	r2, r3, #7
    984a:	687b      	ldr	r3, [r7, #4]
    984c:	681b      	ldr	r3, [r3, #0]
    984e:	4442      	add	r2, r8
    9850:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
    9852:	e1b2      	b.n	9bba <UART_SetConfig+0x6e2>
    9854:	40011000 	.word	0x40011000
    9858:	40011400 	.word	0x40011400
    985c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
    9860:	687b      	ldr	r3, [r7, #4]
    9862:	681b      	ldr	r3, [r3, #0]
    9864:	4ad7      	ldr	r2, [pc, #860]	; (9bc4 <UART_SetConfig+0x6ec>)
    9866:	4293      	cmp	r3, r2
    9868:	d005      	beq.n	9876 <UART_SetConfig+0x39e>
    986a:	687b      	ldr	r3, [r7, #4]
    986c:	681b      	ldr	r3, [r3, #0]
    986e:	4ad6      	ldr	r2, [pc, #856]	; (9bc8 <UART_SetConfig+0x6f0>)
    9870:	4293      	cmp	r3, r2
    9872:	f040 80d1 	bne.w	9a18 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
    9876:	f7ff fceb 	bl	9250 <HAL_RCC_GetPCLK2Freq>
    987a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    987c:	68bb      	ldr	r3, [r7, #8]
    987e:	469a      	mov	sl, r3
    9880:	f04f 0b00 	mov.w	fp, #0
    9884:	46d0      	mov	r8, sl
    9886:	46d9      	mov	r9, fp
    9888:	eb18 0308 	adds.w	r3, r8, r8
    988c:	eb49 0409 	adc.w	r4, r9, r9
    9890:	4698      	mov	r8, r3
    9892:	46a1      	mov	r9, r4
    9894:	eb18 080a 	adds.w	r8, r8, sl
    9898:	eb49 090b 	adc.w	r9, r9, fp
    989c:	f04f 0100 	mov.w	r1, #0
    98a0:	f04f 0200 	mov.w	r2, #0
    98a4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
    98a8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
    98ac:	ea4f 01c8 	mov.w	r1, r8, lsl #3
    98b0:	4688      	mov	r8, r1
    98b2:	4691      	mov	r9, r2
    98b4:	eb1a 0508 	adds.w	r5, sl, r8
    98b8:	eb4b 0609 	adc.w	r6, fp, r9
    98bc:	687b      	ldr	r3, [r7, #4]
    98be:	685b      	ldr	r3, [r3, #4]
    98c0:	4619      	mov	r1, r3
    98c2:	f04f 0200 	mov.w	r2, #0
    98c6:	f04f 0300 	mov.w	r3, #0
    98ca:	f04f 0400 	mov.w	r4, #0
    98ce:	0094      	lsls	r4, r2, #2
    98d0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    98d4:	008b      	lsls	r3, r1, #2
    98d6:	461a      	mov	r2, r3
    98d8:	4623      	mov	r3, r4
    98da:	4628      	mov	r0, r5
    98dc:	4631      	mov	r1, r6
    98de:	f000 ffa3 	bl	a828 <__aeabi_uldivmod>
    98e2:	4603      	mov	r3, r0
    98e4:	460c      	mov	r4, r1
    98e6:	461a      	mov	r2, r3
    98e8:	4bb8      	ldr	r3, [pc, #736]	; (9bcc <UART_SetConfig+0x6f4>)
    98ea:	fba3 2302 	umull	r2, r3, r3, r2
    98ee:	095b      	lsrs	r3, r3, #5
    98f0:	ea4f 1803 	mov.w	r8, r3, lsl #4
    98f4:	68bb      	ldr	r3, [r7, #8]
    98f6:	469b      	mov	fp, r3
    98f8:	f04f 0c00 	mov.w	ip, #0
    98fc:	46d9      	mov	r9, fp
    98fe:	46e2      	mov	sl, ip
    9900:	eb19 0309 	adds.w	r3, r9, r9
    9904:	eb4a 040a 	adc.w	r4, sl, sl
    9908:	4699      	mov	r9, r3
    990a:	46a2      	mov	sl, r4
    990c:	eb19 090b 	adds.w	r9, r9, fp
    9910:	eb4a 0a0c 	adc.w	sl, sl, ip
    9914:	f04f 0100 	mov.w	r1, #0
    9918:	f04f 0200 	mov.w	r2, #0
    991c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    9920:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    9924:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9928:	4689      	mov	r9, r1
    992a:	4692      	mov	sl, r2
    992c:	eb1b 0509 	adds.w	r5, fp, r9
    9930:	eb4c 060a 	adc.w	r6, ip, sl
    9934:	687b      	ldr	r3, [r7, #4]
    9936:	685b      	ldr	r3, [r3, #4]
    9938:	4619      	mov	r1, r3
    993a:	f04f 0200 	mov.w	r2, #0
    993e:	f04f 0300 	mov.w	r3, #0
    9942:	f04f 0400 	mov.w	r4, #0
    9946:	0094      	lsls	r4, r2, #2
    9948:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    994c:	008b      	lsls	r3, r1, #2
    994e:	461a      	mov	r2, r3
    9950:	4623      	mov	r3, r4
    9952:	4628      	mov	r0, r5
    9954:	4631      	mov	r1, r6
    9956:	f000 ff67 	bl	a828 <__aeabi_uldivmod>
    995a:	4603      	mov	r3, r0
    995c:	460c      	mov	r4, r1
    995e:	461a      	mov	r2, r3
    9960:	4b9a      	ldr	r3, [pc, #616]	; (9bcc <UART_SetConfig+0x6f4>)
    9962:	fba3 1302 	umull	r1, r3, r3, r2
    9966:	095b      	lsrs	r3, r3, #5
    9968:	2164      	movs	r1, #100	; 0x64
    996a:	fb01 f303 	mul.w	r3, r1, r3
    996e:	1ad3      	subs	r3, r2, r3
    9970:	011b      	lsls	r3, r3, #4
    9972:	3332      	adds	r3, #50	; 0x32
    9974:	4a95      	ldr	r2, [pc, #596]	; (9bcc <UART_SetConfig+0x6f4>)
    9976:	fba2 2303 	umull	r2, r3, r2, r3
    997a:	095b      	lsrs	r3, r3, #5
    997c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    9980:	4498      	add	r8, r3
    9982:	68bb      	ldr	r3, [r7, #8]
    9984:	469b      	mov	fp, r3
    9986:	f04f 0c00 	mov.w	ip, #0
    998a:	46d9      	mov	r9, fp
    998c:	46e2      	mov	sl, ip
    998e:	eb19 0309 	adds.w	r3, r9, r9
    9992:	eb4a 040a 	adc.w	r4, sl, sl
    9996:	4699      	mov	r9, r3
    9998:	46a2      	mov	sl, r4
    999a:	eb19 090b 	adds.w	r9, r9, fp
    999e:	eb4a 0a0c 	adc.w	sl, sl, ip
    99a2:	f04f 0100 	mov.w	r1, #0
    99a6:	f04f 0200 	mov.w	r2, #0
    99aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    99ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    99b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    99b6:	4689      	mov	r9, r1
    99b8:	4692      	mov	sl, r2
    99ba:	eb1b 0509 	adds.w	r5, fp, r9
    99be:	eb4c 060a 	adc.w	r6, ip, sl
    99c2:	687b      	ldr	r3, [r7, #4]
    99c4:	685b      	ldr	r3, [r3, #4]
    99c6:	4619      	mov	r1, r3
    99c8:	f04f 0200 	mov.w	r2, #0
    99cc:	f04f 0300 	mov.w	r3, #0
    99d0:	f04f 0400 	mov.w	r4, #0
    99d4:	0094      	lsls	r4, r2, #2
    99d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    99da:	008b      	lsls	r3, r1, #2
    99dc:	461a      	mov	r2, r3
    99de:	4623      	mov	r3, r4
    99e0:	4628      	mov	r0, r5
    99e2:	4631      	mov	r1, r6
    99e4:	f000 ff20 	bl	a828 <__aeabi_uldivmod>
    99e8:	4603      	mov	r3, r0
    99ea:	460c      	mov	r4, r1
    99ec:	461a      	mov	r2, r3
    99ee:	4b77      	ldr	r3, [pc, #476]	; (9bcc <UART_SetConfig+0x6f4>)
    99f0:	fba3 1302 	umull	r1, r3, r3, r2
    99f4:	095b      	lsrs	r3, r3, #5
    99f6:	2164      	movs	r1, #100	; 0x64
    99f8:	fb01 f303 	mul.w	r3, r1, r3
    99fc:	1ad3      	subs	r3, r2, r3
    99fe:	011b      	lsls	r3, r3, #4
    9a00:	3332      	adds	r3, #50	; 0x32
    9a02:	4a72      	ldr	r2, [pc, #456]	; (9bcc <UART_SetConfig+0x6f4>)
    9a04:	fba2 2303 	umull	r2, r3, r2, r3
    9a08:	095b      	lsrs	r3, r3, #5
    9a0a:	f003 020f 	and.w	r2, r3, #15
    9a0e:	687b      	ldr	r3, [r7, #4]
    9a10:	681b      	ldr	r3, [r3, #0]
    9a12:	4442      	add	r2, r8
    9a14:	609a      	str	r2, [r3, #8]
    9a16:	e0d0      	b.n	9bba <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
    9a18:	f7ff fc06 	bl	9228 <HAL_RCC_GetPCLK1Freq>
    9a1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    9a1e:	68bb      	ldr	r3, [r7, #8]
    9a20:	469a      	mov	sl, r3
    9a22:	f04f 0b00 	mov.w	fp, #0
    9a26:	46d0      	mov	r8, sl
    9a28:	46d9      	mov	r9, fp
    9a2a:	eb18 0308 	adds.w	r3, r8, r8
    9a2e:	eb49 0409 	adc.w	r4, r9, r9
    9a32:	4698      	mov	r8, r3
    9a34:	46a1      	mov	r9, r4
    9a36:	eb18 080a 	adds.w	r8, r8, sl
    9a3a:	eb49 090b 	adc.w	r9, r9, fp
    9a3e:	f04f 0100 	mov.w	r1, #0
    9a42:	f04f 0200 	mov.w	r2, #0
    9a46:	ea4f 02c9 	mov.w	r2, r9, lsl #3
    9a4a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
    9a4e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
    9a52:	4688      	mov	r8, r1
    9a54:	4691      	mov	r9, r2
    9a56:	eb1a 0508 	adds.w	r5, sl, r8
    9a5a:	eb4b 0609 	adc.w	r6, fp, r9
    9a5e:	687b      	ldr	r3, [r7, #4]
    9a60:	685b      	ldr	r3, [r3, #4]
    9a62:	4619      	mov	r1, r3
    9a64:	f04f 0200 	mov.w	r2, #0
    9a68:	f04f 0300 	mov.w	r3, #0
    9a6c:	f04f 0400 	mov.w	r4, #0
    9a70:	0094      	lsls	r4, r2, #2
    9a72:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    9a76:	008b      	lsls	r3, r1, #2
    9a78:	461a      	mov	r2, r3
    9a7a:	4623      	mov	r3, r4
    9a7c:	4628      	mov	r0, r5
    9a7e:	4631      	mov	r1, r6
    9a80:	f000 fed2 	bl	a828 <__aeabi_uldivmod>
    9a84:	4603      	mov	r3, r0
    9a86:	460c      	mov	r4, r1
    9a88:	461a      	mov	r2, r3
    9a8a:	4b50      	ldr	r3, [pc, #320]	; (9bcc <UART_SetConfig+0x6f4>)
    9a8c:	fba3 2302 	umull	r2, r3, r3, r2
    9a90:	095b      	lsrs	r3, r3, #5
    9a92:	ea4f 1803 	mov.w	r8, r3, lsl #4
    9a96:	68bb      	ldr	r3, [r7, #8]
    9a98:	469b      	mov	fp, r3
    9a9a:	f04f 0c00 	mov.w	ip, #0
    9a9e:	46d9      	mov	r9, fp
    9aa0:	46e2      	mov	sl, ip
    9aa2:	eb19 0309 	adds.w	r3, r9, r9
    9aa6:	eb4a 040a 	adc.w	r4, sl, sl
    9aaa:	4699      	mov	r9, r3
    9aac:	46a2      	mov	sl, r4
    9aae:	eb19 090b 	adds.w	r9, r9, fp
    9ab2:	eb4a 0a0c 	adc.w	sl, sl, ip
    9ab6:	f04f 0100 	mov.w	r1, #0
    9aba:	f04f 0200 	mov.w	r2, #0
    9abe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    9ac2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    9ac6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9aca:	4689      	mov	r9, r1
    9acc:	4692      	mov	sl, r2
    9ace:	eb1b 0509 	adds.w	r5, fp, r9
    9ad2:	eb4c 060a 	adc.w	r6, ip, sl
    9ad6:	687b      	ldr	r3, [r7, #4]
    9ad8:	685b      	ldr	r3, [r3, #4]
    9ada:	4619      	mov	r1, r3
    9adc:	f04f 0200 	mov.w	r2, #0
    9ae0:	f04f 0300 	mov.w	r3, #0
    9ae4:	f04f 0400 	mov.w	r4, #0
    9ae8:	0094      	lsls	r4, r2, #2
    9aea:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    9aee:	008b      	lsls	r3, r1, #2
    9af0:	461a      	mov	r2, r3
    9af2:	4623      	mov	r3, r4
    9af4:	4628      	mov	r0, r5
    9af6:	4631      	mov	r1, r6
    9af8:	f000 fe96 	bl	a828 <__aeabi_uldivmod>
    9afc:	4603      	mov	r3, r0
    9afe:	460c      	mov	r4, r1
    9b00:	461a      	mov	r2, r3
    9b02:	4b32      	ldr	r3, [pc, #200]	; (9bcc <UART_SetConfig+0x6f4>)
    9b04:	fba3 1302 	umull	r1, r3, r3, r2
    9b08:	095b      	lsrs	r3, r3, #5
    9b0a:	2164      	movs	r1, #100	; 0x64
    9b0c:	fb01 f303 	mul.w	r3, r1, r3
    9b10:	1ad3      	subs	r3, r2, r3
    9b12:	011b      	lsls	r3, r3, #4
    9b14:	3332      	adds	r3, #50	; 0x32
    9b16:	4a2d      	ldr	r2, [pc, #180]	; (9bcc <UART_SetConfig+0x6f4>)
    9b18:	fba2 2303 	umull	r2, r3, r2, r3
    9b1c:	095b      	lsrs	r3, r3, #5
    9b1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    9b22:	4498      	add	r8, r3
    9b24:	68bb      	ldr	r3, [r7, #8]
    9b26:	469b      	mov	fp, r3
    9b28:	f04f 0c00 	mov.w	ip, #0
    9b2c:	46d9      	mov	r9, fp
    9b2e:	46e2      	mov	sl, ip
    9b30:	eb19 0309 	adds.w	r3, r9, r9
    9b34:	eb4a 040a 	adc.w	r4, sl, sl
    9b38:	4699      	mov	r9, r3
    9b3a:	46a2      	mov	sl, r4
    9b3c:	eb19 090b 	adds.w	r9, r9, fp
    9b40:	eb4a 0a0c 	adc.w	sl, sl, ip
    9b44:	f04f 0100 	mov.w	r1, #0
    9b48:	f04f 0200 	mov.w	r2, #0
    9b4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
    9b50:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
    9b54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
    9b58:	4689      	mov	r9, r1
    9b5a:	4692      	mov	sl, r2
    9b5c:	eb1b 0509 	adds.w	r5, fp, r9
    9b60:	eb4c 060a 	adc.w	r6, ip, sl
    9b64:	687b      	ldr	r3, [r7, #4]
    9b66:	685b      	ldr	r3, [r3, #4]
    9b68:	4619      	mov	r1, r3
    9b6a:	f04f 0200 	mov.w	r2, #0
    9b6e:	f04f 0300 	mov.w	r3, #0
    9b72:	f04f 0400 	mov.w	r4, #0
    9b76:	0094      	lsls	r4, r2, #2
    9b78:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
    9b7c:	008b      	lsls	r3, r1, #2
    9b7e:	461a      	mov	r2, r3
    9b80:	4623      	mov	r3, r4
    9b82:	4628      	mov	r0, r5
    9b84:	4631      	mov	r1, r6
    9b86:	f000 fe4f 	bl	a828 <__aeabi_uldivmod>
    9b8a:	4603      	mov	r3, r0
    9b8c:	460c      	mov	r4, r1
    9b8e:	461a      	mov	r2, r3
    9b90:	4b0e      	ldr	r3, [pc, #56]	; (9bcc <UART_SetConfig+0x6f4>)
    9b92:	fba3 1302 	umull	r1, r3, r3, r2
    9b96:	095b      	lsrs	r3, r3, #5
    9b98:	2164      	movs	r1, #100	; 0x64
    9b9a:	fb01 f303 	mul.w	r3, r1, r3
    9b9e:	1ad3      	subs	r3, r2, r3
    9ba0:	011b      	lsls	r3, r3, #4
    9ba2:	3332      	adds	r3, #50	; 0x32
    9ba4:	4a09      	ldr	r2, [pc, #36]	; (9bcc <UART_SetConfig+0x6f4>)
    9ba6:	fba2 2303 	umull	r2, r3, r2, r3
    9baa:	095b      	lsrs	r3, r3, #5
    9bac:	f003 020f 	and.w	r2, r3, #15
    9bb0:	687b      	ldr	r3, [r7, #4]
    9bb2:	681b      	ldr	r3, [r3, #0]
    9bb4:	4442      	add	r2, r8
    9bb6:	609a      	str	r2, [r3, #8]
}
    9bb8:	e7ff      	b.n	9bba <UART_SetConfig+0x6e2>
    9bba:	bf00      	nop
    9bbc:	3714      	adds	r7, #20
    9bbe:	46bd      	mov	sp, r7
    9bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9bc4:	40011000 	.word	0x40011000
    9bc8:	40011400 	.word	0x40011400
    9bcc:	51eb851f 	.word	0x51eb851f

00009bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
    9bd0:	b580      	push	{r7, lr}
    9bd2:	b088      	sub	sp, #32
    9bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	  uint8_t MSG[25] = {'\0'};
    9bd6:	1d3b      	adds	r3, r7, #4
    9bd8:	2200      	movs	r2, #0
    9bda:	601a      	str	r2, [r3, #0]
    9bdc:	605a      	str	r2, [r3, #4]
    9bde:	609a      	str	r2, [r3, #8]
    9be0:	60da      	str	r2, [r3, #12]
    9be2:	611a      	str	r2, [r3, #16]
    9be4:	615a      	str	r2, [r3, #20]
    9be6:	761a      	strb	r2, [r3, #24]
	  uint8_t X = 0;
    9be8:	2300      	movs	r3, #0
    9bea:	77fb      	strb	r3, [r7, #31]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
    9bec:	f7fe fa7e 	bl	80ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
    9bf0:	f000 f81e 	bl	9c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
    9bf4:	f000 f8d0 	bl	9d98 <MX_GPIO_Init>
  MX_DMA_Init();
    9bf8:	f000 f8ae 	bl	9d58 <MX_DMA_Init>
  MX_USART2_UART_Init();
    9bfc:	f000 f882 	bl	9d04 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
		sprintf((char *)MSG, "Hello Dudes! Tracing X = %d\r\n", X);
    9c00:	7ffa      	ldrb	r2, [r7, #31]
    9c02:	1d3b      	adds	r3, r7, #4
    9c04:	4908      	ldr	r1, [pc, #32]	; (9c28 <main+0x58>)
    9c06:	4618      	mov	r0, r3
    9c08:	f000 f9b6 	bl	9f78 <siprintf>
		HAL_UART_Transmit(&huart2, MSG, sizeof(MSG), 100);
    9c0c:	1d39      	adds	r1, r7, #4
    9c0e:	2364      	movs	r3, #100	; 0x64
    9c10:	2219      	movs	r2, #25
    9c12:	4806      	ldr	r0, [pc, #24]	; (9c2c <main+0x5c>)
    9c14:	f7ff fb7d 	bl	9312 <HAL_UART_Transmit>
		HAL_Delay(500);
    9c18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    9c1c:	f7fe fac4 	bl	81a8 <HAL_Delay>
		X++;
    9c20:	7ffb      	ldrb	r3, [r7, #31]
    9c22:	3301      	adds	r3, #1
    9c24:	77fb      	strb	r3, [r7, #31]
		sprintf((char *)MSG, "Hello Dudes! Tracing X = %d\r\n", X);
    9c26:	e7eb      	b.n	9c00 <main+0x30>
    9c28:	0000ab5c 	.word	0x0000ab5c
    9c2c:	0001acdc 	.word	0x0001acdc

00009c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
    9c30:	b580      	push	{r7, lr}
    9c32:	b094      	sub	sp, #80	; 0x50
    9c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
    9c36:	f107 0320 	add.w	r3, r7, #32
    9c3a:	2230      	movs	r2, #48	; 0x30
    9c3c:	2100      	movs	r1, #0
    9c3e:	4618      	mov	r0, r3
    9c40:	f000 f992 	bl	9f68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
    9c44:	f107 030c 	add.w	r3, r7, #12
    9c48:	2200      	movs	r2, #0
    9c4a:	601a      	str	r2, [r3, #0]
    9c4c:	605a      	str	r2, [r3, #4]
    9c4e:	609a      	str	r2, [r3, #8]
    9c50:	60da      	str	r2, [r3, #12]
    9c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
    9c54:	2300      	movs	r3, #0
    9c56:	60bb      	str	r3, [r7, #8]
    9c58:	4b28      	ldr	r3, [pc, #160]	; (9cfc <SystemClock_Config+0xcc>)
    9c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9c5c:	4a27      	ldr	r2, [pc, #156]	; (9cfc <SystemClock_Config+0xcc>)
    9c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    9c62:	6413      	str	r3, [r2, #64]	; 0x40
    9c64:	4b25      	ldr	r3, [pc, #148]	; (9cfc <SystemClock_Config+0xcc>)
    9c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    9c6c:	60bb      	str	r3, [r7, #8]
    9c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
    9c70:	2300      	movs	r3, #0
    9c72:	607b      	str	r3, [r7, #4]
    9c74:	4b22      	ldr	r3, [pc, #136]	; (9d00 <SystemClock_Config+0xd0>)
    9c76:	681b      	ldr	r3, [r3, #0]
    9c78:	4a21      	ldr	r2, [pc, #132]	; (9d00 <SystemClock_Config+0xd0>)
    9c7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    9c7e:	6013      	str	r3, [r2, #0]
    9c80:	4b1f      	ldr	r3, [pc, #124]	; (9d00 <SystemClock_Config+0xd0>)
    9c82:	681b      	ldr	r3, [r3, #0]
    9c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    9c88:	607b      	str	r3, [r7, #4]
    9c8a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
    9c8c:	2302      	movs	r3, #2
    9c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
    9c90:	2301      	movs	r3, #1
    9c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
    9c94:	2310      	movs	r3, #16
    9c96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
    9c98:	2302      	movs	r3, #2
    9c9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
    9c9c:	2300      	movs	r3, #0
    9c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
    9ca0:	2308      	movs	r3, #8
    9ca2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
    9ca4:	2350      	movs	r3, #80	; 0x50
    9ca6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
    9ca8:	2302      	movs	r3, #2
    9caa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
    9cac:	2304      	movs	r3, #4
    9cae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
    9cb0:	f107 0320 	add.w	r3, r7, #32
    9cb4:	4618      	mov	r0, r3
    9cb6:	f7fe fea3 	bl	8a00 <HAL_RCC_OscConfig>
    9cba:	4603      	mov	r3, r0
    9cbc:	2b00      	cmp	r3, #0
    9cbe:	d001      	beq.n	9cc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
    9cc0:	f000 f884 	bl	9dcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
    9cc4:	230f      	movs	r3, #15
    9cc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
    9cc8:	2302      	movs	r3, #2
    9cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
    9ccc:	2300      	movs	r3, #0
    9cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
    9cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    9cd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
    9cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    9cda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
    9cdc:	f107 030c 	add.w	r3, r7, #12
    9ce0:	2102      	movs	r1, #2
    9ce2:	4618      	mov	r0, r3
    9ce4:	f7ff f8fc 	bl	8ee0 <HAL_RCC_ClockConfig>
    9ce8:	4603      	mov	r3, r0
    9cea:	2b00      	cmp	r3, #0
    9cec:	d001      	beq.n	9cf2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
    9cee:	f000 f86d 	bl	9dcc <Error_Handler>
  }
}
    9cf2:	bf00      	nop
    9cf4:	3750      	adds	r7, #80	; 0x50
    9cf6:	46bd      	mov	sp, r7
    9cf8:	bd80      	pop	{r7, pc}
    9cfa:	bf00      	nop
    9cfc:	40023800 	.word	0x40023800
    9d00:	40007000 	.word	0x40007000

00009d04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
    9d04:	b580      	push	{r7, lr}
    9d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
    9d08:	4b11      	ldr	r3, [pc, #68]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d0a:	4a12      	ldr	r2, [pc, #72]	; (9d54 <MX_USART2_UART_Init+0x50>)
    9d0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
    9d0e:	4b10      	ldr	r3, [pc, #64]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    9d14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
    9d16:	4b0e      	ldr	r3, [pc, #56]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d18:	2200      	movs	r2, #0
    9d1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
    9d1c:	4b0c      	ldr	r3, [pc, #48]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d1e:	2200      	movs	r2, #0
    9d20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
    9d22:	4b0b      	ldr	r3, [pc, #44]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d24:	2200      	movs	r2, #0
    9d26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
    9d28:	4b09      	ldr	r3, [pc, #36]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d2a:	220c      	movs	r2, #12
    9d2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
    9d2e:	4b08      	ldr	r3, [pc, #32]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d30:	2200      	movs	r2, #0
    9d32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
    9d34:	4b06      	ldr	r3, [pc, #24]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d36:	2200      	movs	r2, #0
    9d38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
    9d3a:	4805      	ldr	r0, [pc, #20]	; (9d50 <MX_USART2_UART_Init+0x4c>)
    9d3c:	f7ff fa9c 	bl	9278 <HAL_UART_Init>
    9d40:	4603      	mov	r3, r0
    9d42:	2b00      	cmp	r3, #0
    9d44:	d001      	beq.n	9d4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
    9d46:	f000 f841 	bl	9dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
    9d4a:	bf00      	nop
    9d4c:	bd80      	pop	{r7, pc}
    9d4e:	bf00      	nop
    9d50:	0001acdc 	.word	0x0001acdc
    9d54:	40004400 	.word	0x40004400

00009d58 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
    9d58:	b580      	push	{r7, lr}
    9d5a:	b082      	sub	sp, #8
    9d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
    9d5e:	2300      	movs	r3, #0
    9d60:	607b      	str	r3, [r7, #4]
    9d62:	4b0c      	ldr	r3, [pc, #48]	; (9d94 <MX_DMA_Init+0x3c>)
    9d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9d66:	4a0b      	ldr	r2, [pc, #44]	; (9d94 <MX_DMA_Init+0x3c>)
    9d68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    9d6c:	6313      	str	r3, [r2, #48]	; 0x30
    9d6e:	4b09      	ldr	r3, [pc, #36]	; (9d94 <MX_DMA_Init+0x3c>)
    9d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9d72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    9d76:	607b      	str	r3, [r7, #4]
    9d78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
    9d7a:	2200      	movs	r2, #0
    9d7c:	2100      	movs	r1, #0
    9d7e:	2010      	movs	r0, #16
    9d80:	f7fe fb0f 	bl	83a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
    9d84:	2010      	movs	r0, #16
    9d86:	f7fe fb28 	bl	83da <HAL_NVIC_EnableIRQ>

}
    9d8a:	bf00      	nop
    9d8c:	3708      	adds	r7, #8
    9d8e:	46bd      	mov	sp, r7
    9d90:	bd80      	pop	{r7, pc}
    9d92:	bf00      	nop
    9d94:	40023800 	.word	0x40023800

00009d98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
    9d98:	b480      	push	{r7}
    9d9a:	b083      	sub	sp, #12
    9d9c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
    9d9e:	2300      	movs	r3, #0
    9da0:	607b      	str	r3, [r7, #4]
    9da2:	4b09      	ldr	r3, [pc, #36]	; (9dc8 <MX_GPIO_Init+0x30>)
    9da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9da6:	4a08      	ldr	r2, [pc, #32]	; (9dc8 <MX_GPIO_Init+0x30>)
    9da8:	f043 0301 	orr.w	r3, r3, #1
    9dac:	6313      	str	r3, [r2, #48]	; 0x30
    9dae:	4b06      	ldr	r3, [pc, #24]	; (9dc8 <MX_GPIO_Init+0x30>)
    9db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9db2:	f003 0301 	and.w	r3, r3, #1
    9db6:	607b      	str	r3, [r7, #4]
    9db8:	687b      	ldr	r3, [r7, #4]

}
    9dba:	bf00      	nop
    9dbc:	370c      	adds	r7, #12
    9dbe:	46bd      	mov	sp, r7
    9dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
    9dc4:	4770      	bx	lr
    9dc6:	bf00      	nop
    9dc8:	40023800 	.word	0x40023800

00009dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
    9dcc:	b480      	push	{r7}
    9dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
    9dd0:	bf00      	nop
    9dd2:	46bd      	mov	sp, r7
    9dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
    9dd8:	4770      	bx	lr
	...

00009ddc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
    9ddc:	b480      	push	{r7}
    9dde:	b083      	sub	sp, #12
    9de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
    9de2:	2300      	movs	r3, #0
    9de4:	607b      	str	r3, [r7, #4]
    9de6:	4b10      	ldr	r3, [pc, #64]	; (9e28 <HAL_MspInit+0x4c>)
    9de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    9dea:	4a0f      	ldr	r2, [pc, #60]	; (9e28 <HAL_MspInit+0x4c>)
    9dec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    9df0:	6453      	str	r3, [r2, #68]	; 0x44
    9df2:	4b0d      	ldr	r3, [pc, #52]	; (9e28 <HAL_MspInit+0x4c>)
    9df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    9df6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    9dfa:	607b      	str	r3, [r7, #4]
    9dfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
    9dfe:	2300      	movs	r3, #0
    9e00:	603b      	str	r3, [r7, #0]
    9e02:	4b09      	ldr	r3, [pc, #36]	; (9e28 <HAL_MspInit+0x4c>)
    9e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9e06:	4a08      	ldr	r2, [pc, #32]	; (9e28 <HAL_MspInit+0x4c>)
    9e08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    9e0c:	6413      	str	r3, [r2, #64]	; 0x40
    9e0e:	4b06      	ldr	r3, [pc, #24]	; (9e28 <HAL_MspInit+0x4c>)
    9e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    9e16:	603b      	str	r3, [r7, #0]
    9e18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
    9e1a:	bf00      	nop
    9e1c:	370c      	adds	r7, #12
    9e1e:	46bd      	mov	sp, r7
    9e20:	f85d 7b04 	ldr.w	r7, [sp], #4
    9e24:	4770      	bx	lr
    9e26:	bf00      	nop
    9e28:	40023800 	.word	0x40023800

00009e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
    9e2c:	b580      	push	{r7, lr}
    9e2e:	b08a      	sub	sp, #40	; 0x28
    9e30:	af00      	add	r7, sp, #0
    9e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
    9e34:	f107 0314 	add.w	r3, r7, #20
    9e38:	2200      	movs	r2, #0
    9e3a:	601a      	str	r2, [r3, #0]
    9e3c:	605a      	str	r2, [r3, #4]
    9e3e:	609a      	str	r2, [r3, #8]
    9e40:	60da      	str	r2, [r3, #12]
    9e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
    9e44:	687b      	ldr	r3, [r7, #4]
    9e46:	681b      	ldr	r3, [r3, #0]
    9e48:	4a30      	ldr	r2, [pc, #192]	; (9f0c <HAL_UART_MspInit+0xe0>)
    9e4a:	4293      	cmp	r3, r2
    9e4c:	d159      	bne.n	9f02 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
    9e4e:	2300      	movs	r3, #0
    9e50:	613b      	str	r3, [r7, #16]
    9e52:	4b2f      	ldr	r3, [pc, #188]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9e56:	4a2e      	ldr	r2, [pc, #184]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    9e5c:	6413      	str	r3, [r2, #64]	; 0x40
    9e5e:	4b2c      	ldr	r3, [pc, #176]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    9e66:	613b      	str	r3, [r7, #16]
    9e68:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
    9e6a:	2300      	movs	r3, #0
    9e6c:	60fb      	str	r3, [r7, #12]
    9e6e:	4b28      	ldr	r3, [pc, #160]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9e72:	4a27      	ldr	r2, [pc, #156]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e74:	f043 0301 	orr.w	r3, r3, #1
    9e78:	6313      	str	r3, [r2, #48]	; 0x30
    9e7a:	4b25      	ldr	r3, [pc, #148]	; (9f10 <HAL_UART_MspInit+0xe4>)
    9e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9e7e:	f003 0301 	and.w	r3, r3, #1
    9e82:	60fb      	str	r3, [r7, #12]
    9e84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    9e86:	230c      	movs	r3, #12
    9e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    9e8a:	2302      	movs	r3, #2
    9e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    9e8e:	2300      	movs	r3, #0
    9e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    9e92:	2303      	movs	r3, #3
    9e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    9e96:	2307      	movs	r3, #7
    9e98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
    9e9a:	f107 0314 	add.w	r3, r7, #20
    9e9e:	4619      	mov	r1, r3
    9ea0:	481c      	ldr	r0, [pc, #112]	; (9f14 <HAL_UART_MspInit+0xe8>)
    9ea2:	f7fe fc13 	bl	86cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
    9ea6:	4b1c      	ldr	r3, [pc, #112]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ea8:	4a1c      	ldr	r2, [pc, #112]	; (9f1c <HAL_UART_MspInit+0xf0>)
    9eaa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
    9eac:	4b1a      	ldr	r3, [pc, #104]	; (9f18 <HAL_UART_MspInit+0xec>)
    9eae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    9eb2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    9eb4:	4b18      	ldr	r3, [pc, #96]	; (9f18 <HAL_UART_MspInit+0xec>)
    9eb6:	2200      	movs	r2, #0
    9eb8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    9eba:	4b17      	ldr	r3, [pc, #92]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ebc:	2200      	movs	r2, #0
    9ebe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
    9ec0:	4b15      	ldr	r3, [pc, #84]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9ec6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    9ec8:	4b13      	ldr	r3, [pc, #76]	; (9f18 <HAL_UART_MspInit+0xec>)
    9eca:	2200      	movs	r2, #0
    9ecc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    9ece:	4b12      	ldr	r3, [pc, #72]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ed0:	2200      	movs	r2, #0
    9ed2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
    9ed4:	4b10      	ldr	r3, [pc, #64]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ed6:	2200      	movs	r2, #0
    9ed8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    9eda:	4b0f      	ldr	r3, [pc, #60]	; (9f18 <HAL_UART_MspInit+0xec>)
    9edc:	2200      	movs	r2, #0
    9ede:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    9ee0:	4b0d      	ldr	r3, [pc, #52]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ee2:	2200      	movs	r2, #0
    9ee4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
    9ee6:	480c      	ldr	r0, [pc, #48]	; (9f18 <HAL_UART_MspInit+0xec>)
    9ee8:	f7fe fa92 	bl	8410 <HAL_DMA_Init>
    9eec:	4603      	mov	r3, r0
    9eee:	2b00      	cmp	r3, #0
    9ef0:	d001      	beq.n	9ef6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
    9ef2:	f7ff ff6b 	bl	9dcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
    9ef6:	687b      	ldr	r3, [r7, #4]
    9ef8:	4a07      	ldr	r2, [pc, #28]	; (9f18 <HAL_UART_MspInit+0xec>)
    9efa:	635a      	str	r2, [r3, #52]	; 0x34
    9efc:	4a06      	ldr	r2, [pc, #24]	; (9f18 <HAL_UART_MspInit+0xec>)
    9efe:	687b      	ldr	r3, [r7, #4]
    9f00:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
    9f02:	bf00      	nop
    9f04:	3728      	adds	r7, #40	; 0x28
    9f06:	46bd      	mov	sp, r7
    9f08:	bd80      	pop	{r7, pc}
    9f0a:	bf00      	nop
    9f0c:	40004400 	.word	0x40004400
    9f10:	40023800 	.word	0x40023800
    9f14:	40020000 	.word	0x40020000
    9f18:	0001ac7c 	.word	0x0001ac7c
    9f1c:	40026088 	.word	0x40026088

00009f20 <__libc_init_array>:
    9f20:	b570      	push	{r4, r5, r6, lr}
    9f22:	4e0d      	ldr	r6, [pc, #52]	; (9f58 <__libc_init_array+0x38>)
    9f24:	4c0d      	ldr	r4, [pc, #52]	; (9f5c <__libc_init_array+0x3c>)
    9f26:	1ba4      	subs	r4, r4, r6
    9f28:	10a4      	asrs	r4, r4, #2
    9f2a:	2500      	movs	r5, #0
    9f2c:	42a5      	cmp	r5, r4
    9f2e:	d109      	bne.n	9f44 <__libc_init_array+0x24>
    9f30:	4e0b      	ldr	r6, [pc, #44]	; (9f60 <__libc_init_array+0x40>)
    9f32:	4c0c      	ldr	r4, [pc, #48]	; (9f64 <__libc_init_array+0x44>)
    9f34:	f7fe f864 	bl	8000 <_init>
    9f38:	1ba4      	subs	r4, r4, r6
    9f3a:	10a4      	asrs	r4, r4, #2
    9f3c:	2500      	movs	r5, #0
    9f3e:	42a5      	cmp	r5, r4
    9f40:	d105      	bne.n	9f4e <__libc_init_array+0x2e>
    9f42:	bd70      	pop	{r4, r5, r6, pc}
    9f44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    9f48:	4798      	blx	r3
    9f4a:	3501      	adds	r5, #1
    9f4c:	e7ee      	b.n	9f2c <__libc_init_array+0xc>
    9f4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    9f52:	4798      	blx	r3
    9f54:	3501      	adds	r5, #1
    9f56:	e7f2      	b.n	9f3e <__libc_init_array+0x1e>
    9f58:	0001abd8 	.word	0x0001abd8
    9f5c:	0001abd8 	.word	0x0001abd8
    9f60:	0001abd8 	.word	0x0001abd8
    9f64:	0001abdc 	.word	0x0001abdc

00009f68 <memset>:
    9f68:	4402      	add	r2, r0
    9f6a:	4603      	mov	r3, r0
    9f6c:	4293      	cmp	r3, r2
    9f6e:	d100      	bne.n	9f72 <memset+0xa>
    9f70:	4770      	bx	lr
    9f72:	f803 1b01 	strb.w	r1, [r3], #1
    9f76:	e7f9      	b.n	9f6c <memset+0x4>

00009f78 <siprintf>:
    9f78:	b40e      	push	{r1, r2, r3}
    9f7a:	b500      	push	{lr}
    9f7c:	b09c      	sub	sp, #112	; 0x70
    9f7e:	ab1d      	add	r3, sp, #116	; 0x74
    9f80:	9002      	str	r0, [sp, #8]
    9f82:	9006      	str	r0, [sp, #24]
    9f84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    9f88:	4809      	ldr	r0, [pc, #36]	; (9fb0 <siprintf+0x38>)
    9f8a:	9107      	str	r1, [sp, #28]
    9f8c:	9104      	str	r1, [sp, #16]
    9f8e:	4909      	ldr	r1, [pc, #36]	; (9fb4 <siprintf+0x3c>)
    9f90:	f853 2b04 	ldr.w	r2, [r3], #4
    9f94:	9105      	str	r1, [sp, #20]
    9f96:	6800      	ldr	r0, [r0, #0]
    9f98:	9301      	str	r3, [sp, #4]
    9f9a:	a902      	add	r1, sp, #8
    9f9c:	f000 f866 	bl	a06c <_svfiprintf_r>
    9fa0:	9b02      	ldr	r3, [sp, #8]
    9fa2:	2200      	movs	r2, #0
    9fa4:	701a      	strb	r2, [r3, #0]
    9fa6:	b01c      	add	sp, #112	; 0x70
    9fa8:	f85d eb04 	ldr.w	lr, [sp], #4
    9fac:	b003      	add	sp, #12
    9fae:	4770      	bx	lr
    9fb0:	0001abec 	.word	0x0001abec
    9fb4:	ffff0208 	.word	0xffff0208

00009fb8 <__ssputs_r>:
    9fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    9fbc:	688e      	ldr	r6, [r1, #8]
    9fbe:	429e      	cmp	r6, r3
    9fc0:	4682      	mov	sl, r0
    9fc2:	460c      	mov	r4, r1
    9fc4:	4690      	mov	r8, r2
    9fc6:	4699      	mov	r9, r3
    9fc8:	d837      	bhi.n	a03a <__ssputs_r+0x82>
    9fca:	898a      	ldrh	r2, [r1, #12]
    9fcc:	f412 6f90 	tst.w	r2, #1152	; 0x480
    9fd0:	d031      	beq.n	a036 <__ssputs_r+0x7e>
    9fd2:	6825      	ldr	r5, [r4, #0]
    9fd4:	6909      	ldr	r1, [r1, #16]
    9fd6:	1a6f      	subs	r7, r5, r1
    9fd8:	6965      	ldr	r5, [r4, #20]
    9fda:	2302      	movs	r3, #2
    9fdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    9fe0:	fb95 f5f3 	sdiv	r5, r5, r3
    9fe4:	f109 0301 	add.w	r3, r9, #1
    9fe8:	443b      	add	r3, r7
    9fea:	429d      	cmp	r5, r3
    9fec:	bf38      	it	cc
    9fee:	461d      	movcc	r5, r3
    9ff0:	0553      	lsls	r3, r2, #21
    9ff2:	d530      	bpl.n	a056 <__ssputs_r+0x9e>
    9ff4:	4629      	mov	r1, r5
    9ff6:	f000 fb7d 	bl	a6f4 <_malloc_r>
    9ffa:	4606      	mov	r6, r0
    9ffc:	b950      	cbnz	r0, a014 <__ssputs_r+0x5c>
    9ffe:	230c      	movs	r3, #12
    a000:	f8ca 3000 	str.w	r3, [sl]
    a004:	89a3      	ldrh	r3, [r4, #12]
    a006:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a00a:	81a3      	strh	r3, [r4, #12]
    a00c:	f04f 30ff 	mov.w	r0, #4294967295
    a010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a014:	463a      	mov	r2, r7
    a016:	6921      	ldr	r1, [r4, #16]
    a018:	f000 fafa 	bl	a610 <memcpy>
    a01c:	89a3      	ldrh	r3, [r4, #12]
    a01e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    a022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    a026:	81a3      	strh	r3, [r4, #12]
    a028:	6126      	str	r6, [r4, #16]
    a02a:	6165      	str	r5, [r4, #20]
    a02c:	443e      	add	r6, r7
    a02e:	1bed      	subs	r5, r5, r7
    a030:	6026      	str	r6, [r4, #0]
    a032:	60a5      	str	r5, [r4, #8]
    a034:	464e      	mov	r6, r9
    a036:	454e      	cmp	r6, r9
    a038:	d900      	bls.n	a03c <__ssputs_r+0x84>
    a03a:	464e      	mov	r6, r9
    a03c:	4632      	mov	r2, r6
    a03e:	4641      	mov	r1, r8
    a040:	6820      	ldr	r0, [r4, #0]
    a042:	f000 faf0 	bl	a626 <memmove>
    a046:	68a3      	ldr	r3, [r4, #8]
    a048:	1b9b      	subs	r3, r3, r6
    a04a:	60a3      	str	r3, [r4, #8]
    a04c:	6823      	ldr	r3, [r4, #0]
    a04e:	441e      	add	r6, r3
    a050:	6026      	str	r6, [r4, #0]
    a052:	2000      	movs	r0, #0
    a054:	e7dc      	b.n	a010 <__ssputs_r+0x58>
    a056:	462a      	mov	r2, r5
    a058:	f000 fba6 	bl	a7a8 <_realloc_r>
    a05c:	4606      	mov	r6, r0
    a05e:	2800      	cmp	r0, #0
    a060:	d1e2      	bne.n	a028 <__ssputs_r+0x70>
    a062:	6921      	ldr	r1, [r4, #16]
    a064:	4650      	mov	r0, sl
    a066:	f000 faf7 	bl	a658 <_free_r>
    a06a:	e7c8      	b.n	9ffe <__ssputs_r+0x46>

0000a06c <_svfiprintf_r>:
    a06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a070:	461d      	mov	r5, r3
    a072:	898b      	ldrh	r3, [r1, #12]
    a074:	061f      	lsls	r7, r3, #24
    a076:	b09d      	sub	sp, #116	; 0x74
    a078:	4680      	mov	r8, r0
    a07a:	460c      	mov	r4, r1
    a07c:	4616      	mov	r6, r2
    a07e:	d50f      	bpl.n	a0a0 <_svfiprintf_r+0x34>
    a080:	690b      	ldr	r3, [r1, #16]
    a082:	b96b      	cbnz	r3, a0a0 <_svfiprintf_r+0x34>
    a084:	2140      	movs	r1, #64	; 0x40
    a086:	f000 fb35 	bl	a6f4 <_malloc_r>
    a08a:	6020      	str	r0, [r4, #0]
    a08c:	6120      	str	r0, [r4, #16]
    a08e:	b928      	cbnz	r0, a09c <_svfiprintf_r+0x30>
    a090:	230c      	movs	r3, #12
    a092:	f8c8 3000 	str.w	r3, [r8]
    a096:	f04f 30ff 	mov.w	r0, #4294967295
    a09a:	e0c8      	b.n	a22e <_svfiprintf_r+0x1c2>
    a09c:	2340      	movs	r3, #64	; 0x40
    a09e:	6163      	str	r3, [r4, #20]
    a0a0:	2300      	movs	r3, #0
    a0a2:	9309      	str	r3, [sp, #36]	; 0x24
    a0a4:	2320      	movs	r3, #32
    a0a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    a0aa:	2330      	movs	r3, #48	; 0x30
    a0ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    a0b0:	9503      	str	r5, [sp, #12]
    a0b2:	f04f 0b01 	mov.w	fp, #1
    a0b6:	4637      	mov	r7, r6
    a0b8:	463d      	mov	r5, r7
    a0ba:	f815 3b01 	ldrb.w	r3, [r5], #1
    a0be:	b10b      	cbz	r3, a0c4 <_svfiprintf_r+0x58>
    a0c0:	2b25      	cmp	r3, #37	; 0x25
    a0c2:	d13e      	bne.n	a142 <_svfiprintf_r+0xd6>
    a0c4:	ebb7 0a06 	subs.w	sl, r7, r6
    a0c8:	d00b      	beq.n	a0e2 <_svfiprintf_r+0x76>
    a0ca:	4653      	mov	r3, sl
    a0cc:	4632      	mov	r2, r6
    a0ce:	4621      	mov	r1, r4
    a0d0:	4640      	mov	r0, r8
    a0d2:	f7ff ff71 	bl	9fb8 <__ssputs_r>
    a0d6:	3001      	adds	r0, #1
    a0d8:	f000 80a4 	beq.w	a224 <_svfiprintf_r+0x1b8>
    a0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a0de:	4453      	add	r3, sl
    a0e0:	9309      	str	r3, [sp, #36]	; 0x24
    a0e2:	783b      	ldrb	r3, [r7, #0]
    a0e4:	2b00      	cmp	r3, #0
    a0e6:	f000 809d 	beq.w	a224 <_svfiprintf_r+0x1b8>
    a0ea:	2300      	movs	r3, #0
    a0ec:	f04f 32ff 	mov.w	r2, #4294967295
    a0f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
    a0f4:	9304      	str	r3, [sp, #16]
    a0f6:	9307      	str	r3, [sp, #28]
    a0f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    a0fc:	931a      	str	r3, [sp, #104]	; 0x68
    a0fe:	462f      	mov	r7, r5
    a100:	2205      	movs	r2, #5
    a102:	f817 1b01 	ldrb.w	r1, [r7], #1
    a106:	4850      	ldr	r0, [pc, #320]	; (a248 <_svfiprintf_r+0x1dc>)
    a108:	f000 fa32 	bl	a570 <memchr>
    a10c:	9b04      	ldr	r3, [sp, #16]
    a10e:	b9d0      	cbnz	r0, a146 <_svfiprintf_r+0xda>
    a110:	06d9      	lsls	r1, r3, #27
    a112:	bf44      	itt	mi
    a114:	2220      	movmi	r2, #32
    a116:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    a11a:	071a      	lsls	r2, r3, #28
    a11c:	bf44      	itt	mi
    a11e:	222b      	movmi	r2, #43	; 0x2b
    a120:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    a124:	782a      	ldrb	r2, [r5, #0]
    a126:	2a2a      	cmp	r2, #42	; 0x2a
    a128:	d015      	beq.n	a156 <_svfiprintf_r+0xea>
    a12a:	9a07      	ldr	r2, [sp, #28]
    a12c:	462f      	mov	r7, r5
    a12e:	2000      	movs	r0, #0
    a130:	250a      	movs	r5, #10
    a132:	4639      	mov	r1, r7
    a134:	f811 3b01 	ldrb.w	r3, [r1], #1
    a138:	3b30      	subs	r3, #48	; 0x30
    a13a:	2b09      	cmp	r3, #9
    a13c:	d94d      	bls.n	a1da <_svfiprintf_r+0x16e>
    a13e:	b1b8      	cbz	r0, a170 <_svfiprintf_r+0x104>
    a140:	e00f      	b.n	a162 <_svfiprintf_r+0xf6>
    a142:	462f      	mov	r7, r5
    a144:	e7b8      	b.n	a0b8 <_svfiprintf_r+0x4c>
    a146:	4a40      	ldr	r2, [pc, #256]	; (a248 <_svfiprintf_r+0x1dc>)
    a148:	1a80      	subs	r0, r0, r2
    a14a:	fa0b f000 	lsl.w	r0, fp, r0
    a14e:	4318      	orrs	r0, r3
    a150:	9004      	str	r0, [sp, #16]
    a152:	463d      	mov	r5, r7
    a154:	e7d3      	b.n	a0fe <_svfiprintf_r+0x92>
    a156:	9a03      	ldr	r2, [sp, #12]
    a158:	1d11      	adds	r1, r2, #4
    a15a:	6812      	ldr	r2, [r2, #0]
    a15c:	9103      	str	r1, [sp, #12]
    a15e:	2a00      	cmp	r2, #0
    a160:	db01      	blt.n	a166 <_svfiprintf_r+0xfa>
    a162:	9207      	str	r2, [sp, #28]
    a164:	e004      	b.n	a170 <_svfiprintf_r+0x104>
    a166:	4252      	negs	r2, r2
    a168:	f043 0302 	orr.w	r3, r3, #2
    a16c:	9207      	str	r2, [sp, #28]
    a16e:	9304      	str	r3, [sp, #16]
    a170:	783b      	ldrb	r3, [r7, #0]
    a172:	2b2e      	cmp	r3, #46	; 0x2e
    a174:	d10c      	bne.n	a190 <_svfiprintf_r+0x124>
    a176:	787b      	ldrb	r3, [r7, #1]
    a178:	2b2a      	cmp	r3, #42	; 0x2a
    a17a:	d133      	bne.n	a1e4 <_svfiprintf_r+0x178>
    a17c:	9b03      	ldr	r3, [sp, #12]
    a17e:	1d1a      	adds	r2, r3, #4
    a180:	681b      	ldr	r3, [r3, #0]
    a182:	9203      	str	r2, [sp, #12]
    a184:	2b00      	cmp	r3, #0
    a186:	bfb8      	it	lt
    a188:	f04f 33ff 	movlt.w	r3, #4294967295
    a18c:	3702      	adds	r7, #2
    a18e:	9305      	str	r3, [sp, #20]
    a190:	4d2e      	ldr	r5, [pc, #184]	; (a24c <_svfiprintf_r+0x1e0>)
    a192:	7839      	ldrb	r1, [r7, #0]
    a194:	2203      	movs	r2, #3
    a196:	4628      	mov	r0, r5
    a198:	f000 f9ea 	bl	a570 <memchr>
    a19c:	b138      	cbz	r0, a1ae <_svfiprintf_r+0x142>
    a19e:	2340      	movs	r3, #64	; 0x40
    a1a0:	1b40      	subs	r0, r0, r5
    a1a2:	fa03 f000 	lsl.w	r0, r3, r0
    a1a6:	9b04      	ldr	r3, [sp, #16]
    a1a8:	4303      	orrs	r3, r0
    a1aa:	3701      	adds	r7, #1
    a1ac:	9304      	str	r3, [sp, #16]
    a1ae:	7839      	ldrb	r1, [r7, #0]
    a1b0:	4827      	ldr	r0, [pc, #156]	; (a250 <_svfiprintf_r+0x1e4>)
    a1b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    a1b6:	2206      	movs	r2, #6
    a1b8:	1c7e      	adds	r6, r7, #1
    a1ba:	f000 f9d9 	bl	a570 <memchr>
    a1be:	2800      	cmp	r0, #0
    a1c0:	d038      	beq.n	a234 <_svfiprintf_r+0x1c8>
    a1c2:	4b24      	ldr	r3, [pc, #144]	; (a254 <_svfiprintf_r+0x1e8>)
    a1c4:	bb13      	cbnz	r3, a20c <_svfiprintf_r+0x1a0>
    a1c6:	9b03      	ldr	r3, [sp, #12]
    a1c8:	3307      	adds	r3, #7
    a1ca:	f023 0307 	bic.w	r3, r3, #7
    a1ce:	3308      	adds	r3, #8
    a1d0:	9303      	str	r3, [sp, #12]
    a1d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a1d4:	444b      	add	r3, r9
    a1d6:	9309      	str	r3, [sp, #36]	; 0x24
    a1d8:	e76d      	b.n	a0b6 <_svfiprintf_r+0x4a>
    a1da:	fb05 3202 	mla	r2, r5, r2, r3
    a1de:	2001      	movs	r0, #1
    a1e0:	460f      	mov	r7, r1
    a1e2:	e7a6      	b.n	a132 <_svfiprintf_r+0xc6>
    a1e4:	2300      	movs	r3, #0
    a1e6:	3701      	adds	r7, #1
    a1e8:	9305      	str	r3, [sp, #20]
    a1ea:	4619      	mov	r1, r3
    a1ec:	250a      	movs	r5, #10
    a1ee:	4638      	mov	r0, r7
    a1f0:	f810 2b01 	ldrb.w	r2, [r0], #1
    a1f4:	3a30      	subs	r2, #48	; 0x30
    a1f6:	2a09      	cmp	r2, #9
    a1f8:	d903      	bls.n	a202 <_svfiprintf_r+0x196>
    a1fa:	2b00      	cmp	r3, #0
    a1fc:	d0c8      	beq.n	a190 <_svfiprintf_r+0x124>
    a1fe:	9105      	str	r1, [sp, #20]
    a200:	e7c6      	b.n	a190 <_svfiprintf_r+0x124>
    a202:	fb05 2101 	mla	r1, r5, r1, r2
    a206:	2301      	movs	r3, #1
    a208:	4607      	mov	r7, r0
    a20a:	e7f0      	b.n	a1ee <_svfiprintf_r+0x182>
    a20c:	ab03      	add	r3, sp, #12
    a20e:	9300      	str	r3, [sp, #0]
    a210:	4622      	mov	r2, r4
    a212:	4b11      	ldr	r3, [pc, #68]	; (a258 <_svfiprintf_r+0x1ec>)
    a214:	a904      	add	r1, sp, #16
    a216:	4640      	mov	r0, r8
    a218:	f3af 8000 	nop.w
    a21c:	f1b0 3fff 	cmp.w	r0, #4294967295
    a220:	4681      	mov	r9, r0
    a222:	d1d6      	bne.n	a1d2 <_svfiprintf_r+0x166>
    a224:	89a3      	ldrh	r3, [r4, #12]
    a226:	065b      	lsls	r3, r3, #25
    a228:	f53f af35 	bmi.w	a096 <_svfiprintf_r+0x2a>
    a22c:	9809      	ldr	r0, [sp, #36]	; 0x24
    a22e:	b01d      	add	sp, #116	; 0x74
    a230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a234:	ab03      	add	r3, sp, #12
    a236:	9300      	str	r3, [sp, #0]
    a238:	4622      	mov	r2, r4
    a23a:	4b07      	ldr	r3, [pc, #28]	; (a258 <_svfiprintf_r+0x1ec>)
    a23c:	a904      	add	r1, sp, #16
    a23e:	4640      	mov	r0, r8
    a240:	f000 f882 	bl	a348 <_printf_i>
    a244:	e7ea      	b.n	a21c <_svfiprintf_r+0x1b0>
    a246:	bf00      	nop
    a248:	0000ab98 	.word	0x0000ab98
    a24c:	0000ab9e 	.word	0x0000ab9e
    a250:	0000aba2 	.word	0x0000aba2
    a254:	00000000 	.word	0x00000000
    a258:	00009fb9 	.word	0x00009fb9

0000a25c <_printf_common>:
    a25c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a260:	4691      	mov	r9, r2
    a262:	461f      	mov	r7, r3
    a264:	688a      	ldr	r2, [r1, #8]
    a266:	690b      	ldr	r3, [r1, #16]
    a268:	f8dd 8020 	ldr.w	r8, [sp, #32]
    a26c:	4293      	cmp	r3, r2
    a26e:	bfb8      	it	lt
    a270:	4613      	movlt	r3, r2
    a272:	f8c9 3000 	str.w	r3, [r9]
    a276:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    a27a:	4606      	mov	r6, r0
    a27c:	460c      	mov	r4, r1
    a27e:	b112      	cbz	r2, a286 <_printf_common+0x2a>
    a280:	3301      	adds	r3, #1
    a282:	f8c9 3000 	str.w	r3, [r9]
    a286:	6823      	ldr	r3, [r4, #0]
    a288:	0699      	lsls	r1, r3, #26
    a28a:	bf42      	ittt	mi
    a28c:	f8d9 3000 	ldrmi.w	r3, [r9]
    a290:	3302      	addmi	r3, #2
    a292:	f8c9 3000 	strmi.w	r3, [r9]
    a296:	6825      	ldr	r5, [r4, #0]
    a298:	f015 0506 	ands.w	r5, r5, #6
    a29c:	d107      	bne.n	a2ae <_printf_common+0x52>
    a29e:	f104 0a19 	add.w	sl, r4, #25
    a2a2:	68e3      	ldr	r3, [r4, #12]
    a2a4:	f8d9 2000 	ldr.w	r2, [r9]
    a2a8:	1a9b      	subs	r3, r3, r2
    a2aa:	42ab      	cmp	r3, r5
    a2ac:	dc28      	bgt.n	a300 <_printf_common+0xa4>
    a2ae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    a2b2:	6822      	ldr	r2, [r4, #0]
    a2b4:	3300      	adds	r3, #0
    a2b6:	bf18      	it	ne
    a2b8:	2301      	movne	r3, #1
    a2ba:	0692      	lsls	r2, r2, #26
    a2bc:	d42d      	bmi.n	a31a <_printf_common+0xbe>
    a2be:	f104 0243 	add.w	r2, r4, #67	; 0x43
    a2c2:	4639      	mov	r1, r7
    a2c4:	4630      	mov	r0, r6
    a2c6:	47c0      	blx	r8
    a2c8:	3001      	adds	r0, #1
    a2ca:	d020      	beq.n	a30e <_printf_common+0xb2>
    a2cc:	6823      	ldr	r3, [r4, #0]
    a2ce:	68e5      	ldr	r5, [r4, #12]
    a2d0:	f8d9 2000 	ldr.w	r2, [r9]
    a2d4:	f003 0306 	and.w	r3, r3, #6
    a2d8:	2b04      	cmp	r3, #4
    a2da:	bf08      	it	eq
    a2dc:	1aad      	subeq	r5, r5, r2
    a2de:	68a3      	ldr	r3, [r4, #8]
    a2e0:	6922      	ldr	r2, [r4, #16]
    a2e2:	bf0c      	ite	eq
    a2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    a2e8:	2500      	movne	r5, #0
    a2ea:	4293      	cmp	r3, r2
    a2ec:	bfc4      	itt	gt
    a2ee:	1a9b      	subgt	r3, r3, r2
    a2f0:	18ed      	addgt	r5, r5, r3
    a2f2:	f04f 0900 	mov.w	r9, #0
    a2f6:	341a      	adds	r4, #26
    a2f8:	454d      	cmp	r5, r9
    a2fa:	d11a      	bne.n	a332 <_printf_common+0xd6>
    a2fc:	2000      	movs	r0, #0
    a2fe:	e008      	b.n	a312 <_printf_common+0xb6>
    a300:	2301      	movs	r3, #1
    a302:	4652      	mov	r2, sl
    a304:	4639      	mov	r1, r7
    a306:	4630      	mov	r0, r6
    a308:	47c0      	blx	r8
    a30a:	3001      	adds	r0, #1
    a30c:	d103      	bne.n	a316 <_printf_common+0xba>
    a30e:	f04f 30ff 	mov.w	r0, #4294967295
    a312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a316:	3501      	adds	r5, #1
    a318:	e7c3      	b.n	a2a2 <_printf_common+0x46>
    a31a:	18e1      	adds	r1, r4, r3
    a31c:	1c5a      	adds	r2, r3, #1
    a31e:	2030      	movs	r0, #48	; 0x30
    a320:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    a324:	4422      	add	r2, r4
    a326:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    a32a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    a32e:	3302      	adds	r3, #2
    a330:	e7c5      	b.n	a2be <_printf_common+0x62>
    a332:	2301      	movs	r3, #1
    a334:	4622      	mov	r2, r4
    a336:	4639      	mov	r1, r7
    a338:	4630      	mov	r0, r6
    a33a:	47c0      	blx	r8
    a33c:	3001      	adds	r0, #1
    a33e:	d0e6      	beq.n	a30e <_printf_common+0xb2>
    a340:	f109 0901 	add.w	r9, r9, #1
    a344:	e7d8      	b.n	a2f8 <_printf_common+0x9c>
	...

0000a348 <_printf_i>:
    a348:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a34c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
    a350:	460c      	mov	r4, r1
    a352:	7e09      	ldrb	r1, [r1, #24]
    a354:	b085      	sub	sp, #20
    a356:	296e      	cmp	r1, #110	; 0x6e
    a358:	4617      	mov	r7, r2
    a35a:	4606      	mov	r6, r0
    a35c:	4698      	mov	r8, r3
    a35e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a360:	f000 80b3 	beq.w	a4ca <_printf_i+0x182>
    a364:	d822      	bhi.n	a3ac <_printf_i+0x64>
    a366:	2963      	cmp	r1, #99	; 0x63
    a368:	d036      	beq.n	a3d8 <_printf_i+0x90>
    a36a:	d80a      	bhi.n	a382 <_printf_i+0x3a>
    a36c:	2900      	cmp	r1, #0
    a36e:	f000 80b9 	beq.w	a4e4 <_printf_i+0x19c>
    a372:	2958      	cmp	r1, #88	; 0x58
    a374:	f000 8083 	beq.w	a47e <_printf_i+0x136>
    a378:	f104 0542 	add.w	r5, r4, #66	; 0x42
    a37c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
    a380:	e032      	b.n	a3e8 <_printf_i+0xa0>
    a382:	2964      	cmp	r1, #100	; 0x64
    a384:	d001      	beq.n	a38a <_printf_i+0x42>
    a386:	2969      	cmp	r1, #105	; 0x69
    a388:	d1f6      	bne.n	a378 <_printf_i+0x30>
    a38a:	6820      	ldr	r0, [r4, #0]
    a38c:	6813      	ldr	r3, [r2, #0]
    a38e:	0605      	lsls	r5, r0, #24
    a390:	f103 0104 	add.w	r1, r3, #4
    a394:	d52a      	bpl.n	a3ec <_printf_i+0xa4>
    a396:	681b      	ldr	r3, [r3, #0]
    a398:	6011      	str	r1, [r2, #0]
    a39a:	2b00      	cmp	r3, #0
    a39c:	da03      	bge.n	a3a6 <_printf_i+0x5e>
    a39e:	222d      	movs	r2, #45	; 0x2d
    a3a0:	425b      	negs	r3, r3
    a3a2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    a3a6:	486f      	ldr	r0, [pc, #444]	; (a564 <_printf_i+0x21c>)
    a3a8:	220a      	movs	r2, #10
    a3aa:	e039      	b.n	a420 <_printf_i+0xd8>
    a3ac:	2973      	cmp	r1, #115	; 0x73
    a3ae:	f000 809d 	beq.w	a4ec <_printf_i+0x1a4>
    a3b2:	d808      	bhi.n	a3c6 <_printf_i+0x7e>
    a3b4:	296f      	cmp	r1, #111	; 0x6f
    a3b6:	d020      	beq.n	a3fa <_printf_i+0xb2>
    a3b8:	2970      	cmp	r1, #112	; 0x70
    a3ba:	d1dd      	bne.n	a378 <_printf_i+0x30>
    a3bc:	6823      	ldr	r3, [r4, #0]
    a3be:	f043 0320 	orr.w	r3, r3, #32
    a3c2:	6023      	str	r3, [r4, #0]
    a3c4:	e003      	b.n	a3ce <_printf_i+0x86>
    a3c6:	2975      	cmp	r1, #117	; 0x75
    a3c8:	d017      	beq.n	a3fa <_printf_i+0xb2>
    a3ca:	2978      	cmp	r1, #120	; 0x78
    a3cc:	d1d4      	bne.n	a378 <_printf_i+0x30>
    a3ce:	2378      	movs	r3, #120	; 0x78
    a3d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    a3d4:	4864      	ldr	r0, [pc, #400]	; (a568 <_printf_i+0x220>)
    a3d6:	e055      	b.n	a484 <_printf_i+0x13c>
    a3d8:	6813      	ldr	r3, [r2, #0]
    a3da:	1d19      	adds	r1, r3, #4
    a3dc:	681b      	ldr	r3, [r3, #0]
    a3de:	6011      	str	r1, [r2, #0]
    a3e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
    a3e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    a3e8:	2301      	movs	r3, #1
    a3ea:	e08c      	b.n	a506 <_printf_i+0x1be>
    a3ec:	681b      	ldr	r3, [r3, #0]
    a3ee:	6011      	str	r1, [r2, #0]
    a3f0:	f010 0f40 	tst.w	r0, #64	; 0x40
    a3f4:	bf18      	it	ne
    a3f6:	b21b      	sxthne	r3, r3
    a3f8:	e7cf      	b.n	a39a <_printf_i+0x52>
    a3fa:	6813      	ldr	r3, [r2, #0]
    a3fc:	6825      	ldr	r5, [r4, #0]
    a3fe:	1d18      	adds	r0, r3, #4
    a400:	6010      	str	r0, [r2, #0]
    a402:	0628      	lsls	r0, r5, #24
    a404:	d501      	bpl.n	a40a <_printf_i+0xc2>
    a406:	681b      	ldr	r3, [r3, #0]
    a408:	e002      	b.n	a410 <_printf_i+0xc8>
    a40a:	0668      	lsls	r0, r5, #25
    a40c:	d5fb      	bpl.n	a406 <_printf_i+0xbe>
    a40e:	881b      	ldrh	r3, [r3, #0]
    a410:	4854      	ldr	r0, [pc, #336]	; (a564 <_printf_i+0x21c>)
    a412:	296f      	cmp	r1, #111	; 0x6f
    a414:	bf14      	ite	ne
    a416:	220a      	movne	r2, #10
    a418:	2208      	moveq	r2, #8
    a41a:	2100      	movs	r1, #0
    a41c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    a420:	6865      	ldr	r5, [r4, #4]
    a422:	60a5      	str	r5, [r4, #8]
    a424:	2d00      	cmp	r5, #0
    a426:	f2c0 8095 	blt.w	a554 <_printf_i+0x20c>
    a42a:	6821      	ldr	r1, [r4, #0]
    a42c:	f021 0104 	bic.w	r1, r1, #4
    a430:	6021      	str	r1, [r4, #0]
    a432:	2b00      	cmp	r3, #0
    a434:	d13d      	bne.n	a4b2 <_printf_i+0x16a>
    a436:	2d00      	cmp	r5, #0
    a438:	f040 808e 	bne.w	a558 <_printf_i+0x210>
    a43c:	4665      	mov	r5, ip
    a43e:	2a08      	cmp	r2, #8
    a440:	d10b      	bne.n	a45a <_printf_i+0x112>
    a442:	6823      	ldr	r3, [r4, #0]
    a444:	07db      	lsls	r3, r3, #31
    a446:	d508      	bpl.n	a45a <_printf_i+0x112>
    a448:	6923      	ldr	r3, [r4, #16]
    a44a:	6862      	ldr	r2, [r4, #4]
    a44c:	429a      	cmp	r2, r3
    a44e:	bfde      	ittt	le
    a450:	2330      	movle	r3, #48	; 0x30
    a452:	f805 3c01 	strble.w	r3, [r5, #-1]
    a456:	f105 35ff 	addle.w	r5, r5, #4294967295
    a45a:	ebac 0305 	sub.w	r3, ip, r5
    a45e:	6123      	str	r3, [r4, #16]
    a460:	f8cd 8000 	str.w	r8, [sp]
    a464:	463b      	mov	r3, r7
    a466:	aa03      	add	r2, sp, #12
    a468:	4621      	mov	r1, r4
    a46a:	4630      	mov	r0, r6
    a46c:	f7ff fef6 	bl	a25c <_printf_common>
    a470:	3001      	adds	r0, #1
    a472:	d14d      	bne.n	a510 <_printf_i+0x1c8>
    a474:	f04f 30ff 	mov.w	r0, #4294967295
    a478:	b005      	add	sp, #20
    a47a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    a47e:	4839      	ldr	r0, [pc, #228]	; (a564 <_printf_i+0x21c>)
    a480:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
    a484:	6813      	ldr	r3, [r2, #0]
    a486:	6821      	ldr	r1, [r4, #0]
    a488:	1d1d      	adds	r5, r3, #4
    a48a:	681b      	ldr	r3, [r3, #0]
    a48c:	6015      	str	r5, [r2, #0]
    a48e:	060a      	lsls	r2, r1, #24
    a490:	d50b      	bpl.n	a4aa <_printf_i+0x162>
    a492:	07ca      	lsls	r2, r1, #31
    a494:	bf44      	itt	mi
    a496:	f041 0120 	orrmi.w	r1, r1, #32
    a49a:	6021      	strmi	r1, [r4, #0]
    a49c:	b91b      	cbnz	r3, a4a6 <_printf_i+0x15e>
    a49e:	6822      	ldr	r2, [r4, #0]
    a4a0:	f022 0220 	bic.w	r2, r2, #32
    a4a4:	6022      	str	r2, [r4, #0]
    a4a6:	2210      	movs	r2, #16
    a4a8:	e7b7      	b.n	a41a <_printf_i+0xd2>
    a4aa:	064d      	lsls	r5, r1, #25
    a4ac:	bf48      	it	mi
    a4ae:	b29b      	uxthmi	r3, r3
    a4b0:	e7ef      	b.n	a492 <_printf_i+0x14a>
    a4b2:	4665      	mov	r5, ip
    a4b4:	fbb3 f1f2 	udiv	r1, r3, r2
    a4b8:	fb02 3311 	mls	r3, r2, r1, r3
    a4bc:	5cc3      	ldrb	r3, [r0, r3]
    a4be:	f805 3d01 	strb.w	r3, [r5, #-1]!
    a4c2:	460b      	mov	r3, r1
    a4c4:	2900      	cmp	r1, #0
    a4c6:	d1f5      	bne.n	a4b4 <_printf_i+0x16c>
    a4c8:	e7b9      	b.n	a43e <_printf_i+0xf6>
    a4ca:	6813      	ldr	r3, [r2, #0]
    a4cc:	6825      	ldr	r5, [r4, #0]
    a4ce:	6961      	ldr	r1, [r4, #20]
    a4d0:	1d18      	adds	r0, r3, #4
    a4d2:	6010      	str	r0, [r2, #0]
    a4d4:	0628      	lsls	r0, r5, #24
    a4d6:	681b      	ldr	r3, [r3, #0]
    a4d8:	d501      	bpl.n	a4de <_printf_i+0x196>
    a4da:	6019      	str	r1, [r3, #0]
    a4dc:	e002      	b.n	a4e4 <_printf_i+0x19c>
    a4de:	066a      	lsls	r2, r5, #25
    a4e0:	d5fb      	bpl.n	a4da <_printf_i+0x192>
    a4e2:	8019      	strh	r1, [r3, #0]
    a4e4:	2300      	movs	r3, #0
    a4e6:	6123      	str	r3, [r4, #16]
    a4e8:	4665      	mov	r5, ip
    a4ea:	e7b9      	b.n	a460 <_printf_i+0x118>
    a4ec:	6813      	ldr	r3, [r2, #0]
    a4ee:	1d19      	adds	r1, r3, #4
    a4f0:	6011      	str	r1, [r2, #0]
    a4f2:	681d      	ldr	r5, [r3, #0]
    a4f4:	6862      	ldr	r2, [r4, #4]
    a4f6:	2100      	movs	r1, #0
    a4f8:	4628      	mov	r0, r5
    a4fa:	f000 f839 	bl	a570 <memchr>
    a4fe:	b108      	cbz	r0, a504 <_printf_i+0x1bc>
    a500:	1b40      	subs	r0, r0, r5
    a502:	6060      	str	r0, [r4, #4]
    a504:	6863      	ldr	r3, [r4, #4]
    a506:	6123      	str	r3, [r4, #16]
    a508:	2300      	movs	r3, #0
    a50a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    a50e:	e7a7      	b.n	a460 <_printf_i+0x118>
    a510:	6923      	ldr	r3, [r4, #16]
    a512:	462a      	mov	r2, r5
    a514:	4639      	mov	r1, r7
    a516:	4630      	mov	r0, r6
    a518:	47c0      	blx	r8
    a51a:	3001      	adds	r0, #1
    a51c:	d0aa      	beq.n	a474 <_printf_i+0x12c>
    a51e:	6823      	ldr	r3, [r4, #0]
    a520:	079b      	lsls	r3, r3, #30
    a522:	d413      	bmi.n	a54c <_printf_i+0x204>
    a524:	68e0      	ldr	r0, [r4, #12]
    a526:	9b03      	ldr	r3, [sp, #12]
    a528:	4298      	cmp	r0, r3
    a52a:	bfb8      	it	lt
    a52c:	4618      	movlt	r0, r3
    a52e:	e7a3      	b.n	a478 <_printf_i+0x130>
    a530:	2301      	movs	r3, #1
    a532:	464a      	mov	r2, r9
    a534:	4639      	mov	r1, r7
    a536:	4630      	mov	r0, r6
    a538:	47c0      	blx	r8
    a53a:	3001      	adds	r0, #1
    a53c:	d09a      	beq.n	a474 <_printf_i+0x12c>
    a53e:	3501      	adds	r5, #1
    a540:	68e3      	ldr	r3, [r4, #12]
    a542:	9a03      	ldr	r2, [sp, #12]
    a544:	1a9b      	subs	r3, r3, r2
    a546:	42ab      	cmp	r3, r5
    a548:	dcf2      	bgt.n	a530 <_printf_i+0x1e8>
    a54a:	e7eb      	b.n	a524 <_printf_i+0x1dc>
    a54c:	2500      	movs	r5, #0
    a54e:	f104 0919 	add.w	r9, r4, #25
    a552:	e7f5      	b.n	a540 <_printf_i+0x1f8>
    a554:	2b00      	cmp	r3, #0
    a556:	d1ac      	bne.n	a4b2 <_printf_i+0x16a>
    a558:	7803      	ldrb	r3, [r0, #0]
    a55a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    a55e:	f104 0542 	add.w	r5, r4, #66	; 0x42
    a562:	e76c      	b.n	a43e <_printf_i+0xf6>
    a564:	0000aba9 	.word	0x0000aba9
    a568:	0000abba 	.word	0x0000abba
    a56c:	00000000 	.word	0x00000000

0000a570 <memchr>:
    a570:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    a574:	2a10      	cmp	r2, #16
    a576:	db2b      	blt.n	a5d0 <memchr+0x60>
    a578:	f010 0f07 	tst.w	r0, #7
    a57c:	d008      	beq.n	a590 <memchr+0x20>
    a57e:	f810 3b01 	ldrb.w	r3, [r0], #1
    a582:	3a01      	subs	r2, #1
    a584:	428b      	cmp	r3, r1
    a586:	d02d      	beq.n	a5e4 <memchr+0x74>
    a588:	f010 0f07 	tst.w	r0, #7
    a58c:	b342      	cbz	r2, a5e0 <memchr+0x70>
    a58e:	d1f6      	bne.n	a57e <memchr+0xe>
    a590:	b4f0      	push	{r4, r5, r6, r7}
    a592:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    a596:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    a59a:	f022 0407 	bic.w	r4, r2, #7
    a59e:	f07f 0700 	mvns.w	r7, #0
    a5a2:	2300      	movs	r3, #0
    a5a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    a5a8:	3c08      	subs	r4, #8
    a5aa:	ea85 0501 	eor.w	r5, r5, r1
    a5ae:	ea86 0601 	eor.w	r6, r6, r1
    a5b2:	fa85 f547 	uadd8	r5, r5, r7
    a5b6:	faa3 f587 	sel	r5, r3, r7
    a5ba:	fa86 f647 	uadd8	r6, r6, r7
    a5be:	faa5 f687 	sel	r6, r5, r7
    a5c2:	b98e      	cbnz	r6, a5e8 <memchr+0x78>
    a5c4:	d1ee      	bne.n	a5a4 <memchr+0x34>
    a5c6:	bcf0      	pop	{r4, r5, r6, r7}
    a5c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    a5cc:	f002 0207 	and.w	r2, r2, #7
    a5d0:	b132      	cbz	r2, a5e0 <memchr+0x70>
    a5d2:	f810 3b01 	ldrb.w	r3, [r0], #1
    a5d6:	3a01      	subs	r2, #1
    a5d8:	ea83 0301 	eor.w	r3, r3, r1
    a5dc:	b113      	cbz	r3, a5e4 <memchr+0x74>
    a5de:	d1f8      	bne.n	a5d2 <memchr+0x62>
    a5e0:	2000      	movs	r0, #0
    a5e2:	4770      	bx	lr
    a5e4:	3801      	subs	r0, #1
    a5e6:	4770      	bx	lr
    a5e8:	2d00      	cmp	r5, #0
    a5ea:	bf06      	itte	eq
    a5ec:	4635      	moveq	r5, r6
    a5ee:	3803      	subeq	r0, #3
    a5f0:	3807      	subne	r0, #7
    a5f2:	f015 0f01 	tst.w	r5, #1
    a5f6:	d107      	bne.n	a608 <memchr+0x98>
    a5f8:	3001      	adds	r0, #1
    a5fa:	f415 7f80 	tst.w	r5, #256	; 0x100
    a5fe:	bf02      	ittt	eq
    a600:	3001      	addeq	r0, #1
    a602:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    a606:	3001      	addeq	r0, #1
    a608:	bcf0      	pop	{r4, r5, r6, r7}
    a60a:	3801      	subs	r0, #1
    a60c:	4770      	bx	lr
    a60e:	bf00      	nop

0000a610 <memcpy>:
    a610:	b510      	push	{r4, lr}
    a612:	1e43      	subs	r3, r0, #1
    a614:	440a      	add	r2, r1
    a616:	4291      	cmp	r1, r2
    a618:	d100      	bne.n	a61c <memcpy+0xc>
    a61a:	bd10      	pop	{r4, pc}
    a61c:	f811 4b01 	ldrb.w	r4, [r1], #1
    a620:	f803 4f01 	strb.w	r4, [r3, #1]!
    a624:	e7f7      	b.n	a616 <memcpy+0x6>

0000a626 <memmove>:
    a626:	4288      	cmp	r0, r1
    a628:	b510      	push	{r4, lr}
    a62a:	eb01 0302 	add.w	r3, r1, r2
    a62e:	d807      	bhi.n	a640 <memmove+0x1a>
    a630:	1e42      	subs	r2, r0, #1
    a632:	4299      	cmp	r1, r3
    a634:	d00a      	beq.n	a64c <memmove+0x26>
    a636:	f811 4b01 	ldrb.w	r4, [r1], #1
    a63a:	f802 4f01 	strb.w	r4, [r2, #1]!
    a63e:	e7f8      	b.n	a632 <memmove+0xc>
    a640:	4283      	cmp	r3, r0
    a642:	d9f5      	bls.n	a630 <memmove+0xa>
    a644:	1881      	adds	r1, r0, r2
    a646:	1ad2      	subs	r2, r2, r3
    a648:	42d3      	cmn	r3, r2
    a64a:	d100      	bne.n	a64e <memmove+0x28>
    a64c:	bd10      	pop	{r4, pc}
    a64e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    a652:	f801 4d01 	strb.w	r4, [r1, #-1]!
    a656:	e7f7      	b.n	a648 <memmove+0x22>

0000a658 <_free_r>:
    a658:	b538      	push	{r3, r4, r5, lr}
    a65a:	4605      	mov	r5, r0
    a65c:	2900      	cmp	r1, #0
    a65e:	d045      	beq.n	a6ec <_free_r+0x94>
    a660:	f851 3c04 	ldr.w	r3, [r1, #-4]
    a664:	1f0c      	subs	r4, r1, #4
    a666:	2b00      	cmp	r3, #0
    a668:	bfb8      	it	lt
    a66a:	18e4      	addlt	r4, r4, r3
    a66c:	f000 f8d2 	bl	a814 <__malloc_lock>
    a670:	4a1f      	ldr	r2, [pc, #124]	; (a6f0 <_free_r+0x98>)
    a672:	6813      	ldr	r3, [r2, #0]
    a674:	4610      	mov	r0, r2
    a676:	b933      	cbnz	r3, a686 <_free_r+0x2e>
    a678:	6063      	str	r3, [r4, #4]
    a67a:	6014      	str	r4, [r2, #0]
    a67c:	4628      	mov	r0, r5
    a67e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    a682:	f000 b8c8 	b.w	a816 <__malloc_unlock>
    a686:	42a3      	cmp	r3, r4
    a688:	d90c      	bls.n	a6a4 <_free_r+0x4c>
    a68a:	6821      	ldr	r1, [r4, #0]
    a68c:	1862      	adds	r2, r4, r1
    a68e:	4293      	cmp	r3, r2
    a690:	bf04      	itt	eq
    a692:	681a      	ldreq	r2, [r3, #0]
    a694:	685b      	ldreq	r3, [r3, #4]
    a696:	6063      	str	r3, [r4, #4]
    a698:	bf04      	itt	eq
    a69a:	1852      	addeq	r2, r2, r1
    a69c:	6022      	streq	r2, [r4, #0]
    a69e:	6004      	str	r4, [r0, #0]
    a6a0:	e7ec      	b.n	a67c <_free_r+0x24>
    a6a2:	4613      	mov	r3, r2
    a6a4:	685a      	ldr	r2, [r3, #4]
    a6a6:	b10a      	cbz	r2, a6ac <_free_r+0x54>
    a6a8:	42a2      	cmp	r2, r4
    a6aa:	d9fa      	bls.n	a6a2 <_free_r+0x4a>
    a6ac:	6819      	ldr	r1, [r3, #0]
    a6ae:	1858      	adds	r0, r3, r1
    a6b0:	42a0      	cmp	r0, r4
    a6b2:	d10b      	bne.n	a6cc <_free_r+0x74>
    a6b4:	6820      	ldr	r0, [r4, #0]
    a6b6:	4401      	add	r1, r0
    a6b8:	1858      	adds	r0, r3, r1
    a6ba:	4282      	cmp	r2, r0
    a6bc:	6019      	str	r1, [r3, #0]
    a6be:	d1dd      	bne.n	a67c <_free_r+0x24>
    a6c0:	6810      	ldr	r0, [r2, #0]
    a6c2:	6852      	ldr	r2, [r2, #4]
    a6c4:	605a      	str	r2, [r3, #4]
    a6c6:	4401      	add	r1, r0
    a6c8:	6019      	str	r1, [r3, #0]
    a6ca:	e7d7      	b.n	a67c <_free_r+0x24>
    a6cc:	d902      	bls.n	a6d4 <_free_r+0x7c>
    a6ce:	230c      	movs	r3, #12
    a6d0:	602b      	str	r3, [r5, #0]
    a6d2:	e7d3      	b.n	a67c <_free_r+0x24>
    a6d4:	6820      	ldr	r0, [r4, #0]
    a6d6:	1821      	adds	r1, r4, r0
    a6d8:	428a      	cmp	r2, r1
    a6da:	bf04      	itt	eq
    a6dc:	6811      	ldreq	r1, [r2, #0]
    a6de:	6852      	ldreq	r2, [r2, #4]
    a6e0:	6062      	str	r2, [r4, #4]
    a6e2:	bf04      	itt	eq
    a6e4:	1809      	addeq	r1, r1, r0
    a6e6:	6021      	streq	r1, [r4, #0]
    a6e8:	605c      	str	r4, [r3, #4]
    a6ea:	e7c7      	b.n	a67c <_free_r+0x24>
    a6ec:	bd38      	pop	{r3, r4, r5, pc}
    a6ee:	bf00      	nop
    a6f0:	0001ac6c 	.word	0x0001ac6c

0000a6f4 <_malloc_r>:
    a6f4:	b570      	push	{r4, r5, r6, lr}
    a6f6:	1ccd      	adds	r5, r1, #3
    a6f8:	f025 0503 	bic.w	r5, r5, #3
    a6fc:	3508      	adds	r5, #8
    a6fe:	2d0c      	cmp	r5, #12
    a700:	bf38      	it	cc
    a702:	250c      	movcc	r5, #12
    a704:	2d00      	cmp	r5, #0
    a706:	4606      	mov	r6, r0
    a708:	db01      	blt.n	a70e <_malloc_r+0x1a>
    a70a:	42a9      	cmp	r1, r5
    a70c:	d903      	bls.n	a716 <_malloc_r+0x22>
    a70e:	230c      	movs	r3, #12
    a710:	6033      	str	r3, [r6, #0]
    a712:	2000      	movs	r0, #0
    a714:	bd70      	pop	{r4, r5, r6, pc}
    a716:	f000 f87d 	bl	a814 <__malloc_lock>
    a71a:	4a21      	ldr	r2, [pc, #132]	; (a7a0 <_malloc_r+0xac>)
    a71c:	6814      	ldr	r4, [r2, #0]
    a71e:	4621      	mov	r1, r4
    a720:	b991      	cbnz	r1, a748 <_malloc_r+0x54>
    a722:	4c20      	ldr	r4, [pc, #128]	; (a7a4 <_malloc_r+0xb0>)
    a724:	6823      	ldr	r3, [r4, #0]
    a726:	b91b      	cbnz	r3, a730 <_malloc_r+0x3c>
    a728:	4630      	mov	r0, r6
    a72a:	f000 f863 	bl	a7f4 <_sbrk_r>
    a72e:	6020      	str	r0, [r4, #0]
    a730:	4629      	mov	r1, r5
    a732:	4630      	mov	r0, r6
    a734:	f000 f85e 	bl	a7f4 <_sbrk_r>
    a738:	1c43      	adds	r3, r0, #1
    a73a:	d124      	bne.n	a786 <_malloc_r+0x92>
    a73c:	230c      	movs	r3, #12
    a73e:	6033      	str	r3, [r6, #0]
    a740:	4630      	mov	r0, r6
    a742:	f000 f868 	bl	a816 <__malloc_unlock>
    a746:	e7e4      	b.n	a712 <_malloc_r+0x1e>
    a748:	680b      	ldr	r3, [r1, #0]
    a74a:	1b5b      	subs	r3, r3, r5
    a74c:	d418      	bmi.n	a780 <_malloc_r+0x8c>
    a74e:	2b0b      	cmp	r3, #11
    a750:	d90f      	bls.n	a772 <_malloc_r+0x7e>
    a752:	600b      	str	r3, [r1, #0]
    a754:	50cd      	str	r5, [r1, r3]
    a756:	18cc      	adds	r4, r1, r3
    a758:	4630      	mov	r0, r6
    a75a:	f000 f85c 	bl	a816 <__malloc_unlock>
    a75e:	f104 000b 	add.w	r0, r4, #11
    a762:	1d23      	adds	r3, r4, #4
    a764:	f020 0007 	bic.w	r0, r0, #7
    a768:	1ac3      	subs	r3, r0, r3
    a76a:	d0d3      	beq.n	a714 <_malloc_r+0x20>
    a76c:	425a      	negs	r2, r3
    a76e:	50e2      	str	r2, [r4, r3]
    a770:	e7d0      	b.n	a714 <_malloc_r+0x20>
    a772:	428c      	cmp	r4, r1
    a774:	684b      	ldr	r3, [r1, #4]
    a776:	bf16      	itet	ne
    a778:	6063      	strne	r3, [r4, #4]
    a77a:	6013      	streq	r3, [r2, #0]
    a77c:	460c      	movne	r4, r1
    a77e:	e7eb      	b.n	a758 <_malloc_r+0x64>
    a780:	460c      	mov	r4, r1
    a782:	6849      	ldr	r1, [r1, #4]
    a784:	e7cc      	b.n	a720 <_malloc_r+0x2c>
    a786:	1cc4      	adds	r4, r0, #3
    a788:	f024 0403 	bic.w	r4, r4, #3
    a78c:	42a0      	cmp	r0, r4
    a78e:	d005      	beq.n	a79c <_malloc_r+0xa8>
    a790:	1a21      	subs	r1, r4, r0
    a792:	4630      	mov	r0, r6
    a794:	f000 f82e 	bl	a7f4 <_sbrk_r>
    a798:	3001      	adds	r0, #1
    a79a:	d0cf      	beq.n	a73c <_malloc_r+0x48>
    a79c:	6025      	str	r5, [r4, #0]
    a79e:	e7db      	b.n	a758 <_malloc_r+0x64>
    a7a0:	0001ac6c 	.word	0x0001ac6c
    a7a4:	0001ac70 	.word	0x0001ac70

0000a7a8 <_realloc_r>:
    a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a7aa:	4607      	mov	r7, r0
    a7ac:	4614      	mov	r4, r2
    a7ae:	460e      	mov	r6, r1
    a7b0:	b921      	cbnz	r1, a7bc <_realloc_r+0x14>
    a7b2:	4611      	mov	r1, r2
    a7b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    a7b8:	f7ff bf9c 	b.w	a6f4 <_malloc_r>
    a7bc:	b922      	cbnz	r2, a7c8 <_realloc_r+0x20>
    a7be:	f7ff ff4b 	bl	a658 <_free_r>
    a7c2:	4625      	mov	r5, r4
    a7c4:	4628      	mov	r0, r5
    a7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a7c8:	f000 f826 	bl	a818 <_malloc_usable_size_r>
    a7cc:	42a0      	cmp	r0, r4
    a7ce:	d20f      	bcs.n	a7f0 <_realloc_r+0x48>
    a7d0:	4621      	mov	r1, r4
    a7d2:	4638      	mov	r0, r7
    a7d4:	f7ff ff8e 	bl	a6f4 <_malloc_r>
    a7d8:	4605      	mov	r5, r0
    a7da:	2800      	cmp	r0, #0
    a7dc:	d0f2      	beq.n	a7c4 <_realloc_r+0x1c>
    a7de:	4631      	mov	r1, r6
    a7e0:	4622      	mov	r2, r4
    a7e2:	f7ff ff15 	bl	a610 <memcpy>
    a7e6:	4631      	mov	r1, r6
    a7e8:	4638      	mov	r0, r7
    a7ea:	f7ff ff35 	bl	a658 <_free_r>
    a7ee:	e7e9      	b.n	a7c4 <_realloc_r+0x1c>
    a7f0:	4635      	mov	r5, r6
    a7f2:	e7e7      	b.n	a7c4 <_realloc_r+0x1c>

0000a7f4 <_sbrk_r>:
    a7f4:	b538      	push	{r3, r4, r5, lr}
    a7f6:	4c06      	ldr	r4, [pc, #24]	; (a810 <_sbrk_r+0x1c>)
    a7f8:	2300      	movs	r3, #0
    a7fa:	4605      	mov	r5, r0
    a7fc:	4608      	mov	r0, r1
    a7fe:	6023      	str	r3, [r4, #0]
    a800:	f000 f992 	bl	ab28 <_sbrk>
    a804:	1c43      	adds	r3, r0, #1
    a806:	d102      	bne.n	a80e <_sbrk_r+0x1a>
    a808:	6823      	ldr	r3, [r4, #0]
    a80a:	b103      	cbz	r3, a80e <_sbrk_r+0x1a>
    a80c:	602b      	str	r3, [r5, #0]
    a80e:	bd38      	pop	{r3, r4, r5, pc}
    a810:	0001ad1c 	.word	0x0001ad1c

0000a814 <__malloc_lock>:
    a814:	4770      	bx	lr

0000a816 <__malloc_unlock>:
    a816:	4770      	bx	lr

0000a818 <_malloc_usable_size_r>:
    a818:	f851 3c04 	ldr.w	r3, [r1, #-4]
    a81c:	1f18      	subs	r0, r3, #4
    a81e:	2b00      	cmp	r3, #0
    a820:	bfbc      	itt	lt
    a822:	580b      	ldrlt	r3, [r1, r0]
    a824:	18c0      	addlt	r0, r0, r3
    a826:	4770      	bx	lr

0000a828 <__aeabi_uldivmod>:
    a828:	b953      	cbnz	r3, a840 <__aeabi_uldivmod+0x18>
    a82a:	b94a      	cbnz	r2, a840 <__aeabi_uldivmod+0x18>
    a82c:	2900      	cmp	r1, #0
    a82e:	bf08      	it	eq
    a830:	2800      	cmpeq	r0, #0
    a832:	bf1c      	itt	ne
    a834:	f04f 31ff 	movne.w	r1, #4294967295
    a838:	f04f 30ff 	movne.w	r0, #4294967295
    a83c:	f000 b972 	b.w	ab24 <__aeabi_idiv0>
    a840:	f1ad 0c08 	sub.w	ip, sp, #8
    a844:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    a848:	f000 f806 	bl	a858 <__udivmoddi4>
    a84c:	f8dd e004 	ldr.w	lr, [sp, #4]
    a850:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    a854:	b004      	add	sp, #16
    a856:	4770      	bx	lr

0000a858 <__udivmoddi4>:
    a858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a85c:	9e08      	ldr	r6, [sp, #32]
    a85e:	4604      	mov	r4, r0
    a860:	4688      	mov	r8, r1
    a862:	2b00      	cmp	r3, #0
    a864:	d14b      	bne.n	a8fe <__udivmoddi4+0xa6>
    a866:	428a      	cmp	r2, r1
    a868:	4615      	mov	r5, r2
    a86a:	d967      	bls.n	a93c <__udivmoddi4+0xe4>
    a86c:	fab2 f282 	clz	r2, r2
    a870:	b14a      	cbz	r2, a886 <__udivmoddi4+0x2e>
    a872:	f1c2 0720 	rsb	r7, r2, #32
    a876:	fa01 f302 	lsl.w	r3, r1, r2
    a87a:	fa20 f707 	lsr.w	r7, r0, r7
    a87e:	4095      	lsls	r5, r2
    a880:	ea47 0803 	orr.w	r8, r7, r3
    a884:	4094      	lsls	r4, r2
    a886:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    a88a:	0c23      	lsrs	r3, r4, #16
    a88c:	fbb8 f7fe 	udiv	r7, r8, lr
    a890:	fa1f fc85 	uxth.w	ip, r5
    a894:	fb0e 8817 	mls	r8, lr, r7, r8
    a898:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
    a89c:	fb07 f10c 	mul.w	r1, r7, ip
    a8a0:	4299      	cmp	r1, r3
    a8a2:	d909      	bls.n	a8b8 <__udivmoddi4+0x60>
    a8a4:	18eb      	adds	r3, r5, r3
    a8a6:	f107 30ff 	add.w	r0, r7, #4294967295
    a8aa:	f080 811b 	bcs.w	aae4 <__udivmoddi4+0x28c>
    a8ae:	4299      	cmp	r1, r3
    a8b0:	f240 8118 	bls.w	aae4 <__udivmoddi4+0x28c>
    a8b4:	3f02      	subs	r7, #2
    a8b6:	442b      	add	r3, r5
    a8b8:	1a5b      	subs	r3, r3, r1
    a8ba:	b2a4      	uxth	r4, r4
    a8bc:	fbb3 f0fe 	udiv	r0, r3, lr
    a8c0:	fb0e 3310 	mls	r3, lr, r0, r3
    a8c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    a8c8:	fb00 fc0c 	mul.w	ip, r0, ip
    a8cc:	45a4      	cmp	ip, r4
    a8ce:	d909      	bls.n	a8e4 <__udivmoddi4+0x8c>
    a8d0:	192c      	adds	r4, r5, r4
    a8d2:	f100 33ff 	add.w	r3, r0, #4294967295
    a8d6:	f080 8107 	bcs.w	aae8 <__udivmoddi4+0x290>
    a8da:	45a4      	cmp	ip, r4
    a8dc:	f240 8104 	bls.w	aae8 <__udivmoddi4+0x290>
    a8e0:	3802      	subs	r0, #2
    a8e2:	442c      	add	r4, r5
    a8e4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
    a8e8:	eba4 040c 	sub.w	r4, r4, ip
    a8ec:	2700      	movs	r7, #0
    a8ee:	b11e      	cbz	r6, a8f8 <__udivmoddi4+0xa0>
    a8f0:	40d4      	lsrs	r4, r2
    a8f2:	2300      	movs	r3, #0
    a8f4:	e9c6 4300 	strd	r4, r3, [r6]
    a8f8:	4639      	mov	r1, r7
    a8fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a8fe:	428b      	cmp	r3, r1
    a900:	d909      	bls.n	a916 <__udivmoddi4+0xbe>
    a902:	2e00      	cmp	r6, #0
    a904:	f000 80eb 	beq.w	aade <__udivmoddi4+0x286>
    a908:	2700      	movs	r7, #0
    a90a:	e9c6 0100 	strd	r0, r1, [r6]
    a90e:	4638      	mov	r0, r7
    a910:	4639      	mov	r1, r7
    a912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a916:	fab3 f783 	clz	r7, r3
    a91a:	2f00      	cmp	r7, #0
    a91c:	d147      	bne.n	a9ae <__udivmoddi4+0x156>
    a91e:	428b      	cmp	r3, r1
    a920:	d302      	bcc.n	a928 <__udivmoddi4+0xd0>
    a922:	4282      	cmp	r2, r0
    a924:	f200 80fa 	bhi.w	ab1c <__udivmoddi4+0x2c4>
    a928:	1a84      	subs	r4, r0, r2
    a92a:	eb61 0303 	sbc.w	r3, r1, r3
    a92e:	2001      	movs	r0, #1
    a930:	4698      	mov	r8, r3
    a932:	2e00      	cmp	r6, #0
    a934:	d0e0      	beq.n	a8f8 <__udivmoddi4+0xa0>
    a936:	e9c6 4800 	strd	r4, r8, [r6]
    a93a:	e7dd      	b.n	a8f8 <__udivmoddi4+0xa0>
    a93c:	b902      	cbnz	r2, a940 <__udivmoddi4+0xe8>
    a93e:	deff      	udf	#255	; 0xff
    a940:	fab2 f282 	clz	r2, r2
    a944:	2a00      	cmp	r2, #0
    a946:	f040 808f 	bne.w	aa68 <__udivmoddi4+0x210>
    a94a:	1b49      	subs	r1, r1, r5
    a94c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    a950:	fa1f f885 	uxth.w	r8, r5
    a954:	2701      	movs	r7, #1
    a956:	fbb1 fcfe 	udiv	ip, r1, lr
    a95a:	0c23      	lsrs	r3, r4, #16
    a95c:	fb0e 111c 	mls	r1, lr, ip, r1
    a960:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    a964:	fb08 f10c 	mul.w	r1, r8, ip
    a968:	4299      	cmp	r1, r3
    a96a:	d907      	bls.n	a97c <__udivmoddi4+0x124>
    a96c:	18eb      	adds	r3, r5, r3
    a96e:	f10c 30ff 	add.w	r0, ip, #4294967295
    a972:	d202      	bcs.n	a97a <__udivmoddi4+0x122>
    a974:	4299      	cmp	r1, r3
    a976:	f200 80cd 	bhi.w	ab14 <__udivmoddi4+0x2bc>
    a97a:	4684      	mov	ip, r0
    a97c:	1a59      	subs	r1, r3, r1
    a97e:	b2a3      	uxth	r3, r4
    a980:	fbb1 f0fe 	udiv	r0, r1, lr
    a984:	fb0e 1410 	mls	r4, lr, r0, r1
    a988:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    a98c:	fb08 f800 	mul.w	r8, r8, r0
    a990:	45a0      	cmp	r8, r4
    a992:	d907      	bls.n	a9a4 <__udivmoddi4+0x14c>
    a994:	192c      	adds	r4, r5, r4
    a996:	f100 33ff 	add.w	r3, r0, #4294967295
    a99a:	d202      	bcs.n	a9a2 <__udivmoddi4+0x14a>
    a99c:	45a0      	cmp	r8, r4
    a99e:	f200 80b6 	bhi.w	ab0e <__udivmoddi4+0x2b6>
    a9a2:	4618      	mov	r0, r3
    a9a4:	eba4 0408 	sub.w	r4, r4, r8
    a9a8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    a9ac:	e79f      	b.n	a8ee <__udivmoddi4+0x96>
    a9ae:	f1c7 0c20 	rsb	ip, r7, #32
    a9b2:	40bb      	lsls	r3, r7
    a9b4:	fa22 fe0c 	lsr.w	lr, r2, ip
    a9b8:	ea4e 0e03 	orr.w	lr, lr, r3
    a9bc:	fa01 f407 	lsl.w	r4, r1, r7
    a9c0:	fa20 f50c 	lsr.w	r5, r0, ip
    a9c4:	fa21 f30c 	lsr.w	r3, r1, ip
    a9c8:	ea4f 481e 	mov.w	r8, lr, lsr #16
    a9cc:	4325      	orrs	r5, r4
    a9ce:	fbb3 f9f8 	udiv	r9, r3, r8
    a9d2:	0c2c      	lsrs	r4, r5, #16
    a9d4:	fb08 3319 	mls	r3, r8, r9, r3
    a9d8:	fa1f fa8e 	uxth.w	sl, lr
    a9dc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    a9e0:	fb09 f40a 	mul.w	r4, r9, sl
    a9e4:	429c      	cmp	r4, r3
    a9e6:	fa02 f207 	lsl.w	r2, r2, r7
    a9ea:	fa00 f107 	lsl.w	r1, r0, r7
    a9ee:	d90b      	bls.n	aa08 <__udivmoddi4+0x1b0>
    a9f0:	eb1e 0303 	adds.w	r3, lr, r3
    a9f4:	f109 30ff 	add.w	r0, r9, #4294967295
    a9f8:	f080 8087 	bcs.w	ab0a <__udivmoddi4+0x2b2>
    a9fc:	429c      	cmp	r4, r3
    a9fe:	f240 8084 	bls.w	ab0a <__udivmoddi4+0x2b2>
    aa02:	f1a9 0902 	sub.w	r9, r9, #2
    aa06:	4473      	add	r3, lr
    aa08:	1b1b      	subs	r3, r3, r4
    aa0a:	b2ad      	uxth	r5, r5
    aa0c:	fbb3 f0f8 	udiv	r0, r3, r8
    aa10:	fb08 3310 	mls	r3, r8, r0, r3
    aa14:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
    aa18:	fb00 fa0a 	mul.w	sl, r0, sl
    aa1c:	45a2      	cmp	sl, r4
    aa1e:	d908      	bls.n	aa32 <__udivmoddi4+0x1da>
    aa20:	eb1e 0404 	adds.w	r4, lr, r4
    aa24:	f100 33ff 	add.w	r3, r0, #4294967295
    aa28:	d26b      	bcs.n	ab02 <__udivmoddi4+0x2aa>
    aa2a:	45a2      	cmp	sl, r4
    aa2c:	d969      	bls.n	ab02 <__udivmoddi4+0x2aa>
    aa2e:	3802      	subs	r0, #2
    aa30:	4474      	add	r4, lr
    aa32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    aa36:	fba0 8902 	umull	r8, r9, r0, r2
    aa3a:	eba4 040a 	sub.w	r4, r4, sl
    aa3e:	454c      	cmp	r4, r9
    aa40:	46c2      	mov	sl, r8
    aa42:	464b      	mov	r3, r9
    aa44:	d354      	bcc.n	aaf0 <__udivmoddi4+0x298>
    aa46:	d051      	beq.n	aaec <__udivmoddi4+0x294>
    aa48:	2e00      	cmp	r6, #0
    aa4a:	d069      	beq.n	ab20 <__udivmoddi4+0x2c8>
    aa4c:	ebb1 050a 	subs.w	r5, r1, sl
    aa50:	eb64 0403 	sbc.w	r4, r4, r3
    aa54:	fa04 fc0c 	lsl.w	ip, r4, ip
    aa58:	40fd      	lsrs	r5, r7
    aa5a:	40fc      	lsrs	r4, r7
    aa5c:	ea4c 0505 	orr.w	r5, ip, r5
    aa60:	e9c6 5400 	strd	r5, r4, [r6]
    aa64:	2700      	movs	r7, #0
    aa66:	e747      	b.n	a8f8 <__udivmoddi4+0xa0>
    aa68:	f1c2 0320 	rsb	r3, r2, #32
    aa6c:	fa20 f703 	lsr.w	r7, r0, r3
    aa70:	4095      	lsls	r5, r2
    aa72:	fa01 f002 	lsl.w	r0, r1, r2
    aa76:	fa21 f303 	lsr.w	r3, r1, r3
    aa7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    aa7e:	4338      	orrs	r0, r7
    aa80:	0c01      	lsrs	r1, r0, #16
    aa82:	fbb3 f7fe 	udiv	r7, r3, lr
    aa86:	fa1f f885 	uxth.w	r8, r5
    aa8a:	fb0e 3317 	mls	r3, lr, r7, r3
    aa8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    aa92:	fb07 f308 	mul.w	r3, r7, r8
    aa96:	428b      	cmp	r3, r1
    aa98:	fa04 f402 	lsl.w	r4, r4, r2
    aa9c:	d907      	bls.n	aaae <__udivmoddi4+0x256>
    aa9e:	1869      	adds	r1, r5, r1
    aaa0:	f107 3cff 	add.w	ip, r7, #4294967295
    aaa4:	d22f      	bcs.n	ab06 <__udivmoddi4+0x2ae>
    aaa6:	428b      	cmp	r3, r1
    aaa8:	d92d      	bls.n	ab06 <__udivmoddi4+0x2ae>
    aaaa:	3f02      	subs	r7, #2
    aaac:	4429      	add	r1, r5
    aaae:	1acb      	subs	r3, r1, r3
    aab0:	b281      	uxth	r1, r0
    aab2:	fbb3 f0fe 	udiv	r0, r3, lr
    aab6:	fb0e 3310 	mls	r3, lr, r0, r3
    aaba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    aabe:	fb00 f308 	mul.w	r3, r0, r8
    aac2:	428b      	cmp	r3, r1
    aac4:	d907      	bls.n	aad6 <__udivmoddi4+0x27e>
    aac6:	1869      	adds	r1, r5, r1
    aac8:	f100 3cff 	add.w	ip, r0, #4294967295
    aacc:	d217      	bcs.n	aafe <__udivmoddi4+0x2a6>
    aace:	428b      	cmp	r3, r1
    aad0:	d915      	bls.n	aafe <__udivmoddi4+0x2a6>
    aad2:	3802      	subs	r0, #2
    aad4:	4429      	add	r1, r5
    aad6:	1ac9      	subs	r1, r1, r3
    aad8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
    aadc:	e73b      	b.n	a956 <__udivmoddi4+0xfe>
    aade:	4637      	mov	r7, r6
    aae0:	4630      	mov	r0, r6
    aae2:	e709      	b.n	a8f8 <__udivmoddi4+0xa0>
    aae4:	4607      	mov	r7, r0
    aae6:	e6e7      	b.n	a8b8 <__udivmoddi4+0x60>
    aae8:	4618      	mov	r0, r3
    aaea:	e6fb      	b.n	a8e4 <__udivmoddi4+0x8c>
    aaec:	4541      	cmp	r1, r8
    aaee:	d2ab      	bcs.n	aa48 <__udivmoddi4+0x1f0>
    aaf0:	ebb8 0a02 	subs.w	sl, r8, r2
    aaf4:	eb69 020e 	sbc.w	r2, r9, lr
    aaf8:	3801      	subs	r0, #1
    aafa:	4613      	mov	r3, r2
    aafc:	e7a4      	b.n	aa48 <__udivmoddi4+0x1f0>
    aafe:	4660      	mov	r0, ip
    ab00:	e7e9      	b.n	aad6 <__udivmoddi4+0x27e>
    ab02:	4618      	mov	r0, r3
    ab04:	e795      	b.n	aa32 <__udivmoddi4+0x1da>
    ab06:	4667      	mov	r7, ip
    ab08:	e7d1      	b.n	aaae <__udivmoddi4+0x256>
    ab0a:	4681      	mov	r9, r0
    ab0c:	e77c      	b.n	aa08 <__udivmoddi4+0x1b0>
    ab0e:	3802      	subs	r0, #2
    ab10:	442c      	add	r4, r5
    ab12:	e747      	b.n	a9a4 <__udivmoddi4+0x14c>
    ab14:	f1ac 0c02 	sub.w	ip, ip, #2
    ab18:	442b      	add	r3, r5
    ab1a:	e72f      	b.n	a97c <__udivmoddi4+0x124>
    ab1c:	4638      	mov	r0, r7
    ab1e:	e708      	b.n	a932 <__udivmoddi4+0xda>
    ab20:	4637      	mov	r7, r6
    ab22:	e6e9      	b.n	a8f8 <__udivmoddi4+0xa0>

0000ab24 <__aeabi_idiv0>:
    ab24:	4770      	bx	lr
    ab26:	bf00      	nop

0000ab28 <_sbrk>:
    ab28:	4b04      	ldr	r3, [pc, #16]	; (ab3c <_sbrk+0x14>)
    ab2a:	6819      	ldr	r1, [r3, #0]
    ab2c:	4602      	mov	r2, r0
    ab2e:	b909      	cbnz	r1, ab34 <_sbrk+0xc>
    ab30:	4903      	ldr	r1, [pc, #12]	; (ab40 <_sbrk+0x18>)
    ab32:	6019      	str	r1, [r3, #0]
    ab34:	6818      	ldr	r0, [r3, #0]
    ab36:	4402      	add	r2, r0
    ab38:	601a      	str	r2, [r3, #0]
    ab3a:	4770      	bx	lr
    ab3c:	0001ac74 	.word	0x0001ac74
    ab40:	0001ad20 	.word	0x0001ad20

0000ab44 <_exit>:
    ab44:	e7fe      	b.n	ab44 <_exit>

Disassembly of section .fini:

0000ab48 <_fini>:
    ab48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ab4a:	bf00      	nop
    ab4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ab4e:	bc08      	pop	{r3}
    ab50:	469e      	mov	lr, r3
    ab52:	4770      	bx	lr
