Created 2023-01-27 12:17:35.414094

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = finfet
  switch_type = pass_transistor
  vdd = 0.9
  vsram = 1.1
  vsram_n = 0.0
  gate_length = 20
  min_tran_width = 47
  min_width_tran_area = 13277
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/ptm_20nm_finfet_hp.l
  model_library = 20NM_FINFET_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        0.906        109.7        107.4        109.7        33.68000000000001     
  sb_mux(with sram)             1.278        109.7        107.4        109.7        33.68000000000001     
  cb_mux                        1.391        83.76        82.96        83.76        9.565000000000001
  cb_mux(with sram)             2.241        83.76        82.96        83.76        9.565000000000001
  local_mux                     0.582        48.7         46.15        48.7         2.8360000000000003
  local_mux(with sram)          1.113        48.7         46.15        48.7         2.8360000000000003
  local_ble_output(with sram)   0.359        69.27        69.01        69.27        5.383
  general_ble_output(with sram) 0.272        19.2         18.55        19.2         3.555
  ff                            0.706        n/a          n/a          n/a          n/a
  lut (with sram)               11.845       96.05        95.88        96.05        n/a                   
  lut_a                         n/a          92.61        92.61        89.36        10.21                 
  lut_a_driver                  0.158        11.5         11.31        11.5         4.963                 
  lut_a_driver_not              0.236        15.01        14.13        15.01        4.563000000000001     
  lut_b                         n/a          89.7         89.7         86.05        10.14                 
  lut_b_driver                  0.158        9.829        9.826        9.829        3.133                 
  lut_b_driver_not              0.214        14.47        13.13        14.47        3.156                 
  lut_c                         n/a          80.03        80.03        76.67        9.937000000000001     
  lut_c_driver                  0.602        22.58        21.66        22.58        5.947                 
  lut_c_driver_not              0.206        26.96        26.61        26.96        1.846                 
  lut_d                         n/a          42.24        42.24        38.84        7.151                 
  lut_d_driver                  0.107        9.631        9.437        9.631        2.02                  
  lut_d_driver_not              0.135        15.12        14.54        15.12        1.954                 
  lut_e                         n/a          38.59        38.59        34.05        6.8549999999999995    
  lut_e_driver                  0.076        9.42         8.671        9.42         1.093                 
  lut_e_driver_not              0.108        16.22        15.79        16.22        1.179                 
  lut_f                         n/a          33.18        33.18        27.19        6.451                 
  lut_f_driver                  0.076        7.663        7.199        7.663        0.9462                
  lut_f_driver_not              0.118        13.17        11.76        13.17        1.234                 


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              517.407             100%
  LUT               140.402             27.136%
  FF                7.056               1.364%
  BLE output        9.035               1.746%
  Local mux         66.772              12.905%
  Connection block  89.635              17.324%
  Switch block      204.508             39.525%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.097e-10
  T_ipin_cblock (connection block mux)            8.376e-11
  CLB input -> BLE input (local CLB routing)      4.87e-11
  LUT output -> BLE input (local feedback)        6.927e-11
  LUT output -> CLB output (logic block output)   1.92e-11
  lut_a                                           1.0762e-10
  lut_b                                           1.0417e-10
  lut_c                                           1.0699e-10
  lut_d                                           5.7359999999999996e-11
  lut_e                                           5.481e-11
  lut_f                                           4.635e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            16815.89124124301
  ipin_mux_trans_size (connection block mux)      1.066
  mux_trans_size (routing switch)                 1.7554520189781084
  buf_size (routing switch)                       38.285289269036404

  SUMMARY
  -------
  Tile Area                            517.41 um^2
  Representative Critical Path Delay   77.01 ps
  Cost (area^1 x delay^1)              0.03985

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 88243
Total time elapsed: 6 hours 5 minutes 7 seconds


