C:\lscc\iCEcube2.2017.01\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt"   -part iCE5LP2K  -package SG48    -maxfan 10000 -RWCheckOnRam 0 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\report\template_project_fpga_mapper.xml"  -flow mapping  -multisrs  -oedif  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.edf"   -autoconstraint  -freq 1.000   "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd"  -sap  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap"  -otap  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.tap"  -omap  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.map"  -devicelib  C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v  -sap  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap"  -ologparam  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\syntmp\template_project.plg"  -osyn  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.srm"  -prjdir  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\"  -prjname  template_project_syn  -log  "K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\template_project_fpga_mapper.srr" 
rc:1 success:1 runtime:2
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.edf|io:o|time:1500116117|size:5861|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synwork\template_project_prem.srd|io:i|time:1500116115|size:2129|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap|io:o|time:1500116116|size:117|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.tap|io:o|time:0|size:0|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.map|io:o|time:1500116118|size:28|exec:0
file:C:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v|io:i|time:1499011092|size:224837|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.sap|io:o|time:1500116116|size:117|exec:0
file:"K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\syntmp\template_project.plg"|io:o|time:0|size:0|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\template_project.srm|io:o|time:1500116117|size:2539|exec:0
file:K:\Drive\Projects\Lattice FPGA\Projects\template_project\template_project\template_project_Implmnt\synlog\template_project_fpga_mapper.srr|io:o|time:1500116118|size:9576|exec:0
file:C:\lscc\iCEcube2.2017.01\synpbase\bin\m_generic.exe|io:i|time:1499011074|size:17853440|exec:1
file:C:\lscc\iCEcube2.2017.01\synpbase\bin64\m_generic.exe|io:i|time:1499011082|size:32355840|exec:1
