# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/e147/xlconstant.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/7621/hdl/preamble.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/7621/hdl/Preamble_v0_1_S00_AXI.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/7621/hdl/Preamble_v0_1_S00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/7621/hdl/Preamble_v0_1_M00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/7621/hdl/Preamble_v0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_Preamble_0_0/sim/design_1_Preamble_0_0.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/frame_counter.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/Pilot_Top.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_S00_AXI.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_S00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_M00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_Pilot_Insertion_0_0/sim/design_1_Pilot_Insertion_0_0.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/8cd5/hdl/controller.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1_S00_AXI.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1_M00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_FFT_Controller_0_1/sim/design_1_FFT_Controller_0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_2.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_Top.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_S00_AXI.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_S00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_M00_AXIS.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_QAM_Modulator_0_1/sim/design_1_QAM_Modulator_0_1.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../ofdm_baseband.srcs/sim_1/new/baseband_tb_load.v" --include "../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
