Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Created a new design.
'BA_NAME' set to 'cyq_SSD2_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\Study\LiberoProjects\J3122008883_SLC\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'D:/Study/LiberoProjects/J3122008883_SLC/designer/impl1'
'BA_DIR' set to 'D:/Study/LiberoProjects/J3122008883_SLC/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'cyq_SSD2.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   D:\Study\LiberoProjects\J3122008883_SLC\synthesis\cyq_SSD2.edn

The Import command succeeded ( 00:00:00 )
Design saved to file cyq_SSD2.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P060
Package     : 100 VQFP
Source      : D:\Study\LiberoProjects\J3122008883_SLC\synthesis\cyq_SSD2.edn
Format      : EDIF
Topcell     : cyq_SSD2
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

Warning: CMP503: Remapped 1 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:     10  Total:   1536   (0.65%)
    IO (W/ clocks)             Used:     13  Total:     71   (18.31%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      4   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 8            | 8
    SEQ     | 2            | 2

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 2             | 0            | 0
    Output I/O                            | 11            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 2     | 11     | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  13 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    1       SET/RESET_NET Net   : Aclr_c_i
                          Driver: Aclr_pad_RNIMJ6D

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    2       CLK_NET       Net   : Clk_c
                          Driver: Clk_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : Q_net_0[0]
                          Driver: counter_0/DFN1C1_NU_0
    6       INT_NET       Net   : Q_net_0[1]
                          Driver: counter_0/DFN1E1C1_NU_1/U1
    3       INT_NET       Net   : Y_net_2[0]
                          Driver: cyq_74HC138_0/un8_Y_3_0
    2       SET/RESET_NET Net   : Aclr_c_i
                          Driver: Aclr_pad_RNIMJ6D
    1       INT_NET       Net   : un8_Y_0
                          Driver: cyq_74HC138_0/un8_Y_0
    1       INT_NET       Net   : un8_Y_1_0
                          Driver: cyq_74HC138_0/un8_Y_1_0
    1       INT_NET       Net   : un8_Y_2_0
                          Driver: cyq_74HC138_0/un8_Y_2_0
    1       INT_NET       Net   : Aclr_c
                          Driver: Aclr_pad
    1       INT_NET       Net   : counter_0/INV_1_Y
                          Driver: counter_0/INV_1
    1       INT_NET       Net   : counter_0/INV_0_Y
                          Driver: counter_0/INV_0

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : Q_net_0[0]
                          Driver: counter_0/DFN1C1_NU_0
    6       INT_NET       Net   : Q_net_0[1]
                          Driver: counter_0/DFN1E1C1_NU_1/U1
    3       INT_NET       Net   : Y_net_2[0]
                          Driver: cyq_74HC138_0/un8_Y_3_0
    2       INT_NET       Net   : Aclr_c
                          Driver: Aclr_pad
    1       INT_NET       Net   : un8_Y_0
                          Driver: cyq_74HC138_0/un8_Y_0
    1       INT_NET       Net   : un8_Y_1_0
                          Driver: cyq_74HC138_0/un8_Y_1_0
    1       INT_NET       Net   : un8_Y_2_0
                          Driver: cyq_74HC138_0/un8_Y_2_0
    1       INT_NET       Net   : counter_0/DFN1E1C1_NU_1/Y
                          Driver: counter_0/DFN1E1C1_NU_1/U0

The Compile command succeeded ( 00:00:00 )
Wrote status report to file: cyq_SSD2_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: cyq_SSD2_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: cyq_SSD2_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file D:\Study\LiberoProjects\J3122008883_SLC\designer\impl1\cyq_SSD2.adb.

The Execute Script command succeeded ( 00:00:05 )
Design closed.

