#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 27 10:15:41 2024
# Process ID: 11372
# Current directory: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex
# Command line: vivado.exe -notrace -source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/JESD/JESD.srcs/sources_1/ip/jesd204_0/jesd204_0_ex.tcl
# Log file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/vivado.log
# Journal file: d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/JESD/JESD.srcs/sources_1/ip/jesd204_0/jesd204_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 772.359 ; gain = 157.695
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/axiLite_interface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/commonDbgCtrl.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/drpChannelMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/drpCommonMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/phyAxiConfig.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/phyCoreCtrlInterface_hshk_pls_gen.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/phyCoreCtrlInterface_sync.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/phyCoreCtrlInterface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/transDbgCtrl_async.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/transDbgCtrl_rx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/transDbgCtrl_tx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_7series_gtx_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_7series_gth_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_7series_gtp_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/sync_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_reset_control_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_block_sync_sm_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_block_wrapper_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_ooc_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_block_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_clock_group_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xsim/jesd204_phy_clocks_xdc.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/axiLite_interface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/commonDbgCtrl.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/drpChannelMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/drpCommonMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/phyAxiConfig.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/phyCoreCtrlInterface_hshk_pls_gen.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/phyCoreCtrlInterface_sync.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/phyCoreCtrlInterface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/transDbgCtrl_async.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/transDbgCtrl_rx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/transDbgCtrl_tx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_7series_gtx_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_7series_gth_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_7series_gtp_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/sync_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_reset_control_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_block_sync_sm_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_block_wrapper_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_ooc_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_block_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_clock_group_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/modelsim/jesd204_phy_clocks_xdc.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/axiLite_interface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/commonDbgCtrl.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/drpChannelMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/drpCommonMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/phyAxiConfig.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/phyCoreCtrlInterface_hshk_pls_gen.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/phyCoreCtrlInterface_sync.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/phyCoreCtrlInterface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/transDbgCtrl_async.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/transDbgCtrl_rx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/transDbgCtrl_tx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_7series_gtx_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_7series_gth_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_7series_gtp_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/sync_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_reset_control_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_block_sync_sm_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_block_wrapper_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_ooc_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_block_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_clock_group_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/questa/jesd204_phy_clocks_xdc.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_0.sh'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/axiLite_interface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/commonDbgCtrl.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/drpChannelMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/drpCommonMailbox.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/phyAxiConfig.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/phyCoreCtrlInterface_hshk_pls_gen.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/phyCoreCtrlInterface_sync.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/phyCoreCtrlInterface.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/transDbgCtrl_async.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/transDbgCtrl_rx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/transDbgCtrl_tx.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_7series_gtx_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_7series_gth_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_7series_gtp_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/sync_block_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_csl_in_core.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_reset_control_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_block_sync_sm_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_block_wrapper_v.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_ooc_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_block_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_clock_group_xdc.txt'
INFO: [SIM-utils-43] Exported 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/ies/jesd204_phy_clocks_xdc.txt'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/vcs/jesd204_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/riviera/jesd204_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/activehdl/jesd204_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.ip_user_files/sim_scripts/jesd204_0/xcelium/jesd204_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 825.355 ; gain = 47.918
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj demo_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_init
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_support
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_refclk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1443]
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_clk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1444]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_refclk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1446]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_clk_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1447]
INFO: [VRFC 10-2458] undeclared symbol common1_qpll_lock_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1566]
INFO: [VRFC 10-2458] undeclared symbol common0_qpll_lock_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v:1585]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy_gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_support
INFO: [VRFC 10-2458] undeclared symbol tx_reset_done, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_support.v:880]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_register_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:501]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:502]
INFO: [VRFC 10-2458] undeclared symbol timeout_i, assumed default net type wire [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v:518]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_count_err.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_count_err
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_reset_block
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_example_design
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_sig_chk
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:315]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:316]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:321]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:322]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:327]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:328]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:333]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:334]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:339]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:340]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:345]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_sig_chk.v:346]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/jesd204_0_transport_layer_demapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jesd204_0_transport_layer_demapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/imports/demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 825.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto df4b75103dd241fbb6ba885cb00c5c23 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L jesd204_v7_2_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 825.355 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 825.355 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path D:/NEW/TYUT/modelsim10.6/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/NEW/TYUT/modelsim10.6/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/NEW/TYUT/Vivado/Vivado_library/modelsim.ini' copied to run dir:'d:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/modelsim'
Reading D:/NEW/TYUT/modelsim10.6/tcl/vsim/pref.tcl

# 10.6d

# do {demo_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:11:44 on Mar 27,2024
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../imports" ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_tx_startup_fsm.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_rx_startup_fsm.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_init.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_cpll_railing.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_gt.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt_multi_gt.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt/example_design/jesd204_0_phy_gt_sync_block.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/ip_0/jesd204_0_phy_gt.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_block.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_sync_block.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_support.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gt_common_wrapper.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy_gtwizard_0_common.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/ip_0/synth/jesd204_0_phy.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_clocking.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_support.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_block.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_address_decoder.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_register_decode.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_axi_lite_ipif.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_counter_f.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_pselect_f.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/axi_ipif/jesd204_0_slave_attachment.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_count_err.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0_reset_block.v ../../../../jesd204_0_ex.srcs/sources_1/ip/jesd204_0/synth/jesd204_0.v ../../../../imports/jesd204_0_example_design.v ../../../../imports/jesd204_0_sig_chk.v ../../../../imports/jesd204_0_transport_layer_demapper.v ../../../../imports/demo_tb.v 
# -- Compiling module jesd204_0_phy_gt_TX_STARTUP_FSM
# -- Compiling module jesd204_0_phy_gt_RX_STARTUP_FSM
# -- Compiling module jesd204_0_phy_gt_init
# -- Compiling module jesd204_0_phy_gt_cpll_railing
# -- Compiling module jesd204_0_phy_gt_GT
# -- Compiling module jesd204_0_phy_gt_multi_gt
# -- Compiling module jesd204_0_phy_gt_sync_block
# -- Compiling module jesd204_0_phy_gt
# -- Compiling module jesd204_0_phy_block
# -- Compiling module jesd204_0_phy_sync_block
# -- Compiling module jesd204_0_phy_support
# -- Compiling module jesd204_0_phy_gt_common_wrapper
# -- Compiling module jesd204_0_phy_gtwizard_0_common
# -- Compiling module jesd204_0_phy
# -- Compiling module jesd204_0_clocking
# -- Compiling module jesd204_0_support
# -- Compiling module jesd204_0_block
# -- Compiling module jesd204_0_address_decoder
# -- Compiling module jesd204_0_register_decode
# -- Compiling module jesd204_0_axi_lite_ipif
# -- Compiling module jesd204_0_counter_f
# -- Compiling module jesd204_0_pselect_f
# -- Compiling module jesd204_0_slave_attachment
# -- Compiling module jesd204_0_count_err
# -- Compiling module jesd204_0_reset_block
# -- Compiling module jesd204_0
# -- Compiling module jesd204_0_example_design
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(333): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(334): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(339): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(340): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(345): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ../../../../imports/jesd204_0_sig_chk.v(346): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module jesd204_0_sig_chk
# -- Compiling module jesd204_0_transport_layer_demapper
# -- Compiling module demo_tb
# 
# Top level modules:
# 	demo_tb
# End time: 11:11:44 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 11:11:44 on Mar 27,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:11:44 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 843.258 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '6' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'd:/NEW/TYUT/FPGA/Code/2_Exercises/SignalProcessing/jesd204_0_ex/jesd204_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=9096)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 843.258 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 11:20:29 2024...
