Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 00:25:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_51/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.810      -21.862                     37                 1475       -0.082       -0.885                     34                 1475        1.725        0.000                       0                  1455  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.810      -21.862                     37                 1475       -0.082       -0.885                     34                 1475        1.725        0.000                       0                  1455  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           37  Failing Endpoints,  Worst Slack       -0.810ns,  Total Violation      -21.862ns
Hold  :           34  Failing Endpoints,  Worst Slack       -0.082ns,  Total Violation       -0.885ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 genblk1[32].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.066ns (45.080%)  route 2.517ns (54.920%))
  Logic Levels:           20  (CARRY8=11 LUT2=9)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 5.909 - 4.000 ) 
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.471ns (routing 0.629ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.574ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, estimated)     1.471     2.417    genblk1[32].reg_in/clk_IBUF_BUFG
    SLICE_X104Y526       FDRE                                         r  genblk1[32].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y526       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.494 r  genblk1[32].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.146     2.640    conv/mul18/O33[3]
    SLICE_X105Y526       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.728 r  conv/mul18/reg_out[0]_i_367/O
                         net (fo=1, routed)           0.010     2.738    conv/mul18/reg_out[0]_i_367_n_0
    SLICE_X105Y526       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.934 r  conv/mul18/reg_out_reg[0]_i_161/O[5]
                         net (fo=2, estimated)        0.358     3.292    conv/add000087/out0_2[5]
    SLICE_X108Y524       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     3.343 r  conv/add000087/reg_out[0]_i_799/O
                         net (fo=1, routed)           0.022     3.365    conv/add000087/reg_out[0]_i_799_n_0
    SLICE_X108Y524       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.503 r  conv/add000087/reg_out_reg[0]_i_552/O[7]
                         net (fo=1, estimated)        0.335     3.838    conv/add000087/reg_out_reg[0]_i_552_n_8
    SLICE_X105Y524       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.874 r  conv/add000087/reg_out[0]_i_316/O
                         net (fo=1, routed)           0.010     3.884    conv/add000087/reg_out[0]_i_316_n_0
    SLICE_X105Y524       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.999 r  conv/add000087/reg_out_reg[0]_i_140/CO[7]
                         net (fo=1, estimated)        0.026     4.025    conv/add000087/reg_out_reg[0]_i_140_n_0
    SLICE_X105Y525       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.101 r  conv/add000087/reg_out_reg[0]_i_306/O[1]
                         net (fo=2, estimated)        0.217     4.318    conv/add000087/reg_out_reg[0]_i_306_n_14
    SLICE_X104Y525       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     4.355 r  conv/add000087/reg_out[0]_i_313/O
                         net (fo=1, routed)           0.016     4.371    conv/add000087/reg_out[0]_i_313_n_0
    SLICE_X104Y525       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.608 r  conv/add000087/reg_out_reg[0]_i_131/O[5]
                         net (fo=2, estimated)        0.219     4.827    conv/add000087/reg_out_reg[0]_i_131_n_10
    SLICE_X104Y519       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.880 r  conv/add000087/reg_out[0]_i_132/O
                         net (fo=1, routed)           0.015     4.895    conv/add000087/reg_out[0]_i_132_n_0
    SLICE_X104Y519       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.012 r  conv/add000087/reg_out_reg[0]_i_53/CO[7]
                         net (fo=1, estimated)        0.026     5.038    conv/add000087/reg_out_reg[0]_i_53_n_0
    SLICE_X104Y520       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.094 r  conv/add000087/reg_out_reg[21]_i_34/O[0]
                         net (fo=1, estimated)        0.182     5.276    conv/add000087/reg_out_reg[21]_i_34_n_15
    SLICE_X103Y518       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.327 r  conv/add000087/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.010     5.337    conv/add000087/reg_out[21]_i_20_n_0
    SLICE_X103Y518       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.452 r  conv/add000087/reg_out_reg[21]_i_10/CO[7]
                         net (fo=1, estimated)        0.026     5.478    conv/add000087/reg_out_reg[21]_i_10_n_0
    SLICE_X103Y519       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.534 r  conv/add000087/reg_out_reg[21]_i_9/O[0]
                         net (fo=2, estimated)        0.227     5.761    conv/add000087/reg_out_reg[21]_i_9_n_15
    SLICE_X103Y522       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.797 r  conv/add000087/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.009     5.806    conv/add000087/reg_out[21]_i_14_n_0
    SLICE_X103Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.006 r  conv/add000087/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, estimated)        0.218     6.224    conv/add000087/reg_out_reg[21]_i_3_n_11
    SLICE_X102Y521       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     6.261 r  conv/add000087/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     6.286    conv/add000087/reg_out[21]_i_5_n_0
    SLICE_X102Y521       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.470 r  conv/add000087/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.131     6.601    reg_out/a[21]
    SLICE_X103Y521       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.711 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.289     7.000    reg_out/reg_out[21]_i_1_n_0
    SLICE_X103Y520       FDRE                                         r  reg_out/reg_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, estimated)     1.253     5.909    reg_out/clk_IBUF_BUFG
    SLICE_X103Y520       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.391     6.300    
                         clock uncertainty           -0.035     6.264    
    SLICE_X103Y520       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.190    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.190    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 -0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.082ns  (arrival time - required time)
  Source:                 demux/genblk1[114].z_reg[114][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[114].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.272ns (routing 0.574ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.629ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, estimated)     1.272     1.928    demux/clk_IBUF_BUFG
    SLICE_X104Y538       FDRE                                         r  demux/genblk1[114].z_reg[114][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y538       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.988 r  demux/genblk1[114].z_reg[114][3]/Q
                         net (fo=1, estimated)        0.109     2.097    genblk1[114].reg_in/D[3]
    SLICE_X105Y540       FDRE                                         r  genblk1[114].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1454, estimated)     1.516     2.462    genblk1[114].reg_in/clk_IBUF_BUFG
    SLICE_X105Y540       FDRE                                         r  genblk1[114].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.346     2.116    
    SLICE_X105Y540       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.178    genblk1[114].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X105Y540  genblk1[114].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X102Y518  demux/genblk1[20].z_reg[20][4]/C



