$date
	Mon Apr  4 17:25:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sign_Extension_tb $end
$var wire 8 ! out_sign [7:0] $end
$var reg 1 " clock $end
$var reg 3 # in_sign [2:0] $end
$scope module sign_data $end
$var wire 1 " clock $end
$var wire 3 $ in_sign [2:0] $end
$var reg 8 % out_sign [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#1
b11 !
b11 %
b11 #
b11 $
1"
#11
