#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 13 15:48:24 2024
# Process ID: 537347
# Current directory: /home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/dut/xsim_script.tcl}
# Log file: /home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [100.00%] @ "315505000"
// RTL Simulation : 2 / 10 [100.00%] @ "630875000"
// RTL Simulation : 3 / 10 [100.00%] @ "973115000"
// RTL Simulation : 4 / 10 [100.00%] @ "1315255000"
// RTL Simulation : 5 / 10 [100.00%] @ "1630625000"
// RTL Simulation : 6 / 10 [100.00%] @ "1945995000"
// RTL Simulation : 7 / 10 [100.00%] @ "2288235000"
// RTL Simulation : 8 / 10 [100.00%] @ "2603605000"
// RTL Simulation : 9 / 10 [100.00%] @ "2945745000"
// RTL Simulation : 10 / 10 [100.00%] @ "3261115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3261155 ns : File "/home/jjm469/ece6775/FINAL/final_pre_dis/final_setup/ecelinux/p2peda.prj/solution1/sim/verilog/dut.autotb.v" Line 271
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1661.859 ; gain = 0.000 ; free physical = 3111 ; free virtual = 15188
## quit
INFO: [Common 17-206] Exiting xsim at Fri Dec 13 15:48:41 2024...
