Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 15:03:00 2020
| Host         : LAPTOP-UP9RUFLK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_top_timing_summary_routed.rpt -pb snake_top_timing_summary_routed.pb -rpx snake_top_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody10_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody1_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody2_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody3_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody4_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody5_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody6_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody7_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody8_y_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Snake_position0/nbody9_y_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_x_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Snake_position0/nhead_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div0/clk_10Hz_reg/Q (HIGH)

 There are 265 register/latch pins with no clock driven by root clock pin: clk_div0/clk_2Hz_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_x_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: create_apple0/apple_y_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: key_pro0/k1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: key_pro0/k2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.907      -29.576                     34                  570        0.122        0.000                      0                  570       -0.799       -3.288                       9                   360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.390}        6.780           147.500         
    CLKFBIN               {0.000 3.390}        6.780           147.500         
    PixelClkIO            {0.000 3.390}        6.780           147.500         
    SerialClkIO           {0.000 0.678}        1.356           737.500         
    rgb2dvi/U0/SerialClk  {0.000 0.678}        1.356           737.500         
  clk_out2_clk_wiz_0      {0.000 5.085}        10.169          98.333          
  clkfbout_clk_wiz_0      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_clk_wiz_0       -1.907      -29.576                     34                  292        0.122        0.000                      0                  292        1.390        0.000                       0                   210  
    CLKFBIN                                                                                                                                                             5.531        0.000                       0                     2  
    PixelClkIO                                                                                                                                                          4.624        0.000                       0                    10  
    SerialClkIO                                                                                                                                                        -0.799       -3.288                       9                    10  
  clk_out2_clk_wiz_0        3.917        0.000                      0                  236        0.244        0.000                      0                  236        4.585        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  PixelClkIO                1.307        0.000                      0                   38        0.214        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        5.101        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6   clk_10/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           34  Failing Endpoints,  Worst Slack       -1.907ns,  Total Violation      -29.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 2.397ns (28.113%)  route 6.129ns (71.887%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 11.614 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.693    11.299    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  Snake_position0/rgb2dvi_i_14/O
                         net (fo=6, routed)           0.705    12.128    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    12.252 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.599    12.851    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.975 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.567    13.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.124    13.665 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    13.665    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.496    11.614    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.187    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.032    11.759    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 2.397ns (28.324%)  route 6.066ns (71.676%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 11.613 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.693    11.299    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  Snake_position0/rgb2dvi_i_14/O
                         net (fo=6, routed)           0.705    12.128    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    12.252 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.599    12.851    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.975 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.503    13.478    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X26Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.602 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    13.602    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X26Y17         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.495    11.613    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X26Y17         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.187    11.800    
                         clock uncertainty           -0.074    11.726    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)        0.081    11.807    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.767ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 2.523ns (29.902%)  route 5.915ns (70.098%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 11.618 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.813    11.419    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  Snake_position0/rgb2dvi_i_7/O
                         net (fo=6, routed)           0.873    12.416    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.150    12.566 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4/O
                         net (fo=1, routed)           0.662    13.229    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I5_O)        0.348    13.577 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    13.577    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    11.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.187    11.805    
                         clock uncertainty           -0.074    11.731    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.079    11.810    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.810    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                 -1.767    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 2.250ns (26.617%)  route 6.203ns (73.383%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 11.612 - 6.780 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.614     5.131    Driver_HDMI0/clk_out1
    SLICE_X22Y16         FDRE                                         r  Driver_HDMI0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  Driver_HDMI0/Set_Y_reg[0]/Q
                         net (fo=52, routed)          1.086     6.735    Driver_HDMI0/Set_Y_reg[11]_0[0]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  Driver_HDMI0/rgb2dvi_i_950/O
                         net (fo=1, routed)           0.000     6.859    Driver_HDMI0/rgb2dvi_i_950_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  Driver_HDMI0/rgb2dvi_i_711/CO[3]
                         net (fo=1, routed)           0.000     7.372    Driver_HDMI0/rgb2dvi_i_711_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  Driver_HDMI0/rgb2dvi_i_475/CO[3]
                         net (fo=1, routed)           0.000     7.489    Snake_position0/rgb2dvi_i_100_0[0]
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  Snake_position0/rgb2dvi_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.606    Snake_position0/rgb2dvi_i_246_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 f  Snake_position0/rgb2dvi_i_100/CO[3]
                         net (fo=1, routed)           1.286     9.009    Snake_position0/Video_Generator0/Address_112
    SLICE_X23Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.133 f  Snake_position0/rgb2dvi_i_52/O
                         net (fo=1, routed)           0.614     9.747    Snake_position0/rgb2dvi_i_52_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.871 f  Snake_position0/rgb2dvi_i_40/O
                         net (fo=7, routed)           1.161    11.032    Snake_position0/rgb2dvi_i_40_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.156 r  Snake_position0/rgb2dvi_i_33/O
                         net (fo=4, routed)           0.588    11.744    Snake_position0/rgb2dvi_i_33_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  Snake_position0/rgb2dvi_i_18/O
                         net (fo=6, routed)           0.993    12.861    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.985 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.475    13.460    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.584 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    13.584    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.494    11.612    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.259    11.871    
                         clock uncertainty           -0.074    11.797    
    SLICE_X31Y21         FDRE (Setup_fdre_C_D)        0.032    11.829    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 2.250ns (26.558%)  route 6.222ns (73.442%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 11.683 - 6.780 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.614     5.131    Driver_HDMI0/clk_out1
    SLICE_X22Y16         FDRE                                         r  Driver_HDMI0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  Driver_HDMI0/Set_Y_reg[0]/Q
                         net (fo=52, routed)          1.086     6.735    Driver_HDMI0/Set_Y_reg[11]_0[0]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  Driver_HDMI0/rgb2dvi_i_950/O
                         net (fo=1, routed)           0.000     6.859    Driver_HDMI0/rgb2dvi_i_950_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  Driver_HDMI0/rgb2dvi_i_711/CO[3]
                         net (fo=1, routed)           0.000     7.372    Driver_HDMI0/rgb2dvi_i_711_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  Driver_HDMI0/rgb2dvi_i_475/CO[3]
                         net (fo=1, routed)           0.000     7.489    Snake_position0/rgb2dvi_i_100_0[0]
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  Snake_position0/rgb2dvi_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.606    Snake_position0/rgb2dvi_i_246_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 f  Snake_position0/rgb2dvi_i_100/CO[3]
                         net (fo=1, routed)           1.286     9.009    Snake_position0/Video_Generator0/Address_112
    SLICE_X23Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.133 f  Snake_position0/rgb2dvi_i_52/O
                         net (fo=1, routed)           0.614     9.747    Snake_position0/rgb2dvi_i_52_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.871 f  Snake_position0/rgb2dvi_i_40/O
                         net (fo=7, routed)           1.161    11.032    Snake_position0/rgb2dvi_i_40_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.156 r  Snake_position0/rgb2dvi_i_33/O
                         net (fo=4, routed)           0.452    11.608    Snake_position0/rgb2dvi_i_33_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.732 r  Snake_position0/rgb2dvi_i_19/O
                         net (fo=6, routed)           1.052    12.785    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.909 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2/O
                         net (fo=1, routed)           0.570    13.479    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_2_n_0
    SLICE_X33Y22         LUT3 (Prop_lut3_I1_O)        0.124    13.603 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    13.603    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.565    11.683    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.259    11.942    
                         clock uncertainty           -0.074    11.868    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.031    11.899    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                 -1.704    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 2.273ns (27.223%)  route 6.076ns (72.777%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 11.618 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.813    11.419    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  Snake_position0/rgb2dvi_i_7/O
                         net (fo=6, routed)           1.004    12.547    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.693    13.364    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.488 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    13.488    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    11.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.187    11.805    
                         clock uncertainty           -0.074    11.731    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.081    11.812    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 2.397ns (28.969%)  route 5.877ns (71.031%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 11.614 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.693    11.299    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  Snake_position0/rgb2dvi_i_14/O
                         net (fo=6, routed)           0.705    12.128    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X27Y18         LUT3 (Prop_lut3_I2_O)        0.124    12.252 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.599    12.851    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.975 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.315    13.289    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    13.413    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X31Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.496    11.614    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X31Y18         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.187    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X31Y18         FDRE (Setup_fdre_C_D)        0.031    11.758    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_Y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.250ns (27.118%)  route 6.047ns (72.882%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 11.609 - 6.780 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.614     5.131    Driver_HDMI0/clk_out1
    SLICE_X22Y16         FDRE                                         r  Driver_HDMI0/Set_Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.518     5.649 f  Driver_HDMI0/Set_Y_reg[0]/Q
                         net (fo=52, routed)          1.086     6.735    Driver_HDMI0/Set_Y_reg[11]_0[0]
    SLICE_X28Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  Driver_HDMI0/rgb2dvi_i_950/O
                         net (fo=1, routed)           0.000     6.859    Driver_HDMI0/rgb2dvi_i_950_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  Driver_HDMI0/rgb2dvi_i_711/CO[3]
                         net (fo=1, routed)           0.000     7.372    Driver_HDMI0/rgb2dvi_i_711_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  Driver_HDMI0/rgb2dvi_i_475/CO[3]
                         net (fo=1, routed)           0.000     7.489    Snake_position0/rgb2dvi_i_100_0[0]
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  Snake_position0/rgb2dvi_i_246/CO[3]
                         net (fo=1, routed)           0.000     7.606    Snake_position0/rgb2dvi_i_246_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 f  Snake_position0/rgb2dvi_i_100/CO[3]
                         net (fo=1, routed)           1.286     9.009    Snake_position0/Video_Generator0/Address_112
    SLICE_X23Y18         LUT4 (Prop_lut4_I2_O)        0.124     9.133 f  Snake_position0/rgb2dvi_i_52/O
                         net (fo=1, routed)           0.614     9.747    Snake_position0/rgb2dvi_i_52_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.871 f  Snake_position0/rgb2dvi_i_40/O
                         net (fo=7, routed)           1.161    11.032    Snake_position0/rgb2dvi_i_40_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.156 r  Snake_position0/rgb2dvi_i_33/O
                         net (fo=4, routed)           0.588    11.744    Snake_position0/rgb2dvi_i_33_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  Snake_position0/rgb2dvi_i_18/O
                         net (fo=6, routed)           0.993    12.861    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.985 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.319    13.304    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.428 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    13.428    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.491    11.609    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.259    11.868    
                         clock uncertainty           -0.074    11.794    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.032    11.826    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.826    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.599ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 2.273ns (27.490%)  route 5.995ns (72.510%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 11.617 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.813    11.419    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  Snake_position0/rgb2dvi_i_7/O
                         net (fo=6, routed)           1.004    12.547    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124    12.671 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3/O
                         net (fo=3, routed)           0.612    13.283    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_3_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I2_O)        0.124    13.407 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    13.407    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X30Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.499    11.617    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y16         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.187    11.804    
                         clock uncertainty           -0.074    11.730    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)        0.079    11.809    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.809    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                 -1.599    

Slack (VIOLATED) :        -1.442ns  (required time - arrival time)
  Source:                 Driver_HDMI0/Set_X_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 2.273ns (28.023%)  route 5.838ns (71.977%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 11.618 - 6.780 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.622     5.139    Driver_HDMI0/clk_out1
    SLICE_X17Y16         FDRE                                         r  Driver_HDMI0/Set_X_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  Driver_HDMI0/Set_X_reg[1]/Q
                         net (fo=59, routed)          0.967     6.562    Driver_HDMI0/Set_X_reg[11]_0[1]
    SLICE_X8Y12          LUT3 (Prop_lut3_I2_O)        0.124     6.686 r  Driver_HDMI0/rgb2dvi_i_586/O
                         net (fo=1, routed)           0.000     6.686    Driver_HDMI0/rgb2dvi_i_586_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.218 r  Driver_HDMI0/rgb2dvi_i_326/CO[3]
                         net (fo=1, routed)           0.000     7.218    Snake_position0/rgb2dvi_i_63_0[0]
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.446 r  Snake_position0/rgb2dvi_i_132/CO[2]
                         net (fo=1, routed)           1.313     8.759    Snake_position0/Video_Generator0/Address_1613_in
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.313     9.072 r  Snake_position0/rgb2dvi_i_63/O
                         net (fo=2, routed)           0.792     9.864    Snake_position0/rgb2dvi_i_63_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.988 r  Snake_position0/rgb2dvi_i_42/O
                         net (fo=6, routed)           0.494    10.482    Snake_position0/rgb2dvi_i_42_n_0
    SLICE_X24Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.606 r  Snake_position0/rgb2dvi_i_26/O
                         net (fo=25, routed)          0.813    11.419    Snake_position0/rgb2dvi_i_26_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.543 r  Snake_position0/rgb2dvi_i_7/O
                         net (fo=6, routed)           0.873    12.416    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    12.540 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.586    13.126    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.250 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000    13.250    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    11.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X30Y15         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.187    11.805    
                         clock uncertainty           -0.074    11.731    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)        0.077    11.808    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                 -1.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.141     1.567 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.623    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.513     1.426    
    SLICE_X1Y47          FDPE (Hold_fdpe_C_D)         0.075     1.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.570     1.425    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.631    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.839     1.938    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.075     1.500    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.591     1.446    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.666    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.862     1.961    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X38Y38         FDPE (Hold_fdpe_C_D)         0.060     1.506    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.584     1.439    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.085     1.665    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.710 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.710    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.853     1.952    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.092     1.544    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.709%)  route 0.103ns (31.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.103     1.672    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X34Y31         LUT5 (Prop_lut5_I3_O)        0.098     1.770 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.854     1.953    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     1.576    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.570     1.425    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.553 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119     1.673    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.497     1.442    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021     1.463    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.580     1.435    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          0.105     1.704    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X35Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.847     1.946    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X35Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.091     1.539    rgb2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076     1.630    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099     1.729 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000     1.729    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.513     1.426    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091     1.517    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.985%)  route 0.146ns (44.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.584     1.439    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.146     1.726    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.771 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.853     1.952    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.092     1.544    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.227ns (62.400%)  route 0.137ns (37.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.137     1.706    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X34Y32         LUT5 (Prop_lut5_I3_O)        0.099     1.805 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.805    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.855     1.954    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120     1.576    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.390 }
Period(ns):         6.780
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y4     Video_Generator0/BODY_R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y4     Video_Generator0/BODY_R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y5     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y5     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y7     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y7     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y2     Video_Generator0/BODY_B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.780       4.204      RAMB18_X0Y2     Video_Generator0/BODY_B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.780       45.853     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.780       153.220    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.390       1.390      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.390       1.390      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y15    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y16    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y15    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y15    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y16    Driver_HDMI0/HSync_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X36Y14    Driver_HDMI0/HSync_Cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X36Y14    Driver_HDMI0/HSync_Cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X36Y13    Driver_HDMI0/HSync_Cnt_reg[5]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.390       1.390      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.390       1.390      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X31Y23    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X31Y26    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y26    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X30Y26    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X36Y30    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.390       2.890      SLICE_X36Y30    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.390       2.890      SLICE_X37Y29    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         3.390       2.890      SLICE_X37Y29    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.390 }
Period(ns):         6.780
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.780       5.531      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.780       5.531      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.780       45.853     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.780       153.220    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.390 }
Period(ns):         6.780
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.780       4.624      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.780       5.113      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.780       5.531      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.780       153.220    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.799ns,  Total Violation       -3.288ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.678 }
Period(ns):         1.356
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.356       -0.799     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.356       -0.311     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.356       0.107      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.356       158.644    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.138ns (20.224%)  route 4.489ns (79.776%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          1.110    10.751    clk_div0/clk_10Hz
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[17]/C
                         clock pessimism              0.274    15.269    
                         clock uncertainty           -0.077    15.192    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524    14.668    clk_div0/cnt_10_reg[17]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.138ns (20.224%)  route 4.489ns (79.776%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          1.110    10.751    clk_div0/clk_10Hz
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[18]/C
                         clock pessimism              0.274    15.269    
                         clock uncertainty           -0.077    15.192    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524    14.668    clk_div0/cnt_10_reg[18]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.138ns (20.224%)  route 4.489ns (79.776%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          1.110    10.751    clk_div0/clk_10Hz
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[19]/C
                         clock pessimism              0.274    15.269    
                         clock uncertainty           -0.077    15.192    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524    14.668    clk_div0/cnt_10_reg[19]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.138ns (20.224%)  route 4.489ns (79.776%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          1.110    10.751    clk_div0/clk_10Hz
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y29         FDRE                                         r  clk_div0/cnt_10_reg[20]/C
                         clock pessimism              0.274    15.269    
                         clock uncertainty           -0.077    15.192    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.524    14.668    clk_div0/cnt_10_reg[20]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.138ns (20.768%)  route 4.342ns (79.232%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.962    10.604    clk_div0/clk_10Hz
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.077    15.216    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.524    14.692    clk_div0/cnt_10_reg[21]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.138ns (20.768%)  route 4.342ns (79.232%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.962    10.604    clk_div0/clk_10Hz
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[22]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.077    15.216    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.524    14.692    clk_div0/cnt_10_reg[22]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.138ns (20.768%)  route 4.342ns (79.232%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.962    10.604    clk_div0/clk_10Hz
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[23]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.077    15.216    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.524    14.692    clk_div0/cnt_10_reg[23]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.138ns (20.768%)  route 4.342ns (79.232%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.996 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.962    10.604    clk_div0/clk_10Hz
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.488    14.996    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[24]/C
                         clock pessimism              0.298    15.293    
                         clock uncertainty           -0.077    15.216    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.524    14.692    clk_div0/cnt_10_reg[24]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.138ns (21.046%)  route 4.269ns (78.954%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.990 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.890    10.531    clk_div0/clk_10Hz
    SLICE_X18Y25         FDRE                                         r  clk_div0/cnt_10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.482    14.990    clk_div0/clk_out2
    SLICE_X18Y25         FDRE                                         r  clk_div0/cnt_10_reg[1]/C
                         clock pessimism              0.274    15.263    
                         clock uncertainty           -0.077    15.186    
    SLICE_X18Y25         FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_div0/cnt_10_reg[1]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 clk_div0/cnt_10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.169ns  (clk_out2_clk_wiz_0 rise@10.169ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.138ns (21.046%)  route 4.269ns (78.954%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.990 - 10.169 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.607     5.124    clk_div0/clk_out2
    SLICE_X18Y30         FDRE                                         r  clk_div0/cnt_10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  clk_div0/cnt_10_reg[21]/Q
                         net (fo=2, routed)           0.683     6.325    clk_div0/cnt_10[21]
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.124     6.449 f  clk_div0/cnt_10[0]_i_7/O
                         net (fo=1, routed)           0.667     7.116    clk_div0/cnt_10[0]_i_7_n_0
    SLICE_X19Y30         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  clk_div0/cnt_10[0]_i_6/O
                         net (fo=1, routed)           0.433     7.673    clk_div0/cnt_10[0]_i_6_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.797 f  clk_div0/cnt_10[0]_i_3/O
                         net (fo=1, routed)           0.940     8.738    clk_div0/cnt_10[0]_i_3_n_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  clk_div0/cnt_10[0]_i_2/O
                         net (fo=3, routed)           0.656     9.517    clk_div0/cnt_10[0]_i_2_n_0
    SLICE_X20Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.641 r  clk_div0/cnt_10[24]_i_1/O
                         net (fo=24, routed)          0.890    10.531    clk_div0/clk_10Hz
    SLICE_X18Y25         FDRE                                         r  clk_div0/cnt_10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.169    10.169 r  
    H4                                                0.000    10.169 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.169    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.531 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.417    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    15.021    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    11.816 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    13.417    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.508 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         1.482    14.990    clk_div0/clk_out2
    SLICE_X18Y25         FDRE                                         r  clk_div0/cnt_10_reg[2]/C
                         clock pessimism              0.274    15.263    
                         clock uncertainty           -0.077    15.186    
    SLICE_X18Y25         FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_div0/cnt_10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 create_apple0/yy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            create_apple0/yy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    create_apple0/clk_out2
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  create_apple0/yy_reg[8]/Q
                         net (fo=4, routed)           0.168     1.727    create_apple0/yy[8]
    SLICE_X23Y7          LUT3 (Prop_lut3_I1_O)        0.042     1.769 r  create_apple0/yy[9]_i_2/O
                         net (fo=1, routed)           0.000     1.769    create_apple0/yy[9]_i_2_n_0
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    create_apple0/clk_out2
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[9]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.107     1.525    create_apple0/yy_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 create_apple0/xx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            create_apple0/xx_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.372%)  route 0.115ns (33.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.552     1.407    create_apple0/clk_out2
    SLICE_X21Y28         FDRE                                         r  create_apple0/xx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.128     1.535 r  create_apple0/xx_reg[6]/Q
                         net (fo=5, routed)           0.115     1.650    create_apple0/xx[6]
    SLICE_X21Y28         LUT6 (Prop_lut6_I4_O)        0.099     1.749 r  create_apple0/xx[7]_i_1/O
                         net (fo=1, routed)           0.000     1.749    create_apple0/p_1_in[7]
    SLICE_X21Y28         FDSE                                         r  create_apple0/xx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.819     1.918    create_apple0/clk_out2
    SLICE_X21Y28         FDSE                                         r  create_apple0/xx_reg[7]/C
                         clock pessimism             -0.511     1.407    
    SLICE_X21Y28         FDSE (Hold_fdse_C_D)         0.092     1.499    create_apple0/xx_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 create_apple0/yy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            create_apple0/yy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    create_apple0/clk_out2
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  create_apple0/yy_reg[8]/Q
                         net (fo=4, routed)           0.168     1.727    create_apple0/yy[8]
    SLICE_X23Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  create_apple0/yy[8]_i_1/O
                         net (fo=1, routed)           0.000     1.772    create_apple0/yy[8]_i_1_n_0
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    create_apple0/clk_out2
    SLICE_X23Y7          FDRE                                         r  create_apple0/yy_reg[8]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.091     1.509    create_apple0/yy_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    clk_div0/clk_out2
    SLICE_X17Y45         FDRE                                         r  clk_div0/cnt_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  clk_div0/cnt_2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.678    clk_div0/cnt_2[12]
    SLICE_X17Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  clk_div0/cnt_20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.786    clk_div0/data0[12]
    SLICE_X17Y45         FDRE                                         r  clk_div0/cnt_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    clk_div0/clk_out2
    SLICE_X17Y45         FDRE                                         r  clk_div0/cnt_2_reg[12]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.105     1.523    clk_div0/cnt_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    clk_div0/clk_out2
    SLICE_X17Y46         FDRE                                         r  clk_div0/cnt_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  clk_div0/cnt_2_reg[16]/Q
                         net (fo=2, routed)           0.119     1.678    clk_div0/cnt_2[16]
    SLICE_X17Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  clk_div0/cnt_20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.786    clk_div0/data0[16]
    SLICE_X17Y46         FDRE                                         r  clk_div0/cnt_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    clk_div0/clk_out2
    SLICE_X17Y46         FDRE                                         r  clk_div0/cnt_2_reg[16]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.105     1.523    clk_div0/cnt_2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    clk_div0/clk_out2
    SLICE_X17Y43         FDRE                                         r  clk_div0/cnt_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  clk_div0/cnt_2_reg[4]/Q
                         net (fo=2, routed)           0.119     1.678    clk_div0/cnt_2[4]
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  clk_div0/cnt_20_carry/O[3]
                         net (fo=1, routed)           0.000     1.786    clk_div0/data0[4]
    SLICE_X17Y43         FDRE                                         r  clk_div0/cnt_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    clk_div0/clk_out2
    SLICE_X17Y43         FDRE                                         r  clk_div0/cnt_2_reg[4]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.105     1.523    clk_div0/cnt_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.563     1.418    clk_div0/clk_out2
    SLICE_X17Y44         FDRE                                         r  clk_div0/cnt_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  clk_div0/cnt_2_reg[8]/Q
                         net (fo=2, routed)           0.119     1.678    clk_div0/cnt_2[8]
    SLICE_X17Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.786 r  clk_div0/cnt_20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.786    clk_div0/data0[8]
    SLICE_X17Y44         FDRE                                         r  clk_div0/cnt_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.833     1.932    clk_div0/clk_out2
    SLICE_X17Y44         FDRE                                         r  clk_div0/cnt_2_reg[8]/C
                         clock pessimism             -0.514     1.418    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.105     1.523    clk_div0/cnt_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.564     1.419    clk_div0/clk_out2
    SLICE_X17Y47         FDRE                                         r  clk_div0/cnt_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  clk_div0/cnt_2_reg[20]/Q
                         net (fo=2, routed)           0.119     1.679    clk_div0/cnt_2[20]
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  clk_div0/cnt_20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.787    clk_div0/data0[20]
    SLICE_X17Y47         FDRE                                         r  clk_div0/cnt_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.834     1.933    clk_div0/clk_out2
    SLICE_X17Y47         FDRE                                         r  clk_div0/cnt_2_reg[20]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.105     1.524    clk_div0/cnt_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div0/cnt_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            clk_div0/cnt_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.564     1.419    clk_div0/clk_out2
    SLICE_X17Y48         FDRE                                         r  clk_div0/cnt_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  clk_div0/cnt_2_reg[24]/Q
                         net (fo=2, routed)           0.119     1.679    clk_div0/cnt_2[24]
    SLICE_X17Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.787 r  clk_div0/cnt_20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.787    clk_div0/data0[24]
    SLICE_X17Y48         FDRE                                         r  clk_div0/cnt_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.834     1.933    clk_div0/clk_out2
    SLICE_X17Y48         FDRE                                         r  clk_div0/cnt_2_reg[24]/C
                         clock pessimism             -0.514     1.419    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.105     1.524    clk_div0/cnt_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 key_pro0/cnt_1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Destination:            key_pro0/cnt_1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.085ns period=10.169ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.552     1.407    key_pro0/clk_out2
    SLICE_X19Y27         FDRE                                         r  key_pro0/cnt_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.548 r  key_pro0/cnt_1_reg[19]/Q
                         net (fo=2, routed)           0.120     1.668    key_pro0/cnt_1_reg[19]
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.776 r  key_pro0/cnt_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.776    key_pro0/cnt_1_reg[16]_i_1_n_4
    SLICE_X19Y27         FDRE                                         r  key_pro0/cnt_1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout2_buf/O
                         net (fo=121, routed)         0.818     1.917    key_pro0/clk_out2
    SLICE_X19Y27         FDRE                                         r  key_pro0/cnt_1_reg[19]/C
                         clock pessimism             -0.510     1.407    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.105     1.512    key_pro0/cnt_1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.085 }
Period(ns):         10.169
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.169      8.014      BUFGCTRL_X0Y4   clk_10/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.169      8.920      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.169      9.169      SLICE_X20Y27    clk_div0/clk_10Hz_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.169      9.169      SLICE_X23Y28    create_apple0/xx_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.169      9.169      SLICE_X23Y28    create_apple0/xx_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.169      9.169      SLICE_X23Y28    create_apple0/xx_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.169      9.169      SLICE_X21Y29    create_apple0/xx_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.169      9.169      SLICE_X21Y28    create_apple0/xx_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.169      9.169      SLICE_X21Y28    create_apple0/xx_reg[6]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.169      9.169      SLICE_X21Y28    create_apple0/xx_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.169      149.831    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y23    key_pro0/cnt_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y23    key_pro0/cnt_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X20Y23    key_pro0/cnt_2_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X20Y23    key_pro0/cnt_2_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X20Y23    key_pro0/cnt_2_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X20Y23    key_pro0/cnt_2_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X18Y26    clk_div0/cnt_10_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X18Y26    clk_div0/cnt_10_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X18Y26    clk_div0/cnt_10_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X18Y26    clk_div0/cnt_10_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X23Y28    create_apple0/xx_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.085       4.585      SLICE_X23Y28    create_apple0/xx_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.085       4.585      SLICE_X23Y28    create_apple0/xx_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X21Y29    create_apple0/xx_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X23Y28    create_apple0/xx_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X23Y28    create_apple0/xx_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y29    key_pro0/cnt_1_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y24    key_pro0/cnt_1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y24    key_pro0/cnt_1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.085       4.585      SLICE_X19Y24    key_pro0/cnt_1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 0.478ns (6.663%)  route 6.696ns (93.337%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 14.828 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.696    12.389    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.828    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    15.007    
                         clock uncertainty           -0.291    14.715    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.695    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -12.389    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 0.478ns (6.797%)  route 6.555ns (93.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.048ns = ( 14.828 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.555    12.248    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.828    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.007    
                         clock uncertainty           -0.291    14.715    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.695    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.478ns (6.946%)  route 6.404ns (93.054%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 14.830 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.404    12.097    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.830    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    15.009    
                         clock uncertainty           -0.291    14.717    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.697    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 0.478ns (6.948%)  route 6.402ns (93.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 14.831 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.402    12.095    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.831    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    15.010    
                         clock uncertainty           -0.291    14.718    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.698    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -12.095    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 0.478ns (7.091%)  route 6.263ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 14.830 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.263    11.956    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.830    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.009    
                         clock uncertainty           -0.291    14.717    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.697    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 0.478ns (7.104%)  route 6.251ns (92.896%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 14.835 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.251    11.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.014    
                         clock uncertainty           -0.291    14.722    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.702    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.478ns (7.411%)  route 5.972ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 14.831 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.972    11.665    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.831    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.010    
                         clock uncertainty           -0.291    14.718    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.698    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.698    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.478ns (7.601%)  route 5.811ns (92.399%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.055ns = ( 14.835 - 6.780 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.698     5.215    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478     5.693 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.811    11.504    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.835    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.179    15.014    
                         clock uncertainty           -0.291    14.722    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.702    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.702    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.419ns (7.400%)  route 5.243ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.051ns = ( 14.831 - 6.780 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.689     5.206    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDSE (Prop_fdse_C_Q)         0.419     5.625 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.243    10.868    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.831    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.010    
                         clock uncertainty           -0.291    14.718    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.798    13.920    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.780ns  (PixelClkIO rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.419ns (7.453%)  route 5.203ns (92.547%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 14.830 - 6.780 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.688     5.205    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.203    10.827    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.452    11.570    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.653 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.191    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.282 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.830    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.179    15.009    
                         clock uncertainty           -0.291    14.717    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    13.920    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  3.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.141ns (6.446%)  route 2.047ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585     1.440    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.047     3.628    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.291     3.395    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.148ns (5.429%)  route 2.578ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.591     1.446    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.148     1.594 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.578     4.172    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     3.349    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.244     3.105    
                         clock uncertainty            0.291     3.397    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.903    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.903    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.164ns (7.288%)  route 2.086ns (92.712%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.586     1.441    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.086     3.691    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     3.349    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.105    
                         clock uncertainty            0.291     3.397    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     3.416    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.141ns (6.192%)  route 2.136ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.557     1.412    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X31Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDSE (Prop_fdse_C_Q)         0.141     1.553 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.136     3.689    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.291     3.395    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.141ns (6.247%)  route 2.116ns (93.753%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.584     1.439    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.116     3.696    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.291     3.395    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.141ns (6.197%)  route 2.134ns (93.803%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585     1.440    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.134     3.715    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.291     3.395    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.414    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.141ns (6.169%)  route 2.145ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587     1.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.145     3.728    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     3.349    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.105    
                         clock uncertainty            0.291     3.397    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.416    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.730%)  route 2.106ns (94.270%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.584     1.439    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDSE (Prop_fdse_C_Q)         0.128     1.567 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.106     3.673    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     3.347    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.244     3.103    
                         clock uncertainty            0.291     3.395    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     3.360    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.141ns (6.149%)  route 2.152ns (93.851%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.345ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.583     1.438    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.152     3.731    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     3.345    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.101    
                         clock uncertainty            0.291     3.393    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.412    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.164ns (7.150%)  route 2.130ns (92.850%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587     1.442    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.130     3.736    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.795     1.894    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.947 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     2.468    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.497 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     3.349    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.244     3.105    
                         clock uncertainty            0.291     3.397    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.416    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.736    
  -------------------------------------------------------------------
                         slack                                  0.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.638 - 6.780 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.520    11.638    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.277    11.915    
                         clock uncertainty           -0.074    11.841    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.307    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.638 - 6.780 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.520    11.638    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.277    11.915    
                         clock uncertainty           -0.074    11.841    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.307    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.638 - 6.780 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.520    11.638    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.277    11.915    
                         clock uncertainty           -0.074    11.841    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.307    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.780ns  (clk_out1_clk_wiz_0 rise@6.780ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.638 - 6.780 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.634     5.151    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.409     1.742 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678     3.421    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.640     5.157    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419     5.576 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     6.206    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.780     6.780 r  
    H4                                                0.000     6.780 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.780    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.141 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    10.027    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.513    11.631    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     8.427 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.027    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.118 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         1.520    11.638    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.277    11.915    
                         clock uncertainty           -0.074    11.841    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.307    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  5.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.390ns period=6.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.553     1.408    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.078     0.330 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500     0.830    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.571     1.426    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128     1.554 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239     1.793    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_10/inst/clk_in1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.820     1.919    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.393     0.526 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.070    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_10/inst/clkout1_buf/O
                         net (fo=208, routed)         0.840     1.939    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.500     1.439    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149     1.290    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.503    





