// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nnlayer_nnlayer,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.738500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=28681,HLS_SYN_LUT=17351,HLS_VERSION=2021_2}" *)

module nnlayer (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 10;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [15:0] input_r_q0;
reg   [3:0] output_r_address0;
reg    output_r_ce0;
reg    output_r_we0;
reg   [15:0] output_r_d0;
wire   [15:0] bias_q0;
wire   [15:0] weights_q0;
wire   [15:0] numOfInNeurons;
wire   [15:0] numOfOutNeurons;
wire   [7:0] activation;
reg   [3:0] output_V_address0;
reg    output_V_ce0;
reg    output_V_we0;
reg   [15:0] output_V_d0;
wire   [15:0] output_V_q0;
reg   [7:0] activation_read_reg_306;
reg   [15:0] numOfOutNeurons_read_reg_310;
reg   [15:0] numOfInNeurons_read_reg_316;
wire   [4:0] empty_fu_229_p1;
reg   [4:0] empty_reg_323;
wire   [0:0] icmp_ln92_fu_233_p2;
reg   [0:0] icmp_ln92_reg_344;
wire  signed [7:0] empty_33_fu_244_p1;
reg  signed [7:0] empty_33_reg_355;
wire    ap_CS_fsm_state2;
wire   [0:0] cmp4_i19832_fu_247_p2;
reg   [0:0] cmp4_i19832_reg_360;
wire   [4:0] outNeurons_2_fu_264_p2;
reg   [4:0] outNeurons_2_reg_367;
wire    ap_CS_fsm_state3;
wire   [7:0] mul_i_fu_274_p2;
reg   [7:0] mul_i_reg_372;
wire   [0:0] icmp_ln99_fu_259_p2;
reg   [3:0] output_V_addr_reg_377;
reg   [15:0] output_V_load_reg_382;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1547_fu_295_p2;
reg   [0:0] icmp_ln1547_reg_387;
wire    ap_CS_fsm_state9;
wire   [62:0] trunc_ln83_fu_301_p1;
reg   [62:0] trunc_ln83_reg_391;
reg   [3:0] resArray_V_address0;
reg    resArray_V_ce0;
reg    resArray_V_we0;
reg   [63:0] resArray_V_d0;
wire   [63:0] resArray_V_q0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_ce0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_d0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_d0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_d0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_d0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_ready;
wire   [7:0] grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_ce0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_ce0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_lhs_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_lhs_out_ap_vld;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_we0;
wire   [63:0] grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_d0;
wire   [63:0] grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out_ap_vld;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_ready;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_ce0;
wire   [3:0] grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_d0;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg;
wire    ap_CS_fsm_state10;
wire   [63:0] idxprom10_i_fu_279_p1;
wire    ap_CS_fsm_state6;
reg   [4:0] outNeurons_fu_112;
wire   [15:0] zext_ln99_fu_255_p1;
wire   [4:0] mul_i_fu_274_p0;
reg    ap_predicate_op91_call_state10;
reg    ap_block_state10_on_subcall_done;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_predicate_op101_call_state11;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire   [7:0] mul_i_fu_274_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 11'd1;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg = 1'b0;
end

nnlayer_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
output_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_V_address0),
    .ce0(output_V_ce0),
    .we0(output_V_we0),
    .d0(output_V_d0),
    .q0(output_V_q0)
);

nnlayer_resArray_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
resArray_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(resArray_V_address0),
    .ce0(resArray_V_ce0),
    .we0(resArray_V_we0),
    .d0(resArray_V_d0),
    .q0(resArray_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_92_1 grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_ready),
    .numOfOutNeurons(numOfOutNeurons_read_reg_310),
    .bias_address0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_address0),
    .bias_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_ce0),
    .bias_q0(bias_q0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_ce0),
    .output_V_we0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_we0),
    .output_V_d0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_d0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_32_1 grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_ready),
    .numOfOutNeurons(empty_reg_323),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_18_1 grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_ready),
    .numOfOutNeurons(empty_reg_323),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_121_1 grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_ready),
    .numOfOutNeurons(empty_reg_323),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_d0),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_101_2 grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_ready),
    .output_V_load(output_V_load_reg_382),
    .numOfInNeurons(numOfInNeurons_read_reg_316),
    .mul_i(mul_i_reg_372),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_ce0),
    .weights_q0(weights_q0),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_ce0),
    .input_r_q0(input_r_q0),
    .lhs_out(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_lhs_out),
    .lhs_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_lhs_out_ap_vld)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_48_1 grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_ready),
    .numOfOutNeurons(empty_reg_323),
    .resArray_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_address0),
    .resArray_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_ce0),
    .resArray_V_we0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_we0),
    .resArray_V_d0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_d0),
    .sum_V_out(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out),
    .sum_V_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out_ap_vld),
    .output_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_address0),
    .output_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_ce0),
    .output_V_q0(output_V_q0)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_83_2 grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_ready),
    .numOfOutNeurons(empty_reg_323),
    .resArray_V_address0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_address0),
    .resArray_V_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_ce0),
    .resArray_V_q0(resArray_V_q0),
    .conv_i_i_i4(trunc_ln83_reg_391),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_d0)
);

nnlayer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .numOfInNeurons(numOfInNeurons),
    .numOfOutNeurons(numOfOutNeurons),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(output_r_address0),
    .output_r_ce0(output_r_ce0),
    .output_r_we0(output_r_we0),
    .output_r_d0(output_r_d0),
    .bias_address0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_address0),
    .bias_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_bias_ce0),
    .bias_q0(bias_q0),
    .activation(activation),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_weights_ce0),
    .weights_q0(weights_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

nnlayer_mul_5ns_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_5ns_8s_8_1_1_U39(
    .din0(mul_i_fu_274_p0),
    .din1(empty_33_reg_355),
    .dout(mul_i_fu_274_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (icmp_ln92_reg_344 == 1'd0)) | (~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1))))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (((8'd1 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1)) | ((icmp_ln92_reg_344 == 1'd0) & (8'd1 == activation_read_reg_306))))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln92_reg_344 == 1'd0) & (8'd2 == activation_read_reg_306)) | ((8'd2 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1))))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1547_fu_295_p2 == 1'd1))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        outNeurons_fu_112 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        outNeurons_fu_112 <= outNeurons_2_reg_367;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        activation_read_reg_306 <= activation;
        empty_reg_323 <= empty_fu_229_p1;
        icmp_ln92_reg_344 <= icmp_ln92_fu_233_p2;
        numOfInNeurons_read_reg_316 <= numOfInNeurons;
        numOfOutNeurons_read_reg_310 <= numOfOutNeurons;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp4_i19832_reg_360 <= cmp4_i19832_fu_247_p2;
        empty_33_reg_355 <= empty_33_fu_244_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln1547_reg_387 <= icmp_ln1547_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln99_fu_259_p2 == 1'd0))) begin
        mul_i_reg_372 <= mul_i_fu_274_p2;
        output_V_addr_reg_377 <= idxprom10_i_fu_279_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        outNeurons_2_reg_367 <= outNeurons_2_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_load_reg_382 <= output_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1547_fu_295_p2 == 1'd1))) begin
        trunc_ln83_reg_391 <= trunc_ln83_fu_301_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_address0 = output_V_addr_reg_377;
    end else if (((cmp4_i19832_reg_360 == 1'd0) & (icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln99_fu_259_p2 == 1'd0))) begin
        output_V_address0 = idxprom10_i_fu_279_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_address0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_address0;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((cmp4_i19832_reg_360 == 1'd0) & (icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln99_fu_259_p2 == 1'd0)))) begin
        output_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_output_V_ce0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_ce0;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_lhs_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_d0;
    end else begin
        output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((cmp4_i19832_reg_360 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        output_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_output_V_we0;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_address0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_address0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_address0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_address0;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_ce0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_ce0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_ce0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_ce0;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_d0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_d0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_d0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_d0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_output_r_we0;
    end else if ((~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_output_r_we0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd1 == activation_read_reg_306))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_output_r_we0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (8'd2 == activation_read_reg_306))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_output_r_we0;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resArray_V_address0 = 64'd0;
    end else if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        resArray_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        resArray_V_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_address0;
    end else begin
        resArray_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resArray_V_ce0 = 1'b1;
    end else if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1))) begin
        resArray_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_resArray_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        resArray_V_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_ce0;
    end else begin
        resArray_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resArray_V_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        resArray_V_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_d0;
    end else begin
        resArray_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((8'd3 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1)) | ((icmp_ln92_reg_344 == 1'd0) & (8'd3 == activation_read_reg_306))))) begin
        resArray_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        resArray_V_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_resArray_V_we0;
    end else begin
        resArray_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln92_fu_233_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln92_fu_233_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln92_reg_344 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (8'd3 == activation_read_reg_306))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (8'd3 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state3) & ((~(8'd3 == activation_read_reg_306) & (icmp_ln92_reg_344 == 1'd0)) | (~(8'd3 == activation_read_reg_306) & (icmp_ln99_fu_259_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((cmp4_i19832_reg_360 == 1'd1) & (icmp_ln92_reg_344 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln99_fu_259_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~(8'd3 == activation_read_reg_306) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((ap_predicate_op91_call_state10 == 1'b1) & (grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = (((ap_predicate_op101_call_state11 == 1'b1) & (grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_done == 1'b0)) | ((8'd1 == activation_read_reg_306) & (grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_done == 1'b0)) | ((8'd2 == activation_read_reg_306) & (grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_done == 1'b0)));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_predicate_op101_call_state11 = (~(8'd3 == activation_read_reg_306) & ~(8'd1 == activation_read_reg_306) & ~(8'd2 == activation_read_reg_306));
end

always @ (*) begin
    ap_predicate_op91_call_state10 = ((icmp_ln92_reg_344 == 1'd1) & (8'd3 == activation_read_reg_306) & (icmp_ln1547_reg_387 == 1'd1));
end

assign cmp4_i19832_fu_247_p2 = ((numOfInNeurons_read_reg_316 == 16'd0) ? 1'b1 : 1'b0);

assign empty_33_fu_244_p1 = numOfInNeurons_read_reg_316[7:0];

assign empty_fu_229_p1 = numOfOutNeurons[4:0];

assign grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_101_2_fu_198_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_121_1_fu_189_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_18_1_fu_180_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_171_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_83_2_fu_220_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_92_1_fu_161_ap_start_reg;

assign icmp_ln1547_fu_295_p2 = (($signed(grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out) > $signed(64'd0)) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_233_p2 = ((numOfOutNeurons != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_259_p2 = ((zext_ln99_fu_255_p1 == numOfOutNeurons_read_reg_310) ? 1'b1 : 1'b0);

assign idxprom10_i_fu_279_p1 = outNeurons_fu_112;

assign mul_i_fu_274_p0 = mul_i_fu_274_p00;

assign mul_i_fu_274_p00 = outNeurons_fu_112;

assign outNeurons_2_fu_264_p2 = (outNeurons_fu_112 + 5'd1);

assign trunc_ln83_fu_301_p1 = grp_nnlayer_Pipeline_VITIS_LOOP_48_1_fu_211_sum_V_out[62:0];

assign zext_ln99_fu_255_p1 = outNeurons_fu_112;

endmodule //nnlayer
