Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar 16 16:30:45 2024
| Host         : USCS-667 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  932         
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (932)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2067)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (932)
--------------------------
 There are 932 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2067)
---------------------------------------------------
 There are 2067 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           0.753     6.436    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.560    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.909    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.954    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2071 Endpoints
Min Delay          2071 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.978ns  (logic 9.362ns (31.229%)  route 20.616ns (68.771%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.076 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[2]
                         net (fo=1, routed)           1.326    21.402    u_CORTEXM0INTEGRATION/u_logic/p_0_in173_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.301    21.703 r  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_7/O
                         net (fo=1, routed)           0.930    22.633    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_7_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.757 r  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_4/O
                         net (fo=1, routed)           1.241    23.998    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_4_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124    24.122 r  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_2/O
                         net (fo=3, routed)           1.006    25.128    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_2_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.150    25.278 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20/O
                         net (fo=1, routed)           0.433    25.711    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.326    26.037 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15/O
                         net (fo=2, routed)           0.666    26.704    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I3_O)        0.124    26.828 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8/O
                         net (fo=2, routed)           0.979    27.807    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124    27.931 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=1, routed)           1.312    29.242    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124    29.366 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.612    29.978    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X46Y25         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.622ns  (logic 9.347ns (31.554%)  route 20.275ns (68.446%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.160 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[1]
                         net (fo=1, routed)           1.328    21.488    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.306    21.794 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.732    22.527    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    22.651 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.006    23.656    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.780 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.677    24.457    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124    24.581 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40/O
                         net (fo=1, routed)           0.606    25.187    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_40_n_0
    SLICE_X25Y37         LUT5 (Prop_lut5_I0_O)        0.124    25.311 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_34/O
                         net (fo=2, routed)           1.108    26.419    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_34_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.543 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_29/O
                         net (fo=1, routed)           0.731    27.274    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_29_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I2_O)        0.124    27.398 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=1, routed)           1.175    28.573    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I4_O)        0.124    28.697 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4/O
                         net (fo=1, routed)           0.801    29.498    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    29.622 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    29.622    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X39Y25         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.455ns  (logic 9.362ns (32.901%)  route 19.093ns (67.099%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.076 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[2]
                         net (fo=1, routed)           1.326    21.402    u_CORTEXM0INTEGRATION/u_logic/p_0_in173_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.301    21.703 f  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_7/O
                         net (fo=1, routed)           0.930    22.633    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_7_n_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.757 f  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_4/O
                         net (fo=1, routed)           1.241    23.998    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_4_n_0
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.124    24.122 f  u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_2/O
                         net (fo=3, routed)           1.006    25.128    u_CORTEXM0INTEGRATION/u_logic/Qlopw6_i_2_n_0
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.150    25.278 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20/O
                         net (fo=1, routed)           0.433    25.711    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I0_O)        0.326    26.037 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15/O
                         net (fo=2, routed)           0.943    26.981    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    27.105 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.296    27.401    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I3_O)        0.124    27.525 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.806    28.331    u_CORTEXM0INTEGRATION/u_logic_n_104
    SLICE_X33Y38         LUT6 (Prop_lut6_I3_O)        0.124    28.455 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.455    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X33Y38         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.417ns  (logic 8.727ns (33.036%)  route 17.690ns (66.964%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.160 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[1]
                         net (fo=1, routed)           1.328    21.488    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.306    21.794 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.732    22.527    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    22.651 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.006    23.656    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.780 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.937    24.717    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    24.841 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.576    26.417    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X21Y47         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F1pax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/M9wax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.417ns  (logic 8.727ns (33.036%)  route 17.690ns (66.964%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.160 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[1]
                         net (fo=1, routed)           1.328    21.488    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.306    21.794 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.732    22.527    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    22.651 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.006    23.656    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.780 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.937    24.717    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    24.841 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.576    26.417    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X20Y46         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M9wax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Lhppw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.356ns  (logic 8.727ns (33.112%)  route 17.629ns (66.888%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.160 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[1]
                         net (fo=1, routed)           1.328    21.488    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.306    21.794 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.732    22.527    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    22.651 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.006    23.656    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.780 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.937    24.717    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    24.841 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.515    26.356    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X19Y46         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Lhppw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/E3npw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.329ns  (logic 8.727ns (33.145%)  route 17.602ns (66.855%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         5.514     5.970    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X15Y46         LUT4 (Prop_lut4_I1_O)        0.152     6.122 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104/O
                         net (fo=25, routed)          2.453     8.575    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_104_n_0
    SLICE_X19Y29         LUT5 (Prop_lut5_I1_O)        0.326     8.901 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66/O
                         net (fo=1, routed)           0.714     9.615    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_66_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.739 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33/O
                         net (fo=6, routed)           1.476    11.215    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_33_n_0
    SLICE_X12Y39         LUT2 (Prop_lut2_I1_O)        0.152    11.367 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_14/O
                         net (fo=2, routed)           0.920    12.287    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[5]
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.260    16.547 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.549    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.067 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.032    19.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124    19.223 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    19.223    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.603 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.603    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.720    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_15_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.837    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_7_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.160 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_5/O[1]
                         net (fo=1, routed)           1.328    21.488    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.306    21.794 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10/O
                         net (fo=1, routed)           0.732    22.527    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_10_n_0
    SLICE_X28Y37         LUT3 (Prop_lut3_I2_O)        0.124    22.651 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           1.006    23.656    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.780 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.937    24.717    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X31Y41         LUT5 (Prop_lut5_I0_O)        0.124    24.841 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          1.488    26.329    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X19Y45         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/E3npw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ta0qw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.313ns  (logic 3.591ns (13.647%)  route 22.722ns (86.353%))
  Logic Levels:           15  (FDRE=1 LUT2=5 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         6.231     6.687    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.150     6.837 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82/O
                         net (fo=14, routed)          1.994     8.831    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.179 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.873    10.052    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.176 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.558    11.733    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.146    11.879 f  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55/O
                         net (fo=3, routed)           0.787    12.667    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55_n_0
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.328    12.995 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28/O
                         net (fo=41, routed)          0.647    13.642    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28_n_0
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.766 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49/O
                         net (fo=12, routed)          1.452    15.218    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.154    15.372 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70/O
                         net (fo=10, routed)          1.019    16.391    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.351    16.742 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=3, routed)           1.143    17.885    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.356    18.241 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8/O
                         net (fo=6, routed)           0.443    18.684    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.326    19.010 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56/O
                         net (fo=5, routed)           0.814    19.824    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.326    20.150 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17/O
                         net (fo=2, routed)           0.824    20.973    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17_n_0
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    21.097 f  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9/O
                         net (fo=1, routed)           0.665    21.763    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.887 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.279    25.165    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.154    25.319 r  u_CORTEXM0INTEGRATION/u_logic/Tg0qw6_i_1/O
                         net (fo=5, routed)           0.994    26.313    u_CORTEXM0INTEGRATION/u_logic/Tg0qw6_i_1_n_0
    SLICE_X14Y35         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ta0qw6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.310ns  (logic 3.561ns (13.535%)  route 22.749ns (86.465%))
  Logic Levels:           15  (FDRE=1 LUT2=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         6.231     6.687    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.150     6.837 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82/O
                         net (fo=14, routed)          1.994     8.831    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.179 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.873    10.052    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.176 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.558    11.733    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.146    11.879 f  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55/O
                         net (fo=3, routed)           0.787    12.667    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55_n_0
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.328    12.995 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28/O
                         net (fo=41, routed)          0.647    13.642    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28_n_0
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.766 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49/O
                         net (fo=12, routed)          1.452    15.218    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.154    15.372 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70/O
                         net (fo=10, routed)          1.019    16.391    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.351    16.742 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=3, routed)           1.143    17.885    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.356    18.241 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8/O
                         net (fo=6, routed)           0.443    18.684    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.326    19.010 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56/O
                         net (fo=5, routed)           0.814    19.824    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.326    20.150 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17/O
                         net (fo=2, routed)           0.824    20.973    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17_n_0
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    21.097 f  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9/O
                         net (fo=1, routed)           0.665    21.763    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.887 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          2.946    24.833    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    24.957 r  u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_i_1/O
                         net (fo=5, routed)           1.353    26.310    u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_i_1_n_0
    SLICE_X15Y35         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Jpvpw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.310ns  (logic 3.561ns (13.535%)  route 22.749ns (86.465%))
  Logic Levels:           15  (FDRE=1 LUT2=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/C
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Vmipw6_reg/Q
                         net (fo=178, routed)         6.231     6.687    u_CORTEXM0INTEGRATION/u_logic/Vmipw6
    SLICE_X12Y45         LUT4 (Prop_lut4_I0_O)        0.150     6.837 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82/O
                         net (fo=14, routed)          1.994     8.831    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_82_n_0
    SLICE_X17Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.179 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.873    10.052    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I5_O)        0.124    10.176 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           1.558    11.733    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.146    11.879 f  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55/O
                         net (fo=3, routed)           0.787    12.667    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_55_n_0
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.328    12.995 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28/O
                         net (fo=41, routed)          0.647    13.642    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_28_n_0
    SLICE_X28Y36         LUT2 (Prop_lut2_I0_O)        0.124    13.766 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49/O
                         net (fo=12, routed)          1.452    15.218    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_49_n_0
    SLICE_X32Y32         LUT3 (Prop_lut3_I1_O)        0.154    15.372 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70/O
                         net (fo=10, routed)          1.019    16.391    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_70_n_0
    SLICE_X34Y36         LUT2 (Prop_lut2_I1_O)        0.351    16.742 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=3, routed)           1.143    17.885    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.356    18.241 f  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8/O
                         net (fo=6, routed)           0.443    18.684    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_8_n_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.326    19.010 f  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56/O
                         net (fo=5, routed)           0.814    19.824    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_56_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.326    20.150 f  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17/O
                         net (fo=2, routed)           0.824    20.973    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_17_n_0
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.124    21.097 f  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9/O
                         net (fo=1, routed)           0.665    21.763    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_9_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.887 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          2.946    24.833    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.124    24.957 r  u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_i_1/O
                         net (fo=5, routed)           1.353    26.310    u_CORTEXM0INTEGRATION/u_logic/Cbwpw6_i_1_n_0
    SLICE_X15Y35         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/Jpvpw6_reg/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Oarpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/C
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/Q
                         net (fo=2, routed)           0.061     0.225    u_CORTEXM0INTEGRATION/u_logic/Wnxax6
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  u_CORTEXM0INTEGRATION/u_logic/Oarpw6_i_1/O
                         net (fo=1, routed)           0.000     0.270    u_CORTEXM0INTEGRATION/u_logic/Qeuhu6
    SLICE_X39Y36         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Oarpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/Q
                         net (fo=2, routed)           0.061     0.225    u_CORTEXM0INTEGRATION/u_logic/Ujspw6
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_i_1/O
                         net (fo=1, routed)           0.000     0.270    u_CORTEXM0INTEGRATION/u_logic/Pauhu6
    SLICE_X39Y37         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rfxax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/Q
                         net (fo=2, routed)           0.097     0.238    u_CORTEXM0INTEGRATION/u_logic/Pdxax6
    SLICE_X41Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  u_CORTEXM0INTEGRATION/u_logic/Rfxax6_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_CORTEXM0INTEGRATION/u_logic/Dbuhu6
    SLICE_X41Y39         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rfxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/Q
                         net (fo=2, routed)           0.098     0.239    u_CORTEXM0INTEGRATION/u_logic/X5opw6
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.284 r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_i_1/O
                         net (fo=1, routed)           0.000     0.284    u_CORTEXM0INTEGRATION/u_logic/Oduhu6
    SLICE_X37Y36         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/N8rpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/C
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/M6rpw6_reg/Q
                         net (fo=2, routed)           0.103     0.244    u_CORTEXM0INTEGRATION/u_logic/M6rpw6
    SLICE_X38Y34         LUT5 (Prop_lut5_I1_O)        0.045     0.289 r  u_CORTEXM0INTEGRATION/u_logic/N8rpw6_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_CORTEXM0INTEGRATION/u_logic/Xeuhu6
    SLICE_X38Y34         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/N8rpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/C37ax6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ztgbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/C37ax6_reg/C
    SLICE_X20Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/C37ax6_reg/Q
                         net (fo=4, routed)           0.110     0.251    u_CORTEXM0INTEGRATION/u_logic/C37ax6_reg_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  u_CORTEXM0INTEGRATION/u_logic/Ztgbx6_i_1/O
                         net (fo=1, routed)           0.000     0.296    u_CORTEXM0INTEGRATION/u_logic/Kavhu6
    SLICE_X21Y40         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ztgbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/D7gbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/D7gbx6_reg/C
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/D7gbx6_reg/Q
                         net (fo=2, routed)           0.110     0.251    u_CORTEXM0INTEGRATION/u_logic/D7gbx6
    SLICE_X40Y38         LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_i_1/O
                         net (fo=1, routed)           0.000     0.296    u_CORTEXM0INTEGRATION/u_logic/Z8uhu6
    SLICE_X40Y38         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F9gbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kzabx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.414%)  route 0.112ns (37.586%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/C
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/Q
                         net (fo=2, routed)           0.112     0.253    u_CORTEXM0INTEGRATION/u_logic/Vlxax6
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.298 r  u_CORTEXM0INTEGRATION/u_logic/Kzabx6_i_1/O
                         net (fo=1, routed)           0.000     0.298    u_CORTEXM0INTEGRATION/u_logic/Jeuhu6
    SLICE_X40Y35         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kzabx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/J0iax6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/L6lax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/J0iax6_reg/C
    SLICE_X35Y29         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/J0iax6_reg/Q
                         net (fo=7, routed)           0.110     0.251    u_CORTEXM0INTEGRATION/u_logic/J0iax6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.048     0.299 r  u_CORTEXM0INTEGRATION/u_logic/L6lax6_i_2/O
                         net (fo=1, routed)           0.000     0.299    u_CORTEXM0INTEGRATION/u_logic/Qqiow6
    SLICE_X34Y29         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/L6lax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T9kpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.085%)  route 0.114ns (37.915%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/C
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/Q
                         net (fo=2, routed)           0.114     0.255    u_CORTEXM0INTEGRATION/u_logic/R7kpw6
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  u_CORTEXM0INTEGRATION/u_logic/T9kpw6_i_1/O
                         net (fo=1, routed)           0.000     0.300    u_CORTEXM0INTEGRATION/u_logic/Kbuhu6
    SLICE_X36Y39         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T9kpw6_reg/D
  -------------------------------------------------------------------    -------------------





