ARM GAS  /tmp/cce3gk3O.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"periphery.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SysTick_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	SysTick_Init
  19              		.arch armv7-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu softvfp
  25              	SysTick_Init:
  26              	.LFB29:
  27              		.file 1 "../application/Src/periphery.c"
   1:../application/Src/periphery.c **** /**
   2:../application/Src/periphery.c ****   ******************************************************************************
   3:../application/Src/periphery.c ****   * @file           : periphery.c
   4:../application/Src/periphery.c ****   * @brief          : Periphery driver implementation
   5:../application/Src/periphery.c **** 	
   6:../application/Src/periphery.c **** 		
   7:../application/Src/periphery.c **** 		FreeJoy software for game device controllers
   8:../application/Src/periphery.c ****     Copyright (C) 2020  Yury Vostrenkov (yuvostrenkov@gmail.com)
   9:../application/Src/periphery.c **** 
  10:../application/Src/periphery.c ****     This program is free software: you can redistribute it and/or modify
  11:../application/Src/periphery.c ****     it under the terms of the GNU General Public License as published by
  12:../application/Src/periphery.c ****     the Free Software Foundation, either version 3 of the License, or
  13:../application/Src/periphery.c ****     (at your option) any later version.
  14:../application/Src/periphery.c **** 
  15:../application/Src/periphery.c ****     This program is distributed in the hope that it will be useful,
  16:../application/Src/periphery.c ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  17:../application/Src/periphery.c ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  18:../application/Src/periphery.c ****     GNU General Public License for more details.
  19:../application/Src/periphery.c **** 
  20:../application/Src/periphery.c ****     You should have received a copy of the GNU General Public License
  21:../application/Src/periphery.c ****     along with this program.  If not, see <https://www.gnu.org/licenses/>.
  22:../application/Src/periphery.c **** 		
  23:../application/Src/periphery.c ****   ******************************************************************************
  24:../application/Src/periphery.c ****   */
  25:../application/Src/periphery.c **** 
  26:../application/Src/periphery.c **** #include "periphery.h"
  27:../application/Src/periphery.c **** 
  28:../application/Src/periphery.c **** /* define compiler specific symbols */
  29:../application/Src/periphery.c **** #if defined ( __CC_ARM   )
  30:../application/Src/periphery.c **** #define __ASM            __asm                                      /*!< asm keyword for ARM Compil
  31:../application/Src/periphery.c **** #define __INLINE         __inline                                   /*!< inline keyword for ARM Com
ARM GAS  /tmp/cce3gk3O.s 			page 2


  32:../application/Src/periphery.c **** 
  33:../application/Src/periphery.c **** #elif defined ( __ICCARM__ )
  34:../application/Src/periphery.c **** #define __ASM           __asm                                       /*!< asm keyword for IAR Compil
  35:../application/Src/periphery.c **** #define __INLINE        inline                                      /*!< inline keyword for IAR Com
  36:../application/Src/periphery.c **** 
  37:../application/Src/periphery.c **** #elif defined   (  __GNUC__  )
  38:../application/Src/periphery.c **** #define __ASM            __asm                                      /*!< asm keyword for GNU Compil
  39:../application/Src/periphery.c **** #define __INLINE         inline                                     /*!< inline keyword for GNU Com
  40:../application/Src/periphery.c **** 
  41:../application/Src/periphery.c **** #elif defined   (  __TASKING__  )
  42:../application/Src/periphery.c **** #define __ASM            __asm                                      /*!< asm keyword for TASKING Co
  43:../application/Src/periphery.c **** #define __INLINE         inline                                     /*!< inline keyword for TASKING
  44:../application/Src/periphery.c **** 
  45:../application/Src/periphery.c **** #endif
  46:../application/Src/periphery.c **** 
  47:../application/Src/periphery.c **** volatile uint64_t Ticks;
  48:../application/Src/periphery.c **** volatile uint32_t TimingDelay;
  49:../application/Src/periphery.c **** 
  50:../application/Src/periphery.c **** pin_config_t pin_config[USED_PINS_NUM] =
  51:../application/Src/periphery.c ****         {
  52:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_0,  0},                    // 0
  53:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_1,  1},                    // 1
  54:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_2,  2},                    // 2
  55:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_3,  3},                    // 3
  56:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_4,  4},                    // 4
  57:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_5,  5},                    // 5
  58:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_6,  6},                    // 6
  59:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_7,  7},                    // 7
  60:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_8,  8},                    // 8
  61:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_9,  9},                    // 9
  62:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_10, 10},                // 10
  63:../application/Src/periphery.c ****                 {GPIOA, GPIO_Pin_15, 15},                // 11
  64:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_0,  0},                    // 12
  65:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_1,  1},                    // 13
  66:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_3,  3},                    // 14
  67:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_4,  4},                    // 15
  68:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_5,  5},                    // 16
  69:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_6,  6},                    // 17
  70:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_7,  7},                    // 18
  71:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_8,  8},                    // 19
  72:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_9,  9},                    // 20
  73:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_10, 10},                // 21
  74:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_11, 11},                // 22
  75:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_12, 12},                // 23
  76:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_13, 13},                // 24
  77:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_14, 14},                // 25
  78:../application/Src/periphery.c ****                 {GPIOB, GPIO_Pin_15, 15},                // 26
  79:../application/Src/periphery.c ****                 {GPIOC, GPIO_Pin_13, 13},                // 27
  80:../application/Src/periphery.c ****                 {GPIOC, GPIO_Pin_14, 14},                // 28
  81:../application/Src/periphery.c ****                 {GPIOC, GPIO_Pin_15, 15},                // 29
  82:../application/Src/periphery.c ****         };
  83:../application/Src/periphery.c **** 
  84:../application/Src/periphery.c **** 
  85:../application/Src/periphery.c **** /**
  86:../application/Src/periphery.c ****   * @brief SysTick Configuration
  87:../application/Src/periphery.c ****   * @retval None
  88:../application/Src/periphery.c ****   */
ARM GAS  /tmp/cce3gk3O.s 			page 3


  89:../application/Src/periphery.c **** void SysTick_Init(void) {
  28              		.loc 1 89 25 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  90:../application/Src/periphery.c ****     RCC_ClocksTypeDef RCC_Clocks;
  32              		.loc 1 90 5 view .LVU1
  91:../application/Src/periphery.c ****     RCC_GetClocksFreq(&RCC_Clocks);
  33              		.loc 1 91 5 view .LVU2
  89:../application/Src/periphery.c ****     RCC_ClocksTypeDef RCC_Clocks;
  34              		.loc 1 89 25 is_stmt 0 view .LVU3
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 87B0     		sub	sp, sp, #28
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 40
  44              		.loc 1 91 5 view .LVU4
  45 0004 01A8     		add	r0, sp, #4
  46 0006 FFF7FEFF 		bl	RCC_GetClocksFreq
  47              	.LVL0:
  92:../application/Src/periphery.c ****     SysTick_Config(RCC_Clocks.SYSCLK_Frequency / 1000);
  48              		.loc 1 92 5 is_stmt 1 view .LVU5
  49              	.LBB15:
  50              	.LBI15:
  51              		.file 2 "../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h"
   1:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @file     core_cm3.h
   3:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @version  V1.30
   5:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @date     30. October 2009
   6:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
   7:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @note
   8:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  10:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  11:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  15:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @par
  16:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  22:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
  23:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  24:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CORE_H__
  26:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  27:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cce3gk3O.s 			page 4


  29:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 10: \n
  31:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Error 10: Expecting ';'
  33:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  34:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 530: \n
  35:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     return(__regBasePri); \n
  36:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * . 
  38:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 550: \n
  39:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  42:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 754: \n
  43:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  46:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 750: \n
  47:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  50:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 528: \n
  51:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  54:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *   - Error 751: \n
  55:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     } InterruptType_Type; \n
  56:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * .
  58:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
  60:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  61:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  62:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -save */
  63:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e10  */
  64:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e530 */
  65:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e550 */
  66:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e754 */
  67:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e750 */
  68:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e528 */
  69:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*lint -e751 */
  70:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  71:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  72:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - CMSIS version number
  75:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     - Cortex-M core peripheral base address
  77:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
  78:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
  79:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  80:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
  81:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  extern "C" {
  82:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif 
  83:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  84:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
ARM GAS  /tmp/cce3gk3O.s 			page 5


  86:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  88:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  90:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  92:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__ICCARM__)
  93:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
  95:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  96:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
  97:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * IO definitions
 106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * define access restrictions to peripheral registers
 108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #ifdef __cplusplus
 111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                 Register Abstraction
 122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  @{
 125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
 126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
ARM GAS  /tmp/cce3gk3O.s 			page 6


 143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }  NVIC_Type;                                               
 148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SCB_Type;                                                
 177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/cce3gk3O.s 			page 7


 200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Control Register Definitions */
 252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
ARM GAS  /tmp/cce3gk3O.s 			page 8


 257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                      
ARM GAS  /tmp/cce3gk3O.s 			page 9


 314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for SysTick
 363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
ARM GAS  /tmp/cce3gk3O.s 			page 10


 371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } SysTick_Type;
 372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Current Register Definitions */
 391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  union  
 413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   {
 414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
ARM GAS  /tmp/cce3gk3O.s 			page 11


 428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } ITM_Type;                                                
 445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
ARM GAS  /tmp/cce3gk3O.s 			page 12


 485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED0;
 506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else
 510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****        uint32_t RESERVED1;
 511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } InterruptType_Type;
 513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
ARM GAS  /tmp/cce3gk3O.s 			page 13


 542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } MPU_Type;                                                
 549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Type Register */
 551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Control Register */
 561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Number Register */
 571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Base Address Register */
 575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
ARM GAS  /tmp/cce3gk3O.s 			page 14


 599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   @{
 619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** typedef struct
 621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** } CoreDebug_Type;
 627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cce3gk3O.s 			page 15


 656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Core Register Selector Register */
 666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 706:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 709:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cce3gk3O.s 			page 16


 713:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 714:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 722:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 729:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 733:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 734:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 736:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 737:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*******************************************************************************
 738:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *                Hardware Abstraction Layer
 739:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  ******************************************************************************/
 740:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 741:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   )
 742:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 745:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 749:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 753:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 757:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
 758:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 759:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 760:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 762:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ARM armcc specific functions */
 764:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 765:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 768:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                             __nop
 769:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFI                             __wfi
ARM GAS  /tmp/cce3gk3O.s 			page 17


 770:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __WFE                             __wfe
 771:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __SEV                             __sev
 772:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __ISB()                           __isb(0)
 773:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __REV                             __rev
 776:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __RBIT                            __rbit
 777:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 784:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 785:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 790:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 791:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 792:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 794:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
 795:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 796:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
 797:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 798:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 800:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 801:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 803:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 805:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 808:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 810:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 811:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 813:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
 814:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 815:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
 817:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 818:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 820:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 821:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 823:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 825:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
ARM GAS  /tmp/cce3gk3O.s 			page 18


 827:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 828:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 830:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 831:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 833:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 834:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 835:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 836:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 838:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 840:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 841:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 843:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   value  value to reverse
 844:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         reversed value
 845:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 846:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 848:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 850:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 851:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 853:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 854:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 856:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 858:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __CLREX(void);
 859:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 860:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 861:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 862:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 863:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 864:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 865:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 866:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 867:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 869:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 870:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 871:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 872:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 873:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 874:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 875:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 876:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 878:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 879:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 881:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 882:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 883:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
ARM GAS  /tmp/cce3gk3O.s 			page 19


 884:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 885:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 887:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 888:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 890:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   priMask  PriMask
 891:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 892:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 894:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 896:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 897:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 899:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 900:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 901:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 902:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 903:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 905:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 906:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 908:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask faultMask value
 909:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 910:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
 911:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 912:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 914:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 915:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
 916:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
 917:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
 918:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 919:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
 920:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 921:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 923:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 924:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
 925:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 926:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
 927:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 928:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
 929:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 930:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 932:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 934:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 935:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 937:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 939:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __CLREX                           __clrex
 940:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cce3gk3O.s 			page 20


 941:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 942:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
 943:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 944:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
 945:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 946:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
 947:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 948:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 950:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regBasePri);
 952:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 953:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 954:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 955:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
 956:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 957:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
 958:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 959:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
 960:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 961:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 963:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 966:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 967:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 968:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 970:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
 971:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 972:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 974:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 976:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regPriMask);
 978:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 979:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 980:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 981:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 983:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
 984:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 985:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
 987:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 989:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regPriMask = (priMask);
 991:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 992:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
 993:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
 994:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
 996:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
 997:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cce3gk3O.s 			page 21


 998:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
 999:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1000:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1002:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regFaultMask);
1004:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1005:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1006:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1007:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1009:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1010:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1011:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1012:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1013:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1015:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1018:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1019:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1020:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1021:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1022:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Control value
1023:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1024:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1025:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1026:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1028:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return(__regControl);
1030:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1031:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1032:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1033:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1034:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1035:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1036:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1037:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1038:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1039:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1041:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   __regControl = control;
1043:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1044:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1045:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1047:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1048:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1049:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* IAR iccarm specific functions */
1051:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1052:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cce3gk3O.s 			page 22


1055:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1058:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1064:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1076:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1077:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1078:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1080:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1081:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1082:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
1083:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1084:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1086:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1087:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1089:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1091:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1094:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1096:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1097:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1099:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1100:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1101:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1103:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1104:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1106:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1107:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1109:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1111:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
ARM GAS  /tmp/cce3gk3O.s 			page 23


1112:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1114:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1116:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1117:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1119:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1120:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1121:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1122:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1124:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1126:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1127:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1128:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1129:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1130:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1131:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1132:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1133:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1134:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1136:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1137:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1139:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1140:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1141:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1142:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1144:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1146:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1147:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1149:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1150:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1151:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1152:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1154:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1156:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1157:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1159:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1160:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1161:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1162:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1164:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1166:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1167:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cce3gk3O.s 			page 24


1169:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1170:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1171:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1172:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1173:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1175:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1177:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1178:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1180:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1181:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1182:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1183:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1184:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1186:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1188:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1189:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1191:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1192:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1193:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1194:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1195:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1197:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1199:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1200:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1201:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* GNU gcc specific functions */
1203:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1204:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1207:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1210:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1219:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1220:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1221:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1223:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return ProcessStackPointer
1224:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1225:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the actual process stack pointer
ARM GAS  /tmp/cce3gk3O.s 			page 25


1226:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1227:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1229:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1230:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1231:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1232:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1234:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1237:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1239:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1240:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1242:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return Main Stack Pointer
1243:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1244:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Cortex processor register
1246:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1247:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1249:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1250:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1252:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1254:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1257:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1259:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1260:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Base Priority value
1261:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1262:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return BasePriority
1263:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1264:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the base priority register
1265:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1266:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1268:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1269:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Base Priority value
1270:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1271:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  basePri  BasePriority
1272:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1273:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the base priority register
1274:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1275:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1277:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1278:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1280:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return PriMask
1281:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1282:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
ARM GAS  /tmp/cce3gk3O.s 			page 26


1283:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1284:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1286:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1287:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Mask value
1288:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1289:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priMask  PriMask
1290:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1291:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1293:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1295:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1296:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1298:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return FaultMask
1299:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1300:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the fault mask register
1301:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1302:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1304:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1305:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1307:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  faultMask  faultMask value
1308:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1309:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the fault mask register
1310:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1311:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1313:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1314:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Return the Control Register value
1315:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** * 
1316:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** *  @return Control value
1317:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1318:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Return the content of the control register
1319:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1320:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1322:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1323:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Control Register value
1324:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1325:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  control  Control value
1326:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1327:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the control register
1328:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1329:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1331:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1332:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1334:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1335:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1336:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1337:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in integer value
1338:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1339:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV(uint32_t value);
ARM GAS  /tmp/cce3gk3O.s 			page 27


1340:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1341:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1342:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1344:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1345:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1346:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1347:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1349:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1351:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1352:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1354:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1355:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1356:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1357:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1359:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1361:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1362:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Reverse bit order of value
1363:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1364:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to reverse
1365:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        reversed value
1366:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1367:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Reverse bit order of value
1368:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1369:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1371:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1372:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1374:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1375:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1376:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1377:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1379:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1381:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1382:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1384:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1385:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1386:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1387:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1389:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1391:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1392:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1394:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1395:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        value of (*address)
1396:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
ARM GAS  /tmp/cce3gk3O.s 			page 28


1397:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1399:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1401:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1402:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1404:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1405:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1406:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1407:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1408:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1410:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1412:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1413:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1415:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1416:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1417:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1418:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1419:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1421:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1423:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1424:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1426:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  value  value to store
1427:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  *addr  address pointer
1428:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return        successful / failed
1429:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1430:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1432:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1434:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1435:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* TASKING carm specific functions */
1437:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1438:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*
1439:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Including the CMSIS ones.
1442:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1443:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1444:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #endif
1445:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1446:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1447:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   Core  Function Interface containing:
1449:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core NVIC Functions
1450:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core SysTick Functions
1451:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   - Core Reset Functions
1452:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** */
1453:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /*@{*/
ARM GAS  /tmp/cce3gk3O.s 			page 29


1454:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1455:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1457:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1458:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
1459:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1460:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1462:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1468:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1470:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t reg_value;
1471:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1473:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1480:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1481:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1482:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1484:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return priority grouping field 
1485:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1486:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1489:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1491:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1493:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1494:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1495:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1497:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1499:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1506:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1507:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1508:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1510:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
ARM GAS  /tmp/cce3gk3O.s 			page 30


1511:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1512:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1515:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1516:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1517:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1519:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1520:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1521:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1523:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1526:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0
1528:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1529:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1531:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1533:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1534:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1535:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * 
1537:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1539:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1542:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1544:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1546:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1547:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1548:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1550:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1552:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1555:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1557:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1559:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1560:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1561:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1563:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1566:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * otherwise it returns 0.
ARM GAS  /tmp/cce3gk3O.s 			page 31


1568:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1569:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1571:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1573:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1574:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1575:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1577:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  priority  The priority to set
1579:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1580:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1584:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1590:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1592:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1593:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1594:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1595:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1597:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return           The priority for the interrupt
1599:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1600:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1604:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits of the microcontroller.
1606:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1607:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1609:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1611:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1612:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if(IRQn < 0) {
1613:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
1615:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1617:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1618:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1619:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1620:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1622:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
ARM GAS  /tmp/cce3gk3O.s 			page 32


1625:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1627:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1632:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1634:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1636:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1639:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1640:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  
1643:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (
1644:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****          );
1647:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1648:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1649:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1650:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1651:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1653:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
1656:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1658:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1663:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1665:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
1667:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   uint32_t SubPriorityBits;
1670:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1671:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   
1674:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
1677:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1678:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1679:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1680:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
ARM GAS  /tmp/cce3gk3O.s 			page 33


1682:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** 
1684:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** /**
1685:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1687:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  *
1690:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  * periodical interrupts.
1693:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****  */
1694:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
  52              		.loc 2 1694 26 view .LVU6
  53              	.LBB16:
1695:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** { 
1696:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
  54              		.loc 2 1696 3 view .LVU7
1697:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                                                                
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  55              		.loc 2 1698 3 view .LVU8
  56              	.LBB17:
  57              	.LBB18:
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
  58              		.loc 2 1589 42 is_stmt 0 view .LVU9
  59 000a F025     		movs	r5, #240
  60              	.LBE18:
  61              	.LBE17:
1699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  62              		.loc 2 1700 18 view .LVU10
  63 000c 0020     		movs	r0, #0
1701:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
  64              		.loc 2 1701 18 view .LVU11
  65 000e 0721     		movs	r1, #7
  66              	.LBE16:
  67              	.LBE15:
  68              		.loc 1 92 5 view .LVU12
  69 0010 019B     		ldr	r3, [sp, #4]
  70 0012 074C     		ldr	r4, .L4
  71              	.LBB26:
  72              	.LBB23:
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
  73              		.loc 2 1698 18 view .LVU13
  74 0014 074A     		ldr	r2, .L4+4
  75              	.LBE23:
  76              	.LBE26:
  77              		.loc 1 92 5 view .LVU14
  78 0016 A4FB0343 		umull	r4, r3, r4, r3
  79              	.LBB27:
  80              	.LBB24:
  81              	.LBB21:
  82              	.LBB19:
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
  83              		.loc 2 1589 42 view .LVU15
  84 001a 074C     		ldr	r4, .L4+8
  85              	.LBE19:
ARM GAS  /tmp/cce3gk3O.s 			page 34


  86              	.LBE21:
  87              	.LBE24:
  88              	.LBE27:
  89              		.loc 1 92 5 view .LVU16
  90 001c 9B09     		lsrs	r3, r3, #6
  91              	.LBB28:
  92              	.LBB25:
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
  93              		.loc 2 1698 54 view .LVU17
  94 001e 013B     		subs	r3, r3, #1
1698:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
  95              		.loc 2 1698 18 view .LVU18
  96 0020 5360     		str	r3, [r2, #4]
  97              	.LVL1:
1699:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  98              		.loc 2 1699 3 is_stmt 1 view .LVU19
  99              	.LBB22:
 100              	.LBI17:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 101              		.loc 2 1586 22 view .LVU20
 102              	.LBB20:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 103              		.loc 2 1588 3 view .LVU21
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 104              		.loc 2 1589 5 view .LVU22
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 105              		.loc 2 1589 42 is_stmt 0 view .LVU23
 106 0022 84F82350 		strb	r5, [r4, #35]
 107              	.LVL2:
1589:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   else {
 108              		.loc 2 1589 42 view .LVU24
 109              	.LBE20:
 110              	.LBE22:
1700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 111              		.loc 2 1700 3 is_stmt 1 view .LVU25
1700:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 112              		.loc 2 1700 18 is_stmt 0 view .LVU26
 113 0026 9060     		str	r0, [r2, #8]
 114              		.loc 2 1701 3 is_stmt 1 view .LVU27
 115              		.loc 2 1701 18 is_stmt 0 view .LVU28
 116 0028 1160     		str	r1, [r2]
1702:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****   return (0);                                                  /* Function successful */
 117              		.loc 2 1704 3 is_stmt 1 view .LVU29
 118              		.loc 2 1704 3 is_stmt 0 view .LVU30
 119              	.LBE25:
 120              	.LBE28:
  93:../application/Src/periphery.c **** }
 121              		.loc 1 93 1 view .LVU31
 122 002a 07B0     		add	sp, sp, #28
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 002c 30BD     		pop	{r4, r5, pc}
 127              	.L5:
 128 002e 00BF     		.align	2
ARM GAS  /tmp/cce3gk3O.s 			page 35


 129              	.L4:
 130 0030 D34D6210 		.word	274877907
 131 0034 10E000E0 		.word	-536813552
 132 0038 00ED00E0 		.word	-536810240
 133              		.cfi_endproc
 134              	.LFE29:
 136              		.section	.text.Timers_Init,"ax",%progbits
 137              		.align	1
 138              		.p2align 2,,3
 139              		.global	Timers_Init
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	Timers_Init:
 146              	.LVL3:
 147              	.LFB30:
  94:../application/Src/periphery.c **** 
  95:../application/Src/periphery.c **** /**
  96:../application/Src/periphery.c ****   * @brief Timers Configuration
  97:../application/Src/periphery.c ****   * @retval None
  98:../application/Src/periphery.c ****   */
  99:../application/Src/periphery.c **** void Timers_Init(dev_config_t * p_dev_config)
 100:../application/Src/periphery.c **** {
 148              		.loc 1 100 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 48
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 101:../application/Src/periphery.c **** 	
 102:../application/Src/periphery.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;	
 152              		.loc 1 102 2 view .LVU33
 103:../application/Src/periphery.c **** 	TIM_OCInitTypeDef  				TIM_OCInitStructure;
 153              		.loc 1 103 2 view .LVU34
 104:../application/Src/periphery.c **** 	RCC_ClocksTypeDef RCC_Clocks;
 154              		.loc 1 104 2 view .LVU35
 105:../application/Src/periphery.c **** 	
 106:../application/Src/periphery.c **** 	RCC_GetClocksFreq(&RCC_Clocks);	
 155              		.loc 1 106 2 view .LVU36
 100:../application/Src/periphery.c **** 	
 156              		.loc 1 100 1 is_stmt 0 view .LVU37
 157 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 158              	.LCFI3:
 159              		.cfi_def_cfa_offset 28
 160              		.cfi_offset 4, -28
 161              		.cfi_offset 5, -24
 162              		.cfi_offset 6, -20
 163              		.cfi_offset 7, -16
 164              		.cfi_offset 8, -12
 165              		.cfi_offset 9, -8
 166              		.cfi_offset 14, -4
 167 0004 8DB0     		sub	sp, sp, #52
 168              	.LCFI4:
 169              		.cfi_def_cfa_offset 80
 100:../application/Src/periphery.c **** 	
 170              		.loc 1 100 1 view .LVU38
 171 0006 0446     		mov	r4, r0
 172              		.loc 1 106 2 view .LVU39
ARM GAS  /tmp/cce3gk3O.s 			page 36


 173 0008 07A8     		add	r0, sp, #28
 174              	.LVL4:
 175              		.loc 1 106 2 view .LVU40
 176 000a FFF7FEFF 		bl	RCC_GetClocksFreq
 177              	.LVL5:
 107:../application/Src/periphery.c **** 	
 108:../application/Src/periphery.c **** 	// Reset tick counter
 109:../application/Src/periphery.c **** 	Ticks = 0;
 178              		.loc 1 109 2 is_stmt 1 view .LVU41
 110:../application/Src/periphery.c **** 	
 111:../application/Src/periphery.c **** 	// Encoders, Axis and HID timer
 112:../application/Src/periphery.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 179              		.loc 1 112 2 is_stmt 0 view .LVU42
 180 000e 0121     		movs	r1, #1
 109:../application/Src/periphery.c **** 	
 181              		.loc 1 109 8 view .LVU43
 182 0010 4FF00008 		mov	r8, #0
 183 0014 4FF00009 		mov	r9, #0
 113:../application/Src/periphery.c **** 		
 114:../application/Src/periphery.c **** 	TIM_TimeBaseStructInit(&TIM_TimeBaseInitStructure);	
 115:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 116:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 117:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 118:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 184              		.loc 1 118 44 view .LVU44
 185 0018 0025     		movs	r5, #0
 116:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 186              		.loc 1 116 39 view .LVU45
 187 001a C726     		movs	r6, #199
 109:../application/Src/periphery.c **** 	
 188              		.loc 1 109 8 view .LVU46
 189 001c 694B     		ldr	r3, .L10
 112:../application/Src/periphery.c **** 		
 190              		.loc 1 112 2 view .LVU47
 191 001e 0846     		mov	r0, r1
 109:../application/Src/periphery.c **** 	
 192              		.loc 1 109 8 view .LVU48
 193 0020 C3E90089 		strd	r8, [r3]
 112:../application/Src/periphery.c **** 		
 194              		.loc 1 112 2 is_stmt 1 view .LVU49
 195 0024 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 196              	.LVL6:
 114:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 197              		.loc 1 114 2 view .LVU50
 198 0028 6846     		mov	r0, sp
 199 002a FFF7FEFF 		bl	TIM_TimeBaseStructInit
 200              	.LVL7:
 115:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 201              		.loc 1 115 2 view .LVU51
 115:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 202              		.loc 1 115 70 is_stmt 0 view .LVU52
 203 002e 099B     		ldr	r3, [sp, #36]
 204 0030 654F     		ldr	r7, .L10+4
 205 0032 5B09     		lsrs	r3, r3, #5
 206 0034 A7FB0323 		umull	r2, r3, r7, r3
 207 0038 DB09     		lsrs	r3, r3, #7
 115:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
ARM GAS  /tmp/cce3gk3O.s 			page 37


 208              		.loc 1 115 78 view .LVU53
 209 003a 013B     		subs	r3, r3, #1
 119:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStructure);
 210              		.loc 1 119 2 view .LVU54
 211 003c 6946     		mov	r1, sp
 212 003e 4FF08040 		mov	r0, #1073741824
 115:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 213              		.loc 1 115 42 view .LVU55
 214 0042 ADF80030 		strh	r3, [sp]	@ movhi
 116:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 215              		.loc 1 116 2 is_stmt 1 view .LVU56
 117:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 216              		.loc 1 117 2 view .LVU57
 118:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStructure);
 217              		.loc 1 118 2 view .LVU58
 118:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStructure);
 218              		.loc 1 118 44 is_stmt 0 view .LVU59
 219 0046 ADF80250 		strh	r5, [sp, #2]	@ movhi
 116:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 220              		.loc 1 116 39 view .LVU60
 221 004a 0196     		str	r6, [sp, #4]
 222              		.loc 1 119 2 is_stmt 1 view .LVU61
 223 004c FFF7FEFF 		bl	TIM_TimeBaseInit
 224              	.LVL8:
 120:../application/Src/periphery.c **** 	TIM_ARRPreloadConfig(TIM2, ENABLE);
 225              		.loc 1 120 2 view .LVU62
 226 0050 0121     		movs	r1, #1
 227 0052 4FF08040 		mov	r0, #1073741824
 228 0056 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 229              	.LVL9:
 121:../application/Src/periphery.c **** 	
 122:../application/Src/periphery.c **** 	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);	
 230              		.loc 1 122 2 view .LVU63
 231 005a 0122     		movs	r2, #1
 232 005c 4FF08040 		mov	r0, #1073741824
 233 0060 1146     		mov	r1, r2
 234 0062 FFF7FEFF 		bl	TIM_ITConfig
 235              	.LVL10:
 123:../application/Src/periphery.c **** 	NVIC_SetPriority(TIM2_IRQn, 3);
 236              		.loc 1 123 2 view .LVU64
 237              	.LBB29:
 238              	.LBI29:
1586:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 239              		.loc 2 1586 22 view .LVU65
 240              	.LBB30:
1588:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 241              		.loc 2 1588 3 view .LVU66
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 242              		.loc 2 1591 5 view .LVU67
 243              	.LBE30:
 244              	.LBE29:
 245              	.LBB33:
 246              	.LBB34:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 247              		.loc 2 1504 39 is_stmt 0 view .LVU68
 248 0066 4FF08052 		mov	r2, #268435456
 249              	.LBE34:
ARM GAS  /tmp/cce3gk3O.s 			page 38


 250              	.LBE33:
 251              	.LBB36:
 252              	.LBB31:
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 253              		.loc 2 1591 32 view .LVU69
 254 006a 3020     		movs	r0, #48
 255 006c 574B     		ldr	r3, .L10+8
 256              	.LBE31:
 257              	.LBE36:
 124:../application/Src/periphery.c **** 	NVIC_EnableIRQ(TIM2_IRQn);
 125:../application/Src/periphery.c **** 
 126:../application/Src/periphery.c **** 	TIM_Cmd(TIM2, ENABLE);	
 258              		.loc 1 126 2 view .LVU70
 259 006e 0121     		movs	r1, #1
 260              	.LBB37:
 261              	.LBB32:
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 262              		.loc 2 1591 32 view .LVU71
 263 0070 83F81C03 		strb	r0, [r3, #796]
 264              	.LVL11:
1591:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 265              		.loc 2 1591 32 view .LVU72
 266              	.LBE32:
 267              	.LBE37:
 124:../application/Src/periphery.c **** 	NVIC_EnableIRQ(TIM2_IRQn);
 268              		.loc 1 124 2 is_stmt 1 view .LVU73
 269              	.LBB38:
 270              	.LBI33:
1502:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** {
 271              		.loc 2 1502 22 view .LVU74
 272              	.LBB35:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 273              		.loc 2 1504 3 view .LVU75
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 274              		.loc 2 1504 39 is_stmt 0 view .LVU76
 275 0074 1A60     		str	r2, [r3]
 276              	.LVL12:
1504:../Drivers/CMSIS/CM3/CoreSupport/core_cm3.h **** }
 277              		.loc 2 1504 39 view .LVU77
 278              	.LBE35:
 279              	.LBE38:
 280              		.loc 1 126 2 is_stmt 1 view .LVU78
 281 0076 4FF08040 		mov	r0, #1073741824
 282 007a FFF7FEFF 		bl	TIM_Cmd
 283              	.LVL13:
 127:../application/Src/periphery.c **** 	
 128:../application/Src/periphery.c **** 	// LED PWM timer
 129:../application/Src/periphery.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 284              		.loc 1 129 2 view .LVU79
 130:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 285              		.loc 1 130 3 view .LVU80
 129:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 286              		.loc 1 129 33 is_stmt 0 view .LVU81
 287 007e 544B     		ldr	r3, .L10+12
 131:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 132:../application/Src/periphery.c **** 	
 133:../application/Src/periphery.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);		
ARM GAS  /tmp/cce3gk3O.s 			page 39


 288              		.loc 1 133 2 view .LVU82
 289 0080 0121     		movs	r1, #1
 290 0082 0220     		movs	r0, #2
 129:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 291              		.loc 1 129 33 view .LVU83
 292 0084 0393     		str	r3, [sp, #12]
 131:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 293              		.loc 1 131 3 is_stmt 1 view .LVU84
 294              		.loc 1 133 2 view .LVU85
 131:../application/Src/periphery.c ****   TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 295              		.loc 1 131 38 is_stmt 0 view .LVU86
 296 0086 ADF81450 		strh	r5, [sp, #20]	@ movhi
 297              		.loc 1 133 2 view .LVU87
 298 008a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 299              	.LVL14:
 134:../application/Src/periphery.c **** 	TIM_TimeBaseStructInit(&TIM_TimeBaseInitStructure);	
 300              		.loc 1 134 2 is_stmt 1 view .LVU88
 301 008e 6846     		mov	r0, sp
 302 0090 FFF7FEFF 		bl	TIM_TimeBaseStructInit
 303              	.LVL15:
 135:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 304              		.loc 1 135 2 view .LVU89
 305              		.loc 1 135 70 is_stmt 0 view .LVU90
 306 0094 099B     		ldr	r3, [sp, #36]
 136:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 137:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 138:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 139:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseInitStructure);
 307              		.loc 1 139 2 view .LVU91
 308 0096 6946     		mov	r1, sp
 135:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 309              		.loc 1 135 70 view .LVU92
 310 0098 5B09     		lsrs	r3, r3, #5
 311 009a A7FB0323 		umull	r2, r3, r7, r3
 312 009e DB09     		lsrs	r3, r3, #7
 135:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 313              		.loc 1 135 78 view .LVU93
 314 00a0 013B     		subs	r3, r3, #1
 315              		.loc 1 139 2 view .LVU94
 316 00a2 4C48     		ldr	r0, .L10+16
 135:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK1_Frequency/100000 - 1;
 317              		.loc 1 135 42 view .LVU95
 318 00a4 ADF80030 		strh	r3, [sp]	@ movhi
 136:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 319              		.loc 1 136 2 is_stmt 1 view .LVU96
 137:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 320              		.loc 1 137 2 view .LVU97
 138:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseInitStructure);
 321              		.loc 1 138 2 view .LVU98
 322              		.loc 1 139 2 view .LVU99
 138:../application/Src/periphery.c **** 	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseInitStructure);
 323              		.loc 1 138 44 is_stmt 0 view .LVU100
 324 00a8 ADF80250 		strh	r5, [sp, #2]	@ movhi
 136:../application/Src/periphery.c **** 	TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 325              		.loc 1 136 39 view .LVU101
 326 00ac 0196     		str	r6, [sp, #4]
 327              		.loc 1 139 2 view .LVU102
ARM GAS  /tmp/cce3gk3O.s 			page 40


 328 00ae FFF7FEFF 		bl	TIM_TimeBaseInit
 329              	.LVL16:
 140:../application/Src/periphery.c **** 	TIM_ARRPreloadConfig(TIM3, ENABLE);
 330              		.loc 1 140 2 is_stmt 1 view .LVU103
 331 00b2 0121     		movs	r1, #1
 332 00b4 4748     		ldr	r0, .L10+16
 333 00b6 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 334              	.LVL17:
 141:../application/Src/periphery.c **** 	TIM_Cmd(TIM3, ENABLE);
 335              		.loc 1 141 2 view .LVU104
 336 00ba 0121     		movs	r1, #1
 337 00bc 4548     		ldr	r0, .L10+16
 338 00be FFF7FEFF 		bl	TIM_Cmd
 339              	.LVL18:
 142:../application/Src/periphery.c **** 	
 143:../application/Src/periphery.c **** 	/* PWM TIM3 config */
 144:../application/Src/periphery.c **** 	// Channel 1
 145:../application/Src/periphery.c **** 	TIM_OCInitStructure.TIM_Pulse = p_dev_config->led_pwm_config[3].duty_cycle * (TIM_TimeBaseInitStru
 340              		.loc 1 145 2 view .LVU105
 341              		.loc 1 145 105 is_stmt 0 view .LVU106
 342 00c2 BDF80420 		ldrh	r2, [sp, #4]
 343              		.loc 1 145 65 view .LVU107
 344 00c6 94F84633 		ldrb	r3, [r4, #838]	@ zero_extendqisi2
 345              		.loc 1 145 122 view .LVU108
 346 00ca DFF81081 		ldr	r8, .L10+24
 347              		.loc 1 145 77 view .LVU109
 348 00ce 02FB0333 		mla	r3, r2, r3, r3
 349              		.loc 1 145 122 view .LVU110
 350 00d2 A8FB0323 		umull	r2, r3, r8, r3
 146:../application/Src/periphery.c ****   TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 351              		.loc 1 146 3 view .LVU111
 352 00d6 3F48     		ldr	r0, .L10+16
 145:../application/Src/periphery.c ****   TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 353              		.loc 1 145 122 view .LVU112
 354 00d8 5B09     		lsrs	r3, r3, #5
 355              		.loc 1 146 3 view .LVU113
 356 00da 03A9     		add	r1, sp, #12
 145:../application/Src/periphery.c ****   TIM_OC1Init(TIM3, &TIM_OCInitStructure);
 357              		.loc 1 145 32 view .LVU114
 358 00dc ADF81230 		strh	r3, [sp, #18]	@ movhi
 359              		.loc 1 146 3 is_stmt 1 view .LVU115
 360 00e0 FFF7FEFF 		bl	TIM_OC1Init
 361              	.LVL19:
 147:../application/Src/periphery.c ****   TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
 362              		.loc 1 147 3 view .LVU116
 363 00e4 0821     		movs	r1, #8
 364 00e6 3B48     		ldr	r0, .L10+16
 365 00e8 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 366              	.LVL20:
 148:../application/Src/periphery.c **** 	// Channel 3
 149:../application/Src/periphery.c **** 	TIM_OCInitStructure.TIM_Pulse = p_dev_config->led_pwm_config[1].duty_cycle * (TIM_TimeBaseInitStru
 367              		.loc 1 149 2 view .LVU117
 368              		.loc 1 149 105 is_stmt 0 view .LVU118
 369 00ec BDF80420 		ldrh	r2, [sp, #4]
 370              		.loc 1 149 65 view .LVU119
 371 00f0 94F84233 		ldrb	r3, [r4, #834]	@ zero_extendqisi2
 150:../application/Src/periphery.c ****   TIM_OC3Init(TIM3, &TIM_OCInitStructure);
ARM GAS  /tmp/cce3gk3O.s 			page 41


 372              		.loc 1 150 3 view .LVU120
 373 00f4 3748     		ldr	r0, .L10+16
 149:../application/Src/periphery.c ****   TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 374              		.loc 1 149 77 view .LVU121
 375 00f6 02FB0333 		mla	r3, r2, r3, r3
 149:../application/Src/periphery.c ****   TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 376              		.loc 1 149 122 view .LVU122
 377 00fa A8FB0323 		umull	r2, r3, r8, r3
 378              		.loc 1 150 3 view .LVU123
 379 00fe 03A9     		add	r1, sp, #12
 149:../application/Src/periphery.c ****   TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 380              		.loc 1 149 122 view .LVU124
 381 0100 5B09     		lsrs	r3, r3, #5
 149:../application/Src/periphery.c ****   TIM_OC3Init(TIM3, &TIM_OCInitStructure);
 382              		.loc 1 149 32 view .LVU125
 383 0102 ADF81230 		strh	r3, [sp, #18]	@ movhi
 384              		.loc 1 150 3 is_stmt 1 view .LVU126
 385 0106 FFF7FEFF 		bl	TIM_OC3Init
 386              	.LVL21:
 151:../application/Src/periphery.c ****   TIM_OC3PreloadConfig(TIM3, TIM_OCPreload_Enable);
 387              		.loc 1 151 3 view .LVU127
 388 010a 0821     		movs	r1, #8
 389 010c 3148     		ldr	r0, .L10+16
 390 010e FFF7FEFF 		bl	TIM_OC3PreloadConfig
 391              	.LVL22:
 152:../application/Src/periphery.c **** 	// Channel 4
 153:../application/Src/periphery.c **** 	TIM_OCInitStructure.TIM_Pulse = p_dev_config->led_pwm_config[2].duty_cycle * (TIM_TimeBaseInitStru
 392              		.loc 1 153 2 view .LVU128
 393              		.loc 1 153 105 is_stmt 0 view .LVU129
 394 0112 BDF80420 		ldrh	r2, [sp, #4]
 395              		.loc 1 153 65 view .LVU130
 396 0116 94F84433 		ldrb	r3, [r4, #836]	@ zero_extendqisi2
 154:../application/Src/periphery.c ****   TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 397              		.loc 1 154 3 view .LVU131
 398 011a 2E48     		ldr	r0, .L10+16
 153:../application/Src/periphery.c ****   TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 399              		.loc 1 153 77 view .LVU132
 400 011c 02FB0333 		mla	r3, r2, r3, r3
 153:../application/Src/periphery.c ****   TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 401              		.loc 1 153 122 view .LVU133
 402 0120 A8FB0323 		umull	r2, r3, r8, r3
 403              		.loc 1 154 3 view .LVU134
 404 0124 03A9     		add	r1, sp, #12
 153:../application/Src/periphery.c ****   TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 405              		.loc 1 153 122 view .LVU135
 406 0126 5B09     		lsrs	r3, r3, #5
 153:../application/Src/periphery.c ****   TIM_OC4Init(TIM3, &TIM_OCInitStructure);
 407              		.loc 1 153 32 view .LVU136
 408 0128 ADF81230 		strh	r3, [sp, #18]	@ movhi
 409              		.loc 1 154 3 is_stmt 1 view .LVU137
 410 012c FFF7FEFF 		bl	TIM_OC4Init
 411              	.LVL23:
 155:../application/Src/periphery.c ****   TIM_OC4PreloadConfig(TIM3, TIM_OCPreload_Enable);	
 412              		.loc 1 155 3 view .LVU138
 413 0130 0821     		movs	r1, #8
 414 0132 2848     		ldr	r0, .L10+16
 415 0134 FFF7FEFF 		bl	TIM_OC4PreloadConfig
ARM GAS  /tmp/cce3gk3O.s 			page 42


 416              	.LVL24:
 156:../application/Src/periphery.c **** 	
 157:../application/Src/periphery.c **** 	if (p_dev_config->pins[8] == LED_PWM)				// prevent conflict with encoder timer
 417              		.loc 1 157 2 view .LVU139
 418              		.loc 1 157 5 is_stmt 0 view .LVU140
 419 0138 94F92830 		ldrsb	r3, [r4, #40]
 420 013c 152B     		cmp	r3, #21
 421 013e 02D0     		beq	.L9
 158:../application/Src/periphery.c **** 	{
 159:../application/Src/periphery.c **** 		/* PWM TIM1 config */
 160:../application/Src/periphery.c **** 		RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);		
 161:../application/Src/periphery.c **** 		TIM_TimeBaseStructInit(&TIM_TimeBaseInitStructure);	
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK2_Frequency/100000 - 1;
 163:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 164:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 165:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 166:../application/Src/periphery.c **** 		TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStructure);
 167:../application/Src/periphery.c **** 		TIM_ARRPreloadConfig(TIM1, ENABLE);
 168:../application/Src/periphery.c **** 		TIM_CtrlPWMOutputs(TIM1, ENABLE);
 169:../application/Src/periphery.c **** 		TIM_Cmd(TIM1, ENABLE);
 170:../application/Src/periphery.c **** 
 171:../application/Src/periphery.c **** 		// Channel 1		
 172:../application/Src/periphery.c **** 		TIM_OCInitStructure.TIM_Pulse = p_dev_config->led_pwm_config[0].duty_cycle * (TIM_TimeBaseInitStr
 173:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 174:../application/Src/periphery.c **** 		TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 175:../application/Src/periphery.c **** 		TIM_OC1PolarityConfig(TIM1, TIM_OCPolarity_High);
 176:../application/Src/periphery.c **** 	}
 177:../application/Src/periphery.c **** }
 422              		.loc 1 177 1 view .LVU141
 423 0140 0DB0     		add	sp, sp, #52
 424              	.LCFI5:
 425              		.cfi_remember_state
 426              		.cfi_def_cfa_offset 28
 427              		@ sp needed
 428 0142 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 429              	.LVL25:
 430              	.L9:
 431              	.LCFI6:
 432              		.cfi_restore_state
 160:../application/Src/periphery.c **** 		TIM_TimeBaseStructInit(&TIM_TimeBaseInitStructure);	
 433              		.loc 1 160 3 is_stmt 1 view .LVU142
 434 0146 0121     		movs	r1, #1
 435 0148 4FF40060 		mov	r0, #2048
 436 014c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 437              	.LVL26:
 161:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Prescaler = RCC_Clocks.PCLK2_Frequency/100000 - 1;
 438              		.loc 1 161 3 view .LVU143
 439 0150 6846     		mov	r0, sp
 440 0152 FFF7FEFF 		bl	TIM_TimeBaseStructInit
 441              	.LVL27:
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 442              		.loc 1 162 3 view .LVU144
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 443              		.loc 1 162 71 is_stmt 0 view .LVU145
 444 0156 0A9B     		ldr	r3, [sp, #40]
 166:../application/Src/periphery.c **** 		TIM_ARRPreloadConfig(TIM1, ENABLE);
 445              		.loc 1 166 3 view .LVU146
ARM GAS  /tmp/cce3gk3O.s 			page 43


 446 0158 6946     		mov	r1, sp
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 447              		.loc 1 162 71 view .LVU147
 448 015a 5B09     		lsrs	r3, r3, #5
 449 015c A7FB0337 		umull	r3, r7, r7, r3
 450 0160 FF09     		lsrs	r7, r7, #7
 166:../application/Src/periphery.c **** 		TIM_ARRPreloadConfig(TIM1, ENABLE);
 451              		.loc 1 166 3 view .LVU148
 452 0162 1D48     		ldr	r0, .L10+20
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 453              		.loc 1 162 79 view .LVU149
 454 0164 013F     		subs	r7, r7, #1
 165:../application/Src/periphery.c **** 		TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStructure);
 455              		.loc 1 165 45 view .LVU150
 456 0166 ADF80250 		strh	r5, [sp, #2]	@ movhi
 163:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 457              		.loc 1 163 40 view .LVU151
 458 016a 0196     		str	r6, [sp, #4]
 162:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_Period = 200 - 1;			// 1ms, 1000Hz
 459              		.loc 1 162 43 view .LVU152
 460 016c ADF80070 		strh	r7, [sp]	@ movhi
 163:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_ClockDivision = 0;
 461              		.loc 1 163 3 is_stmt 1 view .LVU153
 164:../application/Src/periphery.c **** 		TIM_TimeBaseInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 462              		.loc 1 164 3 view .LVU154
 165:../application/Src/periphery.c **** 		TIM_TimeBaseInit(TIM1, &TIM_TimeBaseInitStructure);
 463              		.loc 1 165 3 view .LVU155
 166:../application/Src/periphery.c **** 		TIM_ARRPreloadConfig(TIM1, ENABLE);
 464              		.loc 1 166 3 view .LVU156
 465 0170 FFF7FEFF 		bl	TIM_TimeBaseInit
 466              	.LVL28:
 167:../application/Src/periphery.c **** 		TIM_CtrlPWMOutputs(TIM1, ENABLE);
 467              		.loc 1 167 3 view .LVU157
 468 0174 0121     		movs	r1, #1
 469 0176 1848     		ldr	r0, .L10+20
 470 0178 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 471              	.LVL29:
 168:../application/Src/periphery.c **** 		TIM_Cmd(TIM1, ENABLE);
 472              		.loc 1 168 3 view .LVU158
 473 017c 0121     		movs	r1, #1
 474 017e 1648     		ldr	r0, .L10+20
 475 0180 FFF7FEFF 		bl	TIM_CtrlPWMOutputs
 476              	.LVL30:
 169:../application/Src/periphery.c **** 
 477              		.loc 1 169 3 view .LVU159
 478 0184 0121     		movs	r1, #1
 479 0186 1448     		ldr	r0, .L10+20
 480 0188 FFF7FEFF 		bl	TIM_Cmd
 481              	.LVL31:
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 482              		.loc 1 172 3 view .LVU160
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 483              		.loc 1 172 106 is_stmt 0 view .LVU161
 484 018c BDF80420 		ldrh	r2, [sp, #4]
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 485              		.loc 1 172 66 view .LVU162
 486 0190 94F84033 		ldrb	r3, [r4, #832]	@ zero_extendqisi2
ARM GAS  /tmp/cce3gk3O.s 			page 44


 173:../application/Src/periphery.c **** 		TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 487              		.loc 1 173 3 view .LVU163
 488 0194 03A9     		add	r1, sp, #12
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 489              		.loc 1 172 78 view .LVU164
 490 0196 02FB0333 		mla	r3, r2, r3, r3
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 491              		.loc 1 172 123 view .LVU165
 492 019a A8FB0338 		umull	r3, r8, r8, r3
 173:../application/Src/periphery.c **** 		TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 493              		.loc 1 173 3 view .LVU166
 494 019e 0E48     		ldr	r0, .L10+20
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 495              		.loc 1 172 123 view .LVU167
 496 01a0 4FEA5818 		lsr	r8, r8, #5
 172:../application/Src/periphery.c **** 		TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 497              		.loc 1 172 33 view .LVU168
 498 01a4 ADF81280 		strh	r8, [sp, #18]	@ movhi
 173:../application/Src/periphery.c **** 		TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 499              		.loc 1 173 3 is_stmt 1 view .LVU169
 500 01a8 FFF7FEFF 		bl	TIM_OC1Init
 501              	.LVL32:
 174:../application/Src/periphery.c **** 		TIM_OC1PolarityConfig(TIM1, TIM_OCPolarity_High);
 502              		.loc 1 174 3 view .LVU170
 503 01ac 0821     		movs	r1, #8
 504 01ae 0A48     		ldr	r0, .L10+20
 505 01b0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 506              	.LVL33:
 175:../application/Src/periphery.c **** 	}
 507              		.loc 1 175 3 view .LVU171
 508 01b4 2946     		mov	r1, r5
 509 01b6 0848     		ldr	r0, .L10+20
 510 01b8 FFF7FEFF 		bl	TIM_OC1PolarityConfig
 511              	.LVL34:
 512              		.loc 1 177 1 is_stmt 0 view .LVU172
 513 01bc 0DB0     		add	sp, sp, #52
 514              	.LCFI7:
 515              		.cfi_def_cfa_offset 28
 516              		@ sp needed
 517 01be BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 518              	.LVL35:
 519              	.L11:
 520              		.loc 1 177 1 view .LVU173
 521 01c2 00BF     		.align	2
 522              	.L10:
 523 01c4 00000000 		.word	Ticks
 524 01c8 C55A7C0A 		.word	175921861
 525 01cc 00E100E0 		.word	-536813312
 526 01d0 60000100 		.word	65632
 527 01d4 00040040 		.word	1073742848
 528 01d8 002C0140 		.word	1073818624
 529 01dc 1F85EB51 		.word	1374389535
 530              		.cfi_endproc
 531              	.LFE30:
 533              		.section	.text.PWM_SetFromAxis,"ax",%progbits
 534              		.align	1
 535              		.p2align 2,,3
ARM GAS  /tmp/cce3gk3O.s 			page 45


 536              		.global	PWM_SetFromAxis
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu softvfp
 542              	PWM_SetFromAxis:
 543              	.LVL36:
 544              	.LFB31:
 178:../application/Src/periphery.c **** 
 179:../application/Src/periphery.c **** /**
 180:../application/Src/periphery.c ****   * @brief Update PWM values
 181:../application/Src/periphery.c **** 	* @param p_dev_config: Pointer to device config
 182:../application/Src/periphery.c **** 	* @param axis_data: Pointer to axis values
 183:../application/Src/periphery.c ****   * @retval None
 184:../application/Src/periphery.c ****   */
 185:../application/Src/periphery.c **** void PWM_SetFromAxis(dev_config_t * p_dev_config, analog_data_t * axis_data)
 186:../application/Src/periphery.c **** {
 545              		.loc 1 186 1 is_stmt 1 view -0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 0
 548              		@ frame_needed = 0, uses_anonymous_args = 0
 187:../application/Src/periphery.c **** 	int32_t	tmp32;
 549              		.loc 1 187 2 view .LVU175
 188:../application/Src/periphery.c **** 	
 189:../application/Src/periphery.c **** 	/* PWM TIM3 config */
 190:../application/Src/periphery.c **** 	// Channel 1
 191:../application/Src/periphery.c **** 	if (p_dev_config->led_pwm_config[3].is_axis)
 550              		.loc 1 191 2 view .LVU176
 186:../application/Src/periphery.c **** 	int32_t	tmp32;
 551              		.loc 1 186 1 is_stmt 0 view .LVU177
 552 0000 38B5     		push	{r3, r4, r5, lr}
 553              	.LCFI8:
 554              		.cfi_def_cfa_offset 16
 555              		.cfi_offset 3, -16
 556              		.cfi_offset 4, -12
 557              		.cfi_offset 5, -8
 558              		.cfi_offset 14, -4
 559              		.loc 1 191 6 view .LVU178
 560 0002 90F84733 		ldrb	r3, [r0, #839]	@ zero_extendqisi2
 186:../application/Src/periphery.c **** 	int32_t	tmp32;
 561              		.loc 1 186 1 view .LVU179
 562 0006 0446     		mov	r4, r0
 563              		.loc 1 191 5 view .LVU180
 564 0008 1A07     		lsls	r2, r3, #28
 186:../application/Src/periphery.c **** 	int32_t	tmp32;
 565              		.loc 1 186 1 view .LVU181
 566 000a 0D46     		mov	r5, r1
 567              		.loc 1 191 5 view .LVU182
 568 000c 7BD5     		bpl	.L13
 192:../application/Src/periphery.c **** 	{
 193:../application/Src/periphery.c **** 		tmp32 = (axis_data[p_dev_config->led_pwm_config[3].axis_num] + 32767)/655;
 569              		.loc 1 193 3 is_stmt 1 view .LVU183
 570              	.LVL37:
 194:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 571              		.loc 1 194 3 view .LVU184
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 572              		.loc 1 193 53 is_stmt 0 view .LVU185
ARM GAS  /tmp/cce3gk3O.s 			page 46


 573 000e 03F00703 		and	r3, r3, #7
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 574              		.loc 1 193 21 view .LVU186
 575 0012 31F91330 		ldrsh	r3, [r1, r3, lsl #1]
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 576              		.loc 1 193 9 view .LVU187
 577 0016 654A     		ldr	r2, .L25
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 578              		.loc 1 193 64 view .LVU188
 579 0018 03F5FF43 		add	r3, r3, #32640
 580 001c 7F33     		adds	r3, r3, #127
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 581              		.loc 1 193 9 view .LVU189
 582 001e 82FB0312 		smull	r1, r2, r2, r3
 583              	.LVL38:
 584              		.loc 1 194 64 view .LVU190
 585 0022 90F84613 		ldrb	r1, [r0, #838]	@ zero_extendqisi2
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 586              		.loc 1 193 9 view .LVU191
 587 0026 DB17     		asrs	r3, r3, #31
 588              		.loc 1 194 83 view .LVU192
 589 0028 6148     		ldr	r0, .L25+4
 590              	.LVL39:
 193:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, tmp32 * p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 1000
 591              		.loc 1 193 9 view .LVU193
 592 002a C3EB2223 		rsb	r3, r3, r2, asr #8
 593              		.loc 1 194 31 view .LVU194
 594 002e 01FB03F3 		mul	r3, r1, r3
 595              		.loc 1 194 83 view .LVU195
 596 0032 818D     		ldrh	r1, [r0, #44]
 597 0034 89B2     		uxth	r1, r1
 598              		.loc 1 194 76 view .LVU196
 599 0036 01FB0333 		mla	r3, r1, r3, r3
 600              		.loc 1 194 94 view .LVU197
 601 003a 5E49     		ldr	r1, .L25+8
 602 003c A1FB0331 		umull	r3, r1, r1, r3
 603              		.loc 1 194 3 view .LVU198
 604 0040 C1F34F31 		ubfx	r1, r1, #13, #16
 605 0044 FFF7FEFF 		bl	TIM_SetCompare1
 606              	.LVL40:
 195:../application/Src/periphery.c ****   }
 196:../application/Src/periphery.c **** 	else
 197:../application/Src/periphery.c **** 	{
 198:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM3, p_dev_config->led_pwm_config[3].duty_cycle * (TIM3->ARR + 1) / 100);
 199:../application/Src/periphery.c **** 	}
 200:../application/Src/periphery.c **** 	
 201:../application/Src/periphery.c **** 	// Channel 3
 202:../application/Src/periphery.c **** 	if (p_dev_config->led_pwm_config[1].is_axis)
 607              		.loc 1 202 2 is_stmt 1 view .LVU199
 608              		.loc 1 202 6 is_stmt 0 view .LVU200
 609 0048 94F84333 		ldrb	r3, [r4, #835]	@ zero_extendqisi2
 610              		.loc 1 202 5 view .LVU201
 611 004c 1807     		lsls	r0, r3, #28
 612 004e 6CD5     		bpl	.L15
 613              	.L23:
 203:../application/Src/periphery.c **** 	{
 204:../application/Src/periphery.c **** 		tmp32 = (axis_data[p_dev_config->led_pwm_config[1].axis_num] + 32767)/655;
ARM GAS  /tmp/cce3gk3O.s 			page 47


 614              		.loc 1 204 3 is_stmt 1 view .LVU202
 615              	.LVL41:
 205:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 616              		.loc 1 205 3 view .LVU203
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 617              		.loc 1 204 53 is_stmt 0 view .LVU204
 618 0050 03F00703 		and	r3, r3, #7
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 619              		.loc 1 204 21 view .LVU205
 620 0054 35F91330 		ldrsh	r3, [r5, r3, lsl #1]
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 621              		.loc 1 204 9 view .LVU206
 622 0058 544A     		ldr	r2, .L25
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 623              		.loc 1 204 64 view .LVU207
 624 005a 03F5FF43 		add	r3, r3, #32640
 625 005e 7F33     		adds	r3, r3, #127
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 626              		.loc 1 204 9 view .LVU208
 627 0060 82FB0312 		smull	r1, r2, r2, r3
 628              		.loc 1 205 64 view .LVU209
 629 0064 94F84213 		ldrb	r1, [r4, #834]	@ zero_extendqisi2
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 630              		.loc 1 204 9 view .LVU210
 631 0068 DB17     		asrs	r3, r3, #31
 632              		.loc 1 205 83 view .LVU211
 633 006a 5148     		ldr	r0, .L25+4
 204:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, tmp32 * p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 1000
 634              		.loc 1 204 9 view .LVU212
 635 006c C3EB2223 		rsb	r3, r3, r2, asr #8
 636              		.loc 1 205 31 view .LVU213
 637 0070 01FB03F3 		mul	r3, r1, r3
 638              		.loc 1 205 83 view .LVU214
 639 0074 818D     		ldrh	r1, [r0, #44]
 640 0076 89B2     		uxth	r1, r1
 641              		.loc 1 205 76 view .LVU215
 642 0078 01FB0333 		mla	r3, r1, r3, r3
 643              		.loc 1 205 94 view .LVU216
 644 007c 4D49     		ldr	r1, .L25+8
 645 007e A1FB0331 		umull	r3, r1, r1, r3
 646              		.loc 1 205 3 view .LVU217
 647 0082 C1F34F31 		ubfx	r1, r1, #13, #16
 648 0086 FFF7FEFF 		bl	TIM_SetCompare3
 649              	.LVL42:
 206:../application/Src/periphery.c ****   }
 207:../application/Src/periphery.c **** 	else
 208:../application/Src/periphery.c **** 	{
 209:../application/Src/periphery.c **** 		TIM_SetCompare3(TIM3, p_dev_config->led_pwm_config[1].duty_cycle * (TIM3->ARR + 1) / 100);
 210:../application/Src/periphery.c **** 	}
 211:../application/Src/periphery.c **** 	
 212:../application/Src/periphery.c **** 	// Channel 4
 213:../application/Src/periphery.c **** 	if (p_dev_config->led_pwm_config[2].is_axis)
 650              		.loc 1 213 2 is_stmt 1 view .LVU218
 651              		.loc 1 213 6 is_stmt 0 view .LVU219
 652 008a 94F84533 		ldrb	r3, [r4, #837]	@ zero_extendqisi2
 653              		.loc 1 213 5 view .LVU220
 654 008e 1907     		lsls	r1, r3, #28
ARM GAS  /tmp/cce3gk3O.s 			page 48


 655 0090 5DD5     		bpl	.L17
 656              	.L24:
 214:../application/Src/periphery.c **** 	{
 215:../application/Src/periphery.c **** 		tmp32 = (axis_data[p_dev_config->led_pwm_config[2].axis_num] + 32767)/655;
 657              		.loc 1 215 3 is_stmt 1 view .LVU221
 658              	.LVL43:
 216:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 659              		.loc 1 216 3 view .LVU222
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 660              		.loc 1 215 53 is_stmt 0 view .LVU223
 661 0092 03F00703 		and	r3, r3, #7
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 662              		.loc 1 215 21 view .LVU224
 663 0096 35F91330 		ldrsh	r3, [r5, r3, lsl #1]
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 664              		.loc 1 215 9 view .LVU225
 665 009a 444A     		ldr	r2, .L25
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 666              		.loc 1 215 64 view .LVU226
 667 009c 03F5FF43 		add	r3, r3, #32640
 668 00a0 7F33     		adds	r3, r3, #127
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 669              		.loc 1 215 9 view .LVU227
 670 00a2 82FB0312 		smull	r1, r2, r2, r3
 671              		.loc 1 216 64 view .LVU228
 672 00a6 94F84413 		ldrb	r1, [r4, #836]	@ zero_extendqisi2
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 673              		.loc 1 215 9 view .LVU229
 674 00aa DB17     		asrs	r3, r3, #31
 675              		.loc 1 216 83 view .LVU230
 676 00ac 4048     		ldr	r0, .L25+4
 215:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, tmp32 * p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 1000
 677              		.loc 1 215 9 view .LVU231
 678 00ae C3EB2223 		rsb	r3, r3, r2, asr #8
 679              		.loc 1 216 31 view .LVU232
 680 00b2 01FB03F3 		mul	r3, r1, r3
 681              		.loc 1 216 83 view .LVU233
 682 00b6 818D     		ldrh	r1, [r0, #44]
 683 00b8 89B2     		uxth	r1, r1
 684              		.loc 1 216 76 view .LVU234
 685 00ba 01FB0333 		mla	r3, r1, r3, r3
 686              		.loc 1 216 94 view .LVU235
 687 00be 3D49     		ldr	r1, .L25+8
 688 00c0 A1FB0331 		umull	r3, r1, r1, r3
 689              		.loc 1 216 3 view .LVU236
 690 00c4 C1F34F31 		ubfx	r1, r1, #13, #16
 691 00c8 FFF7FEFF 		bl	TIM_SetCompare4
 692              	.LVL44:
 693              	.L18:
 217:../application/Src/periphery.c ****   }
 218:../application/Src/periphery.c **** 	else
 219:../application/Src/periphery.c **** 	{
 220:../application/Src/periphery.c **** 		TIM_SetCompare4(TIM3, p_dev_config->led_pwm_config[2].duty_cycle * (TIM3->ARR + 1) / 100);
 221:../application/Src/periphery.c **** 	}	
 222:../application/Src/periphery.c **** 	
 223:../application/Src/periphery.c **** 
 224:../application/Src/periphery.c **** 	/* PWM TIM1 config */
ARM GAS  /tmp/cce3gk3O.s 			page 49


 225:../application/Src/periphery.c **** 	// Channel 3
 226:../application/Src/periphery.c **** 	if (p_dev_config->led_pwm_config[0].is_axis && p_dev_config->pins[8] == LED_PWM)		// prevent confl
 694              		.loc 1 226 2 is_stmt 1 view .LVU237
 695              		.loc 1 226 6 is_stmt 0 view .LVU238
 696 00cc 94F84133 		ldrb	r3, [r4, #833]	@ zero_extendqisi2
 697              		.loc 1 226 5 view .LVU239
 698 00d0 1A07     		lsls	r2, r3, #28
 699 00d2 04D5     		bpl	.L19
 700              		.loc 1 226 46 discriminator 1 view .LVU240
 701 00d4 94F92820 		ldrsb	r2, [r4, #40]
 702 00d8 152A     		cmp	r2, #21
 703 00da 47D0     		beq	.L22
 704              	.L12:
 227:../application/Src/periphery.c **** 	{
 228:../application/Src/periphery.c **** 		tmp32 = (axis_data[p_dev_config->led_pwm_config[0].axis_num] + 32767)/655;
 229:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 230:../application/Src/periphery.c ****   }
 231:../application/Src/periphery.c **** 	else if (p_dev_config->pins[8] == LED_PWM)																					// prevent conflicts with encoder t
 232:../application/Src/periphery.c **** 	{
 233:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 100);
 234:../application/Src/periphery.c **** 	}
 235:../application/Src/periphery.c **** }
 705              		.loc 1 235 1 view .LVU241
 706 00dc 38BD     		pop	{r3, r4, r5, pc}
 707              	.LVL45:
 708              	.L19:
 231:../application/Src/periphery.c **** 	{
 709              		.loc 1 231 7 is_stmt 1 view .LVU242
 231:../application/Src/periphery.c **** 	{
 710              		.loc 1 231 10 is_stmt 0 view .LVU243
 711 00de 94F92830 		ldrsb	r3, [r4, #40]
 712 00e2 152B     		cmp	r3, #21
 713 00e4 FAD1     		bne	.L12
 233:../application/Src/periphery.c **** 	}
 714              		.loc 1 233 3 is_stmt 1 view .LVU244
 233:../application/Src/periphery.c **** 	}
 715              		.loc 1 233 75 is_stmt 0 view .LVU245
 716 00e6 3448     		ldr	r0, .L25+12
 233:../application/Src/periphery.c **** 	}
 717              		.loc 1 233 56 view .LVU246
 718 00e8 94F84013 		ldrb	r1, [r4, #832]	@ zero_extendqisi2
 233:../application/Src/periphery.c **** 	}
 719              		.loc 1 233 75 view .LVU247
 720 00ec 838D     		ldrh	r3, [r0, #44]
 233:../application/Src/periphery.c **** 	}
 721              		.loc 1 233 86 view .LVU248
 722 00ee 334A     		ldr	r2, .L25+16
 233:../application/Src/periphery.c **** 	}
 723              		.loc 1 233 75 view .LVU249
 724 00f0 9BB2     		uxth	r3, r3
 233:../application/Src/periphery.c **** 	}
 725              		.loc 1 233 68 view .LVU250
 726 00f2 03FB0111 		mla	r1, r3, r1, r1
 233:../application/Src/periphery.c **** 	}
 727              		.loc 1 233 86 view .LVU251
 728 00f6 A2FB0131 		umull	r3, r1, r2, r1
 729              		.loc 1 235 1 view .LVU252
ARM GAS  /tmp/cce3gk3O.s 			page 50


 730 00fa BDE83840 		pop	{r3, r4, r5, lr}
 731              	.LCFI9:
 732              		.cfi_remember_state
 733              		.cfi_restore 14
 734              		.cfi_restore 5
 735              		.cfi_restore 4
 736              		.cfi_restore 3
 737              		.cfi_def_cfa_offset 0
 738              	.LVL46:
 233:../application/Src/periphery.c **** 	}
 739              		.loc 1 233 3 view .LVU253
 740 00fe C1F34F11 		ubfx	r1, r1, #5, #16
 741 0102 FFF7FEBF 		b	TIM_SetCompare1
 742              	.LVL47:
 743              	.L13:
 744              	.LCFI10:
 745              		.cfi_restore_state
 198:../application/Src/periphery.c **** 	}
 746              		.loc 1 198 3 is_stmt 1 view .LVU254
 198:../application/Src/periphery.c **** 	}
 747              		.loc 1 198 75 is_stmt 0 view .LVU255
 748 0106 2A48     		ldr	r0, .L25+4
 749              	.LVL48:
 198:../application/Src/periphery.c **** 	}
 750              		.loc 1 198 56 view .LVU256
 751 0108 94F84613 		ldrb	r1, [r4, #838]	@ zero_extendqisi2
 752              	.LVL49:
 198:../application/Src/periphery.c **** 	}
 753              		.loc 1 198 75 view .LVU257
 754 010c 838D     		ldrh	r3, [r0, #44]
 755 010e 9BB2     		uxth	r3, r3
 198:../application/Src/periphery.c **** 	}
 756              		.loc 1 198 68 view .LVU258
 757 0110 03FB0111 		mla	r1, r3, r1, r1
 198:../application/Src/periphery.c **** 	}
 758              		.loc 1 198 86 view .LVU259
 759 0114 294B     		ldr	r3, .L25+16
 760 0116 A3FB0131 		umull	r3, r1, r3, r1
 198:../application/Src/periphery.c **** 	}
 761              		.loc 1 198 3 view .LVU260
 762 011a C1F34F11 		ubfx	r1, r1, #5, #16
 763 011e FFF7FEFF 		bl	TIM_SetCompare1
 764              	.LVL50:
 202:../application/Src/periphery.c **** 	{
 765              		.loc 1 202 2 is_stmt 1 view .LVU261
 202:../application/Src/periphery.c **** 	{
 766              		.loc 1 202 6 is_stmt 0 view .LVU262
 767 0122 94F84333 		ldrb	r3, [r4, #835]	@ zero_extendqisi2
 202:../application/Src/periphery.c **** 	{
 768              		.loc 1 202 5 view .LVU263
 769 0126 1807     		lsls	r0, r3, #28
 770 0128 92D4     		bmi	.L23
 771              	.L15:
 209:../application/Src/periphery.c **** 	}
 772              		.loc 1 209 3 is_stmt 1 view .LVU264
 209:../application/Src/periphery.c **** 	}
 773              		.loc 1 209 75 is_stmt 0 view .LVU265
ARM GAS  /tmp/cce3gk3O.s 			page 51


 774 012a 2148     		ldr	r0, .L25+4
 209:../application/Src/periphery.c **** 	}
 775              		.loc 1 209 56 view .LVU266
 776 012c 94F84213 		ldrb	r1, [r4, #834]	@ zero_extendqisi2
 209:../application/Src/periphery.c **** 	}
 777              		.loc 1 209 75 view .LVU267
 778 0130 838D     		ldrh	r3, [r0, #44]
 779 0132 9BB2     		uxth	r3, r3
 209:../application/Src/periphery.c **** 	}
 780              		.loc 1 209 68 view .LVU268
 781 0134 03FB0111 		mla	r1, r3, r1, r1
 209:../application/Src/periphery.c **** 	}
 782              		.loc 1 209 86 view .LVU269
 783 0138 204B     		ldr	r3, .L25+16
 784 013a A3FB0131 		umull	r3, r1, r3, r1
 209:../application/Src/periphery.c **** 	}
 785              		.loc 1 209 3 view .LVU270
 786 013e C1F34F11 		ubfx	r1, r1, #5, #16
 787 0142 FFF7FEFF 		bl	TIM_SetCompare3
 788              	.LVL51:
 213:../application/Src/periphery.c **** 	{
 789              		.loc 1 213 2 is_stmt 1 view .LVU271
 213:../application/Src/periphery.c **** 	{
 790              		.loc 1 213 6 is_stmt 0 view .LVU272
 791 0146 94F84533 		ldrb	r3, [r4, #837]	@ zero_extendqisi2
 213:../application/Src/periphery.c **** 	{
 792              		.loc 1 213 5 view .LVU273
 793 014a 1907     		lsls	r1, r3, #28
 794 014c A1D4     		bmi	.L24
 795              	.L17:
 220:../application/Src/periphery.c **** 	}	
 796              		.loc 1 220 3 is_stmt 1 view .LVU274
 220:../application/Src/periphery.c **** 	}	
 797              		.loc 1 220 75 is_stmt 0 view .LVU275
 798 014e 1848     		ldr	r0, .L25+4
 220:../application/Src/periphery.c **** 	}	
 799              		.loc 1 220 56 view .LVU276
 800 0150 94F84413 		ldrb	r1, [r4, #836]	@ zero_extendqisi2
 220:../application/Src/periphery.c **** 	}	
 801              		.loc 1 220 75 view .LVU277
 802 0154 838D     		ldrh	r3, [r0, #44]
 803 0156 9BB2     		uxth	r3, r3
 220:../application/Src/periphery.c **** 	}	
 804              		.loc 1 220 68 view .LVU278
 805 0158 03FB0111 		mla	r1, r3, r1, r1
 220:../application/Src/periphery.c **** 	}	
 806              		.loc 1 220 86 view .LVU279
 807 015c 174B     		ldr	r3, .L25+16
 808 015e A3FB0131 		umull	r3, r1, r3, r1
 220:../application/Src/periphery.c **** 	}	
 809              		.loc 1 220 3 view .LVU280
 810 0162 C1F34F11 		ubfx	r1, r1, #5, #16
 811 0166 FFF7FEFF 		bl	TIM_SetCompare4
 812              	.LVL52:
 813 016a AFE7     		b	.L18
 814              	.L22:
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
ARM GAS  /tmp/cce3gk3O.s 			page 52


 815              		.loc 1 228 3 is_stmt 1 view .LVU281
 816              	.LVL53:
 229:../application/Src/periphery.c ****   }
 817              		.loc 1 229 3 view .LVU282
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 818              		.loc 1 228 53 is_stmt 0 view .LVU283
 819 016c 03F00703 		and	r3, r3, #7
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 820              		.loc 1 228 21 view .LVU284
 821 0170 35F91330 		ldrsh	r3, [r5, r3, lsl #1]
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 822              		.loc 1 228 9 view .LVU285
 823 0174 0D4A     		ldr	r2, .L25
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 824              		.loc 1 228 64 view .LVU286
 825 0176 03F5FF43 		add	r3, r3, #32640
 826 017a 7F33     		adds	r3, r3, #127
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 827              		.loc 1 228 9 view .LVU287
 828 017c 82FB0312 		smull	r1, r2, r2, r3
 229:../application/Src/periphery.c ****   }
 829              		.loc 1 229 64 view .LVU288
 830 0180 94F84013 		ldrb	r1, [r4, #832]	@ zero_extendqisi2
 228:../application/Src/periphery.c **** 		TIM_SetCompare1(TIM1, tmp32 * p_dev_config->led_pwm_config[0].duty_cycle * (TIM1->ARR + 1) / 1000
 831              		.loc 1 228 9 view .LVU289
 832 0184 DB17     		asrs	r3, r3, #31
 833 0186 C3EB2223 		rsb	r3, r3, r2, asr #8
 229:../application/Src/periphery.c ****   }
 834              		.loc 1 229 83 view .LVU290
 835 018a 0B48     		ldr	r0, .L25+12
 229:../application/Src/periphery.c ****   }
 836              		.loc 1 229 31 view .LVU291
 837 018c 01FB03F3 		mul	r3, r1, r3
 229:../application/Src/periphery.c ****   }
 838              		.loc 1 229 83 view .LVU292
 839 0190 818D     		ldrh	r1, [r0, #44]
 229:../application/Src/periphery.c ****   }
 840              		.loc 1 229 94 view .LVU293
 841 0192 084A     		ldr	r2, .L25+8
 229:../application/Src/periphery.c ****   }
 842              		.loc 1 229 83 view .LVU294
 843 0194 89B2     		uxth	r1, r1
 229:../application/Src/periphery.c ****   }
 844              		.loc 1 229 76 view .LVU295
 845 0196 01FB0333 		mla	r3, r1, r3, r3
 229:../application/Src/periphery.c ****   }
 846              		.loc 1 229 94 view .LVU296
 847 019a A2FB0331 		umull	r3, r1, r2, r3
 848              		.loc 1 235 1 view .LVU297
 849 019e BDE83840 		pop	{r3, r4, r5, lr}
 850              	.LCFI11:
 851              		.cfi_restore 14
 852              		.cfi_restore 5
 853              		.cfi_restore 4
 854              		.cfi_restore 3
 855              		.cfi_def_cfa_offset 0
 856              	.LVL54:
ARM GAS  /tmp/cce3gk3O.s 			page 53


 229:../application/Src/periphery.c ****   }
 857              		.loc 1 229 3 view .LVU298
 858 01a2 C1F34F31 		ubfx	r1, r1, #13, #16
 859 01a6 FFF7FEBF 		b	TIM_SetCompare1
 860              	.LVL55:
 861              	.L26:
 229:../application/Src/periphery.c ****   }
 862              		.loc 1 229 3 view .LVU299
 863 01aa 00BF     		.align	2
 864              	.L25:
 865 01ac FB110E64 		.word	1678643707
 866 01b0 00040040 		.word	1073742848
 867 01b4 5917B7D1 		.word	-776530087
 868 01b8 002C0140 		.word	1073818624
 869 01bc 1F85EB51 		.word	1374389535
 870              		.cfi_endproc
 871              	.LFE31:
 873              		.section	.text.GetTick,"ax",%progbits
 874              		.align	1
 875              		.p2align 2,,3
 876              		.global	GetTick
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu softvfp
 882              	GetTick:
 883              	.LFB32:
 236:../application/Src/periphery.c **** 
 237:../application/Src/periphery.c **** 
 238:../application/Src/periphery.c **** /**
 239:../application/Src/periphery.c ****   * @brief Get system ticks
 240:../application/Src/periphery.c ****   * @retval ticks
 241:../application/Src/periphery.c ****   */
 242:../application/Src/periphery.c **** uint64_t GetTick(void) {
 884              		.loc 1 242 24 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 243:../application/Src/periphery.c ****     return Ticks;
 889              		.loc 1 243 5 view .LVU301
 890              		.loc 1 243 12 is_stmt 0 view .LVU302
 891 0000 014B     		ldr	r3, .L28
 244:../application/Src/periphery.c **** }
 892              		.loc 1 244 1 view .LVU303
 893 0002 D3E90001 		ldrd	r0, [r3]
 894 0006 7047     		bx	lr
 895              	.L29:
 896              		.align	2
 897              	.L28:
 898 0008 00000000 		.word	Ticks
 899              		.cfi_endproc
 900              	.LFE32:
 902              		.section	.text.Delay_ms,"ax",%progbits
 903              		.align	1
 904              		.p2align 2,,3
 905              		.global	Delay_ms
ARM GAS  /tmp/cce3gk3O.s 			page 54


 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu softvfp
 911              	Delay_ms:
 912              	.LVL56:
 913              	.LFB33:
 245:../application/Src/periphery.c **** 
 246:../application/Src/periphery.c **** 
 247:../application/Src/periphery.c **** /**
 248:../application/Src/periphery.c ****   * @brief Delay implementation
 249:../application/Src/periphery.c ****   * @retval None
 250:../application/Src/periphery.c ****   */
 251:../application/Src/periphery.c **** void Delay_ms(uint32_t nTime) {
 914              		.loc 1 251 31 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 252:../application/Src/periphery.c ****     TimingDelay = nTime;
 919              		.loc 1 252 5 view .LVU305
 920              		.loc 1 252 17 is_stmt 0 view .LVU306
 921 0000 024A     		ldr	r2, .L33
 922 0002 1060     		str	r0, [r2]
 253:../application/Src/periphery.c ****     while (TimingDelay != 0);
 923              		.loc 1 253 5 is_stmt 1 view .LVU307
 924              	.L31:
 925              		.loc 1 253 29 discriminator 1 view .LVU308
 926              		.loc 1 253 11 discriminator 1 view .LVU309
 927              		.loc 1 253 24 is_stmt 0 discriminator 1 view .LVU310
 928 0004 1368     		ldr	r3, [r2]
 929              		.loc 1 253 11 discriminator 1 view .LVU311
 930 0006 002B     		cmp	r3, #0
 931 0008 FCD1     		bne	.L31
 254:../application/Src/periphery.c **** }
 932              		.loc 1 254 1 view .LVU312
 933 000a 7047     		bx	lr
 934              	.L34:
 935              		.align	2
 936              	.L33:
 937 000c 00000000 		.word	TimingDelay
 938              		.cfi_endproc
 939              	.LFE33:
 941              		.section	.text.Delay_us,"ax",%progbits
 942              		.align	1
 943              		.p2align 2,,3
 944              		.global	Delay_us
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 948              		.fpu softvfp
 950              	Delay_us:
 951              	.LVL57:
 952              	.LFB34:
 255:../application/Src/periphery.c **** 
 256:../application/Src/periphery.c **** /**
 257:../application/Src/periphery.c ****   * @brief Delay implementation
ARM GAS  /tmp/cce3gk3O.s 			page 55


 258:../application/Src/periphery.c ****   * @retval None
 259:../application/Src/periphery.c ****   */
 260:../application/Src/periphery.c **** void Delay_us(uint32_t nTime) {
 953              		.loc 1 260 31 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 261:../application/Src/periphery.c ****     int32_t us = nTime * 5;
 958              		.loc 1 261 5 view .LVU314
 262:../application/Src/periphery.c **** 
 263:../application/Src/periphery.c ****     while (us > 0) {
 959              		.loc 1 263 5 view .LVU315
 960              		.loc 1 263 11 view .LVU316
 264:../application/Src/periphery.c ****         us--;
 265:../application/Src/periphery.c ****     }
 266:../application/Src/periphery.c **** }
 961              		.loc 1 266 1 is_stmt 0 view .LVU317
 962 0000 7047     		bx	lr
 963              		.cfi_endproc
 964              	.LFE34:
 966 0002 00BF     		.section	.text.Generator_Init,"ax",%progbits
 967              		.align	1
 968              		.p2align 2,,3
 969              		.global	Generator_Init
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu softvfp
 975              	Generator_Init:
 976              	.LFB35:
 267:../application/Src/periphery.c **** 
 268:../application/Src/periphery.c **** /**
 269:../application/Src/periphery.c ****   * @brief Generator Initialization Function
 270:../application/Src/periphery.c ****   * @param None
 271:../application/Src/periphery.c ****   * @retval None
 272:../application/Src/periphery.c ****   */
 273:../application/Src/periphery.c **** void Generator_Init(void) {
 977              		.loc 1 273 27 is_stmt 1 view -0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 32
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 274:../application/Src/periphery.c ****     TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 981              		.loc 1 274 5 view .LVU319
 275:../application/Src/periphery.c ****     TIM_OCInitTypeDef TIM_OCInitStructure;
 982              		.loc 1 275 5 view .LVU320
 276:../application/Src/periphery.c ****     GPIO_InitTypeDef GPIO_InitStructureure;
 983              		.loc 1 276 5 view .LVU321
 277:../application/Src/periphery.c **** 
 278:../application/Src/periphery.c ****     RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 984              		.loc 1 278 5 view .LVU322
 273:../application/Src/periphery.c ****     TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 985              		.loc 1 273 27 is_stmt 0 view .LVU323
 986 0000 10B5     		push	{r4, lr}
 987              	.LCFI12:
 988              		.cfi_def_cfa_offset 8
 989              		.cfi_offset 4, -8
ARM GAS  /tmp/cce3gk3O.s 			page 56


 990              		.cfi_offset 14, -4
 991              		.loc 1 278 5 view .LVU324
 992 0002 0121     		movs	r1, #1
 273:../application/Src/periphery.c ****     TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 993              		.loc 1 273 27 view .LVU325
 994 0004 88B0     		sub	sp, sp, #32
 995              	.LCFI13:
 996              		.cfi_def_cfa_offset 40
 997              		.loc 1 278 5 view .LVU326
 998 0006 0420     		movs	r0, #4
 999 0008 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 1000              	.LVL58:
 279:../application/Src/periphery.c ****     RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 1001              		.loc 1 279 5 is_stmt 1 view .LVU327
 1002 000c 0121     		movs	r1, #1
 1003 000e 0820     		movs	r0, #8
 1004 0010 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 1005              	.LVL59:
 280:../application/Src/periphery.c **** 
 281:../application/Src/periphery.c ****     /* Time base configuration */
 282:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_Period = 18 - 1;
 1006              		.loc 1 282 5 view .LVU328
 283:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_Prescaler = 0;
 1007              		.loc 1 283 5 view .LVU329
 284:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 1008              		.loc 1 284 5 view .LVU330
 285:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 1009              		.loc 1 285 5 view .LVU331
 283:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_Prescaler = 0;
 1010              		.loc 1 283 41 is_stmt 0 view .LVU332
 1011 0014 0022     		movs	r2, #0
 1012 0016 1123     		movs	r3, #17
 286:../application/Src/periphery.c ****     TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 1013              		.loc 1 286 5 view .LVU333
 1014 0018 114C     		ldr	r4, .L38
 1015 001a 01A9     		add	r1, sp, #4
 1016 001c 2046     		mov	r0, r4
 283:../application/Src/periphery.c ****     TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 1017              		.loc 1 283 41 view .LVU334
 1018 001e CDE90123 		strd	r2, r3, [sp, #4]
 1019              		.loc 1 286 5 is_stmt 1 view .LVU335
 1020 0022 FFF7FEFF 		bl	TIM_TimeBaseInit
 1021              	.LVL60:
 287:../application/Src/periphery.c **** 
 288:../application/Src/periphery.c ****     /* PWM1 Mode configuration: Channel1 */
 289:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 1022              		.loc 1 289 5 view .LVU336
 290:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 1023              		.loc 1 290 5 view .LVU337
 291:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_Pulse = 9;
 1024              		.loc 1 291 35 is_stmt 0 view .LVU338
 1025 0026 0922     		movs	r2, #9
 289:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 1026              		.loc 1 289 36 view .LVU339
 1027 0028 0E4B     		ldr	r3, .L38+4
 292:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 293:../application/Src/periphery.c ****     TIM_OC1Init(TIM4, &TIM_OCInitStructure);
ARM GAS  /tmp/cce3gk3O.s 			page 57


 1028              		.loc 1 293 5 view .LVU340
 1029 002a 2046     		mov	r0, r4
 1030 002c 04A9     		add	r1, sp, #16
 291:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 1031              		.loc 1 291 35 view .LVU341
 1032 002e CDF81620 		str	r2, [sp, #22]	@ unaligned
 289:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 1033              		.loc 1 289 36 view .LVU342
 1034 0032 0493     		str	r3, [sp, #16]
 291:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 1035              		.loc 1 291 5 is_stmt 1 view .LVU343
 292:../application/Src/periphery.c ****     TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 1036              		.loc 1 292 5 view .LVU344
 1037              		.loc 1 293 5 view .LVU345
 1038 0034 FFF7FEFF 		bl	TIM_OC1Init
 1039              	.LVL61:
 294:../application/Src/periphery.c ****     TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 1040              		.loc 1 294 5 view .LVU346
 1041 0038 2046     		mov	r0, r4
 1042 003a 0821     		movs	r1, #8
 1043 003c FFF7FEFF 		bl	TIM_OC1PreloadConfig
 1044              	.LVL62:
 295:../application/Src/periphery.c **** 
 296:../application/Src/periphery.c ****     TIM_ARRPreloadConfig(TIM4, ENABLE);
 1045              		.loc 1 296 5 view .LVU347
 1046 0040 2046     		mov	r0, r4
 1047 0042 0121     		movs	r1, #1
 1048 0044 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 1049              	.LVL63:
 297:../application/Src/periphery.c **** 
 298:../application/Src/periphery.c ****     /*GPIOB Configuration: TIM4 channel1*/
 299:../application/Src/periphery.c ****     GPIO_InitStructureure.GPIO_Pin = GPIO_Pin_6;
 1050              		.loc 1 299 5 view .LVU348
 300:../application/Src/periphery.c ****     GPIO_InitStructureure.GPIO_Mode = GPIO_Mode_AF_PP;
 1051              		.loc 1 300 5 view .LVU349
 301:../application/Src/periphery.c ****     GPIO_InitStructureure.GPIO_Speed = GPIO_Speed_50MHz;
 1052              		.loc 1 301 5 view .LVU350
 299:../application/Src/periphery.c ****     GPIO_InitStructureure.GPIO_Mode = GPIO_Mode_AF_PP;
 1053              		.loc 1 299 36 is_stmt 0 view .LVU351
 1054 0048 074B     		ldr	r3, .L38+8
 302:../application/Src/periphery.c ****     GPIO_Init(GPIOB, &GPIO_InitStructureure);
 1055              		.loc 1 302 5 view .LVU352
 1056 004a 6946     		mov	r1, sp
 1057 004c 0748     		ldr	r0, .L38+12
 299:../application/Src/periphery.c ****     GPIO_InitStructureure.GPIO_Mode = GPIO_Mode_AF_PP;
 1058              		.loc 1 299 36 view .LVU353
 1059 004e 0093     		str	r3, [sp]
 1060              		.loc 1 302 5 is_stmt 1 view .LVU354
 1061 0050 FFF7FEFF 		bl	GPIO_Init
 1062              	.LVL64:
 303:../application/Src/periphery.c **** 
 304:../application/Src/periphery.c ****     /* TIM4 enable counter */
 305:../application/Src/periphery.c ****     TIM_Cmd(TIM4, ENABLE);
 1063              		.loc 1 305 5 view .LVU355
 1064 0054 2046     		mov	r0, r4
 1065 0056 0121     		movs	r1, #1
 1066 0058 FFF7FEFF 		bl	TIM_Cmd
ARM GAS  /tmp/cce3gk3O.s 			page 58


 1067              	.LVL65:
 306:../application/Src/periphery.c **** }
 1068              		.loc 1 306 1 is_stmt 0 view .LVU356
 1069 005c 08B0     		add	sp, sp, #32
 1070              	.LCFI14:
 1071              		.cfi_def_cfa_offset 8
 1072              		@ sp needed
 1073 005e 10BD     		pop	{r4, pc}
 1074              	.L39:
 1075              		.align	2
 1076              	.L38:
 1077 0060 00080040 		.word	1073743872
 1078 0064 60000100 		.word	65632
 1079 0068 40000318 		.word	402849856
 1080 006c 000C0140 		.word	1073810432
 1081              		.cfi_endproc
 1082              	.LFE35:
 1084              		.section	.text.IO_Init,"ax",%progbits
 1085              		.align	1
 1086              		.p2align 2,,3
 1087              		.global	IO_Init
 1088              		.syntax unified
 1089              		.thumb
 1090              		.thumb_func
 1091              		.fpu softvfp
 1093              	IO_Init:
 1094              	.LVL66:
 1095              	.LFB36:
 307:../application/Src/periphery.c **** 
 308:../application/Src/periphery.c **** /* IO init function */
 309:../application/Src/periphery.c **** void IO_Init (dev_config_t * p_dev_config)
 310:../application/Src/periphery.c **** {
 1096              		.loc 1 310 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 8
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 311:../application/Src/periphery.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 1100              		.loc 1 311 2 view .LVU358
 312:../application/Src/periphery.c **** 
 313:../application/Src/periphery.c **** 	// Remapping
 314:../application/Src/periphery.c **** 	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 1101              		.loc 1 314 2 view .LVU359
 1102 0000 0121     		movs	r1, #1
 310:../application/Src/periphery.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 1103              		.loc 1 310 1 is_stmt 0 view .LVU360
 1104 0002 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1105              	.LCFI15:
 1106              		.cfi_def_cfa_offset 28
 1107              		.cfi_offset 4, -28
 1108              		.cfi_offset 5, -24
 1109              		.cfi_offset 6, -20
 1110              		.cfi_offset 7, -16
 1111              		.cfi_offset 8, -12
 1112              		.cfi_offset 9, -8
 1113              		.cfi_offset 14, -4
 1114 0006 0646     		mov	r6, r0
 1115 0008 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cce3gk3O.s 			page 59


 1116              	.LCFI16:
 1117              		.cfi_def_cfa_offset 40
 1118              		.loc 1 314 2 view .LVU361
 1119 000a 0846     		mov	r0, r1
 1120              	.LVL67:
 1121              		.loc 1 314 2 view .LVU362
 1122 000c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 1123              	.LVL68:
 315:../application/Src/periphery.c **** 	GPIO_PinRemapConfig(GPIO_Remap_SWJ_NoJTRST, ENABLE);
 1124              		.loc 1 315 2 is_stmt 1 view .LVU363
 1125 0010 0121     		movs	r1, #1
 1126 0012 A948     		ldr	r0, .L88
 1127 0014 FFF7FEFF 		bl	GPIO_PinRemapConfig
 1128              	.LVL69:
 316:../application/Src/periphery.c **** 	GPIO_PinRemapConfig(GPIO_Remap_SWJ_JTAGDisable, ENABLE);
 1129              		.loc 1 316 2 view .LVU364
 1130 0018 0121     		movs	r1, #1
 1131 001a A848     		ldr	r0, .L88+4
 1132 001c FFF7FEFF 		bl	GPIO_PinRemapConfig
 1133              	.LVL70:
 317:../application/Src/periphery.c **** 	GPIO_PinRemapConfig(GPIO_PartialRemap_TIM3, ENABLE);
 1134              		.loc 1 317 2 view .LVU365
 1135 0020 0121     		movs	r1, #1
 1136 0022 A748     		ldr	r0, .L88+8
 1137 0024 FFF7FEFF 		bl	GPIO_PinRemapConfig
 1138              	.LVL71:
 318:../application/Src/periphery.c **** 	
 319:../application/Src/periphery.c ****   // GPIO Ports Clock Enable
 320:../application/Src/periphery.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);
 1139              		.loc 1 320 3 view .LVU366
 1140 0028 0121     		movs	r1, #1
 1141 002a 0420     		movs	r0, #4
 1142 002c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 1143              	.LVL72:
 321:../application/Src/periphery.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB,ENABLE);
 1144              		.loc 1 321 3 view .LVU367
 1145 0030 0121     		movs	r1, #1
 1146 0032 0820     		movs	r0, #8
 1147 0034 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 1148              	.LVL73:
 322:../application/Src/periphery.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 1149              		.loc 1 322 3 view .LVU368
 323:../application/Src/periphery.c **** 	
 324:../application/Src/periphery.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 325:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 326:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 327:../application/Src/periphery.c ****   GPIO_Init(GPIOB, &GPIO_InitStructure);
 1150              		.loc 1 327 3 is_stmt 0 view .LVU369
 1151 0038 A24C     		ldr	r4, .L88+12
 322:../application/Src/periphery.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 1152              		.loc 1 322 3 view .LVU370
 1153 003a 0121     		movs	r1, #1
 1154 003c 1020     		movs	r0, #16
 1155 003e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 1156              	.LVL74:
 324:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 1157              		.loc 1 324 2 is_stmt 1 view .LVU371
ARM GAS  /tmp/cce3gk3O.s 			page 60


 325:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1158              		.loc 1 325 3 view .LVU372
 326:../application/Src/periphery.c ****   GPIO_Init(GPIOB, &GPIO_InitStructure);
 1159              		.loc 1 326 3 view .LVU373
 324:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 1160              		.loc 1 324 30 is_stmt 0 view .LVU374
 1161 0042 A14B     		ldr	r3, .L88+16
 1162              		.loc 1 327 3 view .LVU375
 1163 0044 2046     		mov	r0, r4
 1164 0046 01A9     		add	r1, sp, #4
 324:../application/Src/periphery.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 1165              		.loc 1 324 30 view .LVU376
 1166 0048 0193     		str	r3, [sp, #4]
 1167              		.loc 1 327 3 is_stmt 1 view .LVU377
 1168 004a FFF7FEFF 		bl	GPIO_Init
 1169              	.LVL75:
 328:../application/Src/periphery.c **** 	
 329:../application/Src/periphery.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 1170              		.loc 1 329 2 view .LVU378
 1171              		.loc 1 329 30 is_stmt 0 view .LVU379
 1172 004e 4FF40053 		mov	r3, #8192
 330:../application/Src/periphery.c ****   GPIO_Init(GPIOC, &GPIO_InitStructure);
 1173              		.loc 1 330 3 view .LVU380
 1174 0052 DFF88482 		ldr	r8, .L88+32
 1175 0056 01A9     		add	r1, sp, #4
 1176 0058 4046     		mov	r0, r8
 329:../application/Src/periphery.c ****   GPIO_Init(GPIOC, &GPIO_InitStructure);
 1177              		.loc 1 329 30 view .LVU381
 1178 005a ADF80430 		strh	r3, [sp, #4]	@ movhi
 1179              		.loc 1 330 3 is_stmt 1 view .LVU382
 1180 005e FFF7FEFF 		bl	GPIO_Init
 1181              	.LVL76:
 331:../application/Src/periphery.c **** 	
 332:../application/Src/periphery.c **** 	while ((p_dev_config->firmware_version & 0xFFF0) != (FIRMWARE_VERSION & 0xFFF0))
 1182              		.loc 1 332 2 view .LVU383
 1183              		.loc 1 332 8 view .LVU384
 1184 0062 3388     		ldrh	r3, [r6]
 1185 0064 23F00F03 		bic	r3, r3, #15
 1186 0068 9BB2     		uxth	r3, r3
 1187 006a B3F5B85F 		cmp	r3, #5888
 1188 006e 11D0     		beq	.L41
 333:../application/Src/periphery.c **** 	{
 334:../application/Src/periphery.c **** 		// blink LED if firmware version doesnt match
 335:../application/Src/periphery.c **** 		GPIOB->ODR ^= GPIO_Pin_12;
 1189              		.loc 1 335 14 is_stmt 0 view .LVU385
 1190 0070 2146     		mov	r1, r4
 336:../application/Src/periphery.c **** 		GPIOC->ODR ^=	GPIO_Pin_13;
 1191              		.loc 1 336 14 view .LVU386
 1192 0072 4046     		mov	r0, r8
 1193              	.LBB39:
 1194              	.LBB40:
 252:../application/Src/periphery.c ****     while (TimingDelay != 0);
 1195              		.loc 1 252 17 view .LVU387
 1196 0074 4FF49674 		mov	r4, #300
 1197 0078 944A     		ldr	r2, .L88+20
 1198              	.L43:
 1199              	.LBE40:
ARM GAS  /tmp/cce3gk3O.s 			page 61


 1200              	.LBE39:
 335:../application/Src/periphery.c **** 		GPIOC->ODR ^=	GPIO_Pin_13;
 1201              		.loc 1 335 3 is_stmt 1 view .LVU388
 335:../application/Src/periphery.c **** 		GPIOC->ODR ^=	GPIO_Pin_13;
 1202              		.loc 1 335 14 is_stmt 0 view .LVU389
 1203 007a CB68     		ldr	r3, [r1, #12]
 1204 007c 83F48053 		eor	r3, r3, #4096
 1205 0080 CB60     		str	r3, [r1, #12]
 1206              		.loc 1 336 3 is_stmt 1 view .LVU390
 1207              		.loc 1 336 14 is_stmt 0 view .LVU391
 1208 0082 C368     		ldr	r3, [r0, #12]
 1209 0084 83F40053 		eor	r3, r3, #8192
 1210 0088 C360     		str	r3, [r0, #12]
 337:../application/Src/periphery.c **** 		Delay_ms(300);
 1211              		.loc 1 337 3 is_stmt 1 view .LVU392
 1212              	.LVL77:
 1213              	.LBB42:
 1214              	.LBI39:
 251:../application/Src/periphery.c ****     TimingDelay = nTime;
 1215              		.loc 1 251 6 view .LVU393
 1216              	.LBB41:
 252:../application/Src/periphery.c ****     while (TimingDelay != 0);
 1217              		.loc 1 252 5 view .LVU394
 252:../application/Src/periphery.c ****     while (TimingDelay != 0);
 1218              		.loc 1 252 17 is_stmt 0 view .LVU395
 1219 008a 1460     		str	r4, [r2]
 253:../application/Src/periphery.c **** }
 1220              		.loc 1 253 5 is_stmt 1 view .LVU396
 1221              	.L42:
 253:../application/Src/periphery.c **** }
 1222              		.loc 1 253 29 view .LVU397
 253:../application/Src/periphery.c **** }
 1223              		.loc 1 253 11 view .LVU398
 253:../application/Src/periphery.c **** }
 1224              		.loc 1 253 24 is_stmt 0 view .LVU399
 1225 008c 1368     		ldr	r3, [r2]
 253:../application/Src/periphery.c **** }
 1226              		.loc 1 253 11 view .LVU400
 1227 008e 002B     		cmp	r3, #0
 1228 0090 FCD1     		bne	.L42
 1229 0092 F2E7     		b	.L43
 1230              	.LVL78:
 1231              	.L41:
 253:../application/Src/periphery.c **** }
 1232              		.loc 1 253 11 view .LVU401
 1233              	.LBE41:
 1234              	.LBE42:
 338:../application/Src/periphery.c **** 	}
 339:../application/Src/periphery.c **** 	
 340:../application/Src/periphery.c **** 	// Reset GPIO
 341:../application/Src/periphery.c **** 	GPIOA->CRL=0x44444444;
 1235              		.loc 1 341 2 is_stmt 1 view .LVU402
 1236              		.loc 1 341 12 is_stmt 0 view .LVU403
 1237 0094 4FF04433 		mov	r3, #1145324612
 342:../application/Src/periphery.c **** 	GPIOA->CRH=0x44444444;
 343:../application/Src/periphery.c **** 	GPIOA->ODR=0x0;
 1238              		.loc 1 343 12 view .LVU404
ARM GAS  /tmp/cce3gk3O.s 			page 62


 1239 0098 0022     		movs	r2, #0
 341:../application/Src/periphery.c **** 	GPIOA->CRH=0x44444444;
 1240              		.loc 1 341 12 view .LVU405
 1241 009a 8D49     		ldr	r1, .L88+24
 1242              	.LBB43:
 344:../application/Src/periphery.c **** 	GPIOB->CRL=0x44444444;
 345:../application/Src/periphery.c **** 	GPIOB->CRH=0x44444444;
 346:../application/Src/periphery.c **** 	GPIOB->ODR=0x0;
 347:../application/Src/periphery.c **** 	GPIOC->CRL=0x44444444;
 348:../application/Src/periphery.c **** 	GPIOC->CRH=0x44444444;
 349:../application/Src/periphery.c **** 	GPIOC->ODR=0x0;
 350:../application/Src/periphery.c **** 	
 351:../application/Src/periphery.c **** 
 352:../application/Src/periphery.c **** 	// setting up GPIO according confgiguration
 353:../application/Src/periphery.c **** 	for (int i=0; i<USED_PINS_NUM; i++)
 354:../application/Src/periphery.c **** 	{
 355:../application/Src/periphery.c **** 		// buttons
 356:../application/Src/periphery.c **** 		if (p_dev_config->pins[i] == BUTTON_GND)
 357:../application/Src/periphery.c **** 		{
 358:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 359:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 360:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 361:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 362:../application/Src/periphery.c **** 		}
 363:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == BUTTON_VCC)
 364:../application/Src/periphery.c **** 		{
 365:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 366:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 367:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 368:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 369:../application/Src/periphery.c **** 		}
 370:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == BUTTON_COLUMN)
 371:../application/Src/periphery.c **** 		{
 372:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 373:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 374:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 375:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 376:../application/Src/periphery.c **** 		}
 377:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == BUTTON_ROW)
 378:../application/Src/periphery.c **** 		{
 379:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 380:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 381:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 382:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 383:../application/Src/periphery.c **** 		}		
 384:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == AXIS_ANALOG)
 385:../application/Src/periphery.c **** 		{
 386:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 387:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 388:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 389:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 390:../application/Src/periphery.c **** 		}
 391:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == SPI_SCK)//  && i == 14)		// PB3
 392:../application/Src/periphery.c **** 		{
 393:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 394:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 395:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
ARM GAS  /tmp/cce3gk3O.s 			page 63


 396:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);			
 397:../application/Src/periphery.c **** 		}
 398:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == SPI_MISO && i == 15)			// PB4
 399:../application/Src/periphery.c **** 		{		
 400:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 401:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 402:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 403:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 404:../application/Src/periphery.c **** 		}
 405:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == SPI_MOSI && i == 16)			// PB5
 406:../application/Src/periphery.c **** 		{		
 407:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 408:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 409:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;						// PP or OD?
 410:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 411:../application/Src/periphery.c **** 
 412:../application/Src/periphery.c **** 			SPI_Start();
 413:../application/Src/periphery.c **** 		}
 414:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == I2C_SCL && i == 21)			// PB10
 415:../application/Src/periphery.c **** 		{
 416:../application/Src/periphery.c **** 			I2C_Start();
 417:../application/Src/periphery.c **** 			
 418:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 419:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 420:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 421:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 422:../application/Src/periphery.c **** 		}
 423:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == I2C_SDA && i == 22)			// PB11
 424:../application/Src/periphery.c **** 		{		
 425:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 426:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 427:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;						
 428:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 1243              		.loc 1 428 4 view .LVU406
 1244 009c 2746     		mov	r7, r4
 1245              	.LBE43:
 341:../application/Src/periphery.c **** 	GPIOA->CRH=0x44444444;
 1246              		.loc 1 341 12 view .LVU407
 1247 009e 0B60     		str	r3, [r1]
 342:../application/Src/periphery.c **** 	GPIOA->ODR=0x0;
 1248              		.loc 1 342 2 is_stmt 1 view .LVU408
 342:../application/Src/periphery.c **** 	GPIOA->ODR=0x0;
 1249              		.loc 1 342 12 is_stmt 0 view .LVU409
 1250 00a0 4B60     		str	r3, [r1, #4]
 343:../application/Src/periphery.c **** 	GPIOB->CRL=0x44444444;
 1251              		.loc 1 343 2 is_stmt 1 view .LVU410
 343:../application/Src/periphery.c **** 	GPIOB->CRL=0x44444444;
 1252              		.loc 1 343 12 is_stmt 0 view .LVU411
 1253 00a2 CA60     		str	r2, [r1, #12]
 344:../application/Src/periphery.c **** 	GPIOB->CRL=0x44444444;
 1254              		.loc 1 344 2 is_stmt 1 view .LVU412
 344:../application/Src/periphery.c **** 	GPIOB->CRL=0x44444444;
 1255              		.loc 1 344 12 is_stmt 0 view .LVU413
 1256 00a4 2360     		str	r3, [r4]
 345:../application/Src/periphery.c **** 	GPIOB->ODR=0x0;
 1257              		.loc 1 345 2 is_stmt 1 view .LVU414
 345:../application/Src/periphery.c **** 	GPIOB->ODR=0x0;
ARM GAS  /tmp/cce3gk3O.s 			page 64


 1258              		.loc 1 345 12 is_stmt 0 view .LVU415
 1259 00a6 6360     		str	r3, [r4, #4]
 346:../application/Src/periphery.c **** 	GPIOC->CRL=0x44444444;
 1260              		.loc 1 346 2 is_stmt 1 view .LVU416
 346:../application/Src/periphery.c **** 	GPIOC->CRL=0x44444444;
 1261              		.loc 1 346 12 is_stmt 0 view .LVU417
 1262 00a8 E260     		str	r2, [r4, #12]
 347:../application/Src/periphery.c **** 	GPIOC->CRH=0x44444444;
 1263              		.loc 1 347 2 is_stmt 1 view .LVU418
 1264 00aa 8A4C     		ldr	r4, .L88+28
 347:../application/Src/periphery.c **** 	GPIOC->CRH=0x44444444;
 1265              		.loc 1 347 12 is_stmt 0 view .LVU419
 1266 00ac C8F80030 		str	r3, [r8]
 348:../application/Src/periphery.c **** 	GPIOC->ODR=0x0;
 1267              		.loc 1 348 2 is_stmt 1 view .LVU420
 349:../application/Src/periphery.c **** 	
 1268              		.loc 1 349 12 is_stmt 0 view .LVU421
 1269 00b0 0125     		movs	r5, #1
 348:../application/Src/periphery.c **** 	GPIOC->ODR=0x0;
 1270              		.loc 1 348 12 view .LVU422
 1271 00b2 C8F80430 		str	r3, [r8, #4]
 349:../application/Src/periphery.c **** 	
 1272              		.loc 1 349 2 is_stmt 1 view .LVU423
 1273              	.LBB44:
 429:../application/Src/periphery.c **** 		}
 430:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == TLE5011_CS || 
 431:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == TLE5012_CS ||
 432:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == MCP3201_CS ||
 433:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == MCP3202_CS ||
 434:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == MCP3204_CS ||
 435:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == MCP3208_CS ||
 436:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == MLX90393_CS ||
 437:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == AS5048A_CS)
 438:../application/Src/periphery.c **** 		{
 439:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 440:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 441:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 442:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 443:../application/Src/periphery.c **** 			GPIO_WriteBit(pin_config[i].port, pin_config[i].pin, Bit_SET);
 444:../application/Src/periphery.c **** 		}
 445:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == TLE5011_GEN  && i == 17)
 446:../application/Src/periphery.c **** 		{
 447:../application/Src/periphery.c **** 			Generator_Init();	// 4MHz output at PB6 pin
 448:../application/Src/periphery.c **** 		}
 449:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == SHIFT_REG_LATCH)
 450:../application/Src/periphery.c **** 		{
 451:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 452:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 453:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 454:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 455:../application/Src/periphery.c **** 			GPIO_WriteBit(pin_config[i].port, pin_config[i].pin, Bit_SET);
 456:../application/Src/periphery.c **** 		}
 457:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == SHIFT_REG_DATA)
 458:../application/Src/periphery.c **** 		{
 459:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 460:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 461:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
ARM GAS  /tmp/cce3gk3O.s 			page 65


 462:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 463:../application/Src/periphery.c **** 		}
 464:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == LED_PWM)
 465:../application/Src/periphery.c **** 		{
 466:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 467:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 468:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 469:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 470:../application/Src/periphery.c **** 		}
 471:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == LED_SINGLE)
 472:../application/Src/periphery.c **** 		{
 473:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 474:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 475:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 476:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 477:../application/Src/periphery.c **** 		}
 478:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == LED_ROW)
 479:../application/Src/periphery.c **** 		{
 480:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 481:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 482:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 483:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 484:../application/Src/periphery.c **** 			pin_config[i].port->ODR &=  ~pin_config[i].pin;
 485:../application/Src/periphery.c **** 		}
 486:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == LED_COLUMN)
 487:../application/Src/periphery.c **** 		{
 488:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 489:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 490:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 491:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 492:../application/Src/periphery.c **** 			pin_config[i].port->ODR |=  pin_config[i].pin;
 493:../application/Src/periphery.c **** 		}
 494:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == FAST_ENCODER && (i == 8 || i == 9))		// PA8 or PA9
 495:../application/Src/periphery.c **** 		{
 496:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 497:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 498:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 499:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 500:../application/Src/periphery.c **** 		}
 501:../application/Src/periphery.c **** 		else if (p_dev_config->pins[i] == NOT_USED)
 502:../application/Src/periphery.c **** 		{
 503:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 504:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 1274              		.loc 1 504 34 is_stmt 0 view .LVU424
 1275 00b6 42F60209 		movw	r9, #10242
 1276              	.LBE44:
 349:../application/Src/periphery.c **** 	
 1277              		.loc 1 349 12 view .LVU425
 1278 00ba C8F80C20 		str	r2, [r8, #12]
 353:../application/Src/periphery.c **** 	{
 1279              		.loc 1 353 2 is_stmt 1 view .LVU426
 1280              	.LBB45:
 353:../application/Src/periphery.c **** 	{
 1281              		.loc 1 353 7 view .LVU427
 1282              	.LVL79:
 353:../application/Src/periphery.c **** 	{
 1283              		.loc 1 353 16 view .LVU428
ARM GAS  /tmp/cce3gk3O.s 			page 66


 1284 00be 1F36     		adds	r6, r6, #31
 1285              	.LVL80:
 426:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;						
 1286              		.loc 1 426 47 is_stmt 0 view .LVU429
 1287 00c0 A4F10408 		sub	r8, r4, #4
 1288 00c4 17E0     		b	.L66
 1289              	.LVL81:
 1290              	.L44:
 363:../application/Src/periphery.c **** 		{
 1291              		.loc 1 363 8 is_stmt 1 view .LVU430
 363:../application/Src/periphery.c **** 		{
 1292              		.loc 1 363 11 is_stmt 0 view .LVU431
 1293 00c6 022B     		cmp	r3, #2
 1294 00c8 2AD0     		beq	.L75
 370:../application/Src/periphery.c **** 		{
 1295              		.loc 1 370 8 is_stmt 1 view .LVU432
 370:../application/Src/periphery.c **** 		{
 1296              		.loc 1 370 11 is_stmt 0 view .LVU433
 1297 00ca 042B     		cmp	r3, #4
 1298 00cc 17D0     		beq	.L74
 377:../application/Src/periphery.c **** 		{
 1299              		.loc 1 377 8 is_stmt 1 view .LVU434
 377:../application/Src/periphery.c **** 		{
 1300              		.loc 1 377 11 is_stmt 0 view .LVU435
 1301 00ce 032B     		cmp	r3, #3
 1302 00d0 29D0     		beq	.L76
 384:../application/Src/periphery.c **** 		{
 1303              		.loc 1 384 8 is_stmt 1 view .LVU436
 384:../application/Src/periphery.c **** 		{
 1304              		.loc 1 384 11 is_stmt 0 view .LVU437
 1305 00d2 052B     		cmp	r3, #5
 1306 00d4 4AD0     		beq	.L77
 391:../application/Src/periphery.c **** 		{
 1307              		.loc 1 391 8 is_stmt 1 view .LVU438
 391:../application/Src/periphery.c **** 		{
 1308              		.loc 1 391 11 is_stmt 0 view .LVU439
 1309 00d6 072B     		cmp	r3, #7
 1310 00d8 00F08C80 		beq	.L78
 398:../application/Src/periphery.c **** 		{		
 1311              		.loc 1 398 8 is_stmt 1 view .LVU440
 398:../application/Src/periphery.c **** 		{		
 1312              		.loc 1 398 11 is_stmt 0 view .LVU441
 1313 00dc 092B     		cmp	r3, #9
 1314 00de 25D0     		beq	.L79
 405:../application/Src/periphery.c **** 		{		
 1315              		.loc 1 405 8 is_stmt 1 view .LVU442
 405:../application/Src/periphery.c **** 		{		
 1316              		.loc 1 405 11 is_stmt 0 view .LVU443
 1317 00e0 082B     		cmp	r3, #8
 1318 00e2 32D0     		beq	.L80
 414:../application/Src/periphery.c **** 		{
 1319              		.loc 1 414 8 is_stmt 1 view .LVU444
 414:../application/Src/periphery.c **** 		{
 1320              		.loc 1 414 11 is_stmt 0 view .LVU445
 1321 00e4 192B     		cmp	r3, #25
 1322 00e6 43D1     		bne	.L54
 414:../application/Src/periphery.c **** 		{
ARM GAS  /tmp/cce3gk3O.s 			page 67


 1323              		.loc 1 414 45 discriminator 1 view .LVU446
 1324 00e8 162D     		cmp	r5, #22
 1325 00ea 00F0CA80 		beq	.L81
 1326              	.L45:
 353:../application/Src/periphery.c **** 	{
 1327              		.loc 1 353 33 is_stmt 1 discriminator 2 view .LVU447
 1328              	.LVL82:
 353:../application/Src/periphery.c **** 	{
 1329              		.loc 1 353 16 discriminator 2 view .LVU448
 353:../application/Src/periphery.c **** 	{
 1330              		.loc 1 353 2 is_stmt 0 discriminator 2 view .LVU449
 1331 00ee 1E2D     		cmp	r5, #30
 1332 00f0 13D0     		beq	.L40
 1333              	.LVL83:
 1334              	.L67:
 353:../application/Src/periphery.c **** 	{
 1335              		.loc 1 353 2 discriminator 2 view .LVU450
 1336 00f2 0135     		adds	r5, r5, #1
 1337 00f4 0834     		adds	r4, r4, #8
 1338              	.L66:
 1339              	.LVL84:
 356:../application/Src/periphery.c **** 		{
 1340              		.loc 1 356 3 is_stmt 1 view .LVU451
 356:../application/Src/periphery.c **** 		{
 1341              		.loc 1 356 25 is_stmt 0 view .LVU452
 1342 00f6 16F9013F 		ldrsb	r3, [r6, #1]!
 356:../application/Src/periphery.c **** 		{
 1343              		.loc 1 356 6 view .LVU453
 1344 00fa 012B     		cmp	r3, #1
 1345 00fc E3D1     		bne	.L44
 1346              	.L74:
 372:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1347              		.loc 1 372 4 is_stmt 1 view .LVU454
 373:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1348              		.loc 1 373 4 view .LVU455
 373:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1349              		.loc 1 373 34 is_stmt 0 view .LVU456
 1350 00fe 44F60102 		movw	r2, #18433
 1351              	.L70:
 367:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1352              		.loc 1 367 32 view .LVU457
 1353 0102 2388     		ldrh	r3, [r4]
 368:../application/Src/periphery.c **** 		}
 1354              		.loc 1 368 4 view .LVU458
 1355 0104 54F8040C 		ldr	r0, [r4, #-4]
 1356 0108 01A9     		add	r1, sp, #4
 366:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1357              		.loc 1 366 34 view .LVU459
 1358 010a ADF80620 		strh	r2, [sp, #6]	@ movhi
 367:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1359              		.loc 1 367 4 is_stmt 1 view .LVU460
 367:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1360              		.loc 1 367 32 is_stmt 0 view .LVU461
 1361 010e ADF80430 		strh	r3, [sp, #4]	@ movhi
 368:../application/Src/periphery.c **** 		}
 1362              		.loc 1 368 4 is_stmt 1 view .LVU462
 1363 0112 FFF7FEFF 		bl	GPIO_Init
ARM GAS  /tmp/cce3gk3O.s 			page 68


 1364              	.LVL85:
 353:../application/Src/periphery.c **** 	{
 1365              		.loc 1 353 33 view .LVU463
 353:../application/Src/periphery.c **** 	{
 1366              		.loc 1 353 16 view .LVU464
 353:../application/Src/periphery.c **** 	{
 1367              		.loc 1 353 2 is_stmt 0 view .LVU465
 1368 0116 1E2D     		cmp	r5, #30
 1369 0118 EBD1     		bne	.L67
 1370              	.L40:
 353:../application/Src/periphery.c **** 	{
 1371              		.loc 1 353 2 view .LVU466
 1372              	.LBE45:
 505:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 506:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 507:../application/Src/periphery.c **** 		}
 508:../application/Src/periphery.c **** 		
 509:../application/Src/periphery.c **** 	}
 510:../application/Src/periphery.c **** 
 511:../application/Src/periphery.c **** #ifdef DEBUG
 512:../application/Src/periphery.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 513:../application/Src/periphery.c ****     GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 514:../application/Src/periphery.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 515:../application/Src/periphery.c ****     GPIO_Init(GPIOB, &GPIO_InitStructure);
 516:../application/Src/periphery.c **** 
 517:../application/Src/periphery.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 518:../application/Src/periphery.c ****     GPIO_Init(GPIOC, &GPIO_InitStructure);
 519:../application/Src/periphery.c **** #endif
 520:../application/Src/periphery.c **** }
 1373              		.loc 1 520 1 view .LVU467
 1374 011a 03B0     		add	sp, sp, #12
 1375              	.LCFI17:
 1376              		.cfi_remember_state
 1377              		.cfi_def_cfa_offset 28
 1378              		@ sp needed
 1379 011c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1380              	.LVL86:
 1381              	.L75:
 1382              	.LCFI18:
 1383              		.cfi_restore_state
 1384              	.LBB46:
 365:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1385              		.loc 1 365 4 is_stmt 1 view .LVU468
 366:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1386              		.loc 1 366 4 view .LVU469
 366:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1387              		.loc 1 366 34 is_stmt 0 view .LVU470
 1388 0120 42F60102 		movw	r2, #10241
 1389 0124 EDE7     		b	.L70
 1390              	.L76:
 379:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1391              		.loc 1 379 4 is_stmt 1 view .LVU471
 380:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1392              		.loc 1 380 4 view .LVU472
 380:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1393              		.loc 1 380 34 is_stmt 0 view .LVU473
 1394 0126 41F20142 		movw	r2, #5121
ARM GAS  /tmp/cce3gk3O.s 			page 69


 1395 012a EAE7     		b	.L70
 1396              	.L79:
 398:../application/Src/periphery.c **** 		{		
 1397              		.loc 1 398 46 discriminator 1 view .LVU474
 1398 012c 102D     		cmp	r5, #16
 1399 012e DED1     		bne	.L45
 400:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1400              		.loc 1 400 4 is_stmt 1 view .LVU475
 401:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 1401              		.loc 1 401 4 view .LVU476
 400:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1402              		.loc 1 400 34 is_stmt 0 view .LVU477
 1403 0130 40F20342 		movw	r2, #1027
 401:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 1404              		.loc 1 401 32 view .LVU478
 1405 0134 B8F87C30 		ldrh	r3, [r8, #124]
 1406              	.L73:
 428:../application/Src/periphery.c **** 		}
 1407              		.loc 1 428 4 view .LVU479
 1408 0138 3846     		mov	r0, r7
 1409 013a 01A9     		add	r1, sp, #4
 425:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1410              		.loc 1 425 34 view .LVU480
 1411 013c ADF80620 		strh	r2, [sp, #6]	@ movhi
 426:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;						
 1412              		.loc 1 426 32 view .LVU481
 1413 0140 ADF80430 		strh	r3, [sp, #4]	@ movhi
 427:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 1414              		.loc 1 427 4 is_stmt 1 view .LVU482
 428:../application/Src/periphery.c **** 		}
 1415              		.loc 1 428 4 view .LVU483
 1416 0144 FFF7FEFF 		bl	GPIO_Init
 1417              	.LVL87:
 1418 0148 D3E7     		b	.L67
 1419              	.L80:
 405:../application/Src/periphery.c **** 		{		
 1420              		.loc 1 405 46 is_stmt 0 discriminator 1 view .LVU484
 1421 014a 112D     		cmp	r5, #17
 1422 014c CFD1     		bne	.L45
 407:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1423              		.loc 1 407 4 is_stmt 1 view .LVU485
 408:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;						// PP or OD?
 1424              		.loc 1 408 4 view .LVU486
 407:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1425              		.loc 1 407 34 is_stmt 0 view .LVU487
 1426 014e 41F60302 		movw	r2, #6147
 408:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;						// PP or OD?
 1427              		.loc 1 408 32 view .LVU488
 1428 0152 B8F88430 		ldrh	r3, [r8, #132]
 410:../application/Src/periphery.c **** 
 1429              		.loc 1 410 4 view .LVU489
 1430 0156 3846     		mov	r0, r7
 1431 0158 01A9     		add	r1, sp, #4
 407:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1432              		.loc 1 407 34 view .LVU490
 1433 015a ADF80620 		strh	r2, [sp, #6]	@ movhi
 408:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;						// PP or OD?
ARM GAS  /tmp/cce3gk3O.s 			page 70


 1434              		.loc 1 408 32 view .LVU491
 1435 015e ADF80430 		strh	r3, [sp, #4]	@ movhi
 409:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);
 1436              		.loc 1 409 4 is_stmt 1 view .LVU492
 410:../application/Src/periphery.c **** 
 1437              		.loc 1 410 4 view .LVU493
 1438 0162 FFF7FEFF 		bl	GPIO_Init
 1439              	.LVL88:
 412:../application/Src/periphery.c **** 		}
 1440              		.loc 1 412 4 view .LVU494
 1441 0166 FFF7FEFF 		bl	SPI_Start
 1442              	.LVL89:
 1443 016a C2E7     		b	.L67
 1444              	.L77:
 386:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 1445              		.loc 1 386 4 view .LVU495
 387:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1446              		.loc 1 387 4 view .LVU496
 387:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1447              		.loc 1 387 34 is_stmt 0 view .LVU497
 1448 016c 0122     		movs	r2, #1
 1449 016e C8E7     		b	.L70
 1450              	.L54:
 423:../application/Src/periphery.c **** 		{		
 1451              		.loc 1 423 8 is_stmt 1 view .LVU498
 423:../application/Src/periphery.c **** 		{		
 1452              		.loc 1 423 11 is_stmt 0 view .LVU499
 1453 0170 1A2B     		cmp	r3, #26
 1454 0172 06D1     		bne	.L55
 423:../application/Src/periphery.c **** 		{		
 1455              		.loc 1 423 45 discriminator 1 view .LVU500
 1456 0174 172D     		cmp	r5, #23
 1457 0176 BAD1     		bne	.L45
 425:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1458              		.loc 1 425 4 is_stmt 1 view .LVU501
 426:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;						
 1459              		.loc 1 426 4 view .LVU502
 425:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1460              		.loc 1 425 34 is_stmt 0 view .LVU503
 1461 0178 41F60342 		movw	r2, #7171
 426:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;						
 1462              		.loc 1 426 32 view .LVU504
 1463 017c B8F8B430 		ldrh	r3, [r8, #180]
 1464 0180 DAE7     		b	.L73
 1465              	.L55:
 430:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == TLE5012_CS ||
 1466              		.loc 1 430 8 is_stmt 1 view .LVU505
 436:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == AS5048A_CS)
 1467              		.loc 1 436 45 is_stmt 0 view .LVU506
 1468 0182 A3F10B02 		sub	r2, r3, #11
 430:../application/Src/periphery.c **** 						 p_dev_config->pins[i] == TLE5012_CS ||
 1469              		.loc 1 430 11 view .LVU507
 1470 0186 D2B2     		uxtb	r2, r2
 1471 0188 072A     		cmp	r2, #7
 1472 018a 20D9     		bls	.L72
 445:../application/Src/periphery.c **** 		{
 1473              		.loc 1 445 8 is_stmt 1 view .LVU508
ARM GAS  /tmp/cce3gk3O.s 			page 71


 445:../application/Src/periphery.c **** 		{
 1474              		.loc 1 445 11 is_stmt 0 view .LVU509
 1475 018c 0A2B     		cmp	r3, #10
 1476 018e 3DD0     		beq	.L82
 449:../application/Src/periphery.c **** 		{
 1477              		.loc 1 449 8 is_stmt 1 view .LVU510
 449:../application/Src/periphery.c **** 		{
 1478              		.loc 1 449 11 is_stmt 0 view .LVU511
 1479 0190 132B     		cmp	r3, #19
 1480 0192 1CD0     		beq	.L72
 457:../application/Src/periphery.c **** 		{
 1481              		.loc 1 457 8 is_stmt 1 view .LVU512
 457:../application/Src/periphery.c **** 		{
 1482              		.loc 1 457 11 is_stmt 0 view .LVU513
 1483 0194 142B     		cmp	r3, #20
 1484 0196 3FD0     		beq	.L83
 464:../application/Src/periphery.c **** 		{
 1485              		.loc 1 464 8 is_stmt 1 view .LVU514
 464:../application/Src/periphery.c **** 		{
 1486              		.loc 1 464 11 is_stmt 0 view .LVU515
 1487 0198 152B     		cmp	r3, #21
 1488 019a 4AD0     		beq	.L84
 471:../application/Src/periphery.c **** 		{
 1489              		.loc 1 471 8 is_stmt 1 view .LVU516
 471:../application/Src/periphery.c **** 		{
 1490              		.loc 1 471 11 is_stmt 0 view .LVU517
 1491 019c 162B     		cmp	r3, #22
 1492 019e 59D0     		beq	.L85
 478:../application/Src/periphery.c **** 		{
 1493              		.loc 1 478 8 is_stmt 1 view .LVU518
 478:../application/Src/periphery.c **** 		{
 1494              		.loc 1 478 11 is_stmt 0 view .LVU519
 1495 01a0 172B     		cmp	r3, #23
 1496 01a2 5AD0     		beq	.L86
 486:../application/Src/periphery.c **** 		{
 1497              		.loc 1 486 8 is_stmt 1 view .LVU520
 486:../application/Src/periphery.c **** 		{
 1498              		.loc 1 486 11 is_stmt 0 view .LVU521
 1499 01a4 182B     		cmp	r3, #24
 1500 01a6 73D0     		beq	.L87
 494:../application/Src/periphery.c **** 		{
 1501              		.loc 1 494 8 is_stmt 1 view .LVU522
 494:../application/Src/periphery.c **** 		{
 1502              		.loc 1 494 11 is_stmt 0 view .LVU523
 1503 01a8 062B     		cmp	r3, #6
 1504 01aa 45D1     		bne	.L64
 494:../application/Src/periphery.c **** 		{
 1505              		.loc 1 494 50 discriminator 1 view .LVU524
 1506 01ac A5F10903 		sub	r3, r5, #9
 1507 01b0 012B     		cmp	r3, #1
 1508 01b2 9CD8     		bhi	.L45
 496:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1509              		.loc 1 496 4 is_stmt 1 view .LVU525
 497:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1510              		.loc 1 497 4 view .LVU526
 497:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1511              		.loc 1 497 34 is_stmt 0 view .LVU527
ARM GAS  /tmp/cce3gk3O.s 			page 72


 1512 01b4 44F60302 		movw	r2, #18435
 498:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1513              		.loc 1 498 32 view .LVU528
 1514 01b8 2388     		ldrh	r3, [r4]
 499:../application/Src/periphery.c **** 		}
 1515              		.loc 1 499 4 view .LVU529
 1516 01ba 54F8040C 		ldr	r0, [r4, #-4]
 1517 01be 01A9     		add	r1, sp, #4
 497:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1518              		.loc 1 497 34 view .LVU530
 1519 01c0 ADF80620 		strh	r2, [sp, #6]	@ movhi
 498:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1520              		.loc 1 498 4 is_stmt 1 view .LVU531
 498:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1521              		.loc 1 498 32 is_stmt 0 view .LVU532
 1522 01c4 ADF80430 		strh	r3, [sp, #4]	@ movhi
 499:../application/Src/periphery.c **** 		}
 1523              		.loc 1 499 4 is_stmt 1 view .LVU533
 1524 01c8 FFF7FEFF 		bl	GPIO_Init
 1525              	.LVL90:
 1526 01cc 91E7     		b	.L67
 1527              	.L72:
 451:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1528              		.loc 1 451 4 view .LVU534
 452:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1529              		.loc 1 452 4 view .LVU535
 452:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1530              		.loc 1 452 34 is_stmt 0 view .LVU536
 1531 01ce 41F20302 		movw	r2, #4099
 453:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1532              		.loc 1 453 32 view .LVU537
 1533 01d2 2388     		ldrh	r3, [r4]
 454:../application/Src/periphery.c **** 			GPIO_WriteBit(pin_config[i].port, pin_config[i].pin, Bit_SET);
 1534              		.loc 1 454 4 view .LVU538
 1535 01d4 54F8040C 		ldr	r0, [r4, #-4]
 1536 01d8 01A9     		add	r1, sp, #4
 452:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1537              		.loc 1 452 34 view .LVU539
 1538 01da ADF80620 		strh	r2, [sp, #6]	@ movhi
 453:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1539              		.loc 1 453 4 is_stmt 1 view .LVU540
 453:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1540              		.loc 1 453 32 is_stmt 0 view .LVU541
 1541 01de ADF80430 		strh	r3, [sp, #4]	@ movhi
 454:../application/Src/periphery.c **** 			GPIO_WriteBit(pin_config[i].port, pin_config[i].pin, Bit_SET);
 1542              		.loc 1 454 4 is_stmt 1 view .LVU542
 1543 01e2 FFF7FEFF 		bl	GPIO_Init
 1544              	.LVL91:
 455:../application/Src/periphery.c **** 		}
 1545              		.loc 1 455 4 view .LVU543
 1546 01e6 0122     		movs	r2, #1
 1547 01e8 2188     		ldrh	r1, [r4]
 1548 01ea 54F8040C 		ldr	r0, [r4, #-4]
 1549 01ee FFF7FEFF 		bl	GPIO_WriteBit
 1550              	.LVL92:
 1551 01f2 7CE7     		b	.L45
 1552              	.L78:
ARM GAS  /tmp/cce3gk3O.s 			page 73


 393:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1553              		.loc 1 393 4 view .LVU544
 394:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 1554              		.loc 1 394 4 view .LVU545
 393:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1555              		.loc 1 393 34 is_stmt 0 view .LVU546
 1556 01f4 41F60302 		movw	r2, #6147
 394:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 1557              		.loc 1 394 32 view .LVU547
 1558 01f8 2388     		ldrh	r3, [r4]
 396:../application/Src/periphery.c **** 		}
 1559              		.loc 1 396 4 view .LVU548
 1560 01fa 3846     		mov	r0, r7
 1561 01fc 01A9     		add	r1, sp, #4
 393:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1562              		.loc 1 393 34 view .LVU549
 1563 01fe ADF80620 		strh	r2, [sp, #6]	@ movhi
 394:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	
 1564              		.loc 1 394 32 view .LVU550
 1565 0202 ADF80430 		strh	r3, [sp, #4]	@ movhi
 395:../application/Src/periphery.c **** 			GPIO_Init (GPIOB,&GPIO_InitStructure);			
 1566              		.loc 1 395 4 is_stmt 1 view .LVU551
 396:../application/Src/periphery.c **** 		}
 1567              		.loc 1 396 4 view .LVU552
 1568 0206 FFF7FEFF 		bl	GPIO_Init
 1569              	.LVL93:
 1570 020a 70E7     		b	.L45
 1571              	.L82:
 445:../application/Src/periphery.c **** 		{
 1572              		.loc 1 445 50 is_stmt 0 discriminator 1 view .LVU553
 1573 020c 122D     		cmp	r5, #18
 1574 020e 7FF46EAF 		bne	.L45
 447:../application/Src/periphery.c **** 		}
 1575              		.loc 1 447 4 is_stmt 1 view .LVU554
 1576 0212 FFF7FEFF 		bl	Generator_Init
 1577              	.LVL94:
 1578 0216 6CE7     		b	.L67
 1579              	.L83:
 459:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1580              		.loc 1 459 4 view .LVU555
 460:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1581              		.loc 1 460 4 view .LVU556
 460:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1582              		.loc 1 460 34 is_stmt 0 view .LVU557
 1583 0218 40F20342 		movw	r2, #1027
 1584              	.L71:
 475:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1585              		.loc 1 475 32 view .LVU558
 1586 021c 2388     		ldrh	r3, [r4]
 474:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1587              		.loc 1 474 34 view .LVU559
 1588 021e ADF80620 		strh	r2, [sp, #6]	@ movhi
 475:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1589              		.loc 1 475 4 is_stmt 1 view .LVU560
 476:../application/Src/periphery.c **** 		}
 1590              		.loc 1 476 4 is_stmt 0 view .LVU561
 1591 0222 54F8040C 		ldr	r0, [r4, #-4]
ARM GAS  /tmp/cce3gk3O.s 			page 74


 1592 0226 01A9     		add	r1, sp, #4
 475:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1593              		.loc 1 475 32 view .LVU562
 1594 0228 ADF80430 		strh	r3, [sp, #4]	@ movhi
 476:../application/Src/periphery.c **** 		}
 1595              		.loc 1 476 4 is_stmt 1 view .LVU563
 1596 022c FFF7FEFF 		bl	GPIO_Init
 1597              	.LVL95:
 1598 0230 5DE7     		b	.L45
 1599              	.L84:
 466:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1600              		.loc 1 466 4 view .LVU564
 467:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1601              		.loc 1 467 4 view .LVU565
 467:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1602              		.loc 1 467 34 is_stmt 0 view .LVU566
 1603 0232 41F60302 		movw	r2, #6147
 1604 0236 F1E7     		b	.L71
 1605              	.L64:
 501:../application/Src/periphery.c **** 		{
 1606              		.loc 1 501 8 is_stmt 1 view .LVU567
 501:../application/Src/periphery.c **** 		{
 1607              		.loc 1 501 11 is_stmt 0 view .LVU568
 1608 0238 002B     		cmp	r3, #0
 1609 023a 7FF458AF 		bne	.L45
 503:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 1610              		.loc 1 503 4 is_stmt 1 view .LVU569
 504:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1611              		.loc 1 504 4 view .LVU570
 505:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1612              		.loc 1 505 32 is_stmt 0 view .LVU571
 1613 023e 2388     		ldrh	r3, [r4]
 506:../application/Src/periphery.c **** 		}
 1614              		.loc 1 506 4 view .LVU572
 1615 0240 54F8040C 		ldr	r0, [r4, #-4]
 1616 0244 01A9     		add	r1, sp, #4
 504:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1617              		.loc 1 504 34 view .LVU573
 1618 0246 ADF80690 		strh	r9, [sp, #6]	@ movhi
 505:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1619              		.loc 1 505 4 is_stmt 1 view .LVU574
 505:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1620              		.loc 1 505 32 is_stmt 0 view .LVU575
 1621 024a ADF80430 		strh	r3, [sp, #4]	@ movhi
 506:../application/Src/periphery.c **** 		}
 1622              		.loc 1 506 4 is_stmt 1 view .LVU576
 1623 024e FFF7FEFF 		bl	GPIO_Init
 1624              	.LVL96:
 1625 0252 4CE7     		b	.L45
 1626              	.L85:
 473:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1627              		.loc 1 473 4 view .LVU577
 474:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1628              		.loc 1 474 4 view .LVU578
 474:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1629              		.loc 1 474 34 is_stmt 0 view .LVU579
 1630 0254 41F20302 		movw	r2, #4099
ARM GAS  /tmp/cce3gk3O.s 			page 75


 1631 0258 E0E7     		b	.L71
 1632              	.L86:
 480:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1633              		.loc 1 480 4 is_stmt 1 view .LVU580
 481:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1634              		.loc 1 481 4 view .LVU581
 481:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1635              		.loc 1 481 34 is_stmt 0 view .LVU582
 1636 025a 41F20302 		movw	r2, #4099
 482:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1637              		.loc 1 482 32 view .LVU583
 1638 025e 2388     		ldrh	r3, [r4]
 483:../application/Src/periphery.c **** 			pin_config[i].port->ODR &=  ~pin_config[i].pin;
 1639              		.loc 1 483 4 view .LVU584
 1640 0260 01A9     		add	r1, sp, #4
 1641 0262 54F8040C 		ldr	r0, [r4, #-4]
 481:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1642              		.loc 1 481 34 view .LVU585
 1643 0266 ADF80620 		strh	r2, [sp, #6]	@ movhi
 482:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1644              		.loc 1 482 4 is_stmt 1 view .LVU586
 482:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1645              		.loc 1 482 32 is_stmt 0 view .LVU587
 1646 026a ADF80430 		strh	r3, [sp, #4]	@ movhi
 483:../application/Src/periphery.c **** 			pin_config[i].port->ODR &=  ~pin_config[i].pin;
 1647              		.loc 1 483 4 is_stmt 1 view .LVU588
 1648 026e FFF7FEFF 		bl	GPIO_Init
 1649              	.LVL97:
 484:../application/Src/periphery.c **** 		}
 1650              		.loc 1 484 4 view .LVU589
 484:../application/Src/periphery.c **** 		}
 1651              		.loc 1 484 17 is_stmt 0 view .LVU590
 1652 0272 54F8042C 		ldr	r2, [r4, #-4]
 484:../application/Src/periphery.c **** 		}
 1653              		.loc 1 484 46 view .LVU591
 1654 0276 2188     		ldrh	r1, [r4]
 484:../application/Src/periphery.c **** 		}
 1655              		.loc 1 484 28 view .LVU592
 1656 0278 D368     		ldr	r3, [r2, #12]
 1657 027a 23EA0103 		bic	r3, r3, r1
 1658 027e D360     		str	r3, [r2, #12]
 1659 0280 35E7     		b	.L45
 1660              	.L81:
 416:../application/Src/periphery.c **** 			
 1661              		.loc 1 416 4 is_stmt 1 view .LVU593
 1662 0282 FFF7FEFF 		bl	I2C_Start
 1663              	.LVL98:
 418:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1664              		.loc 1 418 4 view .LVU594
 419:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 1665              		.loc 1 419 4 view .LVU595
 418:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1666              		.loc 1 418 34 is_stmt 0 view .LVU596
 1667 0286 41F60342 		movw	r2, #7171
 419:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 1668              		.loc 1 419 32 view .LVU597
 1669 028a B8F8AC30 		ldrh	r3, [r8, #172]
ARM GAS  /tmp/cce3gk3O.s 			page 76


 1670 028e 53E7     		b	.L73
 1671              	.L87:
 488:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 1672              		.loc 1 488 4 is_stmt 1 view .LVU598
 489:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1673              		.loc 1 489 4 view .LVU599
 489:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1674              		.loc 1 489 34 is_stmt 0 view .LVU600
 1675 0290 41F20342 		movw	r2, #5123
 490:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1676              		.loc 1 490 32 view .LVU601
 1677 0294 2388     		ldrh	r3, [r4]
 491:../application/Src/periphery.c **** 			pin_config[i].port->ODR |=  pin_config[i].pin;
 1678              		.loc 1 491 4 view .LVU602
 1679 0296 01A9     		add	r1, sp, #4
 1680 0298 54F8040C 		ldr	r0, [r4, #-4]
 489:../application/Src/periphery.c **** 			GPIO_InitStructure.GPIO_Pin = pin_config[i].pin;
 1681              		.loc 1 489 34 view .LVU603
 1682 029c ADF80620 		strh	r2, [sp, #6]	@ movhi
 490:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1683              		.loc 1 490 4 is_stmt 1 view .LVU604
 490:../application/Src/periphery.c **** 			GPIO_Init(pin_config[i].port, &GPIO_InitStructure);
 1684              		.loc 1 490 32 is_stmt 0 view .LVU605
 1685 02a0 ADF80430 		strh	r3, [sp, #4]	@ movhi
 491:../application/Src/periphery.c **** 			pin_config[i].port->ODR |=  pin_config[i].pin;
 1686              		.loc 1 491 4 is_stmt 1 view .LVU606
 1687 02a4 FFF7FEFF 		bl	GPIO_Init
 1688              	.LVL99:
 492:../application/Src/periphery.c **** 		}
 1689              		.loc 1 492 4 view .LVU607
 492:../application/Src/periphery.c **** 		}
 1690              		.loc 1 492 17 is_stmt 0 view .LVU608
 1691 02a8 54F8042C 		ldr	r2, [r4, #-4]
 492:../application/Src/periphery.c **** 		}
 1692              		.loc 1 492 45 view .LVU609
 1693 02ac 2388     		ldrh	r3, [r4]
 492:../application/Src/periphery.c **** 		}
 1694              		.loc 1 492 28 view .LVU610
 1695 02ae D168     		ldr	r1, [r2, #12]
 1696 02b0 0B43     		orrs	r3, r3, r1
 1697 02b2 D360     		str	r3, [r2, #12]
 1698 02b4 1BE7     		b	.L45
 1699              	.L89:
 1700 02b6 00BF     		.align	2
 1701              	.L88:
 1702 02b8 00013000 		.word	3145984
 1703 02bc 00023000 		.word	3146240
 1704 02c0 00081A00 		.word	1705984
 1705 02c4 000C0140 		.word	1073810432
 1706 02c8 00100110 		.word	268505088
 1707 02cc 00000000 		.word	TimingDelay
 1708 02d0 00080140 		.word	1073809408
 1709 02d4 04000000 		.word	.LANCHOR0+4
 1710 02d8 00100140 		.word	1073811456
 1711              	.LBE46:
 1712              		.cfi_endproc
 1713              	.LFE36:
ARM GAS  /tmp/cce3gk3O.s 			page 77


 1715              		.global	pin_config
 1716              		.comm	TimingDelay,4,4
 1717              		.comm	Ticks,8,8
 1718              		.section	.data.pin_config,"aw"
 1719              		.align	2
 1720              		.set	.LANCHOR0,. + 0
 1723              	pin_config:
 1724 0000 00080140 		.word	1073809408
 1725 0004 0100     		.short	1
 1726 0006 00       		.byte	0
 1727 0007 00       		.space	1
 1728 0008 00080140 		.word	1073809408
 1729 000c 0200     		.short	2
 1730 000e 01       		.byte	1
 1731 000f 00       		.space	1
 1732 0010 00080140 		.word	1073809408
 1733 0014 0400     		.short	4
 1734 0016 02       		.byte	2
 1735 0017 00       		.space	1
 1736 0018 00080140 		.word	1073809408
 1737 001c 0800     		.short	8
 1738 001e 03       		.byte	3
 1739 001f 00       		.space	1
 1740 0020 00080140 		.word	1073809408
 1741 0024 1000     		.short	16
 1742 0026 04       		.byte	4
 1743 0027 00       		.space	1
 1744 0028 00080140 		.word	1073809408
 1745 002c 2000     		.short	32
 1746 002e 05       		.byte	5
 1747 002f 00       		.space	1
 1748 0030 00080140 		.word	1073809408
 1749 0034 4000     		.short	64
 1750 0036 06       		.byte	6
 1751 0037 00       		.space	1
 1752 0038 00080140 		.word	1073809408
 1753 003c 8000     		.short	128
 1754 003e 07       		.byte	7
 1755 003f 00       		.space	1
 1756 0040 00080140 		.word	1073809408
 1757 0044 0001     		.short	256
 1758 0046 08       		.byte	8
 1759 0047 00       		.space	1
 1760 0048 00080140 		.word	1073809408
 1761 004c 0002     		.short	512
 1762 004e 09       		.byte	9
 1763 004f 00       		.space	1
 1764 0050 00080140 		.word	1073809408
 1765 0054 0004     		.short	1024
 1766 0056 0A       		.byte	10
 1767 0057 00       		.space	1
 1768 0058 00080140 		.word	1073809408
 1769 005c 0080     		.short	-32768
 1770 005e 0F       		.byte	15
 1771 005f 00       		.space	1
 1772 0060 000C0140 		.word	1073810432
 1773 0064 0100     		.short	1
ARM GAS  /tmp/cce3gk3O.s 			page 78


 1774 0066 00       		.byte	0
 1775 0067 00       		.space	1
 1776 0068 000C0140 		.word	1073810432
 1777 006c 0200     		.short	2
 1778 006e 01       		.byte	1
 1779 006f 00       		.space	1
 1780 0070 000C0140 		.word	1073810432
 1781 0074 0800     		.short	8
 1782 0076 03       		.byte	3
 1783 0077 00       		.space	1
 1784 0078 000C0140 		.word	1073810432
 1785 007c 1000     		.short	16
 1786 007e 04       		.byte	4
 1787 007f 00       		.space	1
 1788 0080 000C0140 		.word	1073810432
 1789 0084 2000     		.short	32
 1790 0086 05       		.byte	5
 1791 0087 00       		.space	1
 1792 0088 000C0140 		.word	1073810432
 1793 008c 4000     		.short	64
 1794 008e 06       		.byte	6
 1795 008f 00       		.space	1
 1796 0090 000C0140 		.word	1073810432
 1797 0094 8000     		.short	128
 1798 0096 07       		.byte	7
 1799 0097 00       		.space	1
 1800 0098 000C0140 		.word	1073810432
 1801 009c 0001     		.short	256
 1802 009e 08       		.byte	8
 1803 009f 00       		.space	1
 1804 00a0 000C0140 		.word	1073810432
 1805 00a4 0002     		.short	512
 1806 00a6 09       		.byte	9
 1807 00a7 00       		.space	1
 1808 00a8 000C0140 		.word	1073810432
 1809 00ac 0004     		.short	1024
 1810 00ae 0A       		.byte	10
 1811 00af 00       		.space	1
 1812 00b0 000C0140 		.word	1073810432
 1813 00b4 0008     		.short	2048
 1814 00b6 0B       		.byte	11
 1815 00b7 00       		.space	1
 1816 00b8 000C0140 		.word	1073810432
 1817 00bc 0010     		.short	4096
 1818 00be 0C       		.byte	12
 1819 00bf 00       		.space	1
 1820 00c0 000C0140 		.word	1073810432
 1821 00c4 0020     		.short	8192
 1822 00c6 0D       		.byte	13
 1823 00c7 00       		.space	1
 1824 00c8 000C0140 		.word	1073810432
 1825 00cc 0040     		.short	16384
 1826 00ce 0E       		.byte	14
 1827 00cf 00       		.space	1
 1828 00d0 000C0140 		.word	1073810432
 1829 00d4 0080     		.short	-32768
 1830 00d6 0F       		.byte	15
ARM GAS  /tmp/cce3gk3O.s 			page 79


 1831 00d7 00       		.space	1
 1832 00d8 00100140 		.word	1073811456
 1833 00dc 0020     		.short	8192
 1834 00de 0D       		.byte	13
 1835 00df 00       		.space	1
 1836 00e0 00100140 		.word	1073811456
 1837 00e4 0040     		.short	16384
 1838 00e6 0E       		.byte	14
 1839 00e7 00       		.space	1
 1840 00e8 00100140 		.word	1073811456
 1841 00ec 0080     		.short	-32768
 1842 00ee 0F       		.byte	15
 1843 00ef 00       		.space	1
 1844              		.text
 1845              	.Letext0:
 1846              		.file 3 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1847              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1848              		.file 5 "../Drivers/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.h"
 1849              		.file 6 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_gpio.h"
 1850              		.file 7 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
 1851              		.file 8 "../Drivers/STM32F10x_StdPeriph_Driver/inc/stm32f10x_tim.h"
 1852              		.file 9 "../application/Inc/common_types.h"
 1853              		.file 10 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1854              		.file 11 "/usr/include/newlib/sys/_types.h"
 1855              		.file 12 "/usr/include/newlib/sys/reent.h"
 1856              		.file 13 "/usr/include/newlib/sys/lock.h"
 1857              		.file 14 "../application/Inc/periphery.h"
 1858              		.file 15 "../application/Inc/spi.h"
 1859              		.file 16 "../application/Inc/i2c.h"
ARM GAS  /tmp/cce3gk3O.s 			page 80


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periphery.c
     /tmp/cce3gk3O.s:16     .text.SysTick_Init:0000000000000000 $t
     /tmp/cce3gk3O.s:25     .text.SysTick_Init:0000000000000000 SysTick_Init
     /tmp/cce3gk3O.s:130    .text.SysTick_Init:0000000000000030 $d
     /tmp/cce3gk3O.s:137    .text.Timers_Init:0000000000000000 $t
     /tmp/cce3gk3O.s:145    .text.Timers_Init:0000000000000000 Timers_Init
     /tmp/cce3gk3O.s:523    .text.Timers_Init:00000000000001c4 $d
                            *COM*:0000000000000008 Ticks
     /tmp/cce3gk3O.s:534    .text.PWM_SetFromAxis:0000000000000000 $t
     /tmp/cce3gk3O.s:542    .text.PWM_SetFromAxis:0000000000000000 PWM_SetFromAxis
     /tmp/cce3gk3O.s:865    .text.PWM_SetFromAxis:00000000000001ac $d
     /tmp/cce3gk3O.s:874    .text.GetTick:0000000000000000 $t
     /tmp/cce3gk3O.s:882    .text.GetTick:0000000000000000 GetTick
     /tmp/cce3gk3O.s:898    .text.GetTick:0000000000000008 $d
     /tmp/cce3gk3O.s:903    .text.Delay_ms:0000000000000000 $t
     /tmp/cce3gk3O.s:911    .text.Delay_ms:0000000000000000 Delay_ms
     /tmp/cce3gk3O.s:937    .text.Delay_ms:000000000000000c $d
                            *COM*:0000000000000004 TimingDelay
     /tmp/cce3gk3O.s:942    .text.Delay_us:0000000000000000 $t
     /tmp/cce3gk3O.s:950    .text.Delay_us:0000000000000000 Delay_us
     /tmp/cce3gk3O.s:967    .text.Generator_Init:0000000000000000 $t
     /tmp/cce3gk3O.s:975    .text.Generator_Init:0000000000000000 Generator_Init
     /tmp/cce3gk3O.s:1077   .text.Generator_Init:0000000000000060 $d
     /tmp/cce3gk3O.s:1085   .text.IO_Init:0000000000000000 $t
     /tmp/cce3gk3O.s:1093   .text.IO_Init:0000000000000000 IO_Init
     /tmp/cce3gk3O.s:1702   .text.IO_Init:00000000000002b8 $d
     /tmp/cce3gk3O.s:1723   .data.pin_config:0000000000000000 pin_config
     /tmp/cce3gk3O.s:1719   .data.pin_config:0000000000000000 $d

UNDEFINED SYMBOLS
RCC_GetClocksFreq
RCC_APB1PeriphClockCmd
TIM_TimeBaseStructInit
TIM_TimeBaseInit
TIM_ARRPreloadConfig
TIM_ITConfig
TIM_Cmd
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
RCC_APB2PeriphClockCmd
TIM_CtrlPWMOutputs
TIM_OC1PolarityConfig
TIM_SetCompare1
TIM_SetCompare3
TIM_SetCompare4
GPIO_Init
GPIO_PinRemapConfig
SPI_Start
GPIO_WriteBit
I2C_Start
