Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue May  3 09:51:22 2016
| Host         : jrvgnzlz-Inspiron-5323 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    39 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |              28 |            7 |
| Yes          | No                    | No                     |              18 |            7 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------+------------------------+------------------+----------------+
|       Clock Signal      |          Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------+------------------------+------------------+----------------+
|  clock_100Mhz_IBUF_BUFG |                                 |                        |                1 |              2 |
|  clk_1Hz_OBUF_BUFG      |                                 |                        |                2 |              3 |
|  clk_1Hz_OBUF_BUFG      | Arbitrary_Name/ACC[3]_i_1_n_0   | T_Rst_IBUF             |                1 |              4 |
|  clk_1Hz_OBUF_BUFG      | Arbitrary_Name/add_4[3]_i_1_n_0 |                        |                2 |              4 |
|  clk_1Hz_OBUF_BUFG      |                                 | T_Rst_IBUF             |                4 |              5 |
|  clk_1Hz_OBUF_BUFG      | Arbitrary_Name/ACC[8]_i_1_n_0   | T_Rst_IBUF             |                2 |              5 |
|  clk_1Hz_OBUF_BUFG      | Arbitrary_Name/add_4_out0       |                        |                2 |              5 |
|  clk_1Hz_OBUF_BUFG      | Arbitrary_Name/add_9_out0       |                        |                3 |              9 |
|  clock_100Mhz_IBUF_BUFG |                                 | clock_div_inst/gen_clk |                7 |             28 |
+-------------------------+---------------------------------+------------------------+------------------+----------------+


